<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › wireless › brcm80211 › brcmsmac › aiutils.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>aiutils.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (c) 2011 Broadcom Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * Permission to use, copy, modify, and/or distribute this software for any</span>
<span class="cm"> * purpose with or without fee is hereby granted, provided that the above</span>
<span class="cm"> * copyright notice and this permission notice appear in all copies.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot; AND THE AUTHOR DISCLAIMS ALL WARRANTIES</span>
<span class="cm"> * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF</span>
<span class="cm"> * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY</span>
<span class="cm"> * SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES</span>
<span class="cm"> * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION</span>
<span class="cm"> * OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF OR IN</span>
<span class="cm"> * CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef	_BRCM_AIUTILS_H_</span>
<span class="cp">#define	_BRCM_AIUTILS_H_</span>

<span class="cp">#include &lt;linux/bcma/bcma.h&gt;</span>

<span class="cp">#include &quot;types.h&quot;</span>

<span class="cm">/*</span>
<span class="cm"> * SOC Interconnect Address Map.</span>
<span class="cm"> * All regions may not exist on all chips.</span>
<span class="cm"> */</span>
<span class="cm">/* each core gets 4Kbytes for registers */</span>
<span class="cp">#define SI_CORE_SIZE		0x1000</span>
<span class="cm">/*</span>
<span class="cm"> * Max cores (this is arbitrary, for software</span>
<span class="cm"> * convenience and could be changed if we</span>
<span class="cm"> * make any larger chips</span>
<span class="cm"> */</span>
<span class="cp">#define	SI_MAXCORES		16</span>

<span class="cm">/* Client Mode sb2pcitranslation2 size in bytes */</span>
<span class="cp">#define SI_PCI_DMA_SZ		0x40000000</span>

<span class="cm">/* PCIE Client Mode sb2pcitranslation2 (2 ZettaBytes), high 32 bits */</span>
<span class="cp">#define SI_PCIE_DMA_H32		0x80000000</span>

<span class="cm">/* chipcommon being the first core: */</span>
<span class="cp">#define	SI_CC_IDX		0</span>

<span class="cm">/* SOC Interconnect types (aka chip types) */</span>
<span class="cp">#define	SOCI_AI			1</span>

<span class="cm">/* A register that is common to all cores to</span>
<span class="cm"> * communicate w/PMU regarding clock control.</span>
<span class="cm"> */</span>
<span class="cp">#define SI_CLK_CTL_ST		0x1e0	</span><span class="cm">/* clock control and status */</span><span class="cp"></span>

<span class="cm">/* clk_ctl_st register */</span>
<span class="cp">#define	CCS_FORCEALP		0x00000001	</span><span class="cm">/* force ALP request */</span><span class="cp"></span>
<span class="cp">#define	CCS_FORCEHT		0x00000002	</span><span class="cm">/* force HT request */</span><span class="cp"></span>
<span class="cp">#define	CCS_FORCEILP		0x00000004	</span><span class="cm">/* force ILP request */</span><span class="cp"></span>
<span class="cp">#define	CCS_ALPAREQ		0x00000008	</span><span class="cm">/* ALP Avail Request */</span><span class="cp"></span>
<span class="cp">#define	CCS_HTAREQ		0x00000010	</span><span class="cm">/* HT Avail Request */</span><span class="cp"></span>
<span class="cp">#define	CCS_FORCEHWREQOFF	0x00000020	</span><span class="cm">/* Force HW Clock Request Off */</span><span class="cp"></span>
<span class="cp">#define CCS_ERSRC_REQ_MASK	0x00000700	</span><span class="cm">/* external resource requests */</span><span class="cp"></span>
<span class="cp">#define CCS_ERSRC_REQ_SHIFT	8</span>
<span class="cp">#define	CCS_ALPAVAIL		0x00010000	</span><span class="cm">/* ALP is available */</span><span class="cp"></span>
<span class="cp">#define	CCS_HTAVAIL		0x00020000	</span><span class="cm">/* HT is available */</span><span class="cp"></span>
<span class="cp">#define CCS_BP_ON_APL		0x00040000	</span><span class="cm">/* RO: running on ALP clock */</span><span class="cp"></span>
<span class="cp">#define CCS_BP_ON_HT		0x00080000	</span><span class="cm">/* RO: running on HT clock */</span><span class="cp"></span>
<span class="cp">#define CCS_ERSRC_STS_MASK	0x07000000	</span><span class="cm">/* external resource status */</span><span class="cp"></span>
<span class="cp">#define CCS_ERSRC_STS_SHIFT	24</span>

<span class="cm">/* HT avail in chipc and pcmcia on 4328a0 */</span>
<span class="cp">#define	CCS0_HTAVAIL		0x00010000</span>
<span class="cm">/* ALP avail in chipc and pcmcia on 4328a0 */</span>
<span class="cp">#define	CCS0_ALPAVAIL		0x00020000</span>

<span class="cm">/* Not really related to SOC Interconnect, but a couple of software</span>
<span class="cm"> * conventions for the use the flash space:</span>
<span class="cm"> */</span>

<span class="cm">/* Minumum amount of flash we support */</span>
<span class="cp">#define FLASH_MIN		0x00020000	</span><span class="cm">/* Minimum flash size */</span><span class="cp"></span>

<span class="cp">#define	CC_SROM_OTP		0x800	</span><span class="cm">/* SROM/OTP address space */</span><span class="cp"></span>

<span class="cm">/* gpiotimerval */</span>
<span class="cp">#define GPIO_ONTIME_SHIFT	16</span>

<span class="cm">/* Fields in clkdiv */</span>
<span class="cp">#define	CLKD_OTP		0x000f0000</span>
<span class="cp">#define	CLKD_OTP_SHIFT		16</span>

<span class="cm">/* Package IDs */</span>
<span class="cp">#define	BCM4717_PKG_ID		9	</span><span class="cm">/* 4717 package id */</span><span class="cp"></span>
<span class="cp">#define	BCM4718_PKG_ID		10	</span><span class="cm">/* 4718 package id */</span><span class="cp"></span>
<span class="cp">#define BCM43224_FAB_SMIC	0xa	</span><span class="cm">/* the chip is manufactured by SMIC */</span><span class="cp"></span>

<span class="cm">/* these are router chips */</span>
<span class="cp">#define	BCM4716_CHIP_ID		0x4716	</span><span class="cm">/* 4716 chipcommon chipid */</span><span class="cp"></span>
<span class="cp">#define	BCM47162_CHIP_ID	47162	</span><span class="cm">/* 47162 chipcommon chipid */</span><span class="cp"></span>
<span class="cp">#define	BCM4748_CHIP_ID		0x4748	</span><span class="cm">/* 4716 chipcommon chipid (OTP, RBBU) */</span><span class="cp"></span>

<span class="cm">/* dynamic clock control defines */</span>
<span class="cp">#define	LPOMINFREQ		25000	</span><span class="cm">/* low power oscillator min */</span><span class="cp"></span>
<span class="cp">#define	LPOMAXFREQ		43000	</span><span class="cm">/* low power oscillator max */</span><span class="cp"></span>
<span class="cp">#define	XTALMINFREQ		19800000	</span><span class="cm">/* 20 MHz - 1% */</span><span class="cp"></span>
<span class="cp">#define	XTALMAXFREQ		20200000	</span><span class="cm">/* 20 MHz + 1% */</span><span class="cp"></span>
<span class="cp">#define	PCIMINFREQ		25000000	</span><span class="cm">/* 25 MHz */</span><span class="cp"></span>
<span class="cp">#define	PCIMAXFREQ		34000000	</span><span class="cm">/* 33 MHz + fudge */</span><span class="cp"></span>

<span class="cp">#define	ILP_DIV_5MHZ		0	</span><span class="cm">/* ILP = 5 MHz */</span><span class="cp"></span>
<span class="cp">#define	ILP_DIV_1MHZ		4	</span><span class="cm">/* ILP = 1 MHz */</span><span class="cp"></span>

<span class="cm">/* clkctl xtal what flags */</span>
<span class="cp">#define	XTAL			0x1	</span><span class="cm">/* primary crystal oscillator (2050) */</span><span class="cp"></span>
<span class="cp">#define	PLL			0x2	</span><span class="cm">/* main chip pll */</span><span class="cp"></span>

<span class="cm">/* GPIO usage priorities */</span>
<span class="cp">#define GPIO_DRV_PRIORITY	0	</span><span class="cm">/* Driver */</span><span class="cp"></span>
<span class="cp">#define GPIO_APP_PRIORITY	1	</span><span class="cm">/* Application */</span><span class="cp"></span>
<span class="cp">#define GPIO_HI_PRIORITY	2	</span><span class="cm">/* Highest priority. Ignore GPIO</span>
<span class="cm">					 * reservation</span>
<span class="cm">					 */</span><span class="cp"></span>

<span class="cm">/* GPIO pull up/down */</span>
<span class="cp">#define GPIO_PULLUP		0</span>
<span class="cp">#define GPIO_PULLDN		1</span>

<span class="cm">/* GPIO event regtype */</span>
<span class="cp">#define GPIO_REGEVT		0	</span><span class="cm">/* GPIO register event */</span><span class="cp"></span>
<span class="cp">#define GPIO_REGEVT_INTMSK	1	</span><span class="cm">/* GPIO register event int mask */</span><span class="cp"></span>
<span class="cp">#define GPIO_REGEVT_INTPOL	2	</span><span class="cm">/* GPIO register event int polarity */</span><span class="cp"></span>

<span class="cm">/* device path */</span>
<span class="cp">#define SI_DEVPATH_BUFSZ	16	</span><span class="cm">/* min buffer size in bytes */</span><span class="cp"></span>

<span class="cm">/* SI routine enumeration: to be used by update function with multiple hooks */</span>
<span class="cp">#define	SI_DOATTACH	1</span>
<span class="cp">#define SI_PCIDOWN	2</span>
<span class="cp">#define SI_PCIUP	3</span>

<span class="cm">/*</span>
<span class="cm"> * Data structure to export all chip specific common variables</span>
<span class="cm"> *   public (read-only) portion of aiutils handle returned by si_attach()</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">si_pub</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="n">ccrev</span><span class="p">;</span>		<span class="cm">/* chip common core rev */</span>
	<span class="n">u32</span> <span class="n">cccaps</span><span class="p">;</span>		<span class="cm">/* chip common capabilities */</span>
	<span class="kt">int</span> <span class="n">pmurev</span><span class="p">;</span>		<span class="cm">/* pmu core rev */</span>
	<span class="n">u32</span> <span class="n">pmucaps</span><span class="p">;</span>		<span class="cm">/* pmu capabilities */</span>
	<span class="n">uint</span> <span class="n">boardtype</span><span class="p">;</span>		<span class="cm">/* board type */</span>
	<span class="n">uint</span> <span class="n">boardvendor</span><span class="p">;</span>	<span class="cm">/* board vendor */</span>
	<span class="n">uint</span> <span class="n">chip</span><span class="p">;</span>		<span class="cm">/* chip number */</span>
	<span class="n">uint</span> <span class="n">chiprev</span><span class="p">;</span>		<span class="cm">/* chip revision */</span>
	<span class="n">uint</span> <span class="n">chippkg</span><span class="p">;</span>		<span class="cm">/* chip package option */</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">pci_dev</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">gpioh_item</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">arg</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">level</span><span class="p">;</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">handler</span><span class="p">)</span> <span class="p">(</span><span class="n">u32</span> <span class="n">stat</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">arg</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">event</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">gpioh_item</span> <span class="o">*</span><span class="n">next</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* misc si info needed by some of the routines */</span>
<span class="k">struct</span> <span class="n">si_info</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">si_pub</span> <span class="n">pub</span><span class="p">;</span>	<span class="cm">/* back plane public state (must be first) */</span>
	<span class="k">struct</span> <span class="n">bcma_bus</span> <span class="o">*</span><span class="n">icbus</span><span class="p">;</span>	<span class="cm">/* handle to soc interconnect bus */</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pcibus</span><span class="p">;</span>	<span class="cm">/* handle to pci bus */</span>
	<span class="k">struct</span> <span class="n">bcma_device</span> <span class="o">*</span><span class="n">buscore</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">chipst</span><span class="p">;</span>		<span class="cm">/* chip status */</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Many of the routines below take an &#39;sih&#39; handle as their first arg.</span>
<span class="cm"> * Allocate this by calling si_attach().  Free it by calling si_detach().</span>
<span class="cm"> * At any one time, the sih is logically focused on one particular si core</span>
<span class="cm"> * (the &quot;current core&quot;).</span>
<span class="cm"> * Use si_setcore() or si_setcoreidx() to change the association to another core</span>
<span class="cm"> */</span>


<span class="cm">/* AMBA Interconnect exported externs */</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">bcma_device</span> <span class="o">*</span><span class="n">ai_findcore</span><span class="p">(</span><span class="k">struct</span> <span class="n">si_pub</span> <span class="o">*</span><span class="n">sih</span><span class="p">,</span>
				       <span class="n">u16</span> <span class="n">coreid</span><span class="p">,</span> <span class="n">u16</span> <span class="n">coreunit</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">u32</span> <span class="n">ai_core_cflags</span><span class="p">(</span><span class="k">struct</span> <span class="n">bcma_device</span> <span class="o">*</span><span class="n">core</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">);</span>

<span class="cm">/* === exported functions === */</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">si_pub</span> <span class="o">*</span><span class="n">ai_attach</span><span class="p">(</span><span class="k">struct</span> <span class="n">bcma_bus</span> <span class="o">*</span><span class="n">pbus</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">ai_detach</span><span class="p">(</span><span class="k">struct</span> <span class="n">si_pub</span> <span class="o">*</span><span class="n">sih</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">uint</span> <span class="n">ai_cc_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">si_pub</span> <span class="o">*</span><span class="n">sih</span><span class="p">,</span> <span class="n">uint</span> <span class="n">regoff</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">ai_clkctl_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">si_pub</span> <span class="o">*</span><span class="n">sih</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">u16</span> <span class="n">ai_clkctl_fast_pwrup_delay</span><span class="p">(</span><span class="k">struct</span> <span class="n">si_pub</span> <span class="o">*</span><span class="n">sih</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">bool</span> <span class="n">ai_clkctl_cc</span><span class="p">(</span><span class="k">struct</span> <span class="n">si_pub</span> <span class="o">*</span><span class="n">sih</span><span class="p">,</span> <span class="n">uint</span> <span class="n">mode</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">bool</span> <span class="n">ai_deviceremoved</span><span class="p">(</span><span class="k">struct</span> <span class="n">si_pub</span> <span class="o">*</span><span class="n">sih</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">ai_pci_down</span><span class="p">(</span><span class="k">struct</span> <span class="n">si_pub</span> <span class="o">*</span><span class="n">sih</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">ai_pci_up</span><span class="p">(</span><span class="k">struct</span> <span class="n">si_pub</span> <span class="o">*</span><span class="n">sih</span><span class="p">);</span>

<span class="cm">/* Enable Ex-PA for 4313 */</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">ai_epa_4313war</span><span class="p">(</span><span class="k">struct</span> <span class="n">si_pub</span> <span class="o">*</span><span class="n">sih</span><span class="p">);</span>

<span class="k">extern</span> <span class="n">uint</span> <span class="n">ai_get_buscoretype</span><span class="p">(</span><span class="k">struct</span> <span class="n">si_pub</span> <span class="o">*</span><span class="n">sih</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">uint</span> <span class="n">ai_get_buscorerev</span><span class="p">(</span><span class="k">struct</span> <span class="n">si_pub</span> <span class="o">*</span><span class="n">sih</span><span class="p">);</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">ai_get_cccaps</span><span class="p">(</span><span class="k">struct</span> <span class="n">si_pub</span> <span class="o">*</span><span class="n">sih</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">sih</span><span class="o">-&gt;</span><span class="n">cccaps</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">ai_get_pmurev</span><span class="p">(</span><span class="k">struct</span> <span class="n">si_pub</span> <span class="o">*</span><span class="n">sih</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">sih</span><span class="o">-&gt;</span><span class="n">pmurev</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">ai_get_pmucaps</span><span class="p">(</span><span class="k">struct</span> <span class="n">si_pub</span> <span class="o">*</span><span class="n">sih</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">sih</span><span class="o">-&gt;</span><span class="n">pmucaps</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">uint</span> <span class="nf">ai_get_boardtype</span><span class="p">(</span><span class="k">struct</span> <span class="n">si_pub</span> <span class="o">*</span><span class="n">sih</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">sih</span><span class="o">-&gt;</span><span class="n">boardtype</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">uint</span> <span class="nf">ai_get_boardvendor</span><span class="p">(</span><span class="k">struct</span> <span class="n">si_pub</span> <span class="o">*</span><span class="n">sih</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">sih</span><span class="o">-&gt;</span><span class="n">boardvendor</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">uint</span> <span class="nf">ai_get_chip_id</span><span class="p">(</span><span class="k">struct</span> <span class="n">si_pub</span> <span class="o">*</span><span class="n">sih</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">sih</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">uint</span> <span class="nf">ai_get_chiprev</span><span class="p">(</span><span class="k">struct</span> <span class="n">si_pub</span> <span class="o">*</span><span class="n">sih</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">sih</span><span class="o">-&gt;</span><span class="n">chiprev</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">uint</span> <span class="nf">ai_get_chippkg</span><span class="p">(</span><span class="k">struct</span> <span class="n">si_pub</span> <span class="o">*</span><span class="n">sih</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">sih</span><span class="o">-&gt;</span><span class="n">chippkg</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#endif				</span><span class="cm">/* _BRCM_AIUTILS_H_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
