// Seed: 1380091267
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    module_0,
    id_6,
    id_7
);
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_7 = 'd0 ==? 1 ? id_3 : id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  always @(negedge 1 or id_5) id_1 <= id_3 != id_5;
  assign id_1 = 1'b0;
  wire id_6;
  uwire id_7, id_8, id_9;
  wire id_10;
  wand id_11;
  assign id_11 = 1;
  wire id_12 = id_10;
  module_0 modCall_1 (
      id_11,
      id_4,
      id_8,
      id_8,
      id_6,
      id_5,
      id_3,
      id_7
  );
  assign id_8 = (id_7);
endmodule
