INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Riya_Sachdeva/Desktop/ELD_Lab/Lab7_hw2/Lab7_hw2.srcs/sources_1/new/top_arith.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_arith
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Riya_Sachdeva/Desktop/ELD_Lab/Lab7_hw2/Lab7_hw2.srcs/sim_1/imports/new/sim_arith.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_arith
