--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml parking_meter.twx parking_meter.ncd -o parking_meter.twr
parking_meter.pcf

Design file:              parking_meter.ncd
Physical constraint file: parking_meter.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |    2.076(R)|      SLOW  |   -0.992(R)|      FAST  |clk_BUFGP         |   0.000|
rst1        |    1.916(R)|      SLOW  |   -0.822(R)|      FAST  |clk_BUFGP         |   0.000|
rst2        |    1.373(R)|      SLOW  |   -0.530(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock add1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
add1           |         |         |    2.866|    8.636|
add2           |         |         |    2.455|    8.636|
add3           |         |         |    2.700|    8.636|
add4           |         |         |    1.756|    8.636|
clk            |         |         |    6.779|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock add2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
add1           |         |         |    3.563|    8.636|
add2           |         |         |    3.152|    8.636|
add3           |         |         |    3.397|    8.636|
add4           |         |         |    2.453|    8.636|
clk            |         |         |    6.779|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock add3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
add1           |         |         |    3.239|    8.636|
add2           |         |         |    2.828|    8.636|
add3           |         |         |    3.073|    8.636|
add4           |         |         |    2.129|    8.636|
clk            |         |         |    6.779|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock add4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
add1           |         |         |    3.868|    8.636|
add2           |         |         |    3.457|    8.636|
add3           |         |         |    3.702|    8.636|
add4           |         |         |    2.758|    8.636|
clk            |         |         |    6.779|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.506|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Jun  6 03:23:34 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 397 MB



