// Seed: 1196304729
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    output wor   id_0,
    output logic id_1
);
  always  @  (  (  id_3  )  or  posedge  1  or  id_3  ==  1  +  ~  id_3  |  1  |  1  == 'b0 |  id_3  |  id_3  |  1  |  id_3  #  (  .  id_3  (  id_3  -  id_3  &&  1  ==  1 'b0 )
  ) | id_3 | 1 | 1 | 1 | 1'h0 <= 1 | id_3 | 1 | id_3 | id_3 | "" | 1'd0 | 1 | 1'b0 | id_3 - id_3)
  begin : LABEL_0
    id_1 <= id_3;
  end
  module_0 modCall_1 ();
endmodule
