* ******************************************************************************

* iCEcube Packer

* Version:            2014.12.27052

* Build Date:         Dec  8 2014 15:01:30

* File Generated:     Mar 30 2019 10:36:32

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\SBTools\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\SBTools\sbt_backend\devices\ICE40P01.dev  C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/Verilog/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\netlist\oadb-Light_Sensor_ALS  --package  VQ100  --outdir  C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/Verilog/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\packer  --translator  C:\lscc\SBTools\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/Verilog/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\placer\Light_Sensor_ALS_pl.sdc  --dst_sdc_file  C:/Users/Russell/Dropbox/nandland/modules/AmbientLightSensor/Verilog/go-board-project/AmbientLightSensor/AmbientLightSensor_Implmnt\sbt\outputs\packer\Light_Sensor_ALS_pk.sdc  --devicename  iCE40HX1K  

***** Device Info *****
Chip: iCE40HX1K
Package: VQ100
Size: 12 X 16

***** Design Utilization Info *****
Design: Light_Sensor_ALS
Used Logic Cell: 101/1280
Used Logic Tile: 22/160
Used IO Cell:    20/112
Used Bram Cell For iCE40: 0/16
Used PLL For iCE40: 0/0
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: i_Clk_c_g
Clock Source: i_clk 
Clock Driver: i_Clk_ibuf_gb_io (ICE_GB_IO)
Driver Position: (0, 8, 1)
Fanout to FF: 57
Fanout to Tile: 18


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   0 0 0 0 0 0 0 0 0 0 0 0   
15|   0 0 0 0 0 0 0 0 0 0 0 0   
14|   0 0 0 2 0 0 0 0 0 0 0 0   
13|   0 8 0 8 8 1 0 0 0 0 0 0   
12|   0 3 0 8 7 0 0 0 0 0 0 0   
11|   1 7 0 5 5 1 0 0 0 0 0 0   
10|   0 7 0 7 8 5 0 0 0 0 0 0   
 9|   0 3 0 1 4 1 1 0 0 0 0 0   
 8|   0 0 0 0 0 0 0 0 0 0 0 0   
 7|   0 0 0 0 0 0 0 0 0 0 0 0   
 6|   0 0 0 0 0 0 0 0 0 0 0 0   
 5|   0 0 0 0 0 0 0 0 0 0 0 0   
 4|   0 0 0 0 0 0 0 0 0 0 0 0   
 3|   0 0 0 0 0 0 0 0 0 0 0 0   
 2|   0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 4.59

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  2  0  0  0  0  0  0  0  0    
13|     0 18  0 24 16  1  0  0  0  0  0  0    
12|     0  4  0 16  5  0  0  0  0  0  0  0    
11|     4 16  0 14  9  0  0  0  0  0  0  0    
10|     0 16  0 11 17 12  0  0  0  0  0  0    
 9|     0  9  0  4  9  4  1  0  0  0  0  0    
 8|     0  0  0  0  0  0  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input nets per logic tile: 24
Average number of input nets per logic tile: 10.10

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  2  0  0  0  0  0  0  0  0    
13|     0 32  0 24 31  1  0  0  0  0  0  0    
12|     0  9  0 16 15  0  0  0  0  0  0  0    
11|     4 20  0 18 16  0  0  0  0  0  0  0    
10|     0 27  0 24 28 14  0  0  0  0  0  0    
 9|     0  9  0  4 13  4  1  0  0  0  0  0    
 8|     0  0  0  0  0  0  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 14.86

***** Run Time Info *****
Run Time:  0
