
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Parsing `demo.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend: demo.v
Parsing Verilog input from `demo.v' to AST representation.
Generating RTLIL representation for module `\cmd_bram'.
Generating RTLIL representation for module `\param_bram'.
Generating RTLIL representation for module `\gba_bw_intro_b1ram'.
Generating RTLIL representation for module `\demo'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -json demo.json -blif demo.blif' --

2. Executing SYNTH_ICE40 pass.

2.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Successfully finished Verilog frontend.

2.2. Executing HIERARCHY pass (managing design hierarchy).

2.2.1. Finding top of design hierarchy..
root of   1 design levels: demo                
root of   0 design levels: gba_bw_intro_b1ram  
root of   0 design levels: param_bram          
root of   0 design levels: cmd_bram            
Automatically selected demo as design top module.

2.2.2. Analyzing design hierarchy..
Top module:  \demo
Used module:     \gba_bw_intro_b1ram
Used module:     \param_bram
Used module:     \cmd_bram

2.2.3. Analyzing design hierarchy..
Top module:  \demo
Used module:     \gba_bw_intro_b1ram
Used module:     \param_bram
Used module:     \cmd_bram
Removed 0 unused modules.

2.3. Executing PROC pass (convert processes to netlists).

2.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 20 switch rules as full_case in process $proc$demo.v:227$2420 in module demo.
Removed a total of 0 dead cases.

2.3.3. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\demo.$proc$demo.v:164$2464'.
  Set init value: \state = 6'000000
  Set init value: \delay = 16'0000000000000000
  Set init value: \rst = 1'1
  Set init value: \scl = 1'1
  Set init value: \dc = 1'1
  Set init value: \mosi = 1'1
  Set init value: \cs = 1'1
  Set init value: \data = 8'00000000
  Set init value: \bit_counter = 3'111
  Set init value: \pixel_data = 16'0000000000000000
  Set init value: \pixel_bit_counter = 4'1111
  Set init value: \bw_pxls_ptr = 3'111
  Set init value: \cb_rd_en = 1'0
  Set init value: \cb_rd_addr = 5'00000
  Set init value: \pb_rd_en = 1'0
  Set init value: \pb_rd_addr = 7'0000000
  Set init value: \b1_rd_en = 1'0
  Set init value: \b1_rd_addr = 9'000000000
  Set init value: \params_left = 14'00000000000000
Found init rule in `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
  Set init value: \valid_out = 1'0
Found init rule in `\param_bram.$proc$param_bram.v:14$230'.
  Set init value: \valid_out = 1'0
Found init rule in `\cmd_bram.$proc$cmd_bram.v:17$47'.
  Set init value: \valid_out = 1'0

2.3.4. Executing PROC_ARST pass (detect async resets in processes).

2.3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\demo.$proc$demo.v:164$2464'.
     1/20: $1\params_left[13:0]
     2/20: $1\b1_rd_addr[8:0]
     3/20: $1\b1_rd_en[0:0]
     4/20: $1\pb_rd_addr[6:0]
     5/20: $1\pb_rd_en[0:0]
     6/20: $1\cb_rd_addr[4:0]
     7/20: $1\cb_rd_en[0:0]
     8/20: $0\byte_of_bw_pxls[7:0]
     9/20: $1\bw_pxls_ptr[2:0]
    10/20: $1\pixel_bit_counter[3:0]
    11/20: $1\pixel_data[15:0]
    12/20: $1\bit_counter[2:0]
    13/20: $1\data[7:0]
    14/20: $1\cs[0:0]
    15/20: $1\mosi[0:0]
    16/20: $1\dc[0:0]
    17/20: $1\scl[0:0]
    18/20: $1\rst[0:0]
    19/20: $1\delay[15:0]
    20/20: $1\state[5:0]
Creating decoders for process `\demo.$proc$demo.v:227$2420'.
     1/18: $0\params_left[13:0]
     2/18: $0\b1_rd_addr[8:0]
     3/18: $0\b1_rd_en[0:0]
     4/18: $0\pb_rd_addr[6:0]
     5/18: $0\pb_rd_en[0:0]
     6/18: $0\cb_rd_addr[4:0]
     7/18: $0\cb_rd_en[0:0]
     8/18: $0\bw_pxls_ptr[2:0]
     9/18: $0\pixel_bit_counter[3:0]
    10/18: $0\pixel_data[15:0]
    11/18: $0\bit_counter[2:0]
    12/18: $0\data[7:0]
    13/18: $0\cs[0:0]
    14/18: $0\mosi[0:0]
    15/18: $0\dc[0:0]
    16/18: $0\rst[0:0]
    17/18: $0\delay[15:0]
    18/18: $0\state[5:0]
Creating decoders for process `\demo.$proc$demo.v:216$2418'.
     1/1: $0\scl[0:0]
Creating decoders for process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
     1/1025: $1\valid_out[0:0]
     2/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:527$878_DATA[7:0]$2417
     3/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:527$878_ADDR[31:0]$2416
     4/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:526$877_DATA[7:0]$2415
     5/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:526$877_ADDR[31:0]$2414
     6/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:525$876_DATA[7:0]$2413
     7/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:525$876_ADDR[31:0]$2412
     8/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:524$875_DATA[7:0]$2411
     9/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:524$875_ADDR[31:0]$2410
    10/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:523$874_DATA[7:0]$2409
    11/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:523$874_ADDR[31:0]$2408
    12/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:522$873_DATA[7:0]$2407
    13/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:522$873_ADDR[31:0]$2406
    14/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:521$872_DATA[7:0]$2405
    15/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:521$872_ADDR[31:0]$2404
    16/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:520$871_DATA[7:0]$2403
    17/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:520$871_ADDR[31:0]$2402
    18/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:519$870_DATA[7:0]$2401
    19/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:519$870_ADDR[31:0]$2400
    20/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:518$869_DATA[7:0]$2399
    21/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:518$869_ADDR[31:0]$2398
    22/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:517$868_DATA[7:0]$2397
    23/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:517$868_ADDR[31:0]$2396
    24/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:516$867_DATA[7:0]$2395
    25/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:516$867_ADDR[31:0]$2394
    26/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:515$866_DATA[7:0]$2393
    27/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:515$866_ADDR[31:0]$2392
    28/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:514$865_DATA[7:0]$2391
    29/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:514$865_ADDR[31:0]$2390
    30/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:513$864_DATA[7:0]$2389
    31/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:513$864_ADDR[31:0]$2388
    32/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:512$863_DATA[7:0]$2387
    33/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:512$863_ADDR[31:0]$2386
    34/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:511$862_DATA[7:0]$2385
    35/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:511$862_ADDR[31:0]$2384
    36/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:510$861_DATA[7:0]$2383
    37/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:510$861_ADDR[31:0]$2382
    38/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:509$860_DATA[7:0]$2381
    39/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:509$860_ADDR[31:0]$2380
    40/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:508$859_DATA[7:0]$2379
    41/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:508$859_ADDR[31:0]$2378
    42/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:507$858_DATA[7:0]$2377
    43/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:507$858_ADDR[31:0]$2376
    44/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:506$857_DATA[7:0]$2375
    45/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:506$857_ADDR[31:0]$2374
    46/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:505$856_DATA[7:0]$2373
    47/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:505$856_ADDR[31:0]$2372
    48/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:504$855_DATA[7:0]$2371
    49/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:504$855_ADDR[31:0]$2370
    50/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:503$854_DATA[7:0]$2369
    51/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:503$854_ADDR[31:0]$2368
    52/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:502$853_DATA[7:0]$2367
    53/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:502$853_ADDR[31:0]$2366
    54/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:501$852_DATA[7:0]$2365
    55/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:501$852_ADDR[31:0]$2364
    56/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:500$851_DATA[7:0]$2363
    57/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:500$851_ADDR[31:0]$2362
    58/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:499$850_DATA[7:0]$2361
    59/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:499$850_ADDR[31:0]$2360
    60/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:498$849_DATA[7:0]$2359
    61/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:498$849_ADDR[31:0]$2358
    62/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:497$848_DATA[7:0]$2357
    63/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:497$848_ADDR[31:0]$2356
    64/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:496$847_DATA[7:0]$2355
    65/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:496$847_ADDR[31:0]$2354
    66/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:495$846_DATA[7:0]$2353
    67/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:495$846_ADDR[31:0]$2352
    68/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:494$845_DATA[7:0]$2351
    69/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:494$845_ADDR[31:0]$2350
    70/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:493$844_DATA[7:0]$2349
    71/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:493$844_ADDR[31:0]$2348
    72/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:492$843_DATA[7:0]$2347
    73/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:492$843_ADDR[31:0]$2346
    74/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:491$842_DATA[7:0]$2345
    75/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:491$842_ADDR[31:0]$2344
    76/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:490$841_DATA[7:0]$2343
    77/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:490$841_ADDR[31:0]$2342
    78/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:489$840_DATA[7:0]$2341
    79/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:489$840_ADDR[31:0]$2340
    80/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:488$839_DATA[7:0]$2339
    81/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:488$839_ADDR[31:0]$2338
    82/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:487$838_DATA[7:0]$2337
    83/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:487$838_ADDR[31:0]$2336
    84/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:486$837_DATA[7:0]$2335
    85/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:486$837_ADDR[31:0]$2334
    86/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:485$836_DATA[7:0]$2333
    87/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:485$836_ADDR[31:0]$2332
    88/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:484$835_DATA[7:0]$2331
    89/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:484$835_ADDR[31:0]$2330
    90/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:483$834_DATA[7:0]$2329
    91/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:483$834_ADDR[31:0]$2328
    92/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:482$833_DATA[7:0]$2327
    93/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:482$833_ADDR[31:0]$2326
    94/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:481$832_DATA[7:0]$2325
    95/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:481$832_ADDR[31:0]$2324
    96/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:480$831_DATA[7:0]$2323
    97/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:480$831_ADDR[31:0]$2322
    98/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:479$830_DATA[7:0]$2321
    99/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:479$830_ADDR[31:0]$2320
   100/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:478$829_DATA[7:0]$2319
   101/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:478$829_ADDR[31:0]$2318
   102/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:477$828_DATA[7:0]$2317
   103/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:477$828_ADDR[31:0]$2316
   104/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:476$827_DATA[7:0]$2315
   105/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:476$827_ADDR[31:0]$2314
   106/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:475$826_DATA[7:0]$2313
   107/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:475$826_ADDR[31:0]$2312
   108/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:474$825_DATA[7:0]$2311
   109/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:474$825_ADDR[31:0]$2310
   110/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:473$824_DATA[7:0]$2309
   111/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:473$824_ADDR[31:0]$2308
   112/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:472$823_DATA[7:0]$2307
   113/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:472$823_ADDR[31:0]$2306
   114/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:471$822_DATA[7:0]$2305
   115/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:471$822_ADDR[31:0]$2304
   116/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:470$821_DATA[7:0]$2303
   117/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:470$821_ADDR[31:0]$2302
   118/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:469$820_DATA[7:0]$2301
   119/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:469$820_ADDR[31:0]$2300
   120/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:468$819_DATA[7:0]$2299
   121/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:468$819_ADDR[31:0]$2298
   122/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:467$818_DATA[7:0]$2297
   123/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:467$818_ADDR[31:0]$2296
   124/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:466$817_DATA[7:0]$2295
   125/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:466$817_ADDR[31:0]$2294
   126/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:465$816_DATA[7:0]$2293
   127/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:465$816_ADDR[31:0]$2292
   128/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:464$815_DATA[7:0]$2291
   129/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:464$815_ADDR[31:0]$2290
   130/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:463$814_DATA[7:0]$2289
   131/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:463$814_ADDR[31:0]$2288
   132/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:462$813_DATA[7:0]$2287
   133/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:462$813_ADDR[31:0]$2286
   134/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:461$812_DATA[7:0]$2285
   135/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:461$812_ADDR[31:0]$2284
   136/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:460$811_DATA[7:0]$2283
   137/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:460$811_ADDR[31:0]$2282
   138/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:459$810_DATA[7:0]$2281
   139/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:459$810_ADDR[31:0]$2280
   140/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:458$809_DATA[7:0]$2279
   141/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:458$809_ADDR[31:0]$2278
   142/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:457$808_DATA[7:0]$2277
   143/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:457$808_ADDR[31:0]$2276
   144/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:456$807_DATA[7:0]$2275
   145/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:456$807_ADDR[31:0]$2274
   146/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:455$806_DATA[7:0]$2273
   147/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:455$806_ADDR[31:0]$2272
   148/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:454$805_DATA[7:0]$2271
   149/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:454$805_ADDR[31:0]$2270
   150/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:453$804_DATA[7:0]$2269
   151/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:453$804_ADDR[31:0]$2268
   152/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:452$803_DATA[7:0]$2267
   153/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:452$803_ADDR[31:0]$2266
   154/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:451$802_DATA[7:0]$2265
   155/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:451$802_ADDR[31:0]$2264
   156/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:450$801_DATA[7:0]$2263
   157/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:450$801_ADDR[31:0]$2262
   158/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:449$800_DATA[7:0]$2261
   159/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:449$800_ADDR[31:0]$2260
   160/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:448$799_DATA[7:0]$2259
   161/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:448$799_ADDR[31:0]$2258
   162/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:447$798_DATA[7:0]$2257
   163/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:447$798_ADDR[31:0]$2256
   164/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:446$797_DATA[7:0]$2255
   165/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:446$797_ADDR[31:0]$2254
   166/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:445$796_DATA[7:0]$2253
   167/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:445$796_ADDR[31:0]$2252
   168/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:444$795_DATA[7:0]$2251
   169/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:444$795_ADDR[31:0]$2250
   170/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:443$794_DATA[7:0]$2249
   171/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:443$794_ADDR[31:0]$2248
   172/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:442$793_DATA[7:0]$2247
   173/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:442$793_ADDR[31:0]$2246
   174/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:441$792_DATA[7:0]$2245
   175/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:441$792_ADDR[31:0]$2244
   176/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:440$791_DATA[7:0]$2243
   177/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:440$791_ADDR[31:0]$2242
   178/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:439$790_DATA[7:0]$2241
   179/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:439$790_ADDR[31:0]$2240
   180/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:438$789_DATA[7:0]$2239
   181/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:438$789_ADDR[31:0]$2238
   182/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:437$788_DATA[7:0]$2237
   183/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:437$788_ADDR[31:0]$2236
   184/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:436$787_DATA[7:0]$2235
   185/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:436$787_ADDR[31:0]$2234
   186/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:435$786_DATA[7:0]$2233
   187/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:435$786_ADDR[31:0]$2232
   188/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:434$785_DATA[7:0]$2231
   189/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:434$785_ADDR[31:0]$2230
   190/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:433$784_DATA[7:0]$2229
   191/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:433$784_ADDR[31:0]$2228
   192/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:432$783_DATA[7:0]$2227
   193/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:432$783_ADDR[31:0]$2226
   194/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:431$782_DATA[7:0]$2225
   195/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:431$782_ADDR[31:0]$2224
   196/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:430$781_DATA[7:0]$2223
   197/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:430$781_ADDR[31:0]$2222
   198/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:429$780_DATA[7:0]$2221
   199/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:429$780_ADDR[31:0]$2220
   200/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:428$779_DATA[7:0]$2219
   201/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:428$779_ADDR[31:0]$2218
   202/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:427$778_DATA[7:0]$2217
   203/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:427$778_ADDR[31:0]$2216
   204/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:426$777_DATA[7:0]$2215
   205/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:426$777_ADDR[31:0]$2214
   206/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:425$776_DATA[7:0]$2213
   207/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:425$776_ADDR[31:0]$2212
   208/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:424$775_DATA[7:0]$2211
   209/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:424$775_ADDR[31:0]$2210
   210/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:423$774_DATA[7:0]$2209
   211/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:423$774_ADDR[31:0]$2208
   212/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:422$773_DATA[7:0]$2207
   213/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:422$773_ADDR[31:0]$2206
   214/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:421$772_DATA[7:0]$2205
   215/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:421$772_ADDR[31:0]$2204
   216/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:420$771_DATA[7:0]$2203
   217/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:420$771_ADDR[31:0]$2202
   218/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:419$770_DATA[7:0]$2201
   219/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:419$770_ADDR[31:0]$2200
   220/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:418$769_DATA[7:0]$2199
   221/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:418$769_ADDR[31:0]$2198
   222/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:417$768_DATA[7:0]$2197
   223/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:417$768_ADDR[31:0]$2196
   224/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:416$767_DATA[7:0]$2195
   225/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:416$767_ADDR[31:0]$2194
   226/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:415$766_DATA[7:0]$2193
   227/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:415$766_ADDR[31:0]$2192
   228/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:414$765_DATA[7:0]$2191
   229/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:414$765_ADDR[31:0]$2190
   230/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:413$764_DATA[7:0]$2189
   231/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:413$764_ADDR[31:0]$2188
   232/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:412$763_DATA[7:0]$2187
   233/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:412$763_ADDR[31:0]$2186
   234/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:411$762_DATA[7:0]$2185
   235/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:411$762_ADDR[31:0]$2184
   236/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:410$761_DATA[7:0]$2183
   237/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:410$761_ADDR[31:0]$2182
   238/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:409$760_DATA[7:0]$2181
   239/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:409$760_ADDR[31:0]$2180
   240/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:408$759_DATA[7:0]$2179
   241/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:408$759_ADDR[31:0]$2178
   242/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:407$758_DATA[7:0]$2177
   243/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:407$758_ADDR[31:0]$2176
   244/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:406$757_DATA[7:0]$2175
   245/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:406$757_ADDR[31:0]$2174
   246/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:405$756_DATA[7:0]$2173
   247/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:405$756_ADDR[31:0]$2172
   248/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:404$755_DATA[7:0]$2171
   249/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:404$755_ADDR[31:0]$2170
   250/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:403$754_DATA[7:0]$2169
   251/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:403$754_ADDR[31:0]$2168
   252/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:402$753_DATA[7:0]$2167
   253/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:402$753_ADDR[31:0]$2166
   254/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:401$752_DATA[7:0]$2165
   255/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:401$752_ADDR[31:0]$2164
   256/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:400$751_DATA[7:0]$2163
   257/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:400$751_ADDR[31:0]$2162
   258/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:399$750_DATA[7:0]$2161
   259/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:399$750_ADDR[31:0]$2160
   260/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:398$749_DATA[7:0]$2159
   261/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:398$749_ADDR[31:0]$2158
   262/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:397$748_DATA[7:0]$2157
   263/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:397$748_ADDR[31:0]$2156
   264/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:396$747_DATA[7:0]$2155
   265/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:396$747_ADDR[31:0]$2154
   266/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:395$746_DATA[7:0]$2153
   267/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:395$746_ADDR[31:0]$2152
   268/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:394$745_DATA[7:0]$2151
   269/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:394$745_ADDR[31:0]$2150
   270/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:393$744_DATA[7:0]$2149
   271/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:393$744_ADDR[31:0]$2148
   272/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:392$743_DATA[7:0]$2147
   273/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:392$743_ADDR[31:0]$2146
   274/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:391$742_DATA[7:0]$2145
   275/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:391$742_ADDR[31:0]$2144
   276/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:390$741_DATA[7:0]$2143
   277/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:390$741_ADDR[31:0]$2142
   278/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:389$740_DATA[7:0]$2141
   279/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:389$740_ADDR[31:0]$2140
   280/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:388$739_DATA[7:0]$2139
   281/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:388$739_ADDR[31:0]$2138
   282/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:387$738_DATA[7:0]$2137
   283/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:387$738_ADDR[31:0]$2136
   284/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:386$737_DATA[7:0]$2135
   285/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:386$737_ADDR[31:0]$2134
   286/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:385$736_DATA[7:0]$2133
   287/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:385$736_ADDR[31:0]$2132
   288/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:384$735_DATA[7:0]$2131
   289/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:384$735_ADDR[31:0]$2130
   290/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:383$734_DATA[7:0]$2129
   291/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:383$734_ADDR[31:0]$2128
   292/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:382$733_DATA[7:0]$2127
   293/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:382$733_ADDR[31:0]$2126
   294/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:381$732_DATA[7:0]$2125
   295/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:381$732_ADDR[31:0]$2124
   296/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:380$731_DATA[7:0]$2123
   297/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:380$731_ADDR[31:0]$2122
   298/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:379$730_DATA[7:0]$2121
   299/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:379$730_ADDR[31:0]$2120
   300/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:378$729_DATA[7:0]$2119
   301/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:378$729_ADDR[31:0]$2118
   302/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:377$728_DATA[7:0]$2117
   303/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:377$728_ADDR[31:0]$2116
   304/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:376$727_DATA[7:0]$2115
   305/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:376$727_ADDR[31:0]$2114
   306/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:375$726_DATA[7:0]$2113
   307/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:375$726_ADDR[31:0]$2112
   308/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:374$725_DATA[7:0]$2111
   309/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:374$725_ADDR[31:0]$2110
   310/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:373$724_DATA[7:0]$2109
   311/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:373$724_ADDR[31:0]$2108
   312/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:372$723_DATA[7:0]$2107
   313/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:372$723_ADDR[31:0]$2106
   314/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:371$722_DATA[7:0]$2105
   315/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:371$722_ADDR[31:0]$2104
   316/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:370$721_DATA[7:0]$2103
   317/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:370$721_ADDR[31:0]$2102
   318/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:369$720_DATA[7:0]$2101
   319/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:369$720_ADDR[31:0]$2100
   320/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:368$719_DATA[7:0]$2099
   321/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:368$719_ADDR[31:0]$2098
   322/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:367$718_DATA[7:0]$2097
   323/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:367$718_ADDR[31:0]$2096
   324/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:366$717_DATA[7:0]$2095
   325/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:366$717_ADDR[31:0]$2094
   326/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:365$716_DATA[7:0]$2093
   327/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:365$716_ADDR[31:0]$2092
   328/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:364$715_DATA[7:0]$2091
   329/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:364$715_ADDR[31:0]$2090
   330/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:363$714_DATA[7:0]$2089
   331/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:363$714_ADDR[31:0]$2088
   332/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:362$713_DATA[7:0]$2087
   333/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:362$713_ADDR[31:0]$2086
   334/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:361$712_DATA[7:0]$2085
   335/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:361$712_ADDR[31:0]$2084
   336/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:360$711_DATA[7:0]$2083
   337/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:360$711_ADDR[31:0]$2082
   338/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:359$710_DATA[7:0]$2081
   339/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:359$710_ADDR[31:0]$2080
   340/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:358$709_DATA[7:0]$2079
   341/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:358$709_ADDR[31:0]$2078
   342/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:357$708_DATA[7:0]$2077
   343/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:357$708_ADDR[31:0]$2076
   344/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:356$707_DATA[7:0]$2075
   345/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:356$707_ADDR[31:0]$2074
   346/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:355$706_DATA[7:0]$2073
   347/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:355$706_ADDR[31:0]$2072
   348/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:354$705_DATA[7:0]$2071
   349/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:354$705_ADDR[31:0]$2070
   350/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:353$704_DATA[7:0]$2069
   351/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:353$704_ADDR[31:0]$2068
   352/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:352$703_DATA[7:0]$2067
   353/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:352$703_ADDR[31:0]$2066
   354/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:351$702_DATA[7:0]$2065
   355/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:351$702_ADDR[31:0]$2064
   356/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:350$701_DATA[7:0]$2063
   357/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:350$701_ADDR[31:0]$2062
   358/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:349$700_DATA[7:0]$2061
   359/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:349$700_ADDR[31:0]$2060
   360/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:348$699_DATA[7:0]$2059
   361/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:348$699_ADDR[31:0]$2058
   362/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:347$698_DATA[7:0]$2057
   363/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:347$698_ADDR[31:0]$2056
   364/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:346$697_DATA[7:0]$2055
   365/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:346$697_ADDR[31:0]$2054
   366/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:345$696_DATA[7:0]$2053
   367/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:345$696_ADDR[31:0]$2052
   368/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:344$695_DATA[7:0]$2051
   369/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:344$695_ADDR[31:0]$2050
   370/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:343$694_DATA[7:0]$2049
   371/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:343$694_ADDR[31:0]$2048
   372/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:342$693_DATA[7:0]$2047
   373/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:342$693_ADDR[31:0]$2046
   374/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:341$692_DATA[7:0]$2045
   375/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:341$692_ADDR[31:0]$2044
   376/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:340$691_DATA[7:0]$2043
   377/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:340$691_ADDR[31:0]$2042
   378/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:339$690_DATA[7:0]$2041
   379/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:339$690_ADDR[31:0]$2040
   380/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:338$689_DATA[7:0]$2039
   381/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:338$689_ADDR[31:0]$2038
   382/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:337$688_DATA[7:0]$2037
   383/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:337$688_ADDR[31:0]$2036
   384/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:336$687_DATA[7:0]$2035
   385/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:336$687_ADDR[31:0]$2034
   386/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:335$686_DATA[7:0]$2033
   387/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:335$686_ADDR[31:0]$2032
   388/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:334$685_DATA[7:0]$2031
   389/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:334$685_ADDR[31:0]$2030
   390/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:333$684_DATA[7:0]$2029
   391/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:333$684_ADDR[31:0]$2028
   392/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:332$683_DATA[7:0]$2027
   393/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:332$683_ADDR[31:0]$2026
   394/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:331$682_DATA[7:0]$2025
   395/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:331$682_ADDR[31:0]$2024
   396/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:330$681_DATA[7:0]$2023
   397/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:330$681_ADDR[31:0]$2022
   398/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:329$680_DATA[7:0]$2021
   399/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:329$680_ADDR[31:0]$2020
   400/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:328$679_DATA[7:0]$2019
   401/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:328$679_ADDR[31:0]$2018
   402/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:327$678_DATA[7:0]$2017
   403/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:327$678_ADDR[31:0]$2016
   404/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:326$677_DATA[7:0]$2015
   405/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:326$677_ADDR[31:0]$2014
   406/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:325$676_DATA[7:0]$2013
   407/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:325$676_ADDR[31:0]$2012
   408/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:324$675_DATA[7:0]$2011
   409/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:324$675_ADDR[31:0]$2010
   410/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:323$674_DATA[7:0]$2009
   411/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:323$674_ADDR[31:0]$2008
   412/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:322$673_DATA[7:0]$2007
   413/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:322$673_ADDR[31:0]$2006
   414/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:321$672_DATA[7:0]$2005
   415/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:321$672_ADDR[31:0]$2004
   416/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:320$671_DATA[7:0]$2003
   417/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:320$671_ADDR[31:0]$2002
   418/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:319$670_DATA[7:0]$2001
   419/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:319$670_ADDR[31:0]$2000
   420/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:318$669_DATA[7:0]$1999
   421/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:318$669_ADDR[31:0]$1998
   422/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:317$668_DATA[7:0]$1997
   423/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:317$668_ADDR[31:0]$1996
   424/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:316$667_DATA[7:0]$1995
   425/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:316$667_ADDR[31:0]$1994
   426/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:315$666_DATA[7:0]$1993
   427/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:315$666_ADDR[31:0]$1992
   428/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:314$665_DATA[7:0]$1991
   429/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:314$665_ADDR[31:0]$1990
   430/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:313$664_DATA[7:0]$1989
   431/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:313$664_ADDR[31:0]$1988
   432/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:312$663_DATA[7:0]$1987
   433/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:312$663_ADDR[31:0]$1986
   434/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:311$662_DATA[7:0]$1985
   435/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:311$662_ADDR[31:0]$1984
   436/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:310$661_DATA[7:0]$1983
   437/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:310$661_ADDR[31:0]$1982
   438/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:309$660_DATA[7:0]$1981
   439/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:309$660_ADDR[31:0]$1980
   440/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:308$659_DATA[7:0]$1979
   441/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:308$659_ADDR[31:0]$1978
   442/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:307$658_DATA[7:0]$1977
   443/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:307$658_ADDR[31:0]$1976
   444/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:306$657_DATA[7:0]$1975
   445/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:306$657_ADDR[31:0]$1974
   446/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:305$656_DATA[7:0]$1973
   447/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:305$656_ADDR[31:0]$1972
   448/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:304$655_DATA[7:0]$1971
   449/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:304$655_ADDR[31:0]$1970
   450/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:303$654_DATA[7:0]$1969
   451/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:303$654_ADDR[31:0]$1968
   452/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:302$653_DATA[7:0]$1967
   453/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:302$653_ADDR[31:0]$1966
   454/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:301$652_DATA[7:0]$1965
   455/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:301$652_ADDR[31:0]$1964
   456/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:300$651_DATA[7:0]$1963
   457/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:300$651_ADDR[31:0]$1962
   458/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:299$650_DATA[7:0]$1961
   459/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:299$650_ADDR[31:0]$1960
   460/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:298$649_DATA[7:0]$1959
   461/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:298$649_ADDR[31:0]$1958
   462/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:297$648_DATA[7:0]$1957
   463/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:297$648_ADDR[31:0]$1956
   464/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:296$647_DATA[7:0]$1955
   465/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:296$647_ADDR[31:0]$1954
   466/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:295$646_DATA[7:0]$1953
   467/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:295$646_ADDR[31:0]$1952
   468/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:294$645_DATA[7:0]$1951
   469/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:294$645_ADDR[31:0]$1950
   470/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:293$644_DATA[7:0]$1949
   471/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:293$644_ADDR[31:0]$1948
   472/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:292$643_DATA[7:0]$1947
   473/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:292$643_ADDR[31:0]$1946
   474/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:291$642_DATA[7:0]$1945
   475/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:291$642_ADDR[31:0]$1944
   476/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:290$641_DATA[7:0]$1943
   477/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:290$641_ADDR[31:0]$1942
   478/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:289$640_DATA[7:0]$1941
   479/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:289$640_ADDR[31:0]$1940
   480/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:288$639_DATA[7:0]$1939
   481/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:288$639_ADDR[31:0]$1938
   482/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:287$638_DATA[7:0]$1937
   483/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:287$638_ADDR[31:0]$1936
   484/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:286$637_DATA[7:0]$1935
   485/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:286$637_ADDR[31:0]$1934
   486/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:285$636_DATA[7:0]$1933
   487/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:285$636_ADDR[31:0]$1932
   488/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:284$635_DATA[7:0]$1931
   489/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:284$635_ADDR[31:0]$1930
   490/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:283$634_DATA[7:0]$1929
   491/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:283$634_ADDR[31:0]$1928
   492/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:282$633_DATA[7:0]$1927
   493/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:282$633_ADDR[31:0]$1926
   494/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:281$632_DATA[7:0]$1925
   495/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:281$632_ADDR[31:0]$1924
   496/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:280$631_DATA[7:0]$1923
   497/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:280$631_ADDR[31:0]$1922
   498/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:279$630_DATA[7:0]$1921
   499/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:279$630_ADDR[31:0]$1920
   500/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:278$629_DATA[7:0]$1919
   501/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:278$629_ADDR[31:0]$1918
   502/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:277$628_DATA[7:0]$1917
   503/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:277$628_ADDR[31:0]$1916
   504/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:276$627_DATA[7:0]$1915
   505/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:276$627_ADDR[31:0]$1914
   506/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:275$626_DATA[7:0]$1913
   507/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:275$626_ADDR[31:0]$1912
   508/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:274$625_DATA[7:0]$1911
   509/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:274$625_ADDR[31:0]$1910
   510/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:273$624_DATA[7:0]$1909
   511/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:273$624_ADDR[31:0]$1908
   512/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:272$623_DATA[7:0]$1907
   513/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:272$623_ADDR[31:0]$1906
   514/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:271$622_DATA[7:0]$1905
   515/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:271$622_ADDR[31:0]$1904
   516/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:270$621_DATA[7:0]$1903
   517/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:270$621_ADDR[31:0]$1902
   518/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:269$620_DATA[7:0]$1901
   519/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:269$620_ADDR[31:0]$1900
   520/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:268$619_DATA[7:0]$1899
   521/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:268$619_ADDR[31:0]$1898
   522/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:267$618_DATA[7:0]$1897
   523/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:267$618_ADDR[31:0]$1896
   524/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:266$617_DATA[7:0]$1895
   525/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:266$617_ADDR[31:0]$1894
   526/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:265$616_DATA[7:0]$1893
   527/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:265$616_ADDR[31:0]$1892
   528/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:264$615_DATA[7:0]$1891
   529/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:264$615_ADDR[31:0]$1890
   530/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:263$614_DATA[7:0]$1889
   531/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:263$614_ADDR[31:0]$1888
   532/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:262$613_DATA[7:0]$1887
   533/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:262$613_ADDR[31:0]$1886
   534/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:261$612_DATA[7:0]$1885
   535/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:261$612_ADDR[31:0]$1884
   536/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:260$611_DATA[7:0]$1883
   537/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:260$611_ADDR[31:0]$1882
   538/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:259$610_DATA[7:0]$1881
   539/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:259$610_ADDR[31:0]$1880
   540/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:258$609_DATA[7:0]$1879
   541/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:258$609_ADDR[31:0]$1878
   542/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:257$608_DATA[7:0]$1877
   543/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:257$608_ADDR[31:0]$1876
   544/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:256$607_DATA[7:0]$1875
   545/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:256$607_ADDR[31:0]$1874
   546/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:255$606_DATA[7:0]$1873
   547/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:255$606_ADDR[31:0]$1872
   548/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:254$605_DATA[7:0]$1871
   549/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:254$605_ADDR[31:0]$1870
   550/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:253$604_DATA[7:0]$1869
   551/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:253$604_ADDR[31:0]$1868
   552/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:252$603_DATA[7:0]$1867
   553/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:252$603_ADDR[31:0]$1866
   554/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:251$602_DATA[7:0]$1865
   555/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:251$602_ADDR[31:0]$1864
   556/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:250$601_DATA[7:0]$1863
   557/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:250$601_ADDR[31:0]$1862
   558/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:249$600_DATA[7:0]$1861
   559/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:249$600_ADDR[31:0]$1860
   560/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:248$599_DATA[7:0]$1859
   561/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:248$599_ADDR[31:0]$1858
   562/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:247$598_DATA[7:0]$1857
   563/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:247$598_ADDR[31:0]$1856
   564/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:246$597_DATA[7:0]$1855
   565/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:246$597_ADDR[31:0]$1854
   566/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:245$596_DATA[7:0]$1853
   567/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:245$596_ADDR[31:0]$1852
   568/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:244$595_DATA[7:0]$1851
   569/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:244$595_ADDR[31:0]$1850
   570/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:243$594_DATA[7:0]$1849
   571/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:243$594_ADDR[31:0]$1848
   572/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:242$593_DATA[7:0]$1847
   573/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:242$593_ADDR[31:0]$1846
   574/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:241$592_DATA[7:0]$1845
   575/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:241$592_ADDR[31:0]$1844
   576/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:240$591_DATA[7:0]$1843
   577/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:240$591_ADDR[31:0]$1842
   578/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:239$590_DATA[7:0]$1841
   579/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:239$590_ADDR[31:0]$1840
   580/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:238$589_DATA[7:0]$1839
   581/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:238$589_ADDR[31:0]$1838
   582/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:237$588_DATA[7:0]$1837
   583/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:237$588_ADDR[31:0]$1836
   584/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:236$587_DATA[7:0]$1835
   585/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:236$587_ADDR[31:0]$1834
   586/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:235$586_DATA[7:0]$1833
   587/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:235$586_ADDR[31:0]$1832
   588/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:234$585_DATA[7:0]$1831
   589/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:234$585_ADDR[31:0]$1830
   590/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:233$584_DATA[7:0]$1829
   591/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:233$584_ADDR[31:0]$1828
   592/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:232$583_DATA[7:0]$1827
   593/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:232$583_ADDR[31:0]$1826
   594/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:231$582_DATA[7:0]$1825
   595/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:231$582_ADDR[31:0]$1824
   596/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:230$581_DATA[7:0]$1823
   597/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:230$581_ADDR[31:0]$1822
   598/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:229$580_DATA[7:0]$1821
   599/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:229$580_ADDR[31:0]$1820
   600/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:228$579_DATA[7:0]$1819
   601/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:228$579_ADDR[31:0]$1818
   602/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:227$578_DATA[7:0]$1817
   603/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:227$578_ADDR[31:0]$1816
   604/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:226$577_DATA[7:0]$1815
   605/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:226$577_ADDR[31:0]$1814
   606/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:225$576_DATA[7:0]$1813
   607/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:225$576_ADDR[31:0]$1812
   608/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:224$575_DATA[7:0]$1811
   609/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:224$575_ADDR[31:0]$1810
   610/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:223$574_DATA[7:0]$1809
   611/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:223$574_ADDR[31:0]$1808
   612/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:222$573_DATA[7:0]$1807
   613/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:222$573_ADDR[31:0]$1806
   614/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:221$572_DATA[7:0]$1805
   615/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:221$572_ADDR[31:0]$1804
   616/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:220$571_DATA[7:0]$1803
   617/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:220$571_ADDR[31:0]$1802
   618/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:219$570_DATA[7:0]$1801
   619/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:219$570_ADDR[31:0]$1800
   620/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:218$569_DATA[7:0]$1799
   621/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:218$569_ADDR[31:0]$1798
   622/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:217$568_DATA[7:0]$1797
   623/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:217$568_ADDR[31:0]$1796
   624/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:216$567_DATA[7:0]$1795
   625/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:216$567_ADDR[31:0]$1794
   626/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:215$566_DATA[7:0]$1793
   627/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:215$566_ADDR[31:0]$1792
   628/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:214$565_DATA[7:0]$1791
   629/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:214$565_ADDR[31:0]$1790
   630/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:213$564_DATA[7:0]$1789
   631/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:213$564_ADDR[31:0]$1788
   632/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:212$563_DATA[7:0]$1787
   633/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:212$563_ADDR[31:0]$1786
   634/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:211$562_DATA[7:0]$1785
   635/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:211$562_ADDR[31:0]$1784
   636/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:210$561_DATA[7:0]$1783
   637/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:210$561_ADDR[31:0]$1782
   638/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:209$560_DATA[7:0]$1781
   639/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:209$560_ADDR[31:0]$1780
   640/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:208$559_DATA[7:0]$1779
   641/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:208$559_ADDR[31:0]$1778
   642/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:207$558_DATA[7:0]$1777
   643/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:207$558_ADDR[31:0]$1776
   644/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:206$557_DATA[7:0]$1775
   645/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:206$557_ADDR[31:0]$1774
   646/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:205$556_DATA[7:0]$1773
   647/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:205$556_ADDR[31:0]$1772
   648/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:204$555_DATA[7:0]$1771
   649/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:204$555_ADDR[31:0]$1770
   650/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:203$554_DATA[7:0]$1769
   651/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:203$554_ADDR[31:0]$1768
   652/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:202$553_DATA[7:0]$1767
   653/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:202$553_ADDR[31:0]$1766
   654/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:201$552_DATA[7:0]$1765
   655/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:201$552_ADDR[31:0]$1764
   656/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:200$551_DATA[7:0]$1763
   657/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:200$551_ADDR[31:0]$1762
   658/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:199$550_DATA[7:0]$1761
   659/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:199$550_ADDR[31:0]$1760
   660/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:198$549_DATA[7:0]$1759
   661/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:198$549_ADDR[31:0]$1758
   662/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:197$548_DATA[7:0]$1757
   663/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:197$548_ADDR[31:0]$1756
   664/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:196$547_DATA[7:0]$1755
   665/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:196$547_ADDR[31:0]$1754
   666/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:195$546_DATA[7:0]$1753
   667/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:195$546_ADDR[31:0]$1752
   668/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:194$545_DATA[7:0]$1751
   669/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:194$545_ADDR[31:0]$1750
   670/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:193$544_DATA[7:0]$1749
   671/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:193$544_ADDR[31:0]$1748
   672/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:192$543_DATA[7:0]$1747
   673/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:192$543_ADDR[31:0]$1746
   674/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:191$542_DATA[7:0]$1745
   675/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:191$542_ADDR[31:0]$1744
   676/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:190$541_DATA[7:0]$1743
   677/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:190$541_ADDR[31:0]$1742
   678/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:189$540_DATA[7:0]$1741
   679/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:189$540_ADDR[31:0]$1740
   680/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:188$539_DATA[7:0]$1739
   681/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:188$539_ADDR[31:0]$1738
   682/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:187$538_DATA[7:0]$1737
   683/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:187$538_ADDR[31:0]$1736
   684/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:186$537_DATA[7:0]$1735
   685/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:186$537_ADDR[31:0]$1734
   686/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:185$536_DATA[7:0]$1733
   687/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:185$536_ADDR[31:0]$1732
   688/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:184$535_DATA[7:0]$1731
   689/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:184$535_ADDR[31:0]$1730
   690/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:183$534_DATA[7:0]$1729
   691/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:183$534_ADDR[31:0]$1728
   692/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:182$533_DATA[7:0]$1727
   693/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:182$533_ADDR[31:0]$1726
   694/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:181$532_DATA[7:0]$1725
   695/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:181$532_ADDR[31:0]$1724
   696/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:180$531_DATA[7:0]$1723
   697/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:180$531_ADDR[31:0]$1722
   698/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:179$530_DATA[7:0]$1721
   699/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:179$530_ADDR[31:0]$1720
   700/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:178$529_DATA[7:0]$1719
   701/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:178$529_ADDR[31:0]$1718
   702/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:177$528_DATA[7:0]$1717
   703/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:177$528_ADDR[31:0]$1716
   704/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:176$527_DATA[7:0]$1715
   705/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:176$527_ADDR[31:0]$1714
   706/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:175$526_DATA[7:0]$1713
   707/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:175$526_ADDR[31:0]$1712
   708/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:174$525_DATA[7:0]$1711
   709/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:174$525_ADDR[31:0]$1710
   710/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:173$524_DATA[7:0]$1709
   711/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:173$524_ADDR[31:0]$1708
   712/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:172$523_DATA[7:0]$1707
   713/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:172$523_ADDR[31:0]$1706
   714/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:171$522_DATA[7:0]$1705
   715/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:171$522_ADDR[31:0]$1704
   716/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:170$521_DATA[7:0]$1703
   717/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:170$521_ADDR[31:0]$1702
   718/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:169$520_DATA[7:0]$1701
   719/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:169$520_ADDR[31:0]$1700
   720/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:168$519_DATA[7:0]$1699
   721/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:168$519_ADDR[31:0]$1698
   722/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:167$518_DATA[7:0]$1697
   723/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:167$518_ADDR[31:0]$1696
   724/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:166$517_DATA[7:0]$1695
   725/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:166$517_ADDR[31:0]$1694
   726/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:165$516_DATA[7:0]$1693
   727/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:165$516_ADDR[31:0]$1692
   728/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:164$515_DATA[7:0]$1691
   729/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:164$515_ADDR[31:0]$1690
   730/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:163$514_DATA[7:0]$1689
   731/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:163$514_ADDR[31:0]$1688
   732/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:162$513_DATA[7:0]$1687
   733/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:162$513_ADDR[31:0]$1686
   734/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:161$512_DATA[7:0]$1685
   735/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:161$512_ADDR[31:0]$1684
   736/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:160$511_DATA[7:0]$1683
   737/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:160$511_ADDR[31:0]$1682
   738/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:159$510_DATA[7:0]$1681
   739/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:159$510_ADDR[31:0]$1680
   740/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:158$509_DATA[7:0]$1679
   741/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:158$509_ADDR[31:0]$1678
   742/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:157$508_DATA[7:0]$1677
   743/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:157$508_ADDR[31:0]$1676
   744/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:156$507_DATA[7:0]$1675
   745/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:156$507_ADDR[31:0]$1674
   746/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:155$506_DATA[7:0]$1673
   747/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:155$506_ADDR[31:0]$1672
   748/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:154$505_DATA[7:0]$1671
   749/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:154$505_ADDR[31:0]$1670
   750/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:153$504_DATA[7:0]$1669
   751/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:153$504_ADDR[31:0]$1668
   752/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:152$503_DATA[7:0]$1667
   753/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:152$503_ADDR[31:0]$1666
   754/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:151$502_DATA[7:0]$1665
   755/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:151$502_ADDR[31:0]$1664
   756/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:150$501_DATA[7:0]$1663
   757/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:150$501_ADDR[31:0]$1662
   758/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:149$500_DATA[7:0]$1661
   759/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:149$500_ADDR[31:0]$1660
   760/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:148$499_DATA[7:0]$1659
   761/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:148$499_ADDR[31:0]$1658
   762/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:147$498_DATA[7:0]$1657
   763/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:147$498_ADDR[31:0]$1656
   764/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:146$497_DATA[7:0]$1655
   765/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:146$497_ADDR[31:0]$1654
   766/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:145$496_DATA[7:0]$1653
   767/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:145$496_ADDR[31:0]$1652
   768/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:144$495_DATA[7:0]$1651
   769/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:144$495_ADDR[31:0]$1650
   770/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:143$494_DATA[7:0]$1649
   771/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:143$494_ADDR[31:0]$1648
   772/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:142$493_DATA[7:0]$1647
   773/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:142$493_ADDR[31:0]$1646
   774/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:141$492_DATA[7:0]$1645
   775/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:141$492_ADDR[31:0]$1644
   776/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:140$491_DATA[7:0]$1643
   777/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:140$491_ADDR[31:0]$1642
   778/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:139$490_DATA[7:0]$1641
   779/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:139$490_ADDR[31:0]$1640
   780/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:138$489_DATA[7:0]$1639
   781/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:138$489_ADDR[31:0]$1638
   782/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:137$488_DATA[7:0]$1637
   783/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:137$488_ADDR[31:0]$1636
   784/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:136$487_DATA[7:0]$1635
   785/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:136$487_ADDR[31:0]$1634
   786/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:135$486_DATA[7:0]$1633
   787/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:135$486_ADDR[31:0]$1632
   788/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:134$485_DATA[7:0]$1631
   789/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:134$485_ADDR[31:0]$1630
   790/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:133$484_DATA[7:0]$1629
   791/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:133$484_ADDR[31:0]$1628
   792/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:132$483_DATA[7:0]$1627
   793/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:132$483_ADDR[31:0]$1626
   794/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:131$482_DATA[7:0]$1625
   795/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:131$482_ADDR[31:0]$1624
   796/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:130$481_DATA[7:0]$1623
   797/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:130$481_ADDR[31:0]$1622
   798/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:129$480_DATA[7:0]$1621
   799/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:129$480_ADDR[31:0]$1620
   800/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:128$479_DATA[7:0]$1619
   801/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:128$479_ADDR[31:0]$1618
   802/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:127$478_DATA[7:0]$1617
   803/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:127$478_ADDR[31:0]$1616
   804/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:126$477_DATA[7:0]$1615
   805/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:126$477_ADDR[31:0]$1614
   806/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:125$476_DATA[7:0]$1613
   807/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:125$476_ADDR[31:0]$1612
   808/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:124$475_DATA[7:0]$1611
   809/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:124$475_ADDR[31:0]$1610
   810/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:123$474_DATA[7:0]$1609
   811/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:123$474_ADDR[31:0]$1608
   812/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:122$473_DATA[7:0]$1607
   813/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:122$473_ADDR[31:0]$1606
   814/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:121$472_DATA[7:0]$1605
   815/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:121$472_ADDR[31:0]$1604
   816/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:120$471_DATA[7:0]$1603
   817/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:120$471_ADDR[31:0]$1602
   818/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:119$470_DATA[7:0]$1601
   819/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:119$470_ADDR[31:0]$1600
   820/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:118$469_DATA[7:0]$1599
   821/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:118$469_ADDR[31:0]$1598
   822/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:117$468_DATA[7:0]$1597
   823/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:117$468_ADDR[31:0]$1596
   824/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:116$467_DATA[7:0]$1595
   825/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:116$467_ADDR[31:0]$1594
   826/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:115$466_DATA[7:0]$1593
   827/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:115$466_ADDR[31:0]$1592
   828/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:114$465_DATA[7:0]$1591
   829/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:114$465_ADDR[31:0]$1590
   830/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:113$464_DATA[7:0]$1589
   831/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:113$464_ADDR[31:0]$1588
   832/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:112$463_DATA[7:0]$1587
   833/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:112$463_ADDR[31:0]$1586
   834/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:111$462_DATA[7:0]$1585
   835/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:111$462_ADDR[31:0]$1584
   836/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:110$461_DATA[7:0]$1583
   837/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:110$461_ADDR[31:0]$1582
   838/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:109$460_DATA[7:0]$1581
   839/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:109$460_ADDR[31:0]$1580
   840/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:108$459_DATA[7:0]$1579
   841/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:108$459_ADDR[31:0]$1578
   842/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:107$458_DATA[7:0]$1577
   843/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:107$458_ADDR[31:0]$1576
   844/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:106$457_DATA[7:0]$1575
   845/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:106$457_ADDR[31:0]$1574
   846/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:105$456_DATA[7:0]$1573
   847/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:105$456_ADDR[31:0]$1572
   848/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:104$455_DATA[7:0]$1571
   849/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:104$455_ADDR[31:0]$1570
   850/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:103$454_DATA[7:0]$1569
   851/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:103$454_ADDR[31:0]$1568
   852/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:102$453_DATA[7:0]$1567
   853/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:102$453_ADDR[31:0]$1566
   854/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:101$452_DATA[7:0]$1565
   855/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:101$452_ADDR[31:0]$1564
   856/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:100$451_DATA[7:0]$1563
   857/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:100$451_ADDR[31:0]$1562
   858/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:99$450_DATA[7:0]$1561
   859/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:99$450_ADDR[31:0]$1560
   860/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:98$449_DATA[7:0]$1559
   861/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:98$449_ADDR[31:0]$1558
   862/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:97$448_DATA[7:0]$1557
   863/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:97$448_ADDR[31:0]$1556
   864/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:96$447_DATA[7:0]$1555
   865/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:96$447_ADDR[31:0]$1554
   866/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:95$446_DATA[7:0]$1553
   867/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:95$446_ADDR[31:0]$1552
   868/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:94$445_DATA[7:0]$1551
   869/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:94$445_ADDR[31:0]$1550
   870/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:93$444_DATA[7:0]$1549
   871/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:93$444_ADDR[31:0]$1548
   872/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:92$443_DATA[7:0]$1547
   873/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:92$443_ADDR[31:0]$1546
   874/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:91$442_DATA[7:0]$1545
   875/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:91$442_ADDR[31:0]$1544
   876/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:90$441_DATA[7:0]$1543
   877/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:90$441_ADDR[31:0]$1542
   878/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:89$440_DATA[7:0]$1541
   879/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:89$440_ADDR[31:0]$1540
   880/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:88$439_DATA[7:0]$1539
   881/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:88$439_ADDR[31:0]$1538
   882/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:87$438_DATA[7:0]$1537
   883/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:87$438_ADDR[31:0]$1536
   884/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:86$437_DATA[7:0]$1535
   885/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:86$437_ADDR[31:0]$1534
   886/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:85$436_DATA[7:0]$1533
   887/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:85$436_ADDR[31:0]$1532
   888/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:84$435_DATA[7:0]$1531
   889/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:84$435_ADDR[31:0]$1530
   890/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:83$434_DATA[7:0]$1529
   891/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:83$434_ADDR[31:0]$1528
   892/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:82$433_DATA[7:0]$1527
   893/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:82$433_ADDR[31:0]$1526
   894/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:81$432_DATA[7:0]$1525
   895/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:81$432_ADDR[31:0]$1524
   896/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:80$431_DATA[7:0]$1523
   897/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:80$431_ADDR[31:0]$1522
   898/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:79$430_DATA[7:0]$1521
   899/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:79$430_ADDR[31:0]$1520
   900/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:78$429_DATA[7:0]$1519
   901/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:78$429_ADDR[31:0]$1518
   902/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:77$428_DATA[7:0]$1517
   903/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:77$428_ADDR[31:0]$1516
   904/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:76$427_DATA[7:0]$1515
   905/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:76$427_ADDR[31:0]$1514
   906/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:75$426_DATA[7:0]$1513
   907/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:75$426_ADDR[31:0]$1512
   908/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:74$425_DATA[7:0]$1511
   909/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:74$425_ADDR[31:0]$1510
   910/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:73$424_DATA[7:0]$1509
   911/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:73$424_ADDR[31:0]$1508
   912/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:72$423_DATA[7:0]$1507
   913/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:72$423_ADDR[31:0]$1506
   914/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:71$422_DATA[7:0]$1505
   915/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:71$422_ADDR[31:0]$1504
   916/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:70$421_DATA[7:0]$1503
   917/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:70$421_ADDR[31:0]$1502
   918/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:69$420_DATA[7:0]$1501
   919/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:69$420_ADDR[31:0]$1500
   920/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:68$419_DATA[7:0]$1499
   921/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:68$419_ADDR[31:0]$1498
   922/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:67$418_DATA[7:0]$1497
   923/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:67$418_ADDR[31:0]$1496
   924/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:66$417_DATA[7:0]$1495
   925/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:66$417_ADDR[31:0]$1494
   926/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:65$416_DATA[7:0]$1493
   927/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:65$416_ADDR[31:0]$1492
   928/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:64$415_DATA[7:0]$1491
   929/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:64$415_ADDR[31:0]$1490
   930/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:63$414_DATA[7:0]$1489
   931/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:63$414_ADDR[31:0]$1488
   932/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:62$413_DATA[7:0]$1487
   933/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:62$413_ADDR[31:0]$1486
   934/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:61$412_DATA[7:0]$1485
   935/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:61$412_ADDR[31:0]$1484
   936/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:60$411_DATA[7:0]$1483
   937/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:60$411_ADDR[31:0]$1482
   938/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:59$410_DATA[7:0]$1481
   939/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:59$410_ADDR[31:0]$1480
   940/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:58$409_DATA[7:0]$1479
   941/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:58$409_ADDR[31:0]$1478
   942/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:57$408_DATA[7:0]$1477
   943/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:57$408_ADDR[31:0]$1476
   944/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:56$407_DATA[7:0]$1475
   945/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:56$407_ADDR[31:0]$1474
   946/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:55$406_DATA[7:0]$1473
   947/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:55$406_ADDR[31:0]$1472
   948/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:54$405_DATA[7:0]$1471
   949/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:54$405_ADDR[31:0]$1470
   950/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:53$404_DATA[7:0]$1469
   951/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:53$404_ADDR[31:0]$1468
   952/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:52$403_DATA[7:0]$1467
   953/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:52$403_ADDR[31:0]$1466
   954/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:51$402_DATA[7:0]$1465
   955/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:51$402_ADDR[31:0]$1464
   956/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:50$401_DATA[7:0]$1463
   957/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:50$401_ADDR[31:0]$1462
   958/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:49$400_DATA[7:0]$1461
   959/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:49$400_ADDR[31:0]$1460
   960/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:48$399_DATA[7:0]$1459
   961/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:48$399_ADDR[31:0]$1458
   962/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:47$398_DATA[7:0]$1457
   963/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:47$398_ADDR[31:0]$1456
   964/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:46$397_DATA[7:0]$1455
   965/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:46$397_ADDR[31:0]$1454
   966/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:45$396_DATA[7:0]$1453
   967/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:45$396_ADDR[31:0]$1452
   968/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:44$395_DATA[7:0]$1451
   969/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:44$395_ADDR[31:0]$1450
   970/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:43$394_DATA[7:0]$1449
   971/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:43$394_ADDR[31:0]$1448
   972/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:42$393_DATA[7:0]$1447
   973/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:42$393_ADDR[31:0]$1446
   974/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:41$392_DATA[7:0]$1445
   975/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:41$392_ADDR[31:0]$1444
   976/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:40$391_DATA[7:0]$1443
   977/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:40$391_ADDR[31:0]$1442
   978/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:39$390_DATA[7:0]$1441
   979/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:39$390_ADDR[31:0]$1440
   980/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:38$389_DATA[7:0]$1439
   981/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:38$389_ADDR[31:0]$1438
   982/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:37$388_DATA[7:0]$1437
   983/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:37$388_ADDR[31:0]$1436
   984/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:36$387_DATA[7:0]$1435
   985/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:36$387_ADDR[31:0]$1434
   986/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:35$386_DATA[7:0]$1433
   987/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:35$386_ADDR[31:0]$1432
   988/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:34$385_DATA[7:0]$1431
   989/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:34$385_ADDR[31:0]$1430
   990/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:33$384_DATA[7:0]$1429
   991/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:33$384_ADDR[31:0]$1428
   992/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:32$383_DATA[7:0]$1427
   993/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:32$383_ADDR[31:0]$1426
   994/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:31$382_DATA[7:0]$1425
   995/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:31$382_ADDR[31:0]$1424
   996/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:30$381_DATA[7:0]$1423
   997/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:30$381_ADDR[31:0]$1422
   998/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:29$380_DATA[7:0]$1421
   999/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:29$380_ADDR[31:0]$1420
  1000/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:28$379_DATA[7:0]$1419
  1001/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:28$379_ADDR[31:0]$1418
  1002/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:27$378_DATA[7:0]$1417
  1003/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:27$378_ADDR[31:0]$1416
  1004/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:26$377_DATA[7:0]$1415
  1005/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:26$377_ADDR[31:0]$1414
  1006/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:25$376_DATA[7:0]$1413
  1007/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:25$376_ADDR[31:0]$1412
  1008/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:24$375_DATA[7:0]$1411
  1009/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:24$375_ADDR[31:0]$1410
  1010/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:23$374_DATA[7:0]$1409
  1011/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:23$374_ADDR[31:0]$1408
  1012/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:22$373_DATA[7:0]$1407
  1013/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:22$373_ADDR[31:0]$1406
  1014/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:21$372_DATA[7:0]$1405
  1015/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:21$372_ADDR[31:0]$1404
  1016/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:20$371_DATA[7:0]$1403
  1017/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:20$371_ADDR[31:0]$1402
  1018/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:19$370_DATA[7:0]$1401
  1019/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:19$370_ADDR[31:0]$1394
  1020/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:18$369_DATA[7:0]$1399
  1021/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:18$369_ADDR[31:0]$1398
  1022/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:17$368_DATA[7:0]$1397
  1023/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:17$368_ADDR[31:0]$1396
  1024/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:16$367_DATA[7:0]$1395
  1025/1025: $0$memwr$\memory$gba_bw_intro_b1ram.v:16$367_ADDR[31:0]$1400
Creating decoders for process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:531$879'.
     1/2: $0\valid_out[0:0]
     2/2: $0\data_out[7:0]
Creating decoders for process `\param_bram.$proc$param_bram.v:14$230'.
     1/137: $1\valid_out[0:0]
     2/137: $0$memwr$\param_memory$param_bram.v:82$159_DATA[7:0]$366
     3/137: $0$memwr$\param_memory$param_bram.v:82$159_ADDR[31:0]$365
     4/137: $0$memwr$\param_memory$param_bram.v:81$158_DATA[7:0]$364
     5/137: $0$memwr$\param_memory$param_bram.v:81$158_ADDR[31:0]$363
     6/137: $0$memwr$\param_memory$param_bram.v:80$157_DATA[7:0]$362
     7/137: $0$memwr$\param_memory$param_bram.v:80$157_ADDR[31:0]$361
     8/137: $0$memwr$\param_memory$param_bram.v:79$156_DATA[7:0]$360
     9/137: $0$memwr$\param_memory$param_bram.v:79$156_ADDR[31:0]$359
    10/137: $0$memwr$\param_memory$param_bram.v:78$155_DATA[7:0]$358
    11/137: $0$memwr$\param_memory$param_bram.v:78$155_ADDR[31:0]$357
    12/137: $0$memwr$\param_memory$param_bram.v:77$154_DATA[7:0]$356
    13/137: $0$memwr$\param_memory$param_bram.v:77$154_ADDR[31:0]$355
    14/137: $0$memwr$\param_memory$param_bram.v:76$153_DATA[7:0]$354
    15/137: $0$memwr$\param_memory$param_bram.v:76$153_ADDR[31:0]$353
    16/137: $0$memwr$\param_memory$param_bram.v:75$152_DATA[7:0]$352
    17/137: $0$memwr$\param_memory$param_bram.v:75$152_ADDR[31:0]$351
    18/137: $0$memwr$\param_memory$param_bram.v:74$151_DATA[7:0]$350
    19/137: $0$memwr$\param_memory$param_bram.v:74$151_ADDR[31:0]$349
    20/137: $0$memwr$\param_memory$param_bram.v:73$150_DATA[7:0]$348
    21/137: $0$memwr$\param_memory$param_bram.v:73$150_ADDR[31:0]$347
    22/137: $0$memwr$\param_memory$param_bram.v:72$149_DATA[7:0]$346
    23/137: $0$memwr$\param_memory$param_bram.v:72$149_ADDR[31:0]$345
    24/137: $0$memwr$\param_memory$param_bram.v:71$148_DATA[7:0]$344
    25/137: $0$memwr$\param_memory$param_bram.v:71$148_ADDR[31:0]$343
    26/137: $0$memwr$\param_memory$param_bram.v:70$147_DATA[7:0]$342
    27/137: $0$memwr$\param_memory$param_bram.v:70$147_ADDR[31:0]$341
    28/137: $0$memwr$\param_memory$param_bram.v:69$146_DATA[7:0]$340
    29/137: $0$memwr$\param_memory$param_bram.v:69$146_ADDR[31:0]$339
    30/137: $0$memwr$\param_memory$param_bram.v:68$145_DATA[7:0]$338
    31/137: $0$memwr$\param_memory$param_bram.v:68$145_ADDR[31:0]$337
    32/137: $0$memwr$\param_memory$param_bram.v:67$144_DATA[7:0]$336
    33/137: $0$memwr$\param_memory$param_bram.v:67$144_ADDR[31:0]$335
    34/137: $0$memwr$\param_memory$param_bram.v:66$143_DATA[7:0]$334
    35/137: $0$memwr$\param_memory$param_bram.v:66$143_ADDR[31:0]$333
    36/137: $0$memwr$\param_memory$param_bram.v:65$142_DATA[7:0]$332
    37/137: $0$memwr$\param_memory$param_bram.v:65$142_ADDR[31:0]$331
    38/137: $0$memwr$\param_memory$param_bram.v:64$141_DATA[7:0]$330
    39/137: $0$memwr$\param_memory$param_bram.v:64$141_ADDR[31:0]$329
    40/137: $0$memwr$\param_memory$param_bram.v:63$140_DATA[7:0]$328
    41/137: $0$memwr$\param_memory$param_bram.v:63$140_ADDR[31:0]$327
    42/137: $0$memwr$\param_memory$param_bram.v:62$139_DATA[7:0]$326
    43/137: $0$memwr$\param_memory$param_bram.v:62$139_ADDR[31:0]$325
    44/137: $0$memwr$\param_memory$param_bram.v:61$138_DATA[7:0]$324
    45/137: $0$memwr$\param_memory$param_bram.v:61$138_ADDR[31:0]$323
    46/137: $0$memwr$\param_memory$param_bram.v:60$137_DATA[7:0]$322
    47/137: $0$memwr$\param_memory$param_bram.v:60$137_ADDR[31:0]$321
    48/137: $0$memwr$\param_memory$param_bram.v:59$136_DATA[7:0]$320
    49/137: $0$memwr$\param_memory$param_bram.v:59$136_ADDR[31:0]$319
    50/137: $0$memwr$\param_memory$param_bram.v:58$135_DATA[7:0]$318
    51/137: $0$memwr$\param_memory$param_bram.v:58$135_ADDR[31:0]$317
    52/137: $0$memwr$\param_memory$param_bram.v:57$134_DATA[7:0]$316
    53/137: $0$memwr$\param_memory$param_bram.v:57$134_ADDR[31:0]$315
    54/137: $0$memwr$\param_memory$param_bram.v:56$133_DATA[7:0]$314
    55/137: $0$memwr$\param_memory$param_bram.v:56$133_ADDR[31:0]$313
    56/137: $0$memwr$\param_memory$param_bram.v:55$132_DATA[7:0]$312
    57/137: $0$memwr$\param_memory$param_bram.v:55$132_ADDR[31:0]$311
    58/137: $0$memwr$\param_memory$param_bram.v:54$131_DATA[7:0]$310
    59/137: $0$memwr$\param_memory$param_bram.v:54$131_ADDR[31:0]$309
    60/137: $0$memwr$\param_memory$param_bram.v:53$130_DATA[7:0]$308
    61/137: $0$memwr$\param_memory$param_bram.v:53$130_ADDR[31:0]$307
    62/137: $0$memwr$\param_memory$param_bram.v:52$129_DATA[7:0]$306
    63/137: $0$memwr$\param_memory$param_bram.v:52$129_ADDR[31:0]$305
    64/137: $0$memwr$\param_memory$param_bram.v:51$128_DATA[7:0]$304
    65/137: $0$memwr$\param_memory$param_bram.v:51$128_ADDR[31:0]$303
    66/137: $0$memwr$\param_memory$param_bram.v:50$127_DATA[7:0]$302
    67/137: $0$memwr$\param_memory$param_bram.v:50$127_ADDR[31:0]$301
    68/137: $0$memwr$\param_memory$param_bram.v:49$126_DATA[7:0]$300
    69/137: $0$memwr$\param_memory$param_bram.v:49$126_ADDR[31:0]$299
    70/137: $0$memwr$\param_memory$param_bram.v:48$125_DATA[7:0]$298
    71/137: $0$memwr$\param_memory$param_bram.v:48$125_ADDR[31:0]$297
    72/137: $0$memwr$\param_memory$param_bram.v:47$124_DATA[7:0]$296
    73/137: $0$memwr$\param_memory$param_bram.v:47$124_ADDR[31:0]$295
    74/137: $0$memwr$\param_memory$param_bram.v:46$123_DATA[7:0]$294
    75/137: $0$memwr$\param_memory$param_bram.v:46$123_ADDR[31:0]$293
    76/137: $0$memwr$\param_memory$param_bram.v:45$122_DATA[7:0]$292
    77/137: $0$memwr$\param_memory$param_bram.v:45$122_ADDR[31:0]$291
    78/137: $0$memwr$\param_memory$param_bram.v:44$121_DATA[7:0]$290
    79/137: $0$memwr$\param_memory$param_bram.v:44$121_ADDR[31:0]$289
    80/137: $0$memwr$\param_memory$param_bram.v:43$120_DATA[7:0]$288
    81/137: $0$memwr$\param_memory$param_bram.v:43$120_ADDR[31:0]$287
    82/137: $0$memwr$\param_memory$param_bram.v:42$119_DATA[7:0]$286
    83/137: $0$memwr$\param_memory$param_bram.v:42$119_ADDR[31:0]$285
    84/137: $0$memwr$\param_memory$param_bram.v:41$118_DATA[7:0]$284
    85/137: $0$memwr$\param_memory$param_bram.v:41$118_ADDR[31:0]$283
    86/137: $0$memwr$\param_memory$param_bram.v:40$117_DATA[7:0]$282
    87/137: $0$memwr$\param_memory$param_bram.v:40$117_ADDR[31:0]$281
    88/137: $0$memwr$\param_memory$param_bram.v:39$116_DATA[7:0]$280
    89/137: $0$memwr$\param_memory$param_bram.v:39$116_ADDR[31:0]$279
    90/137: $0$memwr$\param_memory$param_bram.v:38$115_DATA[7:0]$278
    91/137: $0$memwr$\param_memory$param_bram.v:38$115_ADDR[31:0]$277
    92/137: $0$memwr$\param_memory$param_bram.v:37$114_DATA[7:0]$276
    93/137: $0$memwr$\param_memory$param_bram.v:37$114_ADDR[31:0]$275
    94/137: $0$memwr$\param_memory$param_bram.v:36$113_DATA[7:0]$274
    95/137: $0$memwr$\param_memory$param_bram.v:36$113_ADDR[31:0]$273
    96/137: $0$memwr$\param_memory$param_bram.v:35$112_DATA[7:0]$272
    97/137: $0$memwr$\param_memory$param_bram.v:35$112_ADDR[31:0]$271
    98/137: $0$memwr$\param_memory$param_bram.v:34$111_DATA[7:0]$270
    99/137: $0$memwr$\param_memory$param_bram.v:34$111_ADDR[31:0]$269
   100/137: $0$memwr$\param_memory$param_bram.v:33$110_DATA[7:0]$268
   101/137: $0$memwr$\param_memory$param_bram.v:33$110_ADDR[31:0]$267
   102/137: $0$memwr$\param_memory$param_bram.v:32$109_DATA[7:0]$266
   103/137: $0$memwr$\param_memory$param_bram.v:32$109_ADDR[31:0]$265
   104/137: $0$memwr$\param_memory$param_bram.v:31$108_DATA[7:0]$264
   105/137: $0$memwr$\param_memory$param_bram.v:31$108_ADDR[31:0]$263
   106/137: $0$memwr$\param_memory$param_bram.v:30$107_DATA[7:0]$262
   107/137: $0$memwr$\param_memory$param_bram.v:30$107_ADDR[31:0]$261
   108/137: $0$memwr$\param_memory$param_bram.v:29$106_DATA[7:0]$260
   109/137: $0$memwr$\param_memory$param_bram.v:29$106_ADDR[31:0]$259
   110/137: $0$memwr$\param_memory$param_bram.v:28$105_DATA[7:0]$258
   111/137: $0$memwr$\param_memory$param_bram.v:28$105_ADDR[31:0]$257
   112/137: $0$memwr$\param_memory$param_bram.v:27$104_DATA[7:0]$256
   113/137: $0$memwr$\param_memory$param_bram.v:27$104_ADDR[31:0]$255
   114/137: $0$memwr$\param_memory$param_bram.v:26$103_DATA[7:0]$254
   115/137: $0$memwr$\param_memory$param_bram.v:26$103_ADDR[31:0]$253
   116/137: $0$memwr$\param_memory$param_bram.v:25$102_DATA[7:0]$252
   117/137: $0$memwr$\param_memory$param_bram.v:25$102_ADDR[31:0]$251
   118/137: $0$memwr$\param_memory$param_bram.v:24$101_DATA[7:0]$250
   119/137: $0$memwr$\param_memory$param_bram.v:24$101_ADDR[31:0]$249
   120/137: $0$memwr$\param_memory$param_bram.v:23$100_DATA[7:0]$248
   121/137: $0$memwr$\param_memory$param_bram.v:23$100_ADDR[31:0]$247
   122/137: $0$memwr$\param_memory$param_bram.v:22$99_DATA[7:0]$246
   123/137: $0$memwr$\param_memory$param_bram.v:22$99_ADDR[31:0]$245
   124/137: $0$memwr$\param_memory$param_bram.v:21$98_DATA[7:0]$244
   125/137: $0$memwr$\param_memory$param_bram.v:21$98_ADDR[31:0]$243
   126/137: $0$memwr$\param_memory$param_bram.v:20$97_DATA[7:0]$242
   127/137: $0$memwr$\param_memory$param_bram.v:20$97_ADDR[31:0]$241
   128/137: $0$memwr$\param_memory$param_bram.v:19$96_DATA[7:0]$240
   129/137: $0$memwr$\param_memory$param_bram.v:19$96_ADDR[31:0]$239
   130/137: $0$memwr$\param_memory$param_bram.v:18$95_DATA[7:0]$231
   131/137: $0$memwr$\param_memory$param_bram.v:18$95_ADDR[31:0]$237
   132/137: $0$memwr$\param_memory$param_bram.v:17$94_DATA[7:0]$236
   133/137: $0$memwr$\param_memory$param_bram.v:17$94_ADDR[31:0]$235
   134/137: $0$memwr$\param_memory$param_bram.v:16$93_DATA[7:0]$234
   135/137: $0$memwr$\param_memory$param_bram.v:16$93_ADDR[31:0]$233
   136/137: $0$memwr$\param_memory$param_bram.v:15$92_DATA[7:0]$238
   137/137: $0$memwr$\param_memory$param_bram.v:15$92_ADDR[31:0]$232
Creating decoders for process `\param_bram.$proc$param_bram.v:86$160'.
     1/2: $0\valid_out[0:0]
     2/2: $0\data_out[7:0]
Creating decoders for process `\cmd_bram.$proc$cmd_bram.v:17$47'.
     1/45: $1\valid_out[0:0]
     2/45: $0$memwr$\cmd_memory$cmd_bram.v:40$22_DATA[7:0]$91
     3/45: $0$memwr$\cmd_memory$cmd_bram.v:40$22_ADDR[31:0]$90
     4/45: $0$memwr$\cmd_memory$cmd_bram.v:39$21_DATA[7:0]$89
     5/45: $0$memwr$\cmd_memory$cmd_bram.v:39$21_ADDR[31:0]$88
     6/45: $0$memwr$\cmd_memory$cmd_bram.v:38$20_DATA[7:0]$87
     7/45: $0$memwr$\cmd_memory$cmd_bram.v:38$20_ADDR[31:0]$86
     8/45: $0$memwr$\cmd_memory$cmd_bram.v:37$19_DATA[7:0]$85
     9/45: $0$memwr$\cmd_memory$cmd_bram.v:37$19_ADDR[31:0]$84
    10/45: $0$memwr$\cmd_memory$cmd_bram.v:36$18_DATA[7:0]$83
    11/45: $0$memwr$\cmd_memory$cmd_bram.v:36$18_ADDR[31:0]$82
    12/45: $0$memwr$\cmd_memory$cmd_bram.v:35$17_DATA[7:0]$81
    13/45: $0$memwr$\cmd_memory$cmd_bram.v:35$17_ADDR[31:0]$80
    14/45: $0$memwr$\cmd_memory$cmd_bram.v:34$16_DATA[7:0]$79
    15/45: $0$memwr$\cmd_memory$cmd_bram.v:34$16_ADDR[31:0]$78
    16/45: $0$memwr$\cmd_memory$cmd_bram.v:33$15_DATA[7:0]$77
    17/45: $0$memwr$\cmd_memory$cmd_bram.v:33$15_ADDR[31:0]$76
    18/45: $0$memwr$\cmd_memory$cmd_bram.v:32$14_DATA[7:0]$75
    19/45: $0$memwr$\cmd_memory$cmd_bram.v:32$14_ADDR[31:0]$74
    20/45: $0$memwr$\cmd_memory$cmd_bram.v:31$13_DATA[7:0]$73
    21/45: $0$memwr$\cmd_memory$cmd_bram.v:31$13_ADDR[31:0]$72
    22/45: $0$memwr$\cmd_memory$cmd_bram.v:30$12_DATA[7:0]$71
    23/45: $0$memwr$\cmd_memory$cmd_bram.v:30$12_ADDR[31:0]$70
    24/45: $0$memwr$\cmd_memory$cmd_bram.v:29$11_DATA[7:0]$69
    25/45: $0$memwr$\cmd_memory$cmd_bram.v:29$11_ADDR[31:0]$68
    26/45: $0$memwr$\cmd_memory$cmd_bram.v:28$10_DATA[7:0]$67
    27/45: $0$memwr$\cmd_memory$cmd_bram.v:28$10_ADDR[31:0]$66
    28/45: $0$memwr$\cmd_memory$cmd_bram.v:27$9_DATA[7:0]$65
    29/45: $0$memwr$\cmd_memory$cmd_bram.v:27$9_ADDR[31:0]$64
    30/45: $0$memwr$\cmd_memory$cmd_bram.v:26$8_DATA[7:0]$63
    31/45: $0$memwr$\cmd_memory$cmd_bram.v:26$8_ADDR[31:0]$62
    32/45: $0$memwr$\cmd_memory$cmd_bram.v:25$7_DATA[7:0]$61
    33/45: $0$memwr$\cmd_memory$cmd_bram.v:25$7_ADDR[31:0]$60
    34/45: $0$memwr$\cmd_memory$cmd_bram.v:24$6_DATA[7:0]$59
    35/45: $0$memwr$\cmd_memory$cmd_bram.v:24$6_ADDR[31:0]$58
    36/45: $0$memwr$\cmd_memory$cmd_bram.v:23$5_DATA[7:0]$57
    37/45: $0$memwr$\cmd_memory$cmd_bram.v:23$5_ADDR[31:0]$56
    38/45: $0$memwr$\cmd_memory$cmd_bram.v:22$4_DATA[7:0]$55
    39/45: $0$memwr$\cmd_memory$cmd_bram.v:22$4_ADDR[31:0]$54
    40/45: $0$memwr$\cmd_memory$cmd_bram.v:21$3_DATA[7:0]$53
    41/45: $0$memwr$\cmd_memory$cmd_bram.v:21$3_ADDR[31:0]$52
    42/45: $0$memwr$\cmd_memory$cmd_bram.v:20$2_DATA[7:0]$51
    43/45: $0$memwr$\cmd_memory$cmd_bram.v:20$2_ADDR[31:0]$50
    44/45: $0$memwr$\cmd_memory$cmd_bram.v:19$1_DATA[7:0]$49
    45/45: $0$memwr$\cmd_memory$cmd_bram.v:19$1_ADDR[31:0]$48
Creating decoders for process `\cmd_bram.$proc$cmd_bram.v:45$23'.
     1/2: $0\valid_out[0:0]
     2/2: $0\data_out[7:0]

2.3.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\demo.\byte_of_bw_pxls' from process `\demo.$proc$demo.v:164$2464'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:19$370_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:16$367_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:17$368_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:17$368_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:18$369_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:18$369_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:16$367_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:19$370_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:20$371_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:20$371_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:21$372_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:21$372_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:22$373_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:22$373_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:23$374_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:23$374_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:24$375_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:24$375_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:25$376_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:25$376_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:26$377_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:26$377_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:27$378_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:27$378_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:28$379_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:28$379_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:29$380_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:29$380_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:30$381_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:30$381_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:31$382_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:31$382_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:32$383_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:32$383_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:33$384_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:33$384_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:34$385_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:34$385_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:35$386_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:35$386_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:36$387_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:36$387_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:37$388_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:37$388_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:38$389_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:38$389_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:39$390_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:39$390_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:40$391_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:40$391_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:41$392_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:41$392_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:42$393_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:42$393_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:43$394_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:43$394_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:44$395_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:44$395_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:45$396_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:45$396_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:46$397_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:46$397_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:47$398_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:47$398_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:48$399_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:48$399_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:49$400_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:49$400_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:50$401_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:50$401_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:51$402_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:51$402_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:52$403_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:52$403_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:53$404_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:53$404_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:54$405_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:54$405_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:55$406_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:55$406_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:56$407_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:56$407_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:57$408_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:57$408_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:58$409_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:58$409_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:59$410_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:59$410_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:60$411_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:60$411_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:61$412_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:61$412_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:62$413_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:62$413_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:63$414_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:63$414_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:64$415_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:64$415_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:65$416_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:65$416_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:66$417_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:66$417_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:67$418_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:67$418_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:68$419_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:68$419_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:69$420_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:69$420_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:70$421_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:70$421_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:71$422_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:71$422_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:72$423_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:72$423_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:73$424_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:73$424_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:74$425_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:74$425_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:75$426_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:75$426_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:76$427_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:76$427_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:77$428_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:77$428_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:78$429_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:78$429_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:79$430_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:79$430_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:80$431_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:80$431_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:81$432_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:81$432_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:82$433_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:82$433_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:83$434_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:83$434_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:84$435_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:84$435_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:85$436_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:85$436_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:86$437_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:86$437_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:87$438_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:87$438_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:88$439_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:88$439_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:89$440_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:89$440_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:90$441_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:90$441_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:91$442_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:91$442_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:92$443_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:92$443_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:93$444_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:93$444_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:94$445_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:94$445_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:95$446_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:95$446_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:96$447_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:96$447_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:97$448_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:97$448_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:98$449_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:98$449_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:99$450_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:99$450_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:100$451_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:100$451_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:101$452_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:101$452_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:102$453_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:102$453_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:103$454_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:103$454_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:104$455_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:104$455_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:105$456_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:105$456_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:106$457_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:106$457_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:107$458_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:107$458_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:108$459_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:108$459_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:109$460_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:109$460_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:110$461_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:110$461_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:111$462_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:111$462_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:112$463_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:112$463_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:113$464_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:113$464_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:114$465_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:114$465_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:115$466_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:115$466_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:116$467_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:116$467_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:117$468_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:117$468_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:118$469_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:118$469_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:119$470_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:119$470_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:120$471_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:120$471_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:121$472_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:121$472_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:122$473_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:122$473_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:123$474_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:123$474_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:124$475_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:124$475_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:125$476_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:125$476_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:126$477_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:126$477_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:127$478_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:127$478_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:128$479_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:128$479_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:129$480_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:129$480_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:130$481_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:130$481_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:131$482_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:131$482_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:132$483_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:132$483_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:133$484_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:133$484_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:134$485_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:134$485_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:135$486_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:135$486_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:136$487_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:136$487_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:137$488_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:137$488_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:138$489_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:138$489_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:139$490_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:139$490_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:140$491_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:140$491_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:141$492_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:141$492_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:142$493_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:142$493_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:143$494_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:143$494_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:144$495_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:144$495_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:145$496_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:145$496_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:146$497_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:146$497_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:147$498_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:147$498_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:148$499_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:148$499_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:149$500_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:149$500_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:150$501_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:150$501_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:151$502_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:151$502_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:152$503_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:152$503_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:153$504_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:153$504_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:154$505_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:154$505_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:155$506_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:155$506_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:156$507_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:156$507_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:157$508_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:157$508_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:158$509_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:158$509_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:159$510_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:159$510_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:160$511_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:160$511_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:161$512_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:161$512_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:162$513_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:162$513_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:163$514_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:163$514_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:164$515_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:164$515_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:165$516_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:165$516_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:166$517_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:166$517_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:167$518_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:167$518_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:168$519_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:168$519_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:169$520_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:169$520_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:170$521_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:170$521_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:171$522_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:171$522_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:172$523_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:172$523_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:173$524_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:173$524_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:174$525_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:174$525_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:175$526_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:175$526_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:176$527_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:176$527_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:177$528_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:177$528_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:178$529_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:178$529_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:179$530_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:179$530_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:180$531_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:180$531_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:181$532_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:181$532_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:182$533_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:182$533_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:183$534_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:183$534_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:184$535_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:184$535_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:185$536_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:185$536_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:186$537_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:186$537_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:187$538_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:187$538_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:188$539_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:188$539_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:189$540_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:189$540_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:190$541_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:190$541_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:191$542_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:191$542_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:192$543_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:192$543_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:193$544_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:193$544_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:194$545_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:194$545_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:195$546_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:195$546_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:196$547_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:196$547_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:197$548_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:197$548_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:198$549_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:198$549_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:199$550_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:199$550_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:200$551_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:200$551_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:201$552_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:201$552_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:202$553_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:202$553_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:203$554_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:203$554_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:204$555_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:204$555_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:205$556_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:205$556_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:206$557_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:206$557_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:207$558_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:207$558_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:208$559_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:208$559_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:209$560_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:209$560_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:210$561_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:210$561_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:211$562_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:211$562_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:212$563_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:212$563_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:213$564_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:213$564_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:214$565_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:214$565_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:215$566_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:215$566_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:216$567_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:216$567_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:217$568_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:217$568_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:218$569_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:218$569_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:219$570_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:219$570_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:220$571_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:220$571_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:221$572_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:221$572_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:222$573_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:222$573_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:223$574_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:223$574_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:224$575_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:224$575_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:225$576_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:225$576_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:226$577_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:226$577_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:227$578_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:227$578_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:228$579_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:228$579_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:229$580_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:229$580_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:230$581_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:230$581_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:231$582_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:231$582_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:232$583_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:232$583_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:233$584_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:233$584_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:234$585_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:234$585_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:235$586_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:235$586_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:236$587_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:236$587_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:237$588_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:237$588_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:238$589_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:238$589_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:239$590_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:239$590_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:240$591_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:240$591_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:241$592_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:241$592_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:242$593_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:242$593_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:243$594_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:243$594_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:244$595_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:244$595_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:245$596_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:245$596_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:246$597_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:246$597_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:247$598_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:247$598_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:248$599_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:248$599_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:249$600_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:249$600_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:250$601_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:250$601_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:251$602_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:251$602_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:252$603_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:252$603_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:253$604_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:253$604_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:254$605_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:254$605_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:255$606_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:255$606_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:256$607_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:256$607_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:257$608_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:257$608_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:258$609_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:258$609_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:259$610_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:259$610_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:260$611_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:260$611_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:261$612_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:261$612_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:262$613_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:262$613_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:263$614_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:263$614_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:264$615_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:264$615_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:265$616_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:265$616_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:266$617_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:266$617_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:267$618_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:267$618_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:268$619_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:268$619_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:269$620_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:269$620_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:270$621_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:270$621_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:271$622_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:271$622_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:272$623_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:272$623_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:273$624_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:273$624_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:274$625_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:274$625_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:275$626_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:275$626_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:276$627_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:276$627_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:277$628_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:277$628_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:278$629_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:278$629_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:279$630_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:279$630_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:280$631_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:280$631_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:281$632_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:281$632_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:282$633_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:282$633_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:283$634_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:283$634_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:284$635_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:284$635_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:285$636_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:285$636_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:286$637_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:286$637_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:287$638_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:287$638_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:288$639_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:288$639_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:289$640_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:289$640_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:290$641_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:290$641_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:291$642_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:291$642_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:292$643_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:292$643_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:293$644_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:293$644_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:294$645_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:294$645_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:295$646_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:295$646_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:296$647_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:296$647_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:297$648_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:297$648_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:298$649_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:298$649_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:299$650_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:299$650_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:300$651_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:300$651_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:301$652_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:301$652_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:302$653_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:302$653_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:303$654_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:303$654_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:304$655_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:304$655_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:305$656_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:305$656_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:306$657_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:306$657_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:307$658_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:307$658_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:308$659_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:308$659_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:309$660_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:309$660_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:310$661_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:310$661_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:311$662_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:311$662_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:312$663_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:312$663_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:313$664_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:313$664_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:314$665_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:314$665_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:315$666_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:315$666_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:316$667_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:316$667_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:317$668_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:317$668_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:318$669_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:318$669_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:319$670_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:319$670_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:320$671_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:320$671_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:321$672_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:321$672_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:322$673_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:322$673_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:323$674_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:323$674_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:324$675_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:324$675_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:325$676_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:325$676_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:326$677_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:326$677_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:327$678_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:327$678_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:328$679_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:328$679_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:329$680_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:329$680_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:330$681_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:330$681_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:331$682_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:331$682_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:332$683_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:332$683_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:333$684_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:333$684_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:334$685_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:334$685_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:335$686_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:335$686_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:336$687_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:336$687_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:337$688_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:337$688_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:338$689_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:338$689_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:339$690_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:339$690_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:340$691_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:340$691_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:341$692_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:341$692_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:342$693_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:342$693_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:343$694_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:343$694_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:344$695_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:344$695_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:345$696_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:345$696_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:346$697_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:346$697_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:347$698_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:347$698_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:348$699_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:348$699_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:349$700_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:349$700_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:350$701_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:350$701_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:351$702_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:351$702_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:352$703_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:352$703_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:353$704_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:353$704_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:354$705_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:354$705_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:355$706_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:355$706_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:356$707_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:356$707_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:357$708_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:357$708_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:358$709_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:358$709_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:359$710_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:359$710_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:360$711_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:360$711_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:361$712_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:361$712_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:362$713_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:362$713_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:363$714_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:363$714_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:364$715_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:364$715_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:365$716_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:365$716_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:366$717_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:366$717_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:367$718_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:367$718_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:368$719_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:368$719_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:369$720_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:369$720_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:370$721_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:370$721_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:371$722_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:371$722_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:372$723_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:372$723_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:373$724_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:373$724_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:374$725_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:374$725_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:375$726_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:375$726_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:376$727_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:376$727_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:377$728_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:377$728_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:378$729_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:378$729_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:379$730_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:379$730_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:380$731_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:380$731_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:381$732_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:381$732_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:382$733_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:382$733_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:383$734_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:383$734_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:384$735_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:384$735_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:385$736_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:385$736_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:386$737_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:386$737_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:387$738_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:387$738_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:388$739_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:388$739_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:389$740_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:389$740_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:390$741_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:390$741_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:391$742_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:391$742_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:392$743_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:392$743_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:393$744_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:393$744_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:394$745_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:394$745_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:395$746_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:395$746_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:396$747_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:396$747_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:397$748_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:397$748_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:398$749_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:398$749_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:399$750_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:399$750_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:400$751_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:400$751_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:401$752_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:401$752_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:402$753_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:402$753_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:403$754_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:403$754_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:404$755_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:404$755_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:405$756_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:405$756_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:406$757_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:406$757_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:407$758_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:407$758_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:408$759_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:408$759_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:409$760_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:409$760_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:410$761_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:410$761_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:411$762_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:411$762_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:412$763_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:412$763_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:413$764_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:413$764_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:414$765_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:414$765_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:415$766_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:415$766_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:416$767_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:416$767_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:417$768_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:417$768_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:418$769_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:418$769_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:419$770_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:419$770_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:420$771_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:420$771_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:421$772_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:421$772_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:422$773_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:422$773_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:423$774_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:423$774_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:424$775_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:424$775_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:425$776_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:425$776_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:426$777_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:426$777_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:427$778_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:427$778_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:428$779_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:428$779_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:429$780_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:429$780_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:430$781_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:430$781_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:431$782_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:431$782_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:432$783_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:432$783_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:433$784_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:433$784_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:434$785_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:434$785_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:435$786_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:435$786_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:436$787_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:436$787_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:437$788_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:437$788_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:438$789_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:438$789_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:439$790_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:439$790_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:440$791_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:440$791_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:441$792_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:441$792_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:442$793_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:442$793_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:443$794_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:443$794_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:444$795_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:444$795_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:445$796_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:445$796_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:446$797_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:446$797_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:447$798_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:447$798_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:448$799_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:448$799_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:449$800_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:449$800_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:450$801_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:450$801_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:451$802_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:451$802_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:452$803_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:452$803_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:453$804_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:453$804_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:454$805_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:454$805_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:455$806_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:455$806_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:456$807_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:456$807_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:457$808_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:457$808_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:458$809_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:458$809_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:459$810_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:459$810_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:460$811_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:460$811_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:461$812_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:461$812_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:462$813_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:462$813_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:463$814_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:463$814_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:464$815_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:464$815_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:465$816_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:465$816_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:466$817_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:466$817_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:467$818_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:467$818_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:468$819_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:468$819_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:469$820_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:469$820_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:470$821_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:470$821_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:471$822_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:471$822_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:472$823_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:472$823_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:473$824_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:473$824_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:474$825_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:474$825_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:475$826_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:475$826_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:476$827_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:476$827_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:477$828_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:477$828_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:478$829_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:478$829_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:479$830_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:479$830_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:480$831_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:480$831_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:481$832_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:481$832_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:482$833_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:482$833_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:483$834_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:483$834_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:484$835_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:484$835_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:485$836_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:485$836_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:486$837_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:486$837_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:487$838_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:487$838_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:488$839_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:488$839_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:489$840_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:489$840_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:490$841_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:490$841_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:491$842_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:491$842_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:492$843_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:492$843_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:493$844_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:493$844_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:494$845_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:494$845_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:495$846_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:495$846_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:496$847_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:496$847_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:497$848_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:497$848_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:498$849_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:498$849_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:499$850_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:499$850_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:500$851_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:500$851_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:501$852_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:501$852_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:502$853_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:502$853_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:503$854_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:503$854_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:504$855_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:504$855_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:505$856_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:505$856_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:506$857_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:506$857_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:507$858_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:507$858_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:508$859_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:508$859_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:509$860_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:509$860_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:510$861_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:510$861_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:511$862_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:511$862_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:512$863_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:512$863_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:513$864_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:513$864_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:514$865_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:514$865_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:515$866_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:515$866_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:516$867_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:516$867_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:517$868_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:517$868_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:518$869_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:518$869_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:519$870_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:519$870_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:520$871_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:520$871_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:521$872_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:521$872_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:522$873_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:522$873_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:523$874_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:523$874_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:524$875_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:524$875_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:525$876_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:525$876_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:526$877_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:526$877_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:527$878_ADDR' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\gba_bw_intro_b1ram.$memwr$\memory$gba_bw_intro_b1ram.v:527$878_DATA' from process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:18$95_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:15$92_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:16$93_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:16$93_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:17$94_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:17$94_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:18$95_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:15$92_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:19$96_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:19$96_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:20$97_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:20$97_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:21$98_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:21$98_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:22$99_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:22$99_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:23$100_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:23$100_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:24$101_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:24$101_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:25$102_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:25$102_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:26$103_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:26$103_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:27$104_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:27$104_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:28$105_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:28$105_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:29$106_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:29$106_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:30$107_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:30$107_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:31$108_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:31$108_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:32$109_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:32$109_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:33$110_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:33$110_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:34$111_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:34$111_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:35$112_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:35$112_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:36$113_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:36$113_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:37$114_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:37$114_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:38$115_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:38$115_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:39$116_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:39$116_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:40$117_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:40$117_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:41$118_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:41$118_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:42$119_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:42$119_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:43$120_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:43$120_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:44$121_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:44$121_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:45$122_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:45$122_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:46$123_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:46$123_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:47$124_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:47$124_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:48$125_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:48$125_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:49$126_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:49$126_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:50$127_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:50$127_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:51$128_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:51$128_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:52$129_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:52$129_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:53$130_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:53$130_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:54$131_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:54$131_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:55$132_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:55$132_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:56$133_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:56$133_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:57$134_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:57$134_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:58$135_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:58$135_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:59$136_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:59$136_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:60$137_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:60$137_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:61$138_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:61$138_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:62$139_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:62$139_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:63$140_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:63$140_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:64$141_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:64$141_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:65$142_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:65$142_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:66$143_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:66$143_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:67$144_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:67$144_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:68$145_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:68$145_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:69$146_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:69$146_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:70$147_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:70$147_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:71$148_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:71$148_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:72$149_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:72$149_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:73$150_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:73$150_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:74$151_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:74$151_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:75$152_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:75$152_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:76$153_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:76$153_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:77$154_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:77$154_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:78$155_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:78$155_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:79$156_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:79$156_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:80$157_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:80$157_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:81$158_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:81$158_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:82$159_ADDR' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\param_bram.$memwr$\param_memory$param_bram.v:82$159_DATA' from process `\param_bram.$proc$param_bram.v:14$230'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:19$1_ADDR' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:19$1_DATA' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:20$2_ADDR' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:20$2_DATA' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:21$3_ADDR' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:21$3_DATA' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:22$4_ADDR' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:22$4_DATA' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:23$5_ADDR' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:23$5_DATA' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:24$6_ADDR' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:24$6_DATA' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:25$7_ADDR' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:25$7_DATA' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:26$8_ADDR' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:26$8_DATA' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:27$9_ADDR' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:27$9_DATA' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:28$10_ADDR' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:28$10_DATA' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:29$11_ADDR' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:29$11_DATA' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:30$12_ADDR' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:30$12_DATA' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:31$13_ADDR' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:31$13_DATA' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:32$14_ADDR' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:32$14_DATA' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:33$15_ADDR' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:33$15_DATA' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:34$16_ADDR' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:34$16_DATA' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:35$17_ADDR' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:35$17_DATA' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:36$18_ADDR' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:36$18_DATA' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:37$19_ADDR' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:37$19_DATA' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:38$20_ADDR' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:38$20_DATA' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:39$21_ADDR' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:39$21_DATA' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:40$22_ADDR' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.
No latch inferred for signal `\cmd_bram.$memwr$\cmd_memory$cmd_bram.v:40$22_DATA' from process `\cmd_bram.$proc$cmd_bram.v:17$47'.

2.3.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\demo.\state' using process `\demo.$proc$demo.v:227$2420'.
  created $dff cell `$procdff$2831' with positive edge clock.
Creating register for signal `\demo.\delay' using process `\demo.$proc$demo.v:227$2420'.
  created $dff cell `$procdff$2832' with positive edge clock.
Creating register for signal `\demo.\rst' using process `\demo.$proc$demo.v:227$2420'.
  created $dff cell `$procdff$2833' with positive edge clock.
Creating register for signal `\demo.\dc' using process `\demo.$proc$demo.v:227$2420'.
  created $dff cell `$procdff$2834' with positive edge clock.
Creating register for signal `\demo.\mosi' using process `\demo.$proc$demo.v:227$2420'.
  created $dff cell `$procdff$2835' with positive edge clock.
Creating register for signal `\demo.\cs' using process `\demo.$proc$demo.v:227$2420'.
  created $dff cell `$procdff$2836' with positive edge clock.
Creating register for signal `\demo.\data' using process `\demo.$proc$demo.v:227$2420'.
  created $dff cell `$procdff$2837' with positive edge clock.
Creating register for signal `\demo.\bit_counter' using process `\demo.$proc$demo.v:227$2420'.
  created $dff cell `$procdff$2838' with positive edge clock.
Creating register for signal `\demo.\pixel_data' using process `\demo.$proc$demo.v:227$2420'.
  created $dff cell `$procdff$2839' with positive edge clock.
Creating register for signal `\demo.\pixel_bit_counter' using process `\demo.$proc$demo.v:227$2420'.
  created $dff cell `$procdff$2840' with positive edge clock.
Creating register for signal `\demo.\bw_pxls_ptr' using process `\demo.$proc$demo.v:227$2420'.
  created $dff cell `$procdff$2841' with positive edge clock.
Creating register for signal `\demo.\cb_rd_en' using process `\demo.$proc$demo.v:227$2420'.
  created $dff cell `$procdff$2842' with positive edge clock.
Creating register for signal `\demo.\cb_rd_addr' using process `\demo.$proc$demo.v:227$2420'.
  created $dff cell `$procdff$2843' with positive edge clock.
Creating register for signal `\demo.\pb_rd_en' using process `\demo.$proc$demo.v:227$2420'.
  created $dff cell `$procdff$2844' with positive edge clock.
Creating register for signal `\demo.\pb_rd_addr' using process `\demo.$proc$demo.v:227$2420'.
  created $dff cell `$procdff$2845' with positive edge clock.
Creating register for signal `\demo.\b1_rd_en' using process `\demo.$proc$demo.v:227$2420'.
  created $dff cell `$procdff$2846' with positive edge clock.
Creating register for signal `\demo.\b1_rd_addr' using process `\demo.$proc$demo.v:227$2420'.
  created $dff cell `$procdff$2847' with positive edge clock.
Creating register for signal `\demo.\params_left' using process `\demo.$proc$demo.v:227$2420'.
  created $dff cell `$procdff$2848' with positive edge clock.
Creating register for signal `\demo.\scl' using process `\demo.$proc$demo.v:216$2418'.
  created $dff cell `$procdff$2849' with positive edge clock.
Creating register for signal `\gba_bw_intro_b1ram.\data_out' using process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:531$879'.
  created $dff cell `$procdff$2850' with positive edge clock.
Creating register for signal `\gba_bw_intro_b1ram.\valid_out' using process `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:531$879'.
  created $dff cell `$procdff$2851' with positive edge clock.
Creating register for signal `\param_bram.\data_out' using process `\param_bram.$proc$param_bram.v:86$160'.
  created $dff cell `$procdff$2852' with positive edge clock.
Creating register for signal `\param_bram.\valid_out' using process `\param_bram.$proc$param_bram.v:86$160'.
  created $dff cell `$procdff$2853' with positive edge clock.
Creating register for signal `\cmd_bram.\data_out' using process `\cmd_bram.$proc$cmd_bram.v:45$23'.
  created $dff cell `$procdff$2854' with positive edge clock.
Creating register for signal `\cmd_bram.\valid_out' using process `\cmd_bram.$proc$cmd_bram.v:45$23'.
  created $dff cell `$procdff$2855' with positive edge clock.

2.3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `demo.$proc$demo.v:164$2464'.
Found and cleaned up 26 empty switches in `\demo.$proc$demo.v:227$2420'.
Removing empty process `demo.$proc$demo.v:227$2420'.
Removing empty process `demo.$proc$demo.v:216$2418'.
Removing empty process `gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:15$1393'.
Found and cleaned up 1 empty switch in `\gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:531$879'.
Removing empty process `gba_bw_intro_b1ram.$proc$gba_bw_intro_b1ram.v:531$879'.
Removing empty process `param_bram.$proc$param_bram.v:14$230'.
Found and cleaned up 1 empty switch in `\param_bram.$proc$param_bram.v:86$160'.
Removing empty process `param_bram.$proc$param_bram.v:86$160'.
Removing empty process `cmd_bram.$proc$cmd_bram.v:17$47'.
Found and cleaned up 1 empty switch in `\cmd_bram.$proc$cmd_bram.v:45$23'.
Removing empty process `cmd_bram.$proc$cmd_bram.v:45$23'.
Cleaned up 29 empty switches.

2.4. Executing FLATTEN pass (flatten design).
Using template cmd_bram for cells of type cmd_bram.
Using template param_bram for cells of type param_bram.
Using template gba_bw_intro_b1ram for cells of type gba_bw_intro_b1ram.
<suppressed ~3 debug messages>
No more expansions possible.
Deleting now unused module gba_bw_intro_b1ram.
Deleting now unused module param_bram.
Deleting now unused module cmd_bram.

2.5. Executing TRIBUF pass.

2.6. Executing DEMINOUT pass (demote inout ports to input or output).

2.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~24 debug messages>

2.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 2 unused cells and 2535 unused wires.
<suppressed ~4 debug messages>

2.9. Executing CHECK pass (checking for obvious problems).
checking module demo..
found and reported 0 problems.

2.10. Executing OPT pass (performing simple optimizations).

2.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

2.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~183 debug messages>
Removed a total of 61 cells.

2.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$2519: \b1_rd_en -> 1'0
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

2.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New ctrl vector for $mux cell $procmux$2519: { }
    New ctrl vector for $pmux cell $procmux$2672: { $procmux$2677_CMP $auto$opt_reduce.cc:132:opt_mux$2857 }
    New ctrl vector for $pmux cell $procmux$2694: { $auto$opt_reduce.cc:132:opt_mux$2859 $procmux$2533_CMP }
    New ctrl vector for $pmux cell $procmux$2783: $auto$opt_reduce.cc:132:opt_mux$2861
    New ctrl vector for $pmux cell $procmux$2478: { $procmux$2494_CMP $auto$opt_reduce.cc:132:opt_mux$2871 $auto$opt_reduce.cc:132:opt_mux$2869 $auto$opt_reduce.cc:132:opt_mux$2867 $auto$opt_reduce.cc:132:opt_mux$2865 $auto$opt_reduce.cc:132:opt_mux$2863 $eq$demo.v:392$2428_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2856: { $procmux$2539_CMP $procmux$2678_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2860: { $eq$demo.v:392$2428_Y $eq$demo.v:506$2442_Y $procmux$2480_CMP $procmux$2481_CMP $procmux$2482_CMP $procmux$2483_CMP $procmux$2484_CMP $procmux$2485_CMP $procmux$2486_CMP $procmux$2487_CMP $procmux$2488_CMP $procmux$2489_CMP $procmux$2490_CMP $procmux$2491_CMP $procmux$2492_CMP $procmux$2493_CMP $procmux$2494_CMP $procmux$2495_CMP $procmux$2496_CMP $procmux$2787_CMP $procmux$2788_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2862: { $procmux$2480_CMP $procmux$2481_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2864: { $procmux$2482_CMP $procmux$2483_CMP $procmux$2484_CMP $procmux$2487_CMP $procmux$2491_CMP $procmux$2493_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2866: { $procmux$2485_CMP $procmux$2486_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2868: { $procmux$2488_CMP $procmux$2489_CMP $procmux$2490_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2870: { $procmux$2492_CMP $procmux$2495_CMP $procmux$2496_CMP }
  Optimizing cells in module \demo.
Performed a total of 12 changes.

2.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

2.10.6. Executing OPT_RMDFF pass (remove dff with constant values).

2.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 63 unused wires.
<suppressed ~1 debug messages>

2.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

2.10.9. Rerunning OPT passes. (Maybe there is more to do..)

2.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~25 debug messages>

2.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

2.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

2.10.13. Executing OPT_RMDFF pass (remove dff with constant values).

2.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

2.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

2.10.16. Finished OPT passes. (There is nothing left to do.)

2.11. Executing WREDUCE pass (reducing word size of cells).
Removed top 27 address bits (of 32) from memory init port demo.$techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:19$25 (cmd_bram_inst.cmd_memory).
Removed top 27 address bits (of 32) from memory init port demo.$techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:20$26 (cmd_bram_inst.cmd_memory).
Removed top 27 address bits (of 32) from memory init port demo.$techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:21$27 (cmd_bram_inst.cmd_memory).
Removed top 27 address bits (of 32) from memory init port demo.$techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:22$28 (cmd_bram_inst.cmd_memory).
Removed top 27 address bits (of 32) from memory init port demo.$techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:23$29 (cmd_bram_inst.cmd_memory).
Removed top 27 address bits (of 32) from memory init port demo.$techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:24$30 (cmd_bram_inst.cmd_memory).
Removed top 27 address bits (of 32) from memory init port demo.$techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:25$31 (cmd_bram_inst.cmd_memory).
Removed top 27 address bits (of 32) from memory init port demo.$techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:26$32 (cmd_bram_inst.cmd_memory).
Removed top 27 address bits (of 32) from memory init port demo.$techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:27$33 (cmd_bram_inst.cmd_memory).
Removed top 27 address bits (of 32) from memory init port demo.$techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:28$34 (cmd_bram_inst.cmd_memory).
Removed top 27 address bits (of 32) from memory init port demo.$techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:29$35 (cmd_bram_inst.cmd_memory).
Removed top 27 address bits (of 32) from memory init port demo.$techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:30$36 (cmd_bram_inst.cmd_memory).
Removed top 27 address bits (of 32) from memory init port demo.$techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:31$37 (cmd_bram_inst.cmd_memory).
Removed top 27 address bits (of 32) from memory init port demo.$techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:32$38 (cmd_bram_inst.cmd_memory).
Removed top 27 address bits (of 32) from memory init port demo.$techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:33$39 (cmd_bram_inst.cmd_memory).
Removed top 27 address bits (of 32) from memory init port demo.$techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:34$40 (cmd_bram_inst.cmd_memory).
Removed top 27 address bits (of 32) from memory init port demo.$techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:35$41 (cmd_bram_inst.cmd_memory).
Removed top 27 address bits (of 32) from memory init port demo.$techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:36$42 (cmd_bram_inst.cmd_memory).
Removed top 27 address bits (of 32) from memory init port demo.$techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:37$43 (cmd_bram_inst.cmd_memory).
Removed top 27 address bits (of 32) from memory init port demo.$techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:38$44 (cmd_bram_inst.cmd_memory).
Removed top 27 address bits (of 32) from memory init port demo.$techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:39$45 (cmd_bram_inst.cmd_memory).
Removed top 27 address bits (of 32) from memory init port demo.$techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:40$46 (cmd_bram_inst.cmd_memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:100$965 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:101$966 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:102$967 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:103$968 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:104$969 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:105$970 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:106$971 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:107$972 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:108$973 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:109$974 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:110$975 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:111$976 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:112$977 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:113$978 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:114$979 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:115$980 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:116$981 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:117$982 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:118$983 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:119$984 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:120$985 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:121$986 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:122$987 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:123$988 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:124$989 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:125$990 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:126$991 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:127$992 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:128$993 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:129$994 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:130$995 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:131$996 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:132$997 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:133$998 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:134$999 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:135$1000 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:136$1001 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:137$1002 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:138$1003 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:139$1004 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:140$1005 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:141$1006 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:142$1007 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:143$1008 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:144$1009 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:145$1010 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:146$1011 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:147$1012 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:148$1013 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:149$1014 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:150$1015 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:151$1016 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:152$1017 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:153$1018 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:154$1019 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:155$1020 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:156$1021 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:157$1022 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:158$1023 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:159$1024 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:16$881 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:160$1025 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:161$1026 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:162$1027 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:163$1028 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:164$1029 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:165$1030 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:166$1031 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:167$1032 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:168$1033 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:169$1034 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:17$882 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:170$1035 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:171$1036 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:172$1037 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:173$1038 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:174$1039 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:175$1040 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:176$1041 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:177$1042 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:178$1043 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:179$1044 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:18$883 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:180$1045 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:181$1046 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:182$1047 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:183$1048 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:184$1049 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:185$1050 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:186$1051 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:187$1052 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:188$1053 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:189$1054 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:19$884 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:190$1055 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:191$1056 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:192$1057 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:193$1058 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:194$1059 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:195$1060 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:196$1061 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:197$1062 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:198$1063 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:199$1064 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:20$885 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:200$1065 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:201$1066 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:202$1067 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:203$1068 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:204$1069 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:205$1070 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:206$1071 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:207$1072 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:208$1073 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:209$1074 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:21$886 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:210$1075 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:211$1076 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:212$1077 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:213$1078 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:214$1079 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:215$1080 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:216$1081 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:217$1082 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:218$1083 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:219$1084 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:22$887 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:220$1085 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:221$1086 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:222$1087 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:223$1088 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:224$1089 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:225$1090 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:226$1091 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:227$1092 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:228$1093 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:229$1094 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:23$888 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:230$1095 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:231$1096 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:232$1097 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:233$1098 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:234$1099 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:235$1100 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:236$1101 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:237$1102 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:238$1103 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:239$1104 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:24$889 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:240$1105 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:241$1106 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:242$1107 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:243$1108 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:244$1109 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:245$1110 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:246$1111 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:247$1112 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:248$1113 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:249$1114 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:25$890 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:250$1115 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:251$1116 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:252$1117 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:253$1118 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:254$1119 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:255$1120 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:256$1121 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:257$1122 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:258$1123 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:259$1124 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:26$891 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:260$1125 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:261$1126 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:262$1127 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:263$1128 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:264$1129 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:265$1130 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:266$1131 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:267$1132 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:268$1133 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:269$1134 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:27$892 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:270$1135 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:271$1136 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:272$1137 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:273$1138 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:274$1139 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:275$1140 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:276$1141 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:277$1142 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:278$1143 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:279$1144 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:28$893 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:280$1145 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:281$1146 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:282$1147 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:283$1148 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:284$1149 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:285$1150 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:286$1151 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:287$1152 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:288$1153 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:289$1154 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:29$894 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:290$1155 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:291$1156 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:292$1157 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:293$1158 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:294$1159 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:295$1160 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:296$1161 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:297$1162 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:298$1163 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:299$1164 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:30$895 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:300$1165 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:301$1166 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:302$1167 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:303$1168 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:304$1169 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:305$1170 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:306$1171 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:307$1172 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:308$1173 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:309$1174 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:31$896 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:310$1175 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:311$1176 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:312$1177 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:313$1178 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:314$1179 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:315$1180 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:316$1181 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:317$1182 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:318$1183 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:319$1184 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:32$897 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:320$1185 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:321$1186 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:322$1187 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:323$1188 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:324$1189 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:325$1190 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:326$1191 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:327$1192 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:328$1193 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:329$1194 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:33$898 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:330$1195 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:331$1196 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:332$1197 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:333$1198 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:334$1199 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:335$1200 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:336$1201 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:337$1202 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:338$1203 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:339$1204 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:34$899 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:340$1205 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:341$1206 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:342$1207 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:343$1208 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:344$1209 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:345$1210 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:346$1211 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:347$1212 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:348$1213 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:349$1214 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:35$900 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:350$1215 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:351$1216 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:352$1217 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:353$1218 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:354$1219 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:355$1220 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:356$1221 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:357$1222 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:358$1223 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:359$1224 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:36$901 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:360$1225 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:361$1226 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:362$1227 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:363$1228 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:364$1229 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:365$1230 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:366$1231 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:367$1232 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:368$1233 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:369$1234 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:37$902 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:370$1235 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:371$1236 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:372$1237 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:373$1238 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:374$1239 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:375$1240 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:376$1241 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:377$1242 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:378$1243 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:379$1244 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:38$903 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:380$1245 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:381$1246 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:382$1247 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:383$1248 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:384$1249 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:385$1250 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:386$1251 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:387$1252 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:388$1253 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:389$1254 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:39$904 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:390$1255 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:391$1256 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:392$1257 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:393$1258 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:394$1259 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:395$1260 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:396$1261 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:397$1262 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:398$1263 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:399$1264 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:40$905 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:400$1265 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:401$1266 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:402$1267 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:403$1268 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:404$1269 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:405$1270 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:406$1271 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:407$1272 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:408$1273 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:409$1274 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:41$906 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:410$1275 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:411$1276 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:412$1277 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:413$1278 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:414$1279 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:415$1280 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:416$1281 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:417$1282 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:418$1283 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:419$1284 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:42$907 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:420$1285 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:421$1286 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:422$1287 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:423$1288 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:424$1289 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:425$1290 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:426$1291 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:427$1292 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:428$1293 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:429$1294 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:43$908 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:430$1295 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:431$1296 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:432$1297 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:433$1298 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:434$1299 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:435$1300 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:436$1301 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:437$1302 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:438$1303 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:439$1304 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:44$909 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:440$1305 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:441$1306 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:442$1307 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:443$1308 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:444$1309 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:445$1310 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:446$1311 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:447$1312 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:448$1313 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:449$1314 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:45$910 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:450$1315 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:451$1316 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:452$1317 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:453$1318 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:454$1319 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:455$1320 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:456$1321 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:457$1322 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:458$1323 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:459$1324 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:46$911 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:460$1325 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:461$1326 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:462$1327 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:463$1328 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:464$1329 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:465$1330 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:466$1331 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:467$1332 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:468$1333 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:469$1334 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:47$912 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:470$1335 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:471$1336 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:472$1337 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:473$1338 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:474$1339 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:475$1340 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:476$1341 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:477$1342 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:478$1343 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:479$1344 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:48$913 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:480$1345 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:481$1346 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:482$1347 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:483$1348 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:484$1349 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:485$1350 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:486$1351 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:487$1352 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:488$1353 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:489$1354 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:49$914 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:490$1355 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:491$1356 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:492$1357 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:493$1358 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:494$1359 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:495$1360 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:496$1361 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:497$1362 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:498$1363 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:499$1364 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:50$915 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:500$1365 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:501$1366 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:502$1367 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:503$1368 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:504$1369 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:505$1370 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:506$1371 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:507$1372 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:508$1373 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:509$1374 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:51$916 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:510$1375 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:511$1376 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:512$1377 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:513$1378 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:514$1379 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:515$1380 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:516$1381 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:517$1382 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:518$1383 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:519$1384 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:52$917 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:520$1385 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:521$1386 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:522$1387 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:523$1388 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:524$1389 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:525$1390 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:526$1391 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:527$1392 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:53$918 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:54$919 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:55$920 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:56$921 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:57$922 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:58$923 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:59$924 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:60$925 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:61$926 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:62$927 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:63$928 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:64$929 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:65$930 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:66$931 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:67$932 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:68$933 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:69$934 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:70$935 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:71$936 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:72$937 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:73$938 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:74$939 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:75$940 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:76$941 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:77$942 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:78$943 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:79$944 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:80$945 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:81$946 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:82$947 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:83$948 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:84$949 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:85$950 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:86$951 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:87$952 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:88$953 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:89$954 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:90$955 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:91$956 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:92$957 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:93$958 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:94$959 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:95$960 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:96$961 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:97$962 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:98$963 (gba_bw_intro_b1ram_inst.memory).
Removed top 23 address bits (of 32) from memory init port demo.$techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:99$964 (gba_bw_intro_b1ram_inst.memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:15$162 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:16$163 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:17$164 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:18$165 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:19$166 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:20$167 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:21$168 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:22$169 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:23$170 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:24$171 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:25$172 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:26$173 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:27$174 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:28$175 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:29$176 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:30$177 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:31$178 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:32$179 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:33$180 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:34$181 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:35$182 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:36$183 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:37$184 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:38$185 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:39$186 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:40$187 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:41$188 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:42$189 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:43$190 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:44$191 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:45$192 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:46$193 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:47$194 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:48$195 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:49$196 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:50$197 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:51$198 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:52$199 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:53$200 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:54$201 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:55$202 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:56$203 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:57$204 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:58$205 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:59$206 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:60$207 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:61$208 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:62$209 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:63$210 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:64$211 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:65$212 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:66$213 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:67$214 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:68$215 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:69$216 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:70$217 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:71$218 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:72$219 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:73$220 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:74$221 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:75$222 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:76$223 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:77$224 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:78$225 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:79$226 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:80$227 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:81$228 (param_bram_inst.param_memory).
Removed top 25 address bits (of 32) from memory init port demo.$techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:82$229 (param_bram_inst.param_memory).
Removed top 1 bits (of 16) from port B of cell demo.$le$demo.v:297$2423 ($le).
Removed top 1 bits (of 16) from port B of cell demo.$le$demo.v:274$2421 ($le).
Removed top 15 bits (of 16) from port B of cell demo.$add$demo.v:276$2422 ($add).
Removed top 4 bits (of 5) from port B of cell demo.$add$demo.v:331$2426 ($add).
Removed top 2 bits (of 8) from port B of cell demo.$eq$demo.v:392$2428 ($eq).
Removed top 3 bits (of 4) from port B of cell demo.$sub$demo.v:409$2433 ($sub).
Removed top 2 bits (of 3) from port B of cell demo.$sub$demo.v:428$2437 ($sub).
Removed top 3 bits (of 8) from port B of cell demo.$eq$demo.v:506$2442 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$ne$demo.v:572$2446 ($ne).
Removed top 6 bits (of 7) from port B of cell demo.$add$demo.v:599$2454 ($add).
Removed top 13 bits (of 14) from port B of cell demo.$sub$demo.v:601$2455 ($sub).
Removed top 8 bits (of 9) from port B of cell demo.$add$demo.v:635$2460 ($add).
Removed top 2 bits (of 3) from port B of cell demo.$sub$demo.v:640$2461 ($sub).
Removed top 1 bits (of 16) from port B of cell demo.$lt$demo.v:653$2462 ($lt).
Removed top 2 bits (of 6) from port B of cell demo.$procmux$2476_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$procmux$2481_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$procmux$2480_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$procmux$2482_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$procmux$2483_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell demo.$procmux$2500_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$procmux$2533_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$procmux$2539_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell demo.$procmux$2604_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell demo.$procmux$2630_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell demo.$procmux$2677_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell demo.$procmux$2714_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell demo.$procmux$2696_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell demo.$procmux$2713_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$procmux$2720_CMP0 ($eq).
Removed top 4 bits (of 6) from mux cell demo.$procmux$2736 ($mux).
Removed top 2 bits (of 6) from mux cell demo.$procmux$2739 ($mux).
Removed top 3 bits (of 6) from mux cell demo.$procmux$2748 ($mux).
Removed top 3 bits (of 6) from mux cell demo.$procmux$2750 ($mux).
Removed top 5 bits (of 6) from mux cell demo.$procmux$2754 ($mux).
Removed top 2 bits (of 6) from port B of cell demo.$procmux$2756_CMP0 ($eq).
Removed top 2 bits (of 6) from mux cell demo.$procmux$2758 ($mux).
Removed top 2 bits (of 6) from port B of cell demo.$procmux$2760_CMP0 ($eq).
Removed top 2 bits (of 6) from mux cell demo.$procmux$2762 ($mux).
Removed top 4 bits (of 6) from mux cell demo.$procmux$2766 ($mux).
Removed top 2 bits (of 6) from mux cell demo.$procmux$2769 ($mux).
Removed top 4 bits (of 6) from mux cell demo.$procmux$2773 ($mux).
Removed top 2 bits (of 6) from mux cell demo.$procmux$2776 ($mux).
Removed top 5 bits (of 6) from mux cell demo.$procmux$2783 ($mux).
Removed top 2 bits (of 8) from port B of cell demo.$procmux$2787_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$procmux$2788_CMP0 ($eq).
Removed top 5 bits (of 6) from mux cell demo.$procmux$2806 ($mux).
Removed top 4 bits (of 6) from wire demo.$procmux$2736_Y.
Removed top 2 bits (of 6) from wire demo.$procmux$2739_Y.
Removed top 3 bits (of 6) from wire demo.$procmux$2748_Y.
Removed top 3 bits (of 6) from wire demo.$procmux$2750_Y.
Removed top 5 bits (of 6) from wire demo.$procmux$2754_Y.
Removed top 2 bits (of 6) from wire demo.$procmux$2758_Y.
Removed top 2 bits (of 6) from wire demo.$procmux$2762_Y.
Removed top 4 bits (of 6) from wire demo.$procmux$2766_Y.
Removed top 2 bits (of 6) from wire demo.$procmux$2769_Y.
Removed top 4 bits (of 6) from wire demo.$procmux$2773_Y.
Removed top 2 bits (of 6) from wire demo.$procmux$2776_Y.
Removed top 5 bits (of 6) from wire demo.$procmux$2783_Y.
Removed top 5 bits (of 6) from wire demo.$procmux$2806_Y.

2.12. Executing PEEPOPT pass (run peephole optimizers).

2.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 13 unused wires.
<suppressed ~1 debug messages>

2.14. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module demo that may be considered for resource sharing.
  Analyzing resource sharing options for $techmap\param_bram_inst.$memrd$\param_memory$param_bram.v:92$161 ($memrd):
    Found 1 activation_patterns using ctrl signal \pb_rd_en.
    No candidates found.
  Analyzing resource sharing options for $techmap\gba_bw_intro_b1ram_inst.$memrd$\memory$gba_bw_intro_b1ram.v:537$880 ($memrd):
    Found 1 activation_patterns using ctrl signal \b1_rd_en.
    No candidates found.
  Analyzing resource sharing options for $techmap\cmd_bram_inst.$memrd$\cmd_memory$cmd_bram.v:51$24 ($memrd):
    Found 1 activation_patterns using ctrl signal \cb_rd_en.
    No candidates found.

2.15. Executing TECHMAP pass (map to technology primitives).

2.15.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

2.15.2. Continuing TECHMAP pass.
Using template $paramod$968c93632f950ce0f306709fa121c1e7a868940c\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$77ad031fce233083715243f95e3cd2547d931e42\_90_lut_cmp_ for cells of type $eq.
No more expansions possible.
<suppressed ~684 debug messages>

2.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

2.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

2.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module demo:
  creating $macc model for $add$demo.v:276$2422 ($add).
  creating $macc model for $add$demo.v:331$2426 ($add).
  creating $macc model for $add$demo.v:599$2454 ($add).
  creating $macc model for $add$demo.v:635$2460 ($add).
  creating $macc model for $sub$demo.v:409$2433 ($sub).
  creating $macc model for $sub$demo.v:428$2437 ($sub).
  creating $macc model for $sub$demo.v:601$2455 ($sub).
  creating $macc model for $sub$demo.v:640$2461 ($sub).
  creating $alu model for $macc $sub$demo.v:640$2461.
  creating $alu model for $macc $sub$demo.v:601$2455.
  creating $alu model for $macc $sub$demo.v:428$2437.
  creating $alu model for $macc $sub$demo.v:409$2433.
  creating $alu model for $macc $add$demo.v:635$2460.
  creating $alu model for $macc $add$demo.v:599$2454.
  creating $alu model for $macc $add$demo.v:331$2426.
  creating $alu model for $macc $add$demo.v:276$2422.
  creating $alu model for $le$demo.v:274$2421 ($le): new $alu
  creating $alu model for $le$demo.v:297$2423 ($le): new $alu
  creating $alu model for $lt$demo.v:597$2453 ($lt): new $alu
  creating $alu model for $lt$demo.v:653$2462 ($lt): new $alu
  creating $alu cell for $lt$demo.v:653$2462: $auto$alumacc.cc:474:replace_alu$2893
  creating $alu cell for $lt$demo.v:597$2453: $auto$alumacc.cc:474:replace_alu$2904
  creating $alu cell for $le$demo.v:297$2423: $auto$alumacc.cc:474:replace_alu$2909
  creating $alu cell for $le$demo.v:274$2421: $auto$alumacc.cc:474:replace_alu$2922
  creating $alu cell for $add$demo.v:276$2422: $auto$alumacc.cc:474:replace_alu$2935
  creating $alu cell for $add$demo.v:331$2426: $auto$alumacc.cc:474:replace_alu$2938
  creating $alu cell for $add$demo.v:599$2454: $auto$alumacc.cc:474:replace_alu$2941
  creating $alu cell for $add$demo.v:635$2460: $auto$alumacc.cc:474:replace_alu$2944
  creating $alu cell for $sub$demo.v:409$2433: $auto$alumacc.cc:474:replace_alu$2947
  creating $alu cell for $sub$demo.v:428$2437: $auto$alumacc.cc:474:replace_alu$2950
  creating $alu cell for $sub$demo.v:601$2455: $auto$alumacc.cc:474:replace_alu$2953
  creating $alu cell for $sub$demo.v:640$2461: $auto$alumacc.cc:474:replace_alu$2956
  created 12 $alu and 0 $macc cells.

2.19. Executing OPT pass (performing simple optimizations).

2.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~3 debug messages>

2.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~25 debug messages>

2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New input vector for $reduce_or cell $auto$alumacc.cc:509:replace_alu$2920: { $auto$rtlil.cc:1832:Not$2919 $auto$rtlil.cc:1835:ReduceAnd$2913 }
    New input vector for $reduce_or cell $auto$alumacc.cc:509:replace_alu$2933: { $auto$rtlil.cc:1832:Not$2932 $auto$rtlil.cc:1835:ReduceAnd$2926 }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$2896: { $auto$alumacc.cc:490:replace_alu$2894 [0] $auto$alumacc.cc:490:replace_alu$2894 [1] $auto$alumacc.cc:490:replace_alu$2894 [2] $auto$alumacc.cc:490:replace_alu$2894 [3] $auto$alumacc.cc:490:replace_alu$2894 [4] $auto$alumacc.cc:490:replace_alu$2894 [5] $auto$alumacc.cc:490:replace_alu$2894 [6] $auto$alumacc.cc:490:replace_alu$2894 [7] $auto$alumacc.cc:490:replace_alu$2894 [8] $auto$alumacc.cc:490:replace_alu$2894 [9] $auto$alumacc.cc:490:replace_alu$2894 [10] $auto$alumacc.cc:490:replace_alu$2894 [11] $auto$alumacc.cc:490:replace_alu$2894 [12] $auto$alumacc.cc:490:replace_alu$2894 [13] $auto$alumacc.cc:490:replace_alu$2894 [14] $auto$alumacc.cc:490:replace_alu$2894 [15] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$2912: { $auto$alumacc.cc:490:replace_alu$2910 [0] $auto$alumacc.cc:490:replace_alu$2910 [1] $auto$alumacc.cc:490:replace_alu$2910 [2] $auto$alumacc.cc:490:replace_alu$2910 [3] $auto$alumacc.cc:490:replace_alu$2910 [4] $auto$alumacc.cc:490:replace_alu$2910 [5] $auto$alumacc.cc:490:replace_alu$2910 [6] $auto$alumacc.cc:490:replace_alu$2910 [7] $auto$alumacc.cc:490:replace_alu$2910 [8] $auto$alumacc.cc:490:replace_alu$2910 [9] $auto$alumacc.cc:490:replace_alu$2910 [10] $auto$alumacc.cc:490:replace_alu$2910 [11] $auto$alumacc.cc:490:replace_alu$2910 [12] $auto$alumacc.cc:490:replace_alu$2910 [13] $auto$alumacc.cc:490:replace_alu$2910 [14] $auto$alumacc.cc:490:replace_alu$2910 [15] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$2925: { $auto$alumacc.cc:490:replace_alu$2923 [0] $auto$alumacc.cc:490:replace_alu$2923 [1] $auto$alumacc.cc:490:replace_alu$2923 [2] $auto$alumacc.cc:490:replace_alu$2923 [3] $auto$alumacc.cc:490:replace_alu$2923 [4] $auto$alumacc.cc:490:replace_alu$2923 [5] $auto$alumacc.cc:490:replace_alu$2923 [6] $auto$alumacc.cc:490:replace_alu$2923 [7] $auto$alumacc.cc:490:replace_alu$2923 [8] $auto$alumacc.cc:490:replace_alu$2923 [9] $auto$alumacc.cc:490:replace_alu$2923 [10] $auto$alumacc.cc:490:replace_alu$2923 [11] $auto$alumacc.cc:490:replace_alu$2923 [12] $auto$alumacc.cc:490:replace_alu$2923 [13] $auto$alumacc.cc:490:replace_alu$2923 [14] $auto$alumacc.cc:490:replace_alu$2923 [15] }
  Optimizing cells in module \demo.
Performed a total of 5 changes.

2.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

2.19.6. Executing OPT_RMDFF pass (remove dff with constant values).

2.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 2 unused cells and 6 unused wires.
<suppressed ~3 debug messages>

2.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

2.19.9. Rerunning OPT passes. (Maybe there is more to do..)

2.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~25 debug messages>

2.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

2.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

2.19.13. Executing OPT_RMDFF pass (remove dff with constant values).

2.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

2.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

2.19.16. Finished OPT passes. (There is nothing left to do.)

2.20. Executing FSM pass (extract and optimize FSM).

2.20.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking demo.state as FSM state register:
    Register has an initialization value.

2.20.2. Executing FSM_EXTRACT pass (extracting FSM from design).

2.20.3. Executing FSM_OPT pass (simple optimizations of FSMs).

2.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

2.20.5. Executing FSM_OPT pass (simple optimizations of FSMs).

2.20.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

2.20.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

2.20.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

2.21. Executing OPT pass (performing simple optimizations).

2.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

2.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

2.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

2.21.5. Finished fast OPT passes.

2.22. Executing MEMORY pass.

2.22.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$techmap\cmd_bram_inst.$memrd$\cmd_memory$cmd_bram.v:51$24' in module `\demo': merged data $dff with rd enable to cell.
Checking cell `$techmap\gba_bw_intro_b1ram_inst.$memrd$\memory$gba_bw_intro_b1ram.v:537$880' in module `\demo': merged data $dff with rd enable to cell.
Checking cell `$techmap\param_bram_inst.$memrd$\param_memory$param_bram.v:92$161' in module `\demo': merged data $dff with rd enable to cell.

2.22.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 6 unused cells and 9 unused wires.
<suppressed ~7 debug messages>

2.22.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

2.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

2.22.5. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\cmd_bram_inst.cmd_memory' in module `\demo':
  $techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:19$25 ($meminit)
  $techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:20$26 ($meminit)
  $techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:21$27 ($meminit)
  $techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:22$28 ($meminit)
  $techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:23$29 ($meminit)
  $techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:24$30 ($meminit)
  $techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:25$31 ($meminit)
  $techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:26$32 ($meminit)
  $techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:27$33 ($meminit)
  $techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:28$34 ($meminit)
  $techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:29$35 ($meminit)
  $techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:30$36 ($meminit)
  $techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:31$37 ($meminit)
  $techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:32$38 ($meminit)
  $techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:33$39 ($meminit)
  $techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:34$40 ($meminit)
  $techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:35$41 ($meminit)
  $techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:36$42 ($meminit)
  $techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:37$43 ($meminit)
  $techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:38$44 ($meminit)
  $techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:39$45 ($meminit)
  $techmap\cmd_bram_inst.$meminit$\cmd_memory$cmd_bram.v:40$46 ($meminit)
  $techmap\cmd_bram_inst.$memrd$\cmd_memory$cmd_bram.v:51$24 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\gba_bw_intro_b1ram_inst.memory' in module `\demo':
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:16$881 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:17$882 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:18$883 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:19$884 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:20$885 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:21$886 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:22$887 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:23$888 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:24$889 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:25$890 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:26$891 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:27$892 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:28$893 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:29$894 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:30$895 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:31$896 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:32$897 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:33$898 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:34$899 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:35$900 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:36$901 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:37$902 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:38$903 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:39$904 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:40$905 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:41$906 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:42$907 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:43$908 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:44$909 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:45$910 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:46$911 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:47$912 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:48$913 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:49$914 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:50$915 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:51$916 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:52$917 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:53$918 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:54$919 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:55$920 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:56$921 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:57$922 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:58$923 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:59$924 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:60$925 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:61$926 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:62$927 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:63$928 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:64$929 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:65$930 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:66$931 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:67$932 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:68$933 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:69$934 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:70$935 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:71$936 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:72$937 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:73$938 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:74$939 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:75$940 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:76$941 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:77$942 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:78$943 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:79$944 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:80$945 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:81$946 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:82$947 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:83$948 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:84$949 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:85$950 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:86$951 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:87$952 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:88$953 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:89$954 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:90$955 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:91$956 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:92$957 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:93$958 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:94$959 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:95$960 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:96$961 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:97$962 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:98$963 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:99$964 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:100$965 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:101$966 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:102$967 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:103$968 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:104$969 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:105$970 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:106$971 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:107$972 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:108$973 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:109$974 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:110$975 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:111$976 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:112$977 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:113$978 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:114$979 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:115$980 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:116$981 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:117$982 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:118$983 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:119$984 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:120$985 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:121$986 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:122$987 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:123$988 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:124$989 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:125$990 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:126$991 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:127$992 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:128$993 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:129$994 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:130$995 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:131$996 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:132$997 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:133$998 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:134$999 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:135$1000 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:136$1001 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:137$1002 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:138$1003 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:139$1004 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:140$1005 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:141$1006 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:142$1007 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:143$1008 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:144$1009 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:145$1010 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:146$1011 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:147$1012 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:148$1013 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:149$1014 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:150$1015 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:151$1016 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:152$1017 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:153$1018 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:154$1019 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:155$1020 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:156$1021 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:157$1022 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:158$1023 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:159$1024 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:160$1025 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:161$1026 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:162$1027 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:163$1028 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:164$1029 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:165$1030 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:166$1031 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:167$1032 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:168$1033 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:169$1034 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:170$1035 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:171$1036 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:172$1037 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:173$1038 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:174$1039 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:175$1040 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:176$1041 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:177$1042 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:178$1043 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:179$1044 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:180$1045 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:181$1046 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:182$1047 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:183$1048 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:184$1049 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:185$1050 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:186$1051 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:187$1052 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:188$1053 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:189$1054 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:190$1055 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:191$1056 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:192$1057 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:193$1058 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:194$1059 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:195$1060 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:196$1061 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:197$1062 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:198$1063 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:199$1064 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:200$1065 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:201$1066 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:202$1067 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:203$1068 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:204$1069 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:205$1070 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:206$1071 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:207$1072 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:208$1073 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:209$1074 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:210$1075 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:211$1076 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:212$1077 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:213$1078 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:214$1079 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:215$1080 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:216$1081 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:217$1082 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:218$1083 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:219$1084 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:220$1085 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:221$1086 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:222$1087 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:223$1088 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:224$1089 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:225$1090 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:226$1091 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:227$1092 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:228$1093 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:229$1094 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:230$1095 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:231$1096 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:232$1097 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:233$1098 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:234$1099 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:235$1100 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:236$1101 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:237$1102 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:238$1103 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:239$1104 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:240$1105 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:241$1106 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:242$1107 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:243$1108 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:244$1109 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:245$1110 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:246$1111 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:247$1112 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:248$1113 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:249$1114 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:250$1115 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:251$1116 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:252$1117 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:253$1118 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:254$1119 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:255$1120 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:256$1121 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:257$1122 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:258$1123 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:259$1124 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:260$1125 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:261$1126 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:262$1127 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:263$1128 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:264$1129 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:265$1130 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:266$1131 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:267$1132 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:268$1133 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:269$1134 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:270$1135 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:271$1136 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:272$1137 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:273$1138 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:274$1139 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:275$1140 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:276$1141 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:277$1142 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:278$1143 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:279$1144 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:280$1145 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:281$1146 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:282$1147 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:283$1148 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:284$1149 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:285$1150 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:286$1151 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:287$1152 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:288$1153 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:289$1154 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:290$1155 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:291$1156 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:292$1157 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:293$1158 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:294$1159 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:295$1160 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:296$1161 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:297$1162 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:298$1163 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:299$1164 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:300$1165 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:301$1166 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:302$1167 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:303$1168 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:304$1169 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:305$1170 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:306$1171 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:307$1172 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:308$1173 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:309$1174 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:310$1175 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:311$1176 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:312$1177 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:313$1178 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:314$1179 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:315$1180 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:316$1181 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:317$1182 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:318$1183 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:319$1184 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:320$1185 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:321$1186 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:322$1187 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:323$1188 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:324$1189 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:325$1190 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:326$1191 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:327$1192 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:328$1193 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:329$1194 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:330$1195 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:331$1196 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:332$1197 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:333$1198 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:334$1199 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:335$1200 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:336$1201 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:337$1202 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:338$1203 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:339$1204 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:340$1205 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:341$1206 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:342$1207 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:343$1208 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:344$1209 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:345$1210 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:346$1211 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:347$1212 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:348$1213 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:349$1214 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:350$1215 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:351$1216 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:352$1217 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:353$1218 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:354$1219 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:355$1220 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:356$1221 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:357$1222 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:358$1223 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:359$1224 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:360$1225 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:361$1226 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:362$1227 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:363$1228 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:364$1229 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:365$1230 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:366$1231 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:367$1232 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:368$1233 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:369$1234 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:370$1235 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:371$1236 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:372$1237 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:373$1238 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:374$1239 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:375$1240 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:376$1241 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:377$1242 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:378$1243 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:379$1244 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:380$1245 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:381$1246 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:382$1247 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:383$1248 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:384$1249 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:385$1250 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:386$1251 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:387$1252 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:388$1253 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:389$1254 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:390$1255 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:391$1256 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:392$1257 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:393$1258 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:394$1259 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:395$1260 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:396$1261 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:397$1262 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:398$1263 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:399$1264 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:400$1265 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:401$1266 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:402$1267 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:403$1268 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:404$1269 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:405$1270 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:406$1271 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:407$1272 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:408$1273 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:409$1274 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:410$1275 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:411$1276 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:412$1277 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:413$1278 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:414$1279 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:415$1280 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:416$1281 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:417$1282 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:418$1283 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:419$1284 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:420$1285 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:421$1286 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:422$1287 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:423$1288 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:424$1289 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:425$1290 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:426$1291 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:427$1292 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:428$1293 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:429$1294 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:430$1295 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:431$1296 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:432$1297 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:433$1298 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:434$1299 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:435$1300 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:436$1301 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:437$1302 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:438$1303 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:439$1304 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:440$1305 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:441$1306 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:442$1307 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:443$1308 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:444$1309 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:445$1310 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:446$1311 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:447$1312 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:448$1313 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:449$1314 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:450$1315 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:451$1316 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:452$1317 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:453$1318 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:454$1319 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:455$1320 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:456$1321 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:457$1322 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:458$1323 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:459$1324 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:460$1325 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:461$1326 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:462$1327 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:463$1328 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:464$1329 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:465$1330 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:466$1331 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:467$1332 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:468$1333 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:469$1334 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:470$1335 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:471$1336 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:472$1337 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:473$1338 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:474$1339 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:475$1340 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:476$1341 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:477$1342 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:478$1343 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:479$1344 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:480$1345 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:481$1346 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:482$1347 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:483$1348 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:484$1349 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:485$1350 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:486$1351 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:487$1352 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:488$1353 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:489$1354 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:490$1355 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:491$1356 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:492$1357 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:493$1358 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:494$1359 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:495$1360 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:496$1361 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:497$1362 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:498$1363 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:499$1364 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:500$1365 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:501$1366 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:502$1367 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:503$1368 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:504$1369 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:505$1370 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:506$1371 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:507$1372 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:508$1373 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:509$1374 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:510$1375 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:511$1376 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:512$1377 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:513$1378 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:514$1379 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:515$1380 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:516$1381 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:517$1382 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:518$1383 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:519$1384 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:520$1385 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:521$1386 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:522$1387 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:523$1388 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:524$1389 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:525$1390 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:526$1391 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$meminit$\memory$gba_bw_intro_b1ram.v:527$1392 ($meminit)
  $techmap\gba_bw_intro_b1ram_inst.$memrd$\memory$gba_bw_intro_b1ram.v:537$880 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\param_bram_inst.param_memory' in module `\demo':
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:15$162 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:16$163 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:17$164 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:18$165 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:19$166 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:20$167 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:21$168 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:22$169 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:23$170 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:24$171 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:25$172 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:26$173 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:27$174 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:28$175 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:29$176 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:30$177 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:31$178 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:32$179 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:33$180 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:34$181 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:35$182 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:36$183 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:37$184 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:38$185 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:39$186 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:40$187 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:41$188 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:42$189 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:43$190 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:44$191 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:45$192 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:46$193 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:47$194 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:48$195 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:49$196 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:50$197 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:51$198 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:52$199 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:53$200 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:54$201 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:55$202 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:56$203 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:57$204 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:58$205 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:59$206 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:60$207 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:61$208 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:62$209 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:63$210 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:64$211 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:65$212 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:66$213 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:67$214 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:68$215 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:69$216 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:70$217 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:71$218 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:72$219 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:73$220 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:74$221 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:75$222 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:76$223 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:77$224 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:78$225 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:79$226 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:80$227 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:81$228 ($meminit)
  $techmap\param_bram_inst.$meminit$\param_memory$param_bram.v:82$229 ($meminit)
  $techmap\param_bram_inst.$memrd$\param_memory$param_bram.v:92$161 ($memrd)

2.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

2.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing demo.cmd_bram_inst.cmd_memory:
  Properties: ports=1 bits=176 rports=1 wports=0 dbits=8 abits=5 words=22
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=234 dwaste=8 bwaste=3920 waste=3920 efficiency=4
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain \CLK.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3920 efficiency=4
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=490 dwaste=0 bwaste=3920 waste=3920 efficiency=4
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain \CLK.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3920 efficiency=4
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1002 dwaste=0 bwaste=4008 waste=4008 efficiency=2
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Read port #0 is in clock domain \CLK.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=4008 efficiency=2
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2026 dwaste=0 bwaste=4052 waste=4052 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Selecting best of 3 rules:
    Efficiency for rule 2.2: efficiency=2, cells=2, acells=1
    Efficiency for rule 2.1: efficiency=4, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=4, cells=1, acells=1
    Selected rule 2.1 with efficiency 4.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain \CLK.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: cmd_bram_inst.cmd_memory.0.0.0
Processing demo.gba_bw_intro_b1ram_inst.memory:
  Properties: ports=1 bits=4096 rports=1 wports=0 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=8 bwaste=2048 waste=2048 efficiency=50
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain \CLK.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain \CLK.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=512 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Read port #0 is in clock domain \CLK.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1536 dwaste=0 bwaste=3072 waste=3072 efficiency=25
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Read port #0 is in clock domain \CLK.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3072 efficiency=25
      Storing for later selection.
  Selecting best of 4 rules:
    Efficiency for rule 2.3: efficiency=25, cells=4, acells=1
    Efficiency for rule 2.2: efficiency=50, cells=2, acells=1
    Efficiency for rule 2.1: efficiency=100, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=50, cells=2, acells=2
    Selected rule 2.1 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain \CLK.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: gba_bw_intro_b1ram_inst.memory.0.0.0
Processing demo.param_bram_inst.param_memory:
  Properties: ports=1 bits=544 rports=1 wports=0 dbits=8 abits=7 words=68
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=188 dwaste=8 bwaste=3552 waste=3552 efficiency=13
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain \CLK.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3552 efficiency=13
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=444 dwaste=0 bwaste=3552 waste=3552 efficiency=13
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain \CLK.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3552 efficiency=13
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=956 dwaste=0 bwaste=3824 waste=3824 efficiency=6
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Read port #0 is in clock domain \CLK.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3824 efficiency=6
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1980 dwaste=0 bwaste=3960 waste=3960 efficiency=3
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Read port #0 is in clock domain \CLK.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3960 efficiency=3
      Storing for later selection.
  Selecting best of 4 rules:
    Efficiency for rule 2.3: efficiency=3, cells=4, acells=1
    Efficiency for rule 2.2: efficiency=6, cells=2, acells=1
    Efficiency for rule 2.1: efficiency=13, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=13, cells=1, acells=1
    Selected rule 2.1 with efficiency 13.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain \CLK.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: param_bram_inst.param_memory.0.0.0

2.25. Executing TECHMAP pass (map to technology primitives).

2.25.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

2.25.2. Continuing TECHMAP pass.
Using template $paramod$32500c9c9885bd46240c2514c935ef74a90e3806\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$14c2958e7a5b83832ec06878395542673a67e236\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$089b9b99851e728a1e276ca51bdd913daeed99f6\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$cdcfd745ab2ff147c12c11fe5b25913d471374c7\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$dc8747c8cb8322d34306a87d37434c96676045bb\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$530c014d1a6df50d01dca698c3c2e0bf7fe8b0ff\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.
<suppressed ~132 debug messages>

2.26. Executing ICE40_BRAMINIT pass.

2.27. Executing OPT pass (performing simple optimizations).

2.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~35 debug messages>

2.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

2.27.3. Executing OPT_RMDFF pass (remove dff with constant values).

2.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 77 unused wires.
<suppressed ~1 debug messages>

2.27.5. Finished fast OPT passes.

2.28. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

2.29. Executing OPT pass (performing simple optimizations).

2.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

2.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

2.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~19 debug messages>

2.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    Consolidated identical input bits for $pmux cell $procmux$2478:
      Old ports: A=14'00000000000000, B=98'00000000000110000000000000110000000000001000000000010000000000000000010000000000010011001000000000, Y=$procmux$2478_Y
      New ports: A=5'00000, B=35'00110000110001001000000010010010000, Y={ $procmux$2478_Y [9] $procmux$2478_Y [4] $procmux$2478_Y [2:0] }
      New connections: { $procmux$2478_Y [13:10] $procmux$2478_Y [8:5] $procmux$2478_Y [3] } = { $procmux$2478_Y [9] $procmux$2478_Y [9] 7'0000000 }
    Consolidated identical input bits for $mux cell $procmux$2736:
      Old ports: A=2'10, B=2'00, Y=$auto$wreduce.cc:455:run$2872 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$2872 [1]
      New connections: $auto$wreduce.cc:455:run$2872 [0] = 1'0
    Consolidated identical input bits for $mux cell $procmux$2739:
      Old ports: A={ 2'01 $auto$wreduce.cc:455:run$2872 [1:0] }, B=4'1100, Y=$auto$wreduce.cc:455:run$2873 [3:0]
      New ports: A={ 1'0 $auto$wreduce.cc:455:run$2872 [1:0] }, B=3'100, Y={ $auto$wreduce.cc:455:run$2873 [3] $auto$wreduce.cc:455:run$2873 [1:0] }
      New connections: $auto$wreduce.cc:455:run$2873 [2] = 1'1
    Consolidated identical input bits for $mux cell $procmux$2742:
      Old ports: A={ 2'00 $auto$wreduce.cc:455:run$2873 [3:0] }, B=6'001100, Y=$procmux$2742_Y
      New ports: A=$auto$wreduce.cc:455:run$2873 [3:0], B=4'1100, Y=$procmux$2742_Y [3:0]
      New connections: $procmux$2742_Y [5:4] = 2'00
    Consolidated identical input bits for $mux cell $procmux$2748:
      Old ports: A=3'011, B=3'101, Y=$auto$wreduce.cc:455:run$2874 [2:0]
      New ports: A=2'01, B=2'10, Y=$auto$wreduce.cc:455:run$2874 [2:1]
      New connections: $auto$wreduce.cc:455:run$2874 [0] = 1'1
    Consolidated identical input bits for $mux cell $procmux$2758:
      Old ports: A=4'1010, B=4'0110, Y=$auto$wreduce.cc:455:run$2877 [3:0]
      New ports: A=2'10, B=2'01, Y=$auto$wreduce.cc:455:run$2877 [3:2]
      New connections: $auto$wreduce.cc:455:run$2877 [1:0] = 2'10
    Consolidated identical input bits for $mux cell $procmux$2762:
      Old ports: A=4'0111, B=4'1010, Y=$auto$wreduce.cc:455:run$2878 [3:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:455:run$2878 [3] $auto$wreduce.cc:455:run$2878 [0] }
      New connections: $auto$wreduce.cc:455:run$2878 [2:1] = { $auto$wreduce.cc:455:run$2878 [0] 1'1 }
    Consolidated identical input bits for $mux cell $procmux$2766:
      Old ports: A=2'10, B=2'00, Y=$auto$wreduce.cc:455:run$2879 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$2879 [1]
      New connections: $auto$wreduce.cc:455:run$2879 [0] = 1'0
    Consolidated identical input bits for $mux cell $procmux$2773:
      Old ports: A=2'10, B=2'00, Y=$auto$wreduce.cc:455:run$2881 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$2881 [1]
      New connections: $auto$wreduce.cc:455:run$2881 [0] = 1'0
    Consolidated identical input bits for $mux cell $procmux$2778:
      Old ports: A={ 2'00 $auto$wreduce.cc:455:run$2880 [3:0] }, B={ 2'00 $auto$wreduce.cc:455:run$2882 [3:0] }, Y=$procmux$2778_Y
      New ports: A=$auto$wreduce.cc:455:run$2880 [3:0], B=$auto$wreduce.cc:455:run$2882 [3:0], Y=$procmux$2778_Y [3:0]
      New connections: $procmux$2778_Y [5:4] = 2'00
  Optimizing cells in module \demo.
    Consolidated identical input bits for $mux cell $procmux$2739:
      Old ports: A={ 1'0 $auto$wreduce.cc:455:run$2872 [1:0] }, B=3'100, Y={ $auto$wreduce.cc:455:run$2873 [3] $auto$wreduce.cc:455:run$2873 [1:0] }
      New ports: A={ 1'0 $auto$wreduce.cc:455:run$2872 [1] }, B=2'10, Y={ $auto$wreduce.cc:455:run$2873 [3] $auto$wreduce.cc:455:run$2873 [1] }
      New connections: $auto$wreduce.cc:455:run$2873 [0] = 1'0
    Consolidated identical input bits for $mux cell $procmux$2742:
      Old ports: A=$auto$wreduce.cc:455:run$2873 [3:0], B=4'1100, Y=$procmux$2742_Y [3:0]
      New ports: A={ $auto$wreduce.cc:455:run$2873 [3] $auto$wreduce.cc:455:run$2873 [1:0] }, B=3'100, Y={ $procmux$2742_Y [3] $procmux$2742_Y [1:0] }
      New connections: $procmux$2742_Y [2] = 1'1
    Consolidated identical input bits for $mux cell $procmux$2769:
      Old ports: A={ 2'10 $auto$wreduce.cc:455:run$2879 [1:0] }, B=4'0111, Y=$auto$wreduce.cc:455:run$2880 [3:0]
      New ports: A={ 1'1 $auto$wreduce.cc:455:run$2879 [1] 1'0 }, B=3'011, Y={ $auto$wreduce.cc:455:run$2880 [3] $auto$wreduce.cc:455:run$2880 [1:0] }
      New connections: $auto$wreduce.cc:455:run$2880 [2] = $auto$wreduce.cc:455:run$2880 [0]
    Consolidated identical input bits for $mux cell $procmux$2776:
      Old ports: A={ 2'10 $auto$wreduce.cc:455:run$2881 [1:0] }, B=4'0111, Y=$auto$wreduce.cc:455:run$2882 [3:0]
      New ports: A={ 1'1 $auto$wreduce.cc:455:run$2881 [1] 1'0 }, B=3'011, Y={ $auto$wreduce.cc:455:run$2882 [3] $auto$wreduce.cc:455:run$2882 [1:0] }
      New connections: $auto$wreduce.cc:455:run$2882 [2] = $auto$wreduce.cc:455:run$2882 [0]
  Optimizing cells in module \demo.
    Consolidated identical input bits for $mux cell $procmux$2742:
      Old ports: A={ $auto$wreduce.cc:455:run$2873 [3] $auto$wreduce.cc:455:run$2873 [1:0] }, B=3'100, Y={ $procmux$2742_Y [3] $procmux$2742_Y [1:0] }
      New ports: A={ $auto$wreduce.cc:455:run$2873 [3] $auto$wreduce.cc:455:run$2873 [1] }, B=2'10, Y={ $procmux$2742_Y [3] $procmux$2742_Y [1] }
      New connections: $procmux$2742_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $procmux$2778:
      Old ports: A=$auto$wreduce.cc:455:run$2880 [3:0], B=$auto$wreduce.cc:455:run$2882 [3:0], Y=$procmux$2778_Y [3:0]
      New ports: A={ $auto$wreduce.cc:455:run$2880 [3] $auto$wreduce.cc:455:run$2880 [1:0] }, B={ $auto$wreduce.cc:455:run$2882 [3] $auto$wreduce.cc:455:run$2882 [1:0] }, Y={ $procmux$2778_Y [3] $procmux$2778_Y [1:0] }
      New connections: $procmux$2778_Y [2] = $procmux$2778_Y [0]
  Optimizing cells in module \demo.
Performed a total of 16 changes.

2.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

2.29.6. Executing OPT_RMDFF pass (remove dff with constant values).

2.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

2.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

2.29.9. Rerunning OPT passes. (Maybe there is more to do..)

2.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~19 debug messages>

2.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

2.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

2.29.13. Executing OPT_RMDFF pass (remove dff with constant values).

2.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

2.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

2.29.16. Finished OPT passes. (There is nothing left to do.)

2.30. Executing TECHMAP pass (map to technology primitives).

2.30.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

2.30.2. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

2.30.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$constmap:446553370afc6c2aa6cc0b8f657b7f64b237ff7c$paramod$55f49a009a975a30a28fdd971adb6110903d4740\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:ee5af906ae0d3d414c6a0471604c553ef70c8e09$paramod$1297efc30c1e19551d1f4e269f2cbfa7dd15f801\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $mux.
Using template $paramod\_90_pmux\WIDTH=14\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=7 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=14\B_WIDTH=1\Y_WIDTH=14 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=1\Y_WIDTH=4 for cells of type $alu.
Using extmapper simplemap for cells of type $lut.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=15\B_WIDTH=16\Y_WIDTH=16 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=7\Y_WIDTH=7 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=16\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=9\Y_WIDTH=9 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=6\S_WIDTH=14 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=16\Y_WIDTH=16 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=7\B_WIDTH=7\Y_WIDTH=7 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=1\Y_WIDTH=3 for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
No more expansions possible.
<suppressed ~798 debug messages>

2.31. Executing ICE40_OPT pass (performing simple optimizations).

2.31.1. Running ICE40 specific optimizations.

2.31.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~738 debug messages>

2.31.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~942 debug messages>
Removed a total of 314 cells.

2.31.4. Executing OPT_RMDFF pass (remove dff with constant values).

2.31.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 170 unused cells and 657 unused wires.
<suppressed ~171 debug messages>

2.31.6. Rerunning OPT passes. (Removed registers in this run.)

2.31.7. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell demo.$auto$alumacc.cc:474:replace_alu$2893.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$2893.BB [0]
Optimized away SB_CARRY cell demo.$auto$alumacc.cc:474:replace_alu$2904.slice[0].carry: CO=\pb_rd_addr [0]
Optimized away SB_CARRY cell demo.$auto$alumacc.cc:474:replace_alu$2909.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$2893.BB [0]
Optimized away SB_CARRY cell demo.$auto$alumacc.cc:474:replace_alu$2922.slice[0].carry: CO=1'1
Optimized away SB_CARRY cell demo.$auto$alumacc.cc:474:replace_alu$2935.slice[0].carry: CO=\delay [0]
Optimized away SB_CARRY cell demo.$auto$alumacc.cc:474:replace_alu$2938.slice[0].carry: CO=\cb_rd_addr [0]
Optimized away SB_CARRY cell demo.$auto$alumacc.cc:474:replace_alu$2941.slice[0].carry: CO=\pb_rd_addr [0]
Optimized away SB_CARRY cell demo.$auto$alumacc.cc:474:replace_alu$2944.slice[0].carry: CO=\b1_rd_addr [0]
Optimized away SB_CARRY cell demo.$auto$alumacc.cc:474:replace_alu$2947.slice[0].carry: CO=\pixel_bit_counter [0]
Optimized away SB_CARRY cell demo.$auto$alumacc.cc:474:replace_alu$2950.slice[0].carry: CO=\bit_counter [0]
Optimized away SB_CARRY cell demo.$auto$alumacc.cc:474:replace_alu$2953.slice[0].carry: CO=\params_left [0]
Optimized away SB_CARRY cell demo.$auto$alumacc.cc:474:replace_alu$2956.slice[0].carry: CO=\bw_pxls_ptr [0]
Mapping SB_LUT4 cell demo.$auto$alumacc.cc:474:replace_alu$2935.slice[1].adder back to logic.
Mapping SB_LUT4 cell demo.$auto$alumacc.cc:474:replace_alu$2938.slice[1].adder back to logic.
Mapping SB_LUT4 cell demo.$auto$alumacc.cc:474:replace_alu$2941.slice[1].adder back to logic.
Mapping SB_LUT4 cell demo.$auto$alumacc.cc:474:replace_alu$2944.slice[1].adder back to logic.
Mapping SB_LUT4 cell demo.$auto$alumacc.cc:474:replace_alu$2947.slice[1].adder back to logic.
Mapping SB_LUT4 cell demo.$auto$alumacc.cc:474:replace_alu$2950.slice[1].adder back to logic.
Mapping SB_LUT4 cell demo.$auto$alumacc.cc:474:replace_alu$2953.slice[1].adder back to logic.
Mapping SB_LUT4 cell demo.$auto$alumacc.cc:474:replace_alu$2956.slice[1].adder back to logic.

2.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~100 debug messages>

2.31.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

2.31.10. Executing OPT_RMDFF pass (remove dff with constant values).

2.31.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 21 unused wires.
<suppressed ~1 debug messages>

2.31.12. Rerunning OPT passes. (Removed registers in this run.)

2.31.13. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell demo.$auto$alumacc.cc:474:replace_alu$2922.slice[1].carry: CO=$auto$alumacc.cc:474:replace_alu$2893.BB [1]

2.31.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

2.31.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

2.31.16. Executing OPT_RMDFF pass (remove dff with constant values).

2.31.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

2.31.18. Rerunning OPT passes. (Removed registers in this run.)

2.31.19. Running ICE40 specific optimizations.

2.31.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

2.31.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

2.31.22. Executing OPT_RMDFF pass (remove dff with constant values).

2.31.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

2.31.24. Finished OPT passes. (There is nothing left to do.)

2.32. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

2.33. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module demo:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4635 to $_DFFE_PP_ for $0\state[5:0] [0] -> \state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4636 to $_DFFE_PP_ for $0\state[5:0] [1] -> \state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4637 to $_DFFE_PP_ for $0\state[5:0] [2] -> \state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4638 to $_DFFE_PP_ for $0\state[5:0] [3] -> \state [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4639 to $_DFFE_PP_ for $0\state[5:0] [4] -> \state [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4640 to $_DFFE_PP_ for $0\state[5:0] [5] -> \state [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4641 to $_DFFE_PP_ for $0\delay[15:0] [0] -> \delay [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4642 to $_DFFE_PP_ for $0\delay[15:0] [1] -> \delay [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4643 to $_DFFE_PP_ for $0\delay[15:0] [2] -> \delay [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4644 to $_DFFE_PP_ for $0\delay[15:0] [3] -> \delay [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4645 to $_DFFE_PP_ for $0\delay[15:0] [4] -> \delay [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4646 to $_DFFE_PP_ for $0\delay[15:0] [5] -> \delay [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4647 to $_DFFE_PP_ for $0\delay[15:0] [6] -> \delay [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4648 to $_DFFE_PP_ for $0\delay[15:0] [7] -> \delay [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4649 to $_DFFE_PP_ for $0\delay[15:0] [8] -> \delay [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4650 to $_DFFE_PP_ for $0\delay[15:0] [9] -> \delay [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4651 to $_DFFE_PP_ for $0\delay[15:0] [10] -> \delay [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4652 to $_DFFE_PP_ for $0\delay[15:0] [11] -> \delay [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4653 to $_DFFE_PP_ for $0\delay[15:0] [12] -> \delay [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4654 to $_DFFE_PP_ for $0\delay[15:0] [13] -> \delay [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4655 to $_DFFE_PP_ for $0\delay[15:0] [14] -> \delay [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4656 to $_DFFE_PP_ for $0\delay[15:0] [15] -> \delay [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4657 to $_DFFE_PP_ for $0\rst[0:0] -> \rst.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4658 to $_DFFE_PP_ for $0\dc[0:0] -> \dc.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4659 to $_DFFE_PP_ for $0\mosi[0:0] -> \mosi.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4660 to $_DFFE_PP_ for $0\cs[0:0] -> \cs.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4661 to $_DFFE_PP_ for $0\data[7:0] [0] -> \data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4662 to $_DFFE_PP_ for $0\data[7:0] [1] -> \data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4663 to $_DFFE_PP_ for $0\data[7:0] [2] -> \data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4664 to $_DFFE_PP_ for $0\data[7:0] [3] -> \data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4665 to $_DFFE_PP_ for $0\data[7:0] [4] -> \data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4666 to $_DFFE_PP_ for $0\data[7:0] [5] -> \data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4667 to $_DFFE_PP_ for $0\data[7:0] [6] -> \data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4668 to $_DFFE_PP_ for $0\data[7:0] [7] -> \data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4669 to $_DFFE_PP_ for $0\bit_counter[2:0] [0] -> \bit_counter [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4670 to $_DFFE_PP_ for $0\bit_counter[2:0] [1] -> \bit_counter [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4671 to $_DFFE_PP_ for $0\bit_counter[2:0] [2] -> \bit_counter [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4672 to $_DFFE_PP_ for $0\pixel_data[15:0] [0] -> \pixel_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4673 to $_DFFE_PP_ for $0\pixel_data[15:0] [1] -> \pixel_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4674 to $_DFFE_PP_ for $0\pixel_data[15:0] [2] -> \pixel_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4675 to $_DFFE_PP_ for $0\pixel_data[15:0] [3] -> \pixel_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4676 to $_DFFE_PP_ for $0\pixel_data[15:0] [4] -> \pixel_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4677 to $_DFFE_PP_ for $0\pixel_data[15:0] [5] -> \pixel_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4678 to $_DFFE_PP_ for $0\pixel_data[15:0] [6] -> \pixel_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4679 to $_DFFE_PP_ for $0\pixel_data[15:0] [7] -> \pixel_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4680 to $_DFFE_PP_ for $0\pixel_data[15:0] [8] -> \pixel_data [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4681 to $_DFFE_PP_ for $0\pixel_data[15:0] [9] -> \pixel_data [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4682 to $_DFFE_PP_ for $0\pixel_data[15:0] [10] -> \pixel_data [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4683 to $_DFFE_PP_ for $0\pixel_data[15:0] [11] -> \pixel_data [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4684 to $_DFFE_PP_ for $0\pixel_data[15:0] [12] -> \pixel_data [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4685 to $_DFFE_PP_ for $0\pixel_data[15:0] [13] -> \pixel_data [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4686 to $_DFFE_PP_ for $0\pixel_data[15:0] [14] -> \pixel_data [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4687 to $_DFFE_PP_ for $0\pixel_data[15:0] [15] -> \pixel_data [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4688 to $_DFFE_PP_ for $0\pixel_bit_counter[3:0] [0] -> \pixel_bit_counter [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4689 to $_DFFE_PP_ for $0\pixel_bit_counter[3:0] [1] -> \pixel_bit_counter [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4690 to $_DFFE_PP_ for $0\pixel_bit_counter[3:0] [2] -> \pixel_bit_counter [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4691 to $_DFFE_PP_ for $0\pixel_bit_counter[3:0] [3] -> \pixel_bit_counter [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4692 to $_DFFE_PP_ for $0\bw_pxls_ptr[2:0] [0] -> \bw_pxls_ptr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4693 to $_DFFE_PP_ for $0\bw_pxls_ptr[2:0] [1] -> \bw_pxls_ptr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4694 to $_DFFE_PP_ for $0\bw_pxls_ptr[2:0] [2] -> \bw_pxls_ptr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4695 to $_DFFE_PP_ for $0\cb_rd_en[0:0] -> \cb_rd_en.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4696 to $_DFFE_PP_ for $0\cb_rd_addr[4:0] [0] -> \cb_rd_addr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4697 to $_DFFE_PP_ for $0\cb_rd_addr[4:0] [1] -> \cb_rd_addr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4698 to $_DFFE_PP_ for $0\cb_rd_addr[4:0] [2] -> \cb_rd_addr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4699 to $_DFFE_PP_ for $0\cb_rd_addr[4:0] [3] -> \cb_rd_addr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4700 to $_DFFE_PP_ for $0\cb_rd_addr[4:0] [4] -> \cb_rd_addr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4701 to $_DFFE_PP_ for $0\pb_rd_en[0:0] -> \pb_rd_en.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4702 to $_DFFE_PP_ for $0\pb_rd_addr[6:0] [0] -> \pb_rd_addr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4703 to $_DFFE_PP_ for $0\pb_rd_addr[6:0] [1] -> \pb_rd_addr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4704 to $_DFFE_PP_ for $0\pb_rd_addr[6:0] [2] -> \pb_rd_addr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4705 to $_DFFE_PP_ for $0\pb_rd_addr[6:0] [3] -> \pb_rd_addr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4706 to $_DFFE_PP_ for $0\pb_rd_addr[6:0] [4] -> \pb_rd_addr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4707 to $_DFFE_PP_ for $0\pb_rd_addr[6:0] [5] -> \pb_rd_addr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4708 to $_DFFE_PP_ for $0\pb_rd_addr[6:0] [6] -> \pb_rd_addr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4709 to $_DFFE_PP_ for $0\b1_rd_en[0:0] -> \b1_rd_en.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4710 to $_DFFE_PP_ for $0\b1_rd_addr[8:0] [0] -> \b1_rd_addr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4711 to $_DFFE_PP_ for $0\b1_rd_addr[8:0] [1] -> \b1_rd_addr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4712 to $_DFFE_PP_ for $0\b1_rd_addr[8:0] [2] -> \b1_rd_addr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4713 to $_DFFE_PP_ for $0\b1_rd_addr[8:0] [3] -> \b1_rd_addr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4714 to $_DFFE_PP_ for $0\b1_rd_addr[8:0] [4] -> \b1_rd_addr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4715 to $_DFFE_PP_ for $0\b1_rd_addr[8:0] [5] -> \b1_rd_addr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4716 to $_DFFE_PP_ for $0\b1_rd_addr[8:0] [6] -> \b1_rd_addr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4717 to $_DFFE_PP_ for $0\b1_rd_addr[8:0] [7] -> \b1_rd_addr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4718 to $_DFFE_PP_ for $0\b1_rd_addr[8:0] [8] -> \b1_rd_addr [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4719 to $_DFFE_PP_ for $0\params_left[13:0] [0] -> \params_left [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4720 to $_DFFE_PP_ for $0\params_left[13:0] [1] -> \params_left [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4721 to $_DFFE_PP_ for $0\params_left[13:0] [2] -> \params_left [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4722 to $_DFFE_PP_ for $0\params_left[13:0] [3] -> \params_left [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4723 to $_DFFE_PP_ for $0\params_left[13:0] [4] -> \params_left [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4724 to $_DFFE_PP_ for $0\params_left[13:0] [5] -> \params_left [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4725 to $_DFFE_PP_ for $0\params_left[13:0] [6] -> \params_left [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4726 to $_DFFE_PP_ for $0\params_left[13:0] [7] -> \params_left [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4727 to $_DFFE_PP_ for $0\params_left[13:0] [8] -> \params_left [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4728 to $_DFFE_PP_ for $0\params_left[13:0] [9] -> \params_left [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4729 to $_DFFE_PP_ for $0\params_left[13:0] [10] -> \params_left [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4730 to $_DFFE_PP_ for $0\params_left[13:0] [11] -> \params_left [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4731 to $_DFFE_PP_ for $0\params_left[13:0] [12] -> \params_left [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4732 to $_DFFE_PP_ for $0\params_left[13:0] [13] -> \params_left [13].

2.34. Executing TECHMAP pass (map to technology primitives).

2.34.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

2.34.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
No more expansions possible.
<suppressed ~102 debug messages>

2.35. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~699 debug messages>

2.36. Executing SIMPLEMAP pass (map simple cells to gate primitives).

2.37. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in demo.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4636 (SB_DFFE): \state [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4641 (SB_DFFE): \delay [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4637 (SB_DFFE): \state [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4638 (SB_DFFE): \state [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4639 (SB_DFFE): \state [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4640 (SB_DFFE): \state [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4642 (SB_DFFE): \delay [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4643 (SB_DFFE): \delay [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4644 (SB_DFFE): \delay [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4645 (SB_DFFE): \delay [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4646 (SB_DFFE): \delay [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4647 (SB_DFFE): \delay [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4648 (SB_DFFE): \delay [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4650 (SB_DFFE): \delay [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4635 (SB_DFFE): \state [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4651 (SB_DFFE): \delay [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4652 (SB_DFFE): \delay [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4653 (SB_DFFE): \delay [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4654 (SB_DFFE): \delay [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4655 (SB_DFFE): \delay [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4656 (SB_DFFE): \delay [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4657 (SB_DFFE): \rst = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4662 (SB_DFFE): \data [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4665 (SB_DFFE): \data [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4658 (SB_DFFE): \dc = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4659 (SB_DFFE): \mosi = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4660 (SB_DFFE): \cs = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4663 (SB_DFFE): \data [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4664 (SB_DFFE): \data [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4666 (SB_DFFE): \data [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4649 (SB_DFFE): \delay [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4667 (SB_DFFE): \data [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4668 (SB_DFFE): \data [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4669 (SB_DFFE): \bit_counter [0] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4670 (SB_DFFE): \bit_counter [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4671 (SB_DFFE): \bit_counter [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4673 (SB_DFFE): \pixel_data [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4677 (SB_DFFE): \pixel_data [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4674 (SB_DFFE): \pixel_data [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4675 (SB_DFFE): \pixel_data [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4676 (SB_DFFE): \pixel_data [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4678 (SB_DFFE): \pixel_data [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4661 (SB_DFFE): \data [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4679 (SB_DFFE): \pixel_data [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4680 (SB_DFFE): \pixel_data [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4681 (SB_DFFE): \pixel_data [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4682 (SB_DFFE): \pixel_data [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4683 (SB_DFFE): \pixel_data [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4684 (SB_DFFE): \pixel_data [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4685 (SB_DFFE): \pixel_data [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4686 (SB_DFFE): \pixel_data [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4687 (SB_DFFE): \pixel_data [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4688 (SB_DFFE): \pixel_bit_counter [0] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4689 (SB_DFFE): \pixel_bit_counter [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4690 (SB_DFFE): \pixel_bit_counter [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4691 (SB_DFFE): \pixel_bit_counter [3] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4693 (SB_DFFE): \bw_pxls_ptr [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4696 (SB_DFFE): \cb_rd_addr [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4694 (SB_DFFE): \bw_pxls_ptr [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4697 (SB_DFFE): \cb_rd_addr [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4692 (SB_DFFE): \bw_pxls_ptr [0] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4672 (SB_DFFE): \pixel_data [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4698 (SB_DFFE): \cb_rd_addr [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4699 (SB_DFFE): \cb_rd_addr [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4700 (SB_DFFE): \cb_rd_addr [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4703 (SB_DFFE): \pb_rd_addr [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4704 (SB_DFFE): \pb_rd_addr [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4701 (SB_DFFE): \pb_rd_en = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4705 (SB_DFFE): \pb_rd_addr [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4695 (SB_DFFE): \cb_rd_en = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4706 (SB_DFFE): \pb_rd_addr [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4707 (SB_DFFE): \pb_rd_addr [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4708 (SB_DFFE): \pb_rd_addr [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4711 (SB_DFFE): \b1_rd_addr [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4735 (SB_DFF): \param_bram_inst.valid_out = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4717 (SB_DFFE): \b1_rd_addr [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4712 (SB_DFFE): \b1_rd_addr [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4713 (SB_DFFE): \b1_rd_addr [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4714 (SB_DFFE): \b1_rd_addr [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4715 (SB_DFFE): \b1_rd_addr [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4716 (SB_DFFE): \b1_rd_addr [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4718 (SB_DFFE): \b1_rd_addr [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4702 (SB_DFFE): \pb_rd_addr [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4719 (SB_DFFE): \params_left [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4720 (SB_DFFE): \params_left [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4721 (SB_DFFE): \params_left [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4722 (SB_DFFE): \params_left [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4723 (SB_DFFE): \params_left [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4724 (SB_DFFE): \params_left [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4725 (SB_DFFE): \params_left [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4726 (SB_DFFE): \params_left [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4728 (SB_DFFE): \params_left [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4710 (SB_DFFE): \b1_rd_addr [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4729 (SB_DFFE): \params_left [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4730 (SB_DFFE): \params_left [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4731 (SB_DFFE): \params_left [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4732 (SB_DFFE): \params_left [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4733 (SB_DFF): \scl = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4736 (SB_DFF): \gba_bw_intro_b1ram_inst.valid_out = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4727 (SB_DFFE): \params_left [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4734 (SB_DFF): \cmd_bram_inst.valid_out = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4709 (SB_DFFE): \b1_rd_en = 0

2.38. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in demo.
  Merging $auto$simplemap.cc:277:simplemap_mux$3794 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$5919 [1], S=$auto$simplemap.cc:256:simplemap_eqne$3232) into $auto$simplemap.cc:420:simplemap_dff$4711 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3800 (A=1'0, B=$add$demo.v:635$2460_Y [7], S=$auto$simplemap.cc:256:simplemap_eqne$3232) into $auto$simplemap.cc:420:simplemap_dff$4717 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3795 (A=1'0, B=$add$demo.v:635$2460_Y [2], S=$auto$simplemap.cc:256:simplemap_eqne$3232) into $auto$simplemap.cc:420:simplemap_dff$4712 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3796 (A=1'0, B=$add$demo.v:635$2460_Y [3], S=$auto$simplemap.cc:256:simplemap_eqne$3232) into $auto$simplemap.cc:420:simplemap_dff$4713 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3797 (A=1'0, B=$add$demo.v:635$2460_Y [4], S=$auto$simplemap.cc:256:simplemap_eqne$3232) into $auto$simplemap.cc:420:simplemap_dff$4714 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3798 (A=1'0, B=$add$demo.v:635$2460_Y [5], S=$auto$simplemap.cc:256:simplemap_eqne$3232) into $auto$simplemap.cc:420:simplemap_dff$4715 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3799 (A=1'0, B=$add$demo.v:635$2460_Y [6], S=$auto$simplemap.cc:256:simplemap_eqne$3232) into $auto$simplemap.cc:420:simplemap_dff$4716 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3801 (A=1'0, B=$add$demo.v:635$2460_Y [8], S=$auto$simplemap.cc:256:simplemap_eqne$3232) into $auto$simplemap.cc:420:simplemap_dff$4718 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3793 (A=1'0, B=$add$demo.v:635$2460_Y [0], S=$auto$simplemap.cc:256:simplemap_eqne$3232) into $auto$simplemap.cc:420:simplemap_dff$4710 (SB_DFFE).

2.39. Executing ICE40_OPT pass (performing simple optimizations).

2.39.1. Running ICE40 specific optimizations.

2.39.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~110 debug messages>

2.39.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~1890 debug messages>
Removed a total of 630 cells.

2.39.4. Executing OPT_RMDFF pass (remove dff with constant values).

2.39.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 9 unused cells and 1362 unused wires.
<suppressed ~10 debug messages>

2.39.6. Rerunning OPT passes. (Removed registers in this run.)

2.39.7. Running ICE40 specific optimizations.

2.39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

2.39.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

2.39.10. Executing OPT_RMDFF pass (remove dff with constant values).

2.39.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

2.39.12. Finished OPT passes. (There is nothing left to do.)

2.40. Executing TECHMAP pass (map to technology primitives).

2.40.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

2.40.2. Continuing TECHMAP pass.
No more expansions possible.

2.41. Executing ABC pass (technology mapping using ABC).

2.41.1. Extracting gate netlist of module `\demo' to `<abc-temp-dir>/input.blif'..
Extracted 883 gates and 1042 wires to a netlist network with 157 inputs and 117 outputs.

2.41.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     184.
ABC: Participating nodes from both networks       =     428.
ABC: Participating nodes from the first network   =     186. (  69.14 % of nodes)
ABC: Participating nodes from the second network  =     242. (  89.96 % of nodes)
ABC: Node pairs (any polarity)                    =     186. (  69.14 % of names can be moved)
ABC: Node pairs (same polarity)                   =     156. (  57.99 % of names can be moved)
ABC: Total runtime =     0.09 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

2.41.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      532
ABC RESULTS:        internal signals:      768
ABC RESULTS:           input signals:      157
ABC RESULTS:          output signals:      117
Removing temp directory.
Removed 0 unused cells and 575 unused wires.

2.42. Executing TECHMAP pass (map to technology primitives).

2.42.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

2.42.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111101010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111110100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111111101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001100110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000000111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101111000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000000010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111001100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001111111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000001110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110001011101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001011 for cells of type $lut.
No more expansions possible.
<suppressed ~1124 debug messages>
Removed 0 unused cells and 532 unused wires.

2.43. Executing HIERARCHY pass (managing design hierarchy).

2.43.1. Analyzing design hierarchy..
Top module:  \demo

2.43.2. Analyzing design hierarchy..
Top module:  \demo
Removed 0 unused modules.

2.44. Printing statistics.

=== demo ===

   Number of wires:                325
   Number of wire bits:            699
   Number of public wires:          47
   Number of public wire bits:     194
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                519
     SB_CARRY                       95
     SB_DFF                          4
     SB_DFFE                        89
     SB_DFFESR                       9
     SB_LUT4                       319
     SB_RAM40_4K                     3

2.45. Executing CHECK pass (checking for obvious problems).
checking module demo..
found and reported 0 problems.

2.46. Executing BLIF backend.

2.47. Executing JSON backend.

End of script. Logfile hash: 3f38414b0f
CPU: user 6.52s system 0.27s, MEM: 92.74 MB total, 87.18 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 18% 3x proc_mux (1 sec), 13% 10x read_verilog (0 sec), ...
