
*** Running vivado
    with args -log karatsuba_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source karatsuba_top.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source karatsuba_top.tcl -notrace
Command: link_design -top karatsuba_top -part xc7z020clg400-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/1desktop/karatsuba_mult_opt/karatsuba_mult.srcs/sources_1/ip/mult_signed_18bit/mult_signed_18bit.dcp' for cell 'u_kara_mult_66bit_ch/u_kara_mult_34bit_ch/u_kara_mult_18bit_ch'
INFO: [Netlist 29-17] Analyzing 752 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/1desktop/karatsuba_mult_opt/karatsuba_mult.srcs/constrs_1/new/timming.xdc]
Finished Parsing XDC File [C:/1desktop/karatsuba_mult_opt/karatsuba_mult.srcs/constrs_1/new/timming.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 679.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 679.477 ; gain = 379.242
Command: opt_design -directive RuntimeOptimized
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 686.125 ; gain = 6.648

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a108a9b9

Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 1319.398 ; gain = 551.637
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1a108a9b9

Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 1319.398 ; gain = 551.637
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18685bcab

Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1319.398 ; gain = 551.637
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 18685bcab

Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1319.398 ; gain = 551.637
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: fc3aed33

Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 1319.398 ; gain = 551.637
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: fc3aed33

Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 1319.398 ; gain = 551.637
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1319.398 ; gain = 0.000
Ending Logic Optimization Task | Checksum: fc3aed33

Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 1319.398 ; gain = 551.637

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1319.398 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: fc3aed33

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1319.398 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:42 . Memory (MB): peak = 1319.398 ; gain = 639.922
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1319.398 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1319.398 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/1desktop/karatsuba_mult_opt/karatsuba_mult.runs/impl_flow_quick_200MHz/karatsuba_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file karatsuba_top_drc_opted.rpt -pb karatsuba_top_drc_opted.pb -rpx karatsuba_top_drc_opted.rpx
Command: report_drc -file karatsuba_top_drc_opted.rpt -pb karatsuba_top_drc_opted.pb -rpx karatsuba_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/1desktop/karatsuba_mult_opt/karatsuba_mult.runs/impl_flow_quick_200MHz/karatsuba_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive Quick
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Quick' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1319.398 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 4d7fee8f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1319.398 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1319.398 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 98883820

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1319.398 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: a944f269

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1319.398 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: a944f269

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1319.398 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: a944f269

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1319.398 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: a944f269

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1319.398 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1ed6d3d15

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1319.398 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ed6d3d15

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1319.398 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 103daa8e9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1319.398 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 133f1668a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1319.398 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 11d9a0ae7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1319.398 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 170e1fb3f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1319.398 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 170e1fb3f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1319.398 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1aadd3e1e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1319.398 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1aadd3e1e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1319.398 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1aadd3e1e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1319.398 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1aadd3e1e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1319.398 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1aadd3e1e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1319.398 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1319.398 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1dc99687e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1319.398 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1dc99687e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1319.398 ; gain = 0.000
Ending Placer Task | Checksum: 15a9177a8

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1319.398 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1319.398 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1319.398 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1319.398 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 1319.398 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/1desktop/karatsuba_mult_opt/karatsuba_mult.runs/impl_flow_quick_200MHz/karatsuba_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file karatsuba_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 1319.398 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file karatsuba_top_utilization_placed.rpt -pb karatsuba_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file karatsuba_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1319.398 ; gain = 0.000
Command: route_design -directive Quick
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Quick'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: f6560d5e ConstDB: 0 ShapeSum: 643b6a4a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 122920366

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 1411.488 ; gain = 92.090
Post Restoration Checksum: NetGraph: 7d2e1818 NumContArr: a563eb4e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 122920366

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 1417.941 ; gain = 98.543

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 122920366

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 1417.941 ; gain = 98.543
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 6548e392

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 1434.445 ; gain = 115.047

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12382243c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 1441.449 ; gain = 122.051

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: b6043d3c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 1441.449 ; gain = 122.051
Phase 4 Rip-up And Reroute | Checksum: b6043d3c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 1441.449 ; gain = 122.051

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: b6043d3c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 1441.449 ; gain = 122.051

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: b6043d3c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 1441.449 ; gain = 122.051
Phase 6 Post Hold Fix | Checksum: b6043d3c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 1441.449 ; gain = 122.051

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.16211 %
  Global Horizontal Routing Utilization  = 1.54961 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 46.8468%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 46.8468%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 60.2941%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 57.3529%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: b6043d3c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 1441.449 ; gain = 122.051

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: b6043d3c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 1441.449 ; gain = 122.051

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 242ba94e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 1441.449 ; gain = 122.051
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 1441.449 ; gain = 122.051

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:33 . Memory (MB): peak = 1441.449 ; gain = 122.051
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1441.449 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1441.449 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 1441.449 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/1desktop/karatsuba_mult_opt/karatsuba_mult.runs/impl_flow_quick_200MHz/karatsuba_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file karatsuba_top_drc_routed.rpt -pb karatsuba_top_drc_routed.pb -rpx karatsuba_top_drc_routed.rpx
Command: report_drc -file karatsuba_top_drc_routed.rpt -pb karatsuba_top_drc_routed.pb -rpx karatsuba_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/1desktop/karatsuba_mult_opt/karatsuba_mult.runs/impl_flow_quick_200MHz/karatsuba_top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1441.449 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file karatsuba_top_methodology_drc_routed.rpt -pb karatsuba_top_methodology_drc_routed.pb -rpx karatsuba_top_methodology_drc_routed.rpx
Command: report_methodology -file karatsuba_top_methodology_drc_routed.rpt -pb karatsuba_top_methodology_drc_routed.pb -rpx karatsuba_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/1desktop/karatsuba_mult_opt/karatsuba_mult.runs/impl_flow_quick_200MHz/karatsuba_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 1577.035 ; gain = 135.586
INFO: [runtcl-4] Executing : report_power -file karatsuba_top_power_routed.rpt -pb karatsuba_top_power_summary_routed.pb -rpx karatsuba_top_power_routed.rpx
Command: report_power -file karatsuba_top_power_routed.rpt -pb karatsuba_top_power_summary_routed.pb -rpx karatsuba_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
65 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 1609.652 ; gain = 32.617
INFO: [runtcl-4] Executing : report_route_status -file karatsuba_top_route_status.rpt -pb karatsuba_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file karatsuba_top_timing_summary_routed.rpt -pb karatsuba_top_timing_summary_routed.pb -rpx karatsuba_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file karatsuba_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file karatsuba_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file karatsuba_top_bus_skew_routed.rpt -pb karatsuba_top_bus_skew_routed.pb -rpx karatsuba_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Sep  6 15:25:17 2020...
