// Seed: 1544891358
module module_0 (
    input uwire id_0,
    output tri id_1,
    output tri0 id_2,
    input wor id_3,
    output tri0 id_4,
    input wand id_5,
    output supply0 id_6,
    output wor id_7,
    input tri0 id_8,
    input wand id_9
);
endmodule
module module_1 (
    output wand id_0,
    output wire id_1,
    input wire id_2,
    output supply0 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply1 id_6
);
  wire id_8;
  xor (id_0, id_4, id_6, id_8, id_5, id_9);
  wire id_9;
  module_0(
      id_4, id_1, id_1, id_2, id_3, id_5, id_0, id_1, id_6, id_2
  );
endmodule
