// Seed: 1642265730
module module_0 (
    input wire id_0,
    input wor id_1,
    input tri1 id_2,
    input supply0 id_3,
    input wand id_4,
    input wand id_5,
    input supply1 id_6#(.id_13(1)),
    input wire id_7,
    input tri0 id_8,
    output wire id_9,
    input tri0 id_10,
    input tri1 id_11
);
  wire id_14, id_15, id_16, id_17;
  assign id_9 = -1 - -1;
  logic id_18 = id_7;
  if (1) wire id_19, id_20;
  wire [1 : ""] id_21;
  logic id_22 = 1;
  assign module_1.id_14 = 0;
endmodule
program module_1 (
    output supply1 id_0,
    output wand id_1,
    inout tri1 id_2,
    input uwire id_3,
    input supply1 id_4,
    input wire id_5,
    input supply0 id_6,
    input supply0 id_7,
    output uwire id_8,
    output wire id_9,
    input uwire id_10,
    output wand id_11,
    output wor id_12,
    output uwire id_13,
    input tri id_14,
    input wand id_15
);
  assign id_1 = 1;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_14,
      id_5,
      id_5,
      id_3,
      id_14,
      id_4,
      id_14,
      id_11,
      id_3,
      id_6
  );
endprogram
