--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.407ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: fast/dcm_sp_inst/CLKFX
  Logical resource: fast/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: fast/clkfx
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: fast/dcm_sp_inst/CLKIN
  Logical resource: fast/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: fast/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: fast/dcm_sp_inst/CLKIN
  Logical resource: fast/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: fast/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: fast/dcm_sp_inst/CLKIN
  Logical resource: fast/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: fast/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKOUT)
  Physical resource: fast/dcm_sp_inst/CLK0
  Logical resource: fast/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: fast/clk0
--------------------------------------------------------------------------------
Slack: 180.000ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKIN)
  Physical resource: fast/dcm_sp_inst/CLKIN
  Logical resource: fast/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: fast/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 180.000ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKOUT)
  Physical resource: fast/dcm_sp_inst/CLK0
  Logical resource: fast/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: fast/clk0
--------------------------------------------------------------------------------
Slack: 192.593ns (max period limit - period)
  Period: 7.407ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: fast/dcm_sp_inst/CLKFX
  Logical resource: fast/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: fast/clkfx
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fast_clkfx = PERIOD TIMEGRP "fast_clkfx" TS_clk * 2.7 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 49517 paths analyzed, 9335 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.272ns.
--------------------------------------------------------------------------------
Slack:                  0.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_waddr_q_5 (FF)
  Destination:          buff/fifo/ram/Mram_mem13 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      7.080ns (Levels of Logic = 5)
  Clock Path Skew:      0.017ns (0.643 - 0.626)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_waddr_q_5 to buff/fifo/ram/Mram_mem13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.BQ      Tcko                  0.476   buff/fifo/M_waddr_q[5]
                                                       buff/fifo/M_waddr_q_5
    SLICE_X12Y34.B3      net (fanout=20)       0.974   buff/fifo/M_waddr_q[5]
    SLICE_X12Y34.CMUX    Topbc                 0.650   buff/fifo/M_wsync_q[15]
                                                       buff/fifo/M_waddr_q[5]_rt
                                                       buff/fifo/Madd_n0074[14:0]_cy<7>
    SLICE_X13Y34.D6      net (fanout=2)        0.630   buff/fifo/n0074[14:0][6]
    SLICE_X13Y34.D       Tilo                  0.259   buff/fifo/M_wsync_q[22]
                                                       buff/fifo/Mcompar_full_lut<2>_SW0
    SLICE_X12Y38.C6      net (fanout=1)        0.572   buff/fifo/N38
    SLICE_X12Y38.COUT    Topcyc                0.328   buff/fifo/Mcompar_full_cy[3]
                                                       buff/fifo/Mcompar_full_lut<2>
                                                       buff/fifo/Mcompar_full_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   buff/fifo/Mcompar_full_cy[3]
    SLICE_X12Y39.AMUX    Tcina                 0.230   M_count_store_q[120]
                                                       write_ctrl1_cy
    SLICE_X9Y39.B6       net (fanout=16)       0.800   full
    SLICE_X9Y39.B        Tilo                  0.259   M_count_store_q[363]
                                                       write_ctrl
    RAMB16_X0Y22.WEA2    net (fanout=32)       1.569   write_ctrl
    RAMB16_X0Y22.CLKA    Trcck_WEA             0.330   buff/fifo/ram/Mram_mem13
                                                       buff/fifo/ram/Mram_mem13
    -------------------------------------------------  ---------------------------
    Total                                      7.080ns (2.532ns logic, 4.548ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  0.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_waddr_q_5 (FF)
  Destination:          buff/fifo/ram/Mram_mem13 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      7.071ns (Levels of Logic = 5)
  Clock Path Skew:      0.017ns (0.643 - 0.626)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_waddr_q_5 to buff/fifo/ram/Mram_mem13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.BQ      Tcko                  0.476   buff/fifo/M_waddr_q[5]
                                                       buff/fifo/M_waddr_q_5
    SLICE_X12Y34.B3      net (fanout=20)       0.974   buff/fifo/M_waddr_q[5]
    SLICE_X12Y34.CMUX    Topbc                 0.650   buff/fifo/M_wsync_q[15]
                                                       buff/fifo/M_waddr_q[5]_rt
                                                       buff/fifo/Madd_n0074[14:0]_cy<7>
    SLICE_X13Y34.D6      net (fanout=2)        0.630   buff/fifo/n0074[14:0][6]
    SLICE_X13Y34.D       Tilo                  0.259   buff/fifo/M_wsync_q[22]
                                                       buff/fifo/Mcompar_full_lut<2>_SW0
    SLICE_X12Y38.C6      net (fanout=1)        0.572   buff/fifo/N38
    SLICE_X12Y38.COUT    Topcyc                0.328   buff/fifo/Mcompar_full_cy[3]
                                                       buff/fifo/Mcompar_full_lut<2>
                                                       buff/fifo/Mcompar_full_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   buff/fifo/Mcompar_full_cy[3]
    SLICE_X12Y39.AMUX    Tcina                 0.230   M_count_store_q[120]
                                                       write_ctrl1_cy
    SLICE_X9Y39.B6       net (fanout=16)       0.800   full
    SLICE_X9Y39.B        Tilo                  0.259   M_count_store_q[363]
                                                       write_ctrl
    RAMB16_X0Y22.WEA0    net (fanout=32)       1.560   write_ctrl
    RAMB16_X0Y22.CLKA    Trcck_WEA             0.330   buff/fifo/ram/Mram_mem13
                                                       buff/fifo/ram/Mram_mem13
    -------------------------------------------------  ---------------------------
    Total                                      7.071ns (2.532ns logic, 4.539ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  0.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_waddr_q_5 (FF)
  Destination:          buff/fifo/ram/Mram_mem5 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      7.050ns (Levels of Logic = 5)
  Clock Path Skew:      0.012ns (0.731 - 0.719)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_waddr_q_5 to buff/fifo/ram/Mram_mem5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.BQ      Tcko                  0.476   buff/fifo/M_waddr_q[5]
                                                       buff/fifo/M_waddr_q_5
    SLICE_X12Y34.B3      net (fanout=20)       0.974   buff/fifo/M_waddr_q[5]
    SLICE_X12Y34.CMUX    Topbc                 0.650   buff/fifo/M_wsync_q[15]
                                                       buff/fifo/M_waddr_q[5]_rt
                                                       buff/fifo/Madd_n0074[14:0]_cy<7>
    SLICE_X13Y34.D6      net (fanout=2)        0.630   buff/fifo/n0074[14:0][6]
    SLICE_X13Y34.D       Tilo                  0.259   buff/fifo/M_wsync_q[22]
                                                       buff/fifo/Mcompar_full_lut<2>_SW0
    SLICE_X12Y38.C6      net (fanout=1)        0.572   buff/fifo/N38
    SLICE_X12Y38.COUT    Topcyc                0.328   buff/fifo/Mcompar_full_cy[3]
                                                       buff/fifo/Mcompar_full_lut<2>
                                                       buff/fifo/Mcompar_full_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   buff/fifo/Mcompar_full_cy[3]
    SLICE_X12Y39.AMUX    Tcina                 0.230   M_count_store_q[120]
                                                       write_ctrl1_cy
    SLICE_X9Y39.B6       net (fanout=16)       0.800   full
    SLICE_X9Y39.B        Tilo                  0.259   M_count_store_q[363]
                                                       write_ctrl
    RAMB16_X0Y14.WEA0    net (fanout=32)       1.539   write_ctrl
    RAMB16_X0Y14.CLKA    Trcck_WEA             0.330   buff/fifo/ram/Mram_mem5
                                                       buff/fifo/ram/Mram_mem5
    -------------------------------------------------  ---------------------------
    Total                                      7.050ns (2.532ns logic, 4.518ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  0.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_waddr_q_1 (FF)
  Destination:          buff/fifo/ram/Mram_mem13 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      6.932ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.338 - 0.343)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_waddr_q_1 to buff/fifo/ram/Mram_mem13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.BQ       Tcko                  0.430   buff/fifo/M_waddr_q[1]
                                                       buff/fifo/M_waddr_q_1
    SLICE_X12Y33.B5      net (fanout=20)       0.757   buff/fifo/M_waddr_q[1]
    SLICE_X12Y33.COUT    Topcyb                0.483   M_count_store_q[210]
                                                       buff/fifo/M_waddr_q[1]_rt
                                                       buff/fifo/Madd_n0074[14:0]_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   buff/fifo/Madd_n0074[14:0]_cy[3]
    SLICE_X12Y34.CMUX    Tcinc                 0.279   buff/fifo/M_wsync_q[15]
                                                       buff/fifo/Madd_n0074[14:0]_cy<7>
    SLICE_X13Y34.D6      net (fanout=2)        0.630   buff/fifo/n0074[14:0][6]
    SLICE_X13Y34.D       Tilo                  0.259   buff/fifo/M_wsync_q[22]
                                                       buff/fifo/Mcompar_full_lut<2>_SW0
    SLICE_X12Y38.C6      net (fanout=1)        0.572   buff/fifo/N38
    SLICE_X12Y38.COUT    Topcyc                0.328   buff/fifo/Mcompar_full_cy[3]
                                                       buff/fifo/Mcompar_full_lut<2>
                                                       buff/fifo/Mcompar_full_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   buff/fifo/Mcompar_full_cy[3]
    SLICE_X12Y39.AMUX    Tcina                 0.230   M_count_store_q[120]
                                                       write_ctrl1_cy
    SLICE_X9Y39.B6       net (fanout=16)       0.800   full
    SLICE_X9Y39.B        Tilo                  0.259   M_count_store_q[363]
                                                       write_ctrl
    RAMB16_X0Y22.WEA2    net (fanout=32)       1.569   write_ctrl
    RAMB16_X0Y22.CLKA    Trcck_WEA             0.330   buff/fifo/ram/Mram_mem13
                                                       buff/fifo/ram/Mram_mem13
    -------------------------------------------------  ---------------------------
    Total                                      6.932ns (2.598ns logic, 4.334ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  0.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_waddr_q_1 (FF)
  Destination:          buff/fifo/ram/Mram_mem13 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      6.923ns (Levels of Logic = 6)
  Clock Path Skew:      -0.005ns (0.338 - 0.343)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_waddr_q_1 to buff/fifo/ram/Mram_mem13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.BQ       Tcko                  0.430   buff/fifo/M_waddr_q[1]
                                                       buff/fifo/M_waddr_q_1
    SLICE_X12Y33.B5      net (fanout=20)       0.757   buff/fifo/M_waddr_q[1]
    SLICE_X12Y33.COUT    Topcyb                0.483   M_count_store_q[210]
                                                       buff/fifo/M_waddr_q[1]_rt
                                                       buff/fifo/Madd_n0074[14:0]_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   buff/fifo/Madd_n0074[14:0]_cy[3]
    SLICE_X12Y34.CMUX    Tcinc                 0.279   buff/fifo/M_wsync_q[15]
                                                       buff/fifo/Madd_n0074[14:0]_cy<7>
    SLICE_X13Y34.D6      net (fanout=2)        0.630   buff/fifo/n0074[14:0][6]
    SLICE_X13Y34.D       Tilo                  0.259   buff/fifo/M_wsync_q[22]
                                                       buff/fifo/Mcompar_full_lut<2>_SW0
    SLICE_X12Y38.C6      net (fanout=1)        0.572   buff/fifo/N38
    SLICE_X12Y38.COUT    Topcyc                0.328   buff/fifo/Mcompar_full_cy[3]
                                                       buff/fifo/Mcompar_full_lut<2>
                                                       buff/fifo/Mcompar_full_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   buff/fifo/Mcompar_full_cy[3]
    SLICE_X12Y39.AMUX    Tcina                 0.230   M_count_store_q[120]
                                                       write_ctrl1_cy
    SLICE_X9Y39.B6       net (fanout=16)       0.800   full
    SLICE_X9Y39.B        Tilo                  0.259   M_count_store_q[363]
                                                       write_ctrl
    RAMB16_X0Y22.WEA0    net (fanout=32)       1.560   write_ctrl
    RAMB16_X0Y22.CLKA    Trcck_WEA             0.330   buff/fifo/ram/Mram_mem13
                                                       buff/fifo/ram/Mram_mem13
    -------------------------------------------------  ---------------------------
    Total                                      6.923ns (2.598ns logic, 4.325ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  0.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_waddr_q_0 (FF)
  Destination:          buff/fifo/ram/Mram_mem13 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      6.916ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.338 - 0.342)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_waddr_q_0 to buff/fifo/ram/Mram_mem13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.AQ      Tcko                  0.476   buff/fifo/M_waddr_q[3]
                                                       buff/fifo/M_waddr_q_0
    SLICE_X12Y33.A5      net (fanout=20)       0.704   buff/fifo/M_waddr_q[0]
    SLICE_X12Y33.COUT    Topcya                0.474   M_count_store_q[210]
                                                       buff/fifo/Madd_n0074[14:0]_lut<0>_INV_0
                                                       buff/fifo/Madd_n0074[14:0]_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   buff/fifo/Madd_n0074[14:0]_cy[3]
    SLICE_X12Y34.CMUX    Tcinc                 0.279   buff/fifo/M_wsync_q[15]
                                                       buff/fifo/Madd_n0074[14:0]_cy<7>
    SLICE_X13Y34.D6      net (fanout=2)        0.630   buff/fifo/n0074[14:0][6]
    SLICE_X13Y34.D       Tilo                  0.259   buff/fifo/M_wsync_q[22]
                                                       buff/fifo/Mcompar_full_lut<2>_SW0
    SLICE_X12Y38.C6      net (fanout=1)        0.572   buff/fifo/N38
    SLICE_X12Y38.COUT    Topcyc                0.328   buff/fifo/Mcompar_full_cy[3]
                                                       buff/fifo/Mcompar_full_lut<2>
                                                       buff/fifo/Mcompar_full_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   buff/fifo/Mcompar_full_cy[3]
    SLICE_X12Y39.AMUX    Tcina                 0.230   M_count_store_q[120]
                                                       write_ctrl1_cy
    SLICE_X9Y39.B6       net (fanout=16)       0.800   full
    SLICE_X9Y39.B        Tilo                  0.259   M_count_store_q[363]
                                                       write_ctrl
    RAMB16_X0Y22.WEA2    net (fanout=32)       1.569   write_ctrl
    RAMB16_X0Y22.CLKA    Trcck_WEA             0.330   buff/fifo/ram/Mram_mem13
                                                       buff/fifo/ram/Mram_mem13
    -------------------------------------------------  ---------------------------
    Total                                      6.916ns (2.635ns logic, 4.281ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  0.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_waddr_q_1 (FF)
  Destination:          buff/fifo/ram/Mram_mem5 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      6.902ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.731 - 0.748)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_waddr_q_1 to buff/fifo/ram/Mram_mem5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.BQ       Tcko                  0.430   buff/fifo/M_waddr_q[1]
                                                       buff/fifo/M_waddr_q_1
    SLICE_X12Y33.B5      net (fanout=20)       0.757   buff/fifo/M_waddr_q[1]
    SLICE_X12Y33.COUT    Topcyb                0.483   M_count_store_q[210]
                                                       buff/fifo/M_waddr_q[1]_rt
                                                       buff/fifo/Madd_n0074[14:0]_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   buff/fifo/Madd_n0074[14:0]_cy[3]
    SLICE_X12Y34.CMUX    Tcinc                 0.279   buff/fifo/M_wsync_q[15]
                                                       buff/fifo/Madd_n0074[14:0]_cy<7>
    SLICE_X13Y34.D6      net (fanout=2)        0.630   buff/fifo/n0074[14:0][6]
    SLICE_X13Y34.D       Tilo                  0.259   buff/fifo/M_wsync_q[22]
                                                       buff/fifo/Mcompar_full_lut<2>_SW0
    SLICE_X12Y38.C6      net (fanout=1)        0.572   buff/fifo/N38
    SLICE_X12Y38.COUT    Topcyc                0.328   buff/fifo/Mcompar_full_cy[3]
                                                       buff/fifo/Mcompar_full_lut<2>
                                                       buff/fifo/Mcompar_full_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   buff/fifo/Mcompar_full_cy[3]
    SLICE_X12Y39.AMUX    Tcina                 0.230   M_count_store_q[120]
                                                       write_ctrl1_cy
    SLICE_X9Y39.B6       net (fanout=16)       0.800   full
    SLICE_X9Y39.B        Tilo                  0.259   M_count_store_q[363]
                                                       write_ctrl
    RAMB16_X0Y14.WEA0    net (fanout=32)       1.539   write_ctrl
    RAMB16_X0Y14.CLKA    Trcck_WEA             0.330   buff/fifo/ram/Mram_mem5
                                                       buff/fifo/ram/Mram_mem5
    -------------------------------------------------  ---------------------------
    Total                                      6.902ns (2.598ns logic, 4.304ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  0.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_waddr_q_0 (FF)
  Destination:          buff/fifo/ram/Mram_mem13 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      6.907ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.338 - 0.342)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_waddr_q_0 to buff/fifo/ram/Mram_mem13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.AQ      Tcko                  0.476   buff/fifo/M_waddr_q[3]
                                                       buff/fifo/M_waddr_q_0
    SLICE_X12Y33.A5      net (fanout=20)       0.704   buff/fifo/M_waddr_q[0]
    SLICE_X12Y33.COUT    Topcya                0.474   M_count_store_q[210]
                                                       buff/fifo/Madd_n0074[14:0]_lut<0>_INV_0
                                                       buff/fifo/Madd_n0074[14:0]_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   buff/fifo/Madd_n0074[14:0]_cy[3]
    SLICE_X12Y34.CMUX    Tcinc                 0.279   buff/fifo/M_wsync_q[15]
                                                       buff/fifo/Madd_n0074[14:0]_cy<7>
    SLICE_X13Y34.D6      net (fanout=2)        0.630   buff/fifo/n0074[14:0][6]
    SLICE_X13Y34.D       Tilo                  0.259   buff/fifo/M_wsync_q[22]
                                                       buff/fifo/Mcompar_full_lut<2>_SW0
    SLICE_X12Y38.C6      net (fanout=1)        0.572   buff/fifo/N38
    SLICE_X12Y38.COUT    Topcyc                0.328   buff/fifo/Mcompar_full_cy[3]
                                                       buff/fifo/Mcompar_full_lut<2>
                                                       buff/fifo/Mcompar_full_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   buff/fifo/Mcompar_full_cy[3]
    SLICE_X12Y39.AMUX    Tcina                 0.230   M_count_store_q[120]
                                                       write_ctrl1_cy
    SLICE_X9Y39.B6       net (fanout=16)       0.800   full
    SLICE_X9Y39.B        Tilo                  0.259   M_count_store_q[363]
                                                       write_ctrl
    RAMB16_X0Y22.WEA0    net (fanout=32)       1.560   write_ctrl
    RAMB16_X0Y22.CLKA    Trcck_WEA             0.330   buff/fifo/ram/Mram_mem13
                                                       buff/fifo/ram/Mram_mem13
    -------------------------------------------------  ---------------------------
    Total                                      6.907ns (2.635ns logic, 4.272ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  0.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_waddr_q_0 (FF)
  Destination:          buff/fifo/ram/Mram_mem5 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      6.886ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.731 - 0.747)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_waddr_q_0 to buff/fifo/ram/Mram_mem5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.AQ      Tcko                  0.476   buff/fifo/M_waddr_q[3]
                                                       buff/fifo/M_waddr_q_0
    SLICE_X12Y33.A5      net (fanout=20)       0.704   buff/fifo/M_waddr_q[0]
    SLICE_X12Y33.COUT    Topcya                0.474   M_count_store_q[210]
                                                       buff/fifo/Madd_n0074[14:0]_lut<0>_INV_0
                                                       buff/fifo/Madd_n0074[14:0]_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   buff/fifo/Madd_n0074[14:0]_cy[3]
    SLICE_X12Y34.CMUX    Tcinc                 0.279   buff/fifo/M_wsync_q[15]
                                                       buff/fifo/Madd_n0074[14:0]_cy<7>
    SLICE_X13Y34.D6      net (fanout=2)        0.630   buff/fifo/n0074[14:0][6]
    SLICE_X13Y34.D       Tilo                  0.259   buff/fifo/M_wsync_q[22]
                                                       buff/fifo/Mcompar_full_lut<2>_SW0
    SLICE_X12Y38.C6      net (fanout=1)        0.572   buff/fifo/N38
    SLICE_X12Y38.COUT    Topcyc                0.328   buff/fifo/Mcompar_full_cy[3]
                                                       buff/fifo/Mcompar_full_lut<2>
                                                       buff/fifo/Mcompar_full_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   buff/fifo/Mcompar_full_cy[3]
    SLICE_X12Y39.AMUX    Tcina                 0.230   M_count_store_q[120]
                                                       write_ctrl1_cy
    SLICE_X9Y39.B6       net (fanout=16)       0.800   full
    SLICE_X9Y39.B        Tilo                  0.259   M_count_store_q[363]
                                                       write_ctrl
    RAMB16_X0Y14.WEA0    net (fanout=32)       1.539   write_ctrl
    RAMB16_X0Y14.CLKA    Trcck_WEA             0.330   buff/fifo/ram/Mram_mem5
                                                       buff/fifo/ram/Mram_mem5
    -------------------------------------------------  ---------------------------
    Total                                      6.886ns (2.635ns logic, 4.251ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  0.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_waddr_q_5 (FF)
  Destination:          buff/fifo/ram/Mram_mem13 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      6.905ns (Levels of Logic = 5)
  Clock Path Skew:      0.017ns (0.643 - 0.626)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_waddr_q_5 to buff/fifo/ram/Mram_mem13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.BQ      Tcko                  0.476   buff/fifo/M_waddr_q[5]
                                                       buff/fifo/M_waddr_q_5
    SLICE_X12Y34.B3      net (fanout=20)       0.974   buff/fifo/M_waddr_q[5]
    SLICE_X12Y34.CMUX    Topbc                 0.650   buff/fifo/M_wsync_q[15]
                                                       buff/fifo/M_waddr_q[5]_rt
                                                       buff/fifo/Madd_n0074[14:0]_cy<7>
    SLICE_X13Y34.D6      net (fanout=2)        0.630   buff/fifo/n0074[14:0][6]
    SLICE_X13Y34.D       Tilo                  0.259   buff/fifo/M_wsync_q[22]
                                                       buff/fifo/Mcompar_full_lut<2>_SW0
    SLICE_X12Y38.C6      net (fanout=1)        0.572   buff/fifo/N38
    SLICE_X12Y38.COUT    Topcyc                0.328   buff/fifo/Mcompar_full_cy[3]
                                                       buff/fifo/Mcompar_full_lut<2>
                                                       buff/fifo/Mcompar_full_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   buff/fifo/Mcompar_full_cy[3]
    SLICE_X12Y39.AMUX    Tcina                 0.230   M_count_store_q[120]
                                                       write_ctrl1_cy
    SLICE_X9Y39.B6       net (fanout=16)       0.800   full
    SLICE_X9Y39.B        Tilo                  0.259   M_count_store_q[363]
                                                       write_ctrl
    RAMB16_X0Y22.WEA3    net (fanout=32)       1.394   write_ctrl
    RAMB16_X0Y22.CLKA    Trcck_WEA             0.330   buff/fifo/ram/Mram_mem13
                                                       buff/fifo/ram/Mram_mem13
    -------------------------------------------------  ---------------------------
    Total                                      6.905ns (2.532ns logic, 4.373ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  0.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_waddr_q_5 (FF)
  Destination:          buff/fifo/ram/Mram_mem13 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      6.884ns (Levels of Logic = 5)
  Clock Path Skew:      0.017ns (0.643 - 0.626)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_waddr_q_5 to buff/fifo/ram/Mram_mem13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.BQ      Tcko                  0.476   buff/fifo/M_waddr_q[5]
                                                       buff/fifo/M_waddr_q_5
    SLICE_X12Y34.B3      net (fanout=20)       0.974   buff/fifo/M_waddr_q[5]
    SLICE_X12Y34.CMUX    Topbc                 0.650   buff/fifo/M_wsync_q[15]
                                                       buff/fifo/M_waddr_q[5]_rt
                                                       buff/fifo/Madd_n0074[14:0]_cy<7>
    SLICE_X13Y34.D6      net (fanout=2)        0.630   buff/fifo/n0074[14:0][6]
    SLICE_X13Y34.D       Tilo                  0.259   buff/fifo/M_wsync_q[22]
                                                       buff/fifo/Mcompar_full_lut<2>_SW0
    SLICE_X12Y38.C6      net (fanout=1)        0.572   buff/fifo/N38
    SLICE_X12Y38.COUT    Topcyc                0.328   buff/fifo/Mcompar_full_cy[3]
                                                       buff/fifo/Mcompar_full_lut<2>
                                                       buff/fifo/Mcompar_full_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   buff/fifo/Mcompar_full_cy[3]
    SLICE_X12Y39.AMUX    Tcina                 0.230   M_count_store_q[120]
                                                       write_ctrl1_cy
    SLICE_X9Y39.B6       net (fanout=16)       0.800   full
    SLICE_X9Y39.B        Tilo                  0.259   M_count_store_q[363]
                                                       write_ctrl
    RAMB16_X0Y22.WEA1    net (fanout=32)       1.373   write_ctrl
    RAMB16_X0Y22.CLKA    Trcck_WEA             0.330   buff/fifo/ram/Mram_mem13
                                                       buff/fifo/ram/Mram_mem13
    -------------------------------------------------  ---------------------------
    Total                                      6.884ns (2.532ns logic, 4.352ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack:                  0.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_waddr_q_5 (FF)
  Destination:          buff/fifo/ram/Mram_mem11 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      6.837ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (0.286 - 0.314)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_waddr_q_5 to buff/fifo/ram/Mram_mem11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.BQ      Tcko                  0.476   buff/fifo/M_waddr_q[5]
                                                       buff/fifo/M_waddr_q_5
    SLICE_X12Y34.B3      net (fanout=20)       0.974   buff/fifo/M_waddr_q[5]
    SLICE_X12Y34.CMUX    Topbc                 0.650   buff/fifo/M_wsync_q[15]
                                                       buff/fifo/M_waddr_q[5]_rt
                                                       buff/fifo/Madd_n0074[14:0]_cy<7>
    SLICE_X13Y34.D6      net (fanout=2)        0.630   buff/fifo/n0074[14:0][6]
    SLICE_X13Y34.D       Tilo                  0.259   buff/fifo/M_wsync_q[22]
                                                       buff/fifo/Mcompar_full_lut<2>_SW0
    SLICE_X12Y38.C6      net (fanout=1)        0.572   buff/fifo/N38
    SLICE_X12Y38.COUT    Topcyc                0.328   buff/fifo/Mcompar_full_cy[3]
                                                       buff/fifo/Mcompar_full_lut<2>
                                                       buff/fifo/Mcompar_full_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   buff/fifo/Mcompar_full_cy[3]
    SLICE_X12Y39.AMUX    Tcina                 0.230   M_count_store_q[120]
                                                       write_ctrl1_cy
    SLICE_X9Y39.B6       net (fanout=16)       0.800   full
    SLICE_X9Y39.B        Tilo                  0.259   M_count_store_q[363]
                                                       write_ctrl
    RAMB16_X1Y20.WEA1    net (fanout=32)       1.326   write_ctrl
    RAMB16_X1Y20.CLKA    Trcck_WEA             0.330   buff/fifo/ram/Mram_mem11
                                                       buff/fifo/ram/Mram_mem11
    -------------------------------------------------  ---------------------------
    Total                                      6.837ns (2.532ns logic, 4.305ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  0.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_waddr_q_5 (FF)
  Destination:          buff/fifo/ram/Mram_mem11 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      6.837ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (0.286 - 0.314)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_waddr_q_5 to buff/fifo/ram/Mram_mem11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.BQ      Tcko                  0.476   buff/fifo/M_waddr_q[5]
                                                       buff/fifo/M_waddr_q_5
    SLICE_X12Y34.B3      net (fanout=20)       0.974   buff/fifo/M_waddr_q[5]
    SLICE_X12Y34.CMUX    Topbc                 0.650   buff/fifo/M_wsync_q[15]
                                                       buff/fifo/M_waddr_q[5]_rt
                                                       buff/fifo/Madd_n0074[14:0]_cy<7>
    SLICE_X13Y34.D6      net (fanout=2)        0.630   buff/fifo/n0074[14:0][6]
    SLICE_X13Y34.D       Tilo                  0.259   buff/fifo/M_wsync_q[22]
                                                       buff/fifo/Mcompar_full_lut<2>_SW0
    SLICE_X12Y38.C6      net (fanout=1)        0.572   buff/fifo/N38
    SLICE_X12Y38.COUT    Topcyc                0.328   buff/fifo/Mcompar_full_cy[3]
                                                       buff/fifo/Mcompar_full_lut<2>
                                                       buff/fifo/Mcompar_full_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   buff/fifo/Mcompar_full_cy[3]
    SLICE_X12Y39.AMUX    Tcina                 0.230   M_count_store_q[120]
                                                       write_ctrl1_cy
    SLICE_X9Y39.B6       net (fanout=16)       0.800   full
    SLICE_X9Y39.B        Tilo                  0.259   M_count_store_q[363]
                                                       write_ctrl
    RAMB16_X1Y20.WEA0    net (fanout=32)       1.326   write_ctrl
    RAMB16_X1Y20.CLKA    Trcck_WEA             0.330   buff/fifo/ram/Mram_mem11
                                                       buff/fifo/ram/Mram_mem11
    -------------------------------------------------  ---------------------------
    Total                                      6.837ns (2.532ns logic, 4.305ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  0.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_waddr_q_5 (FF)
  Destination:          buff/fifo/ram/Mram_mem11 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      6.837ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (0.286 - 0.314)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_waddr_q_5 to buff/fifo/ram/Mram_mem11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.BQ      Tcko                  0.476   buff/fifo/M_waddr_q[5]
                                                       buff/fifo/M_waddr_q_5
    SLICE_X12Y34.B3      net (fanout=20)       0.974   buff/fifo/M_waddr_q[5]
    SLICE_X12Y34.CMUX    Topbc                 0.650   buff/fifo/M_wsync_q[15]
                                                       buff/fifo/M_waddr_q[5]_rt
                                                       buff/fifo/Madd_n0074[14:0]_cy<7>
    SLICE_X13Y34.D6      net (fanout=2)        0.630   buff/fifo/n0074[14:0][6]
    SLICE_X13Y34.D       Tilo                  0.259   buff/fifo/M_wsync_q[22]
                                                       buff/fifo/Mcompar_full_lut<2>_SW0
    SLICE_X12Y38.C6      net (fanout=1)        0.572   buff/fifo/N38
    SLICE_X12Y38.COUT    Topcyc                0.328   buff/fifo/Mcompar_full_cy[3]
                                                       buff/fifo/Mcompar_full_lut<2>
                                                       buff/fifo/Mcompar_full_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   buff/fifo/Mcompar_full_cy[3]
    SLICE_X12Y39.AMUX    Tcina                 0.230   M_count_store_q[120]
                                                       write_ctrl1_cy
    SLICE_X9Y39.B6       net (fanout=16)       0.800   full
    SLICE_X9Y39.B        Tilo                  0.259   M_count_store_q[363]
                                                       write_ctrl
    RAMB16_X1Y20.WEA2    net (fanout=32)       1.326   write_ctrl
    RAMB16_X1Y20.CLKA    Trcck_WEA             0.330   buff/fifo/ram/Mram_mem11
                                                       buff/fifo/ram/Mram_mem11
    -------------------------------------------------  ---------------------------
    Total                                      6.837ns (2.532ns logic, 4.305ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  0.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_waddr_q_5 (FF)
  Destination:          buff/fifo/ram/Mram_mem9 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      6.843ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.296 - 0.314)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_waddr_q_5 to buff/fifo/ram/Mram_mem9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.BQ      Tcko                  0.476   buff/fifo/M_waddr_q[5]
                                                       buff/fifo/M_waddr_q_5
    SLICE_X12Y34.B3      net (fanout=20)       0.974   buff/fifo/M_waddr_q[5]
    SLICE_X12Y34.CMUX    Topbc                 0.650   buff/fifo/M_wsync_q[15]
                                                       buff/fifo/M_waddr_q[5]_rt
                                                       buff/fifo/Madd_n0074[14:0]_cy<7>
    SLICE_X13Y34.D6      net (fanout=2)        0.630   buff/fifo/n0074[14:0][6]
    SLICE_X13Y34.D       Tilo                  0.259   buff/fifo/M_wsync_q[22]
                                                       buff/fifo/Mcompar_full_lut<2>_SW0
    SLICE_X12Y38.C6      net (fanout=1)        0.572   buff/fifo/N38
    SLICE_X12Y38.COUT    Topcyc                0.328   buff/fifo/Mcompar_full_cy[3]
                                                       buff/fifo/Mcompar_full_lut<2>
                                                       buff/fifo/Mcompar_full_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   buff/fifo/Mcompar_full_cy[3]
    SLICE_X12Y39.AMUX    Tcina                 0.230   M_count_store_q[120]
                                                       write_ctrl1_cy
    SLICE_X9Y39.B6       net (fanout=16)       0.800   full
    SLICE_X9Y39.B        Tilo                  0.259   M_count_store_q[363]
                                                       write_ctrl
    RAMB16_X1Y16.WEA0    net (fanout=32)       1.332   write_ctrl
    RAMB16_X1Y16.CLKA    Trcck_WEA             0.330   buff/fifo/ram/Mram_mem9
                                                       buff/fifo/ram/Mram_mem9
    -------------------------------------------------  ---------------------------
    Total                                      6.843ns (2.532ns logic, 4.311ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  0.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_waddr_q_5 (FF)
  Destination:          buff/fifo/ram/Mram_mem9 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      6.843ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.296 - 0.314)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_waddr_q_5 to buff/fifo/ram/Mram_mem9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.BQ      Tcko                  0.476   buff/fifo/M_waddr_q[5]
                                                       buff/fifo/M_waddr_q_5
    SLICE_X12Y34.B3      net (fanout=20)       0.974   buff/fifo/M_waddr_q[5]
    SLICE_X12Y34.CMUX    Topbc                 0.650   buff/fifo/M_wsync_q[15]
                                                       buff/fifo/M_waddr_q[5]_rt
                                                       buff/fifo/Madd_n0074[14:0]_cy<7>
    SLICE_X13Y34.D6      net (fanout=2)        0.630   buff/fifo/n0074[14:0][6]
    SLICE_X13Y34.D       Tilo                  0.259   buff/fifo/M_wsync_q[22]
                                                       buff/fifo/Mcompar_full_lut<2>_SW0
    SLICE_X12Y38.C6      net (fanout=1)        0.572   buff/fifo/N38
    SLICE_X12Y38.COUT    Topcyc                0.328   buff/fifo/Mcompar_full_cy[3]
                                                       buff/fifo/Mcompar_full_lut<2>
                                                       buff/fifo/Mcompar_full_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   buff/fifo/Mcompar_full_cy[3]
    SLICE_X12Y39.AMUX    Tcina                 0.230   M_count_store_q[120]
                                                       write_ctrl1_cy
    SLICE_X9Y39.B6       net (fanout=16)       0.800   full
    SLICE_X9Y39.B        Tilo                  0.259   M_count_store_q[363]
                                                       write_ctrl
    RAMB16_X1Y16.WEA1    net (fanout=32)       1.332   write_ctrl
    RAMB16_X1Y16.CLKA    Trcck_WEA             0.330   buff/fifo/ram/Mram_mem9
                                                       buff/fifo/ram/Mram_mem9
    -------------------------------------------------  ---------------------------
    Total                                      6.843ns (2.532ns logic, 4.311ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  0.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_waddr_q_5 (FF)
  Destination:          buff/fifo/ram/Mram_mem7 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      6.858ns (Levels of Logic = 5)
  Clock Path Skew:      0.018ns (0.644 - 0.626)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_waddr_q_5 to buff/fifo/ram/Mram_mem7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.BQ      Tcko                  0.476   buff/fifo/M_waddr_q[5]
                                                       buff/fifo/M_waddr_q_5
    SLICE_X12Y34.B3      net (fanout=20)       0.974   buff/fifo/M_waddr_q[5]
    SLICE_X12Y34.CMUX    Topbc                 0.650   buff/fifo/M_wsync_q[15]
                                                       buff/fifo/M_waddr_q[5]_rt
                                                       buff/fifo/Madd_n0074[14:0]_cy<7>
    SLICE_X13Y34.D6      net (fanout=2)        0.630   buff/fifo/n0074[14:0][6]
    SLICE_X13Y34.D       Tilo                  0.259   buff/fifo/M_wsync_q[22]
                                                       buff/fifo/Mcompar_full_lut<2>_SW0
    SLICE_X12Y38.C6      net (fanout=1)        0.572   buff/fifo/N38
    SLICE_X12Y38.COUT    Topcyc                0.328   buff/fifo/Mcompar_full_cy[3]
                                                       buff/fifo/Mcompar_full_lut<2>
                                                       buff/fifo/Mcompar_full_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   buff/fifo/Mcompar_full_cy[3]
    SLICE_X12Y39.AMUX    Tcina                 0.230   M_count_store_q[120]
                                                       write_ctrl1_cy
    SLICE_X9Y39.B6       net (fanout=16)       0.800   full
    SLICE_X9Y39.B        Tilo                  0.259   M_count_store_q[363]
                                                       write_ctrl
    RAMB16_X0Y16.WEA0    net (fanout=32)       1.347   write_ctrl
    RAMB16_X0Y16.CLKA    Trcck_WEA             0.330   buff/fifo/ram/Mram_mem7
                                                       buff/fifo/ram/Mram_mem7
    -------------------------------------------------  ---------------------------
    Total                                      6.858ns (2.532ns logic, 4.326ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  0.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_waddr_q_5 (FF)
  Destination:          buff/fifo/ram/Mram_mem5 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      6.845ns (Levels of Logic = 5)
  Clock Path Skew:      0.012ns (0.731 - 0.719)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_waddr_q_5 to buff/fifo/ram/Mram_mem5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.BQ      Tcko                  0.476   buff/fifo/M_waddr_q[5]
                                                       buff/fifo/M_waddr_q_5
    SLICE_X12Y34.B3      net (fanout=20)       0.974   buff/fifo/M_waddr_q[5]
    SLICE_X12Y34.CMUX    Topbc                 0.650   buff/fifo/M_wsync_q[15]
                                                       buff/fifo/M_waddr_q[5]_rt
                                                       buff/fifo/Madd_n0074[14:0]_cy<7>
    SLICE_X13Y34.D6      net (fanout=2)        0.630   buff/fifo/n0074[14:0][6]
    SLICE_X13Y34.D       Tilo                  0.259   buff/fifo/M_wsync_q[22]
                                                       buff/fifo/Mcompar_full_lut<2>_SW0
    SLICE_X12Y38.C6      net (fanout=1)        0.572   buff/fifo/N38
    SLICE_X12Y38.COUT    Topcyc                0.328   buff/fifo/Mcompar_full_cy[3]
                                                       buff/fifo/Mcompar_full_lut<2>
                                                       buff/fifo/Mcompar_full_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   buff/fifo/Mcompar_full_cy[3]
    SLICE_X12Y39.AMUX    Tcina                 0.230   M_count_store_q[120]
                                                       write_ctrl1_cy
    SLICE_X9Y39.B6       net (fanout=16)       0.800   full
    SLICE_X9Y39.B        Tilo                  0.259   M_count_store_q[363]
                                                       write_ctrl
    RAMB16_X0Y14.WEA3    net (fanout=32)       1.334   write_ctrl
    RAMB16_X0Y14.CLKA    Trcck_WEA             0.330   buff/fifo/ram/Mram_mem5
                                                       buff/fifo/ram/Mram_mem5
    -------------------------------------------------  ---------------------------
    Total                                      6.845ns (2.532ns logic, 4.313ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  0.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_waddr_q_5 (FF)
  Destination:          buff/fifo/ram/Mram_mem5 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      6.845ns (Levels of Logic = 5)
  Clock Path Skew:      0.012ns (0.731 - 0.719)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_waddr_q_5 to buff/fifo/ram/Mram_mem5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.BQ      Tcko                  0.476   buff/fifo/M_waddr_q[5]
                                                       buff/fifo/M_waddr_q_5
    SLICE_X12Y34.B3      net (fanout=20)       0.974   buff/fifo/M_waddr_q[5]
    SLICE_X12Y34.CMUX    Topbc                 0.650   buff/fifo/M_wsync_q[15]
                                                       buff/fifo/M_waddr_q[5]_rt
                                                       buff/fifo/Madd_n0074[14:0]_cy<7>
    SLICE_X13Y34.D6      net (fanout=2)        0.630   buff/fifo/n0074[14:0][6]
    SLICE_X13Y34.D       Tilo                  0.259   buff/fifo/M_wsync_q[22]
                                                       buff/fifo/Mcompar_full_lut<2>_SW0
    SLICE_X12Y38.C6      net (fanout=1)        0.572   buff/fifo/N38
    SLICE_X12Y38.COUT    Topcyc                0.328   buff/fifo/Mcompar_full_cy[3]
                                                       buff/fifo/Mcompar_full_lut<2>
                                                       buff/fifo/Mcompar_full_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   buff/fifo/Mcompar_full_cy[3]
    SLICE_X12Y39.AMUX    Tcina                 0.230   M_count_store_q[120]
                                                       write_ctrl1_cy
    SLICE_X9Y39.B6       net (fanout=16)       0.800   full
    SLICE_X9Y39.B        Tilo                  0.259   M_count_store_q[363]
                                                       write_ctrl
    RAMB16_X0Y14.WEA1    net (fanout=32)       1.334   write_ctrl
    RAMB16_X0Y14.CLKA    Trcck_WEA             0.330   buff/fifo/ram/Mram_mem5
                                                       buff/fifo/ram/Mram_mem5
    -------------------------------------------------  ---------------------------
    Total                                      6.845ns (2.532ns logic, 4.313ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  0.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_waddr_q_1 (FF)
  Destination:          buff/fifo/ram/Mram_mem13 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      6.815ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.338 - 0.343)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_waddr_q_1 to buff/fifo/ram/Mram_mem13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.BQ       Tcko                  0.430   buff/fifo/M_waddr_q[1]
                                                       buff/fifo/M_waddr_q_1
    SLICE_X12Y33.B5      net (fanout=20)       0.757   buff/fifo/M_waddr_q[1]
    SLICE_X12Y33.DMUX    Topbd                 0.695   M_count_store_q[210]
                                                       buff/fifo/M_waddr_q[1]_rt
                                                       buff/fifo/Madd_n0074[14:0]_cy<3>
    SLICE_X13Y35.B6      net (fanout=2)        0.391   buff/fifo/n0074[14:0][3]
    SLICE_X13Y35.B       Tilo                  0.259   buff/M_fifo_din<1>3
                                                       buff/fifo/Mcompar_full_lut<1>_SW0
    SLICE_X12Y38.B5      net (fanout=1)        0.609   buff/fifo/N40
    SLICE_X12Y38.COUT    Topcyb                0.483   buff/fifo/Mcompar_full_cy[3]
                                                       buff/fifo/Mcompar_full_lut<1>
                                                       buff/fifo/Mcompar_full_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   buff/fifo/Mcompar_full_cy[3]
    SLICE_X12Y39.AMUX    Tcina                 0.230   M_count_store_q[120]
                                                       write_ctrl1_cy
    SLICE_X9Y39.B6       net (fanout=16)       0.800   full
    SLICE_X9Y39.B        Tilo                  0.259   M_count_store_q[363]
                                                       write_ctrl
    RAMB16_X0Y22.WEA2    net (fanout=32)       1.569   write_ctrl
    RAMB16_X0Y22.CLKA    Trcck_WEA             0.330   buff/fifo/ram/Mram_mem13
                                                       buff/fifo/ram/Mram_mem13
    -------------------------------------------------  ---------------------------
    Total                                      6.815ns (2.686ns logic, 4.129ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  0.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_waddr_q_4 (FF)
  Destination:          buff/fifo/ram/Mram_mem13 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      6.828ns (Levels of Logic = 5)
  Clock Path Skew:      0.017ns (0.643 - 0.626)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_waddr_q_4 to buff/fifo/ram/Mram_mem13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.AQ      Tcko                  0.525   buff/fifo/M_waddr_q[7]
                                                       buff/fifo/M_waddr_q_4
    SLICE_X12Y34.A5      net (fanout=21)       0.690   buff/fifo/M_waddr_q[4]
    SLICE_X12Y34.CMUX    Topac                 0.633   buff/fifo/M_wsync_q[15]
                                                       buff/fifo/M_waddr_q[4]_rt
                                                       buff/fifo/Madd_n0074[14:0]_cy<7>
    SLICE_X13Y34.D6      net (fanout=2)        0.630   buff/fifo/n0074[14:0][6]
    SLICE_X13Y34.D       Tilo                  0.259   buff/fifo/M_wsync_q[22]
                                                       buff/fifo/Mcompar_full_lut<2>_SW0
    SLICE_X12Y38.C6      net (fanout=1)        0.572   buff/fifo/N38
    SLICE_X12Y38.COUT    Topcyc                0.328   buff/fifo/Mcompar_full_cy[3]
                                                       buff/fifo/Mcompar_full_lut<2>
                                                       buff/fifo/Mcompar_full_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   buff/fifo/Mcompar_full_cy[3]
    SLICE_X12Y39.AMUX    Tcina                 0.230   M_count_store_q[120]
                                                       write_ctrl1_cy
    SLICE_X9Y39.B6       net (fanout=16)       0.800   full
    SLICE_X9Y39.B        Tilo                  0.259   M_count_store_q[363]
                                                       write_ctrl
    RAMB16_X0Y22.WEA2    net (fanout=32)       1.569   write_ctrl
    RAMB16_X0Y22.CLKA    Trcck_WEA             0.330   buff/fifo/ram/Mram_mem13
                                                       buff/fifo/ram/Mram_mem13
    -------------------------------------------------  ---------------------------
    Total                                      6.828ns (2.564ns logic, 4.264ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  0.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_waddr_q_1 (FF)
  Destination:          buff/fifo/ram/Mram_mem13 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      6.806ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.338 - 0.343)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_waddr_q_1 to buff/fifo/ram/Mram_mem13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.BQ       Tcko                  0.430   buff/fifo/M_waddr_q[1]
                                                       buff/fifo/M_waddr_q_1
    SLICE_X12Y33.B5      net (fanout=20)       0.757   buff/fifo/M_waddr_q[1]
    SLICE_X12Y33.DMUX    Topbd                 0.695   M_count_store_q[210]
                                                       buff/fifo/M_waddr_q[1]_rt
                                                       buff/fifo/Madd_n0074[14:0]_cy<3>
    SLICE_X13Y35.B6      net (fanout=2)        0.391   buff/fifo/n0074[14:0][3]
    SLICE_X13Y35.B       Tilo                  0.259   buff/M_fifo_din<1>3
                                                       buff/fifo/Mcompar_full_lut<1>_SW0
    SLICE_X12Y38.B5      net (fanout=1)        0.609   buff/fifo/N40
    SLICE_X12Y38.COUT    Topcyb                0.483   buff/fifo/Mcompar_full_cy[3]
                                                       buff/fifo/Mcompar_full_lut<1>
                                                       buff/fifo/Mcompar_full_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   buff/fifo/Mcompar_full_cy[3]
    SLICE_X12Y39.AMUX    Tcina                 0.230   M_count_store_q[120]
                                                       write_ctrl1_cy
    SLICE_X9Y39.B6       net (fanout=16)       0.800   full
    SLICE_X9Y39.B        Tilo                  0.259   M_count_store_q[363]
                                                       write_ctrl
    RAMB16_X0Y22.WEA0    net (fanout=32)       1.560   write_ctrl
    RAMB16_X0Y22.CLKA    Trcck_WEA             0.330   buff/fifo/ram/Mram_mem13
                                                       buff/fifo/ram/Mram_mem13
    -------------------------------------------------  ---------------------------
    Total                                      6.806ns (2.686ns logic, 4.120ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  0.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_waddr_q_5 (FF)
  Destination:          buff/fifo/ram/Mram_mem5 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      6.815ns (Levels of Logic = 5)
  Clock Path Skew:      0.012ns (0.731 - 0.719)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_waddr_q_5 to buff/fifo/ram/Mram_mem5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.BQ      Tcko                  0.476   buff/fifo/M_waddr_q[5]
                                                       buff/fifo/M_waddr_q_5
    SLICE_X12Y34.B3      net (fanout=20)       0.974   buff/fifo/M_waddr_q[5]
    SLICE_X12Y34.CMUX    Topbc                 0.650   buff/fifo/M_wsync_q[15]
                                                       buff/fifo/M_waddr_q[5]_rt
                                                       buff/fifo/Madd_n0074[14:0]_cy<7>
    SLICE_X13Y34.D6      net (fanout=2)        0.630   buff/fifo/n0074[14:0][6]
    SLICE_X13Y34.D       Tilo                  0.259   buff/fifo/M_wsync_q[22]
                                                       buff/fifo/Mcompar_full_lut<2>_SW0
    SLICE_X12Y38.C6      net (fanout=1)        0.572   buff/fifo/N38
    SLICE_X12Y38.COUT    Topcyc                0.328   buff/fifo/Mcompar_full_cy[3]
                                                       buff/fifo/Mcompar_full_lut<2>
                                                       buff/fifo/Mcompar_full_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   buff/fifo/Mcompar_full_cy[3]
    SLICE_X12Y39.AMUX    Tcina                 0.230   M_count_store_q[120]
                                                       write_ctrl1_cy
    SLICE_X9Y39.B6       net (fanout=16)       0.800   full
    SLICE_X9Y39.B        Tilo                  0.259   M_count_store_q[363]
                                                       write_ctrl
    RAMB16_X0Y14.WEA2    net (fanout=32)       1.304   write_ctrl
    RAMB16_X0Y14.CLKA    Trcck_WEA             0.330   buff/fifo/ram/Mram_mem5
                                                       buff/fifo/ram/Mram_mem5
    -------------------------------------------------  ---------------------------
    Total                                      6.815ns (2.532ns logic, 4.283ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack:                  0.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_waddr_q_5 (FF)
  Destination:          buff/fifo/ram/Mram_mem7 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      6.820ns (Levels of Logic = 5)
  Clock Path Skew:      0.018ns (0.644 - 0.626)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_waddr_q_5 to buff/fifo/ram/Mram_mem7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.BQ      Tcko                  0.476   buff/fifo/M_waddr_q[5]
                                                       buff/fifo/M_waddr_q_5
    SLICE_X12Y34.B3      net (fanout=20)       0.974   buff/fifo/M_waddr_q[5]
    SLICE_X12Y34.CMUX    Topbc                 0.650   buff/fifo/M_wsync_q[15]
                                                       buff/fifo/M_waddr_q[5]_rt
                                                       buff/fifo/Madd_n0074[14:0]_cy<7>
    SLICE_X13Y34.D6      net (fanout=2)        0.630   buff/fifo/n0074[14:0][6]
    SLICE_X13Y34.D       Tilo                  0.259   buff/fifo/M_wsync_q[22]
                                                       buff/fifo/Mcompar_full_lut<2>_SW0
    SLICE_X12Y38.C6      net (fanout=1)        0.572   buff/fifo/N38
    SLICE_X12Y38.COUT    Topcyc                0.328   buff/fifo/Mcompar_full_cy[3]
                                                       buff/fifo/Mcompar_full_lut<2>
                                                       buff/fifo/Mcompar_full_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   buff/fifo/Mcompar_full_cy[3]
    SLICE_X12Y39.AMUX    Tcina                 0.230   M_count_store_q[120]
                                                       write_ctrl1_cy
    SLICE_X9Y39.B6       net (fanout=16)       0.800   full
    SLICE_X9Y39.B        Tilo                  0.259   M_count_store_q[363]
                                                       write_ctrl
    RAMB16_X0Y16.WEA3    net (fanout=32)       1.309   write_ctrl
    RAMB16_X0Y16.CLKA    Trcck_WEA             0.330   buff/fifo/ram/Mram_mem7
                                                       buff/fifo/ram/Mram_mem7
    -------------------------------------------------  ---------------------------
    Total                                      6.820ns (2.532ns logic, 4.288ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  0.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_waddr_q_5 (FF)
  Destination:          buff/fifo/ram/Mram_mem7 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      6.820ns (Levels of Logic = 5)
  Clock Path Skew:      0.018ns (0.644 - 0.626)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_waddr_q_5 to buff/fifo/ram/Mram_mem7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.BQ      Tcko                  0.476   buff/fifo/M_waddr_q[5]
                                                       buff/fifo/M_waddr_q_5
    SLICE_X12Y34.B3      net (fanout=20)       0.974   buff/fifo/M_waddr_q[5]
    SLICE_X12Y34.CMUX    Topbc                 0.650   buff/fifo/M_wsync_q[15]
                                                       buff/fifo/M_waddr_q[5]_rt
                                                       buff/fifo/Madd_n0074[14:0]_cy<7>
    SLICE_X13Y34.D6      net (fanout=2)        0.630   buff/fifo/n0074[14:0][6]
    SLICE_X13Y34.D       Tilo                  0.259   buff/fifo/M_wsync_q[22]
                                                       buff/fifo/Mcompar_full_lut<2>_SW0
    SLICE_X12Y38.C6      net (fanout=1)        0.572   buff/fifo/N38
    SLICE_X12Y38.COUT    Topcyc                0.328   buff/fifo/Mcompar_full_cy[3]
                                                       buff/fifo/Mcompar_full_lut<2>
                                                       buff/fifo/Mcompar_full_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   buff/fifo/Mcompar_full_cy[3]
    SLICE_X12Y39.AMUX    Tcina                 0.230   M_count_store_q[120]
                                                       write_ctrl1_cy
    SLICE_X9Y39.B6       net (fanout=16)       0.800   full
    SLICE_X9Y39.B        Tilo                  0.259   M_count_store_q[363]
                                                       write_ctrl
    RAMB16_X0Y16.WEA1    net (fanout=32)       1.309   write_ctrl
    RAMB16_X0Y16.CLKA    Trcck_WEA             0.330   buff/fifo/ram/Mram_mem7
                                                       buff/fifo/ram/Mram_mem7
    -------------------------------------------------  ---------------------------
    Total                                      6.820ns (2.532ns logic, 4.288ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  0.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_waddr_q_1 (FF)
  Destination:          buff/fifo/ram/Mram_mem5 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      6.785ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.731 - 0.748)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_waddr_q_1 to buff/fifo/ram/Mram_mem5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.BQ       Tcko                  0.430   buff/fifo/M_waddr_q[1]
                                                       buff/fifo/M_waddr_q_1
    SLICE_X12Y33.B5      net (fanout=20)       0.757   buff/fifo/M_waddr_q[1]
    SLICE_X12Y33.DMUX    Topbd                 0.695   M_count_store_q[210]
                                                       buff/fifo/M_waddr_q[1]_rt
                                                       buff/fifo/Madd_n0074[14:0]_cy<3>
    SLICE_X13Y35.B6      net (fanout=2)        0.391   buff/fifo/n0074[14:0][3]
    SLICE_X13Y35.B       Tilo                  0.259   buff/M_fifo_din<1>3
                                                       buff/fifo/Mcompar_full_lut<1>_SW0
    SLICE_X12Y38.B5      net (fanout=1)        0.609   buff/fifo/N40
    SLICE_X12Y38.COUT    Topcyb                0.483   buff/fifo/Mcompar_full_cy[3]
                                                       buff/fifo/Mcompar_full_lut<1>
                                                       buff/fifo/Mcompar_full_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   buff/fifo/Mcompar_full_cy[3]
    SLICE_X12Y39.AMUX    Tcina                 0.230   M_count_store_q[120]
                                                       write_ctrl1_cy
    SLICE_X9Y39.B6       net (fanout=16)       0.800   full
    SLICE_X9Y39.B        Tilo                  0.259   M_count_store_q[363]
                                                       write_ctrl
    RAMB16_X0Y14.WEA0    net (fanout=32)       1.539   write_ctrl
    RAMB16_X0Y14.CLKA    Trcck_WEA             0.330   buff/fifo/ram/Mram_mem5
                                                       buff/fifo/ram/Mram_mem5
    -------------------------------------------------  ---------------------------
    Total                                      6.785ns (2.686ns logic, 4.099ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  0.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_waddr_q_4 (FF)
  Destination:          buff/fifo/ram/Mram_mem13 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      6.819ns (Levels of Logic = 5)
  Clock Path Skew:      0.017ns (0.643 - 0.626)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_waddr_q_4 to buff/fifo/ram/Mram_mem13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.AQ      Tcko                  0.525   buff/fifo/M_waddr_q[7]
                                                       buff/fifo/M_waddr_q_4
    SLICE_X12Y34.A5      net (fanout=21)       0.690   buff/fifo/M_waddr_q[4]
    SLICE_X12Y34.CMUX    Topac                 0.633   buff/fifo/M_wsync_q[15]
                                                       buff/fifo/M_waddr_q[4]_rt
                                                       buff/fifo/Madd_n0074[14:0]_cy<7>
    SLICE_X13Y34.D6      net (fanout=2)        0.630   buff/fifo/n0074[14:0][6]
    SLICE_X13Y34.D       Tilo                  0.259   buff/fifo/M_wsync_q[22]
                                                       buff/fifo/Mcompar_full_lut<2>_SW0
    SLICE_X12Y38.C6      net (fanout=1)        0.572   buff/fifo/N38
    SLICE_X12Y38.COUT    Topcyc                0.328   buff/fifo/Mcompar_full_cy[3]
                                                       buff/fifo/Mcompar_full_lut<2>
                                                       buff/fifo/Mcompar_full_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   buff/fifo/Mcompar_full_cy[3]
    SLICE_X12Y39.AMUX    Tcina                 0.230   M_count_store_q[120]
                                                       write_ctrl1_cy
    SLICE_X9Y39.B6       net (fanout=16)       0.800   full
    SLICE_X9Y39.B        Tilo                  0.259   M_count_store_q[363]
                                                       write_ctrl
    RAMB16_X0Y22.WEA0    net (fanout=32)       1.560   write_ctrl
    RAMB16_X0Y22.CLKA    Trcck_WEA             0.330   buff/fifo/ram/Mram_mem13
                                                       buff/fifo/ram/Mram_mem13
    -------------------------------------------------  ---------------------------
    Total                                      6.819ns (2.564ns logic, 4.255ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  0.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_waddr_q_5 (FF)
  Destination:          buff/fifo/ram/Mram_mem13 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      6.815ns (Levels of Logic = 6)
  Clock Path Skew:      0.017ns (0.643 - 0.626)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_waddr_q_5 to buff/fifo/ram/Mram_mem13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.BQ      Tcko                  0.476   buff/fifo/M_waddr_q[5]
                                                       buff/fifo/M_waddr_q_5
    SLICE_X12Y34.B3      net (fanout=20)       0.974   buff/fifo/M_waddr_q[5]
    SLICE_X12Y34.COUT    Topcyb                0.483   buff/fifo/M_wsync_q[15]
                                                       buff/fifo/M_waddr_q[5]_rt
                                                       buff/fifo/Madd_n0074[14:0]_cy<7>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   buff/fifo/Madd_n0074[14:0]_cy[7]
    SLICE_X12Y35.BMUX    Tcinb                 0.310   M_count_store_q[200]
                                                       buff/fifo/Madd_n0074[14:0]_cy<11>
    SLICE_X12Y37.C6      net (fanout=2)        0.388   buff/fifo/n0074[14:0][9]
    SLICE_X12Y37.C       Tilo                  0.255   buff/fifo/N36
                                                       buff/fifo/Mcompar_full_lut<3>_SW0
    SLICE_X12Y38.D5      net (fanout=1)        0.423   buff/fifo/N36
    SLICE_X12Y38.COUT    Topcyd                0.312   buff/fifo/Mcompar_full_cy[3]
                                                       buff/fifo/Mcompar_full_lut<3>
                                                       buff/fifo/Mcompar_full_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   buff/fifo/Mcompar_full_cy[3]
    SLICE_X12Y39.AMUX    Tcina                 0.230   M_count_store_q[120]
                                                       write_ctrl1_cy
    SLICE_X9Y39.B6       net (fanout=16)       0.800   full
    SLICE_X9Y39.B        Tilo                  0.259   M_count_store_q[363]
                                                       write_ctrl
    RAMB16_X0Y22.WEA2    net (fanout=32)       1.569   write_ctrl
    RAMB16_X0Y22.CLKA    Trcck_WEA             0.330   buff/fifo/ram/Mram_mem13
                                                       buff/fifo/ram/Mram_mem13
    -------------------------------------------------  ---------------------------
    Total                                      6.815ns (2.655ns logic, 4.160ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  0.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_waddr_q_1 (FF)
  Destination:          buff/fifo/ram/Mram_mem13 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      6.786ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.338 - 0.343)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_waddr_q_1 to buff/fifo/ram/Mram_mem13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.BQ       Tcko                  0.430   buff/fifo/M_waddr_q[1]
                                                       buff/fifo/M_waddr_q_1
    SLICE_X12Y33.B5      net (fanout=20)       0.757   buff/fifo/M_waddr_q[1]
    SLICE_X12Y33.COUT    Topcyb                0.483   M_count_store_q[210]
                                                       buff/fifo/M_waddr_q[1]_rt
                                                       buff/fifo/Madd_n0074[14:0]_cy<3>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   buff/fifo/Madd_n0074[14:0]_cy[3]
    SLICE_X12Y34.BMUX    Tcinb                 0.310   buff/fifo/M_wsync_q[15]
                                                       buff/fifo/Madd_n0074[14:0]_cy<7>
    SLICE_X12Y38.B2      net (fanout=1)        1.129   buff/fifo/n0074[14:0][5]
    SLICE_X12Y38.COUT    Topcyb                0.483   buff/fifo/Mcompar_full_cy[3]
                                                       buff/fifo/Mcompar_full_lut<1>
                                                       buff/fifo/Mcompar_full_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   buff/fifo/Mcompar_full_cy[3]
    SLICE_X12Y39.AMUX    Tcina                 0.230   M_count_store_q[120]
                                                       write_ctrl1_cy
    SLICE_X9Y39.B6       net (fanout=16)       0.800   full
    SLICE_X9Y39.B        Tilo                  0.259   M_count_store_q[363]
                                                       write_ctrl
    RAMB16_X0Y22.WEA2    net (fanout=32)       1.569   write_ctrl
    RAMB16_X0Y22.CLKA    Trcck_WEA             0.330   buff/fifo/ram/Mram_mem13
                                                       buff/fifo/ram/Mram_mem13
    -------------------------------------------------  ---------------------------
    Total                                      6.786ns (2.525ns logic, 4.261ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack:                  0.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buff/fifo/M_waddr_q_5 (FF)
  Destination:          buff/fifo/ram/Mram_mem15 (RAM)
  Requirement:          7.407ns
  Data Path Delay:      6.799ns (Levels of Logic = 5)
  Clock Path Skew:      0.008ns (0.634 - 0.626)
  Source Clock:         M_fast_CLK_OUT1 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT1 rising at 7.407ns
  Clock Uncertainty:    0.209ns

  Clock Uncertainty:          0.209ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.348ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buff/fifo/M_waddr_q_5 to buff/fifo/ram/Mram_mem15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.BQ      Tcko                  0.476   buff/fifo/M_waddr_q[5]
                                                       buff/fifo/M_waddr_q_5
    SLICE_X12Y34.B3      net (fanout=20)       0.974   buff/fifo/M_waddr_q[5]
    SLICE_X12Y34.CMUX    Topbc                 0.650   buff/fifo/M_wsync_q[15]
                                                       buff/fifo/M_waddr_q[5]_rt
                                                       buff/fifo/Madd_n0074[14:0]_cy<7>
    SLICE_X13Y34.D6      net (fanout=2)        0.630   buff/fifo/n0074[14:0][6]
    SLICE_X13Y34.D       Tilo                  0.259   buff/fifo/M_wsync_q[22]
                                                       buff/fifo/Mcompar_full_lut<2>_SW0
    SLICE_X12Y38.C6      net (fanout=1)        0.572   buff/fifo/N38
    SLICE_X12Y38.COUT    Topcyc                0.328   buff/fifo/Mcompar_full_cy[3]
                                                       buff/fifo/Mcompar_full_lut<2>
                                                       buff/fifo/Mcompar_full_cy<3>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   buff/fifo/Mcompar_full_cy[3]
    SLICE_X12Y39.AMUX    Tcina                 0.230   M_count_store_q[120]
                                                       write_ctrl1_cy
    SLICE_X9Y39.B6       net (fanout=16)       0.800   full
    SLICE_X9Y39.B        Tilo                  0.259   M_count_store_q[363]
                                                       write_ctrl
    RAMB16_X0Y20.WEA0    net (fanout=32)       1.288   write_ctrl
    RAMB16_X0Y20.CLKA    Trcck_WEA             0.330   buff/fifo/ram/Mram_mem15
                                                       buff/fifo/ram/Mram_mem15
    -------------------------------------------------  ---------------------------
    Total                                      6.799ns (2.532ns logic, 4.267ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fast_clkfx = PERIOD TIMEGRP "fast_clkfx" TS_clk * 2.7 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem10/CLKA
  Logical resource: buff/fifo/ram/Mram_mem10/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem10/CLKB
  Logical resource: buff/fifo/ram/Mram_mem10/CLKB
  Location pin: RAMB16_X1Y14.CLKB
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem11/CLKA
  Logical resource: buff/fifo/ram/Mram_mem11/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem11/CLKB
  Logical resource: buff/fifo/ram/Mram_mem11/CLKB
  Location pin: RAMB16_X1Y20.CLKB
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem12/CLKA
  Logical resource: buff/fifo/ram/Mram_mem12/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem12/CLKB
  Logical resource: buff/fifo/ram/Mram_mem12/CLKB
  Location pin: RAMB16_X1Y22.CLKB
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem13/CLKA
  Logical resource: buff/fifo/ram/Mram_mem13/CLKA
  Location pin: RAMB16_X0Y22.CLKA
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem13/CLKB
  Logical resource: buff/fifo/ram/Mram_mem13/CLKB
  Location pin: RAMB16_X0Y22.CLKB
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem14/CLKA
  Logical resource: buff/fifo/ram/Mram_mem14/CLKA
  Location pin: RAMB16_X1Y26.CLKA
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem14/CLKB
  Logical resource: buff/fifo/ram/Mram_mem14/CLKB
  Location pin: RAMB16_X1Y26.CLKB
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem15/CLKA
  Logical resource: buff/fifo/ram/Mram_mem15/CLKA
  Location pin: RAMB16_X0Y20.CLKA
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem15/CLKB
  Logical resource: buff/fifo/ram/Mram_mem15/CLKB
  Location pin: RAMB16_X0Y20.CLKB
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem16/CLKA
  Logical resource: buff/fifo/ram/Mram_mem16/CLKA
  Location pin: RAMB16_X0Y24.CLKA
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem16/CLKB
  Logical resource: buff/fifo/ram/Mram_mem16/CLKB
  Location pin: RAMB16_X0Y24.CLKB
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem1/CLKA
  Logical resource: buff/fifo/ram/Mram_mem1/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem1/CLKB
  Logical resource: buff/fifo/ram/Mram_mem1/CLKB
  Location pin: RAMB16_X1Y18.CLKB
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem2/CLKA
  Logical resource: buff/fifo/ram/Mram_mem2/CLKA
  Location pin: RAMB16_X1Y24.CLKA
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem2/CLKB
  Logical resource: buff/fifo/ram/Mram_mem2/CLKB
  Location pin: RAMB16_X1Y24.CLKB
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem3/CLKA
  Logical resource: buff/fifo/ram/Mram_mem3/CLKA
  Location pin: RAMB16_X0Y18.CLKA
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem3/CLKB
  Logical resource: buff/fifo/ram/Mram_mem3/CLKB
  Location pin: RAMB16_X0Y18.CLKB
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem4/CLKA
  Logical resource: buff/fifo/ram/Mram_mem4/CLKA
  Location pin: RAMB16_X0Y26.CLKA
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem4/CLKB
  Logical resource: buff/fifo/ram/Mram_mem4/CLKB
  Location pin: RAMB16_X0Y26.CLKB
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem5/CLKA
  Logical resource: buff/fifo/ram/Mram_mem5/CLKA
  Location pin: RAMB16_X0Y14.CLKA
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem5/CLKB
  Logical resource: buff/fifo/ram/Mram_mem5/CLKB
  Location pin: RAMB16_X0Y14.CLKB
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem6/CLKA
  Logical resource: buff/fifo/ram/Mram_mem6/CLKA
  Location pin: RAMB16_X0Y12.CLKA
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem6/CLKB
  Logical resource: buff/fifo/ram/Mram_mem6/CLKB
  Location pin: RAMB16_X0Y12.CLKB
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem7/CLKA
  Logical resource: buff/fifo/ram/Mram_mem7/CLKA
  Location pin: RAMB16_X0Y16.CLKA
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem7/CLKB
  Logical resource: buff/fifo/ram/Mram_mem7/CLKB
  Location pin: RAMB16_X0Y16.CLKB
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem8/CLKA
  Logical resource: buff/fifo/ram/Mram_mem8/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 7.407ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: buff/fifo/ram/Mram_mem8/CLKB
  Logical resource: buff/fifo/ram/Mram_mem8/CLKB
  Location pin: RAMB16_X1Y12.CLKB
  Clock network: M_fast_CLK_OUT1
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     20.000ns|      8.000ns|     19.634ns|            0|            0|            0|        49517|
| TS_fast_clkfx                 |      7.407ns|      7.272ns|          N/A|            0|            0|        49517|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.272|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 49517 paths, 0 nets, and 10633 connections

Design statistics:
   Minimum period:   8.000ns{1}   (Maximum frequency: 125.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 23 16:48:56 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 258 MB



