========================================
LLVM to VHDL/Verilog
========================================


.. contents:: 目錄


參考
========================================

* `TTA-Based Co-Design Environment <https://github.com/cpc/tce>`_
* `TCE project: Co-design of application-specific processors with LLVM-based compilation support <http://blog.llvm.org/2010/06/tce-project-co-design-of-application.html>`_
* `LegUp - C to Verilog synthesis <http://legup.eecg.utoronto.ca/>`_
