#
#MFLOP array has following meaning by index:
#   0 : Out-of-cache, L1 blocked
#   1 : Out-of-cache, L2 blocked
#   2 : Out-of-cache, no blocking
#   3 : Problem preloaded to L2, no blocking
#   4 : Problem preloaded to L1, no blocking
#
#
#Each kernel context has multiple kernels:
#   All kernels with rankR > 0 have restrictions, and are only
#   used when certain conditions are met.  The last kernel in
#   the context series has rankR=0, and can be called for any valid input
#
# ------------------------------------------------------------------------
# Following 1 GEMV kernels are optimized for out-of-cache operands
# ------------------------------------------------------------------------
ID=900002 ROUT='dmvt_sse.c' AUTH='R. Clint Whaley' TA='T' KNAME='ATL_dmvtk__900002' \
   rankR=0 CacheElts=24576 SSE=3 alignA=0 alignY=16 alignX=16 minM=16 minN=2  \
   NU=2 MU=16 LDAMUL=0 PFTUNABLE=1 ALIGNX2A=0 ADDCFLAGS=0 GEMMBASED=0 AXPYBASED=0  \
   ALLALIGNXY=0 LDYTOP=0 FNU=1 X87=0  \
   MFLOP=1.799826e+03,-6.619867e+03  ASM=GAS_x8664 \
     CFLAGS='-x assembler-with-cpp -DPFIA=prefetcht0 -DPFIX=prefetcht2 -DPFIY=prefetcht2 -DPFADIST=640 -DPFXDIST=512' \
     COMP='gcc'
# ------------------------------------------------------------------------
# Following 1 GEMV kernels are optimized for operands preloaded to the L2 cache
# ------------------------------------------------------------------------
ID=900008 ROUT='dmvt_sse.c' AUTH='R. Clint Whaley' TA='T' KNAME='ATL_dmvtk__900008' \
   rankR=0 CacheElts=24576 SSE=3 alignA=0 alignY=16 alignX=16 minM=8 minN=6  \
   NU=6 MU=8 LDAMUL=0 PFTUNABLE=1 ALIGNX2A=0 ADDCFLAGS=0 GEMMBASED=0 AXPYBASED=0  \
   ALLALIGNXY=0 LDYTOP=0 FNU=1 X87=0  \
   MFLOP=0.000000e+00,0.000000e+00,0.000000e+00,1.942080e+03,-1.496388e+04 \
     ASM=GAS_x8664 \
     CFLAGS='-x assembler-with-cpp -DPFIA=prefetchnta -DPFIX=prefetcht1 -DPFIY=prefetchnta -DPFADIST=0 -DPFYDIST=448' \
     COMP='gcc'
# ------------------------------------------------------------------------
# Following 1 GEMV kernels are optimized for operands preloaded to the L1 cache
# ------------------------------------------------------------------------
ID=900005 ROUT='dmvt_sse.c' AUTH='R. Clint Whaley' TA='T' KNAME='ATL_dmvtk__900005' \
   rankR=0 CacheElts=3850 SSE=3 alignA=0 alignY=16 alignX=16 minM=24 minN=8  \
   NU=8 MU=24 LDAMUL=0 PFTUNABLE=1 ALIGNX2A=0 ADDCFLAGS=0 GEMMBASED=0 AXPYBASED=0  \
   ALLALIGNXY=0 LDYTOP=0 FNU=1 X87=0  \
   MFLOP=0.000000e+00,0.000000e+00,0.000000e+00,0.000000e+00,1.997524e+03 \
     ASM=GAS_x8664 \
     CFLAGS='-x assembler-with-cpp -DPFIA=prefetchnta -DPFIY=prefetcht0 -DPFADIST=768 -DPFYDIST=128' \
     COMP='gcc'
# ------------------------------------------------------------------------
# Following 1 GEMV kernels are optimized for operands out-of-cache, but blocked
# for L1 reuse.  These are used in low-rank update
# ------------------------------------------------------------------------
ID=900002 ROUT='dmvt_sse.c' AUTH='R. Clint Whaley' TA='T' KNAME='ATL_dmvtk__900002' \
   rankR=0 CacheElts=3850 SSE=3 alignA=0 alignY=16 alignX=16 minM=16 minN=2  \
   NU=2 MU=16 LDAMUL=0 PFTUNABLE=1 ALIGNX2A=0 ADDCFLAGS=0 GEMMBASED=0 AXPYBASED=0  \
   ALLALIGNXY=0 LDYTOP=0 FNU=1 X87=0  \
   MFLOP=1.659679e+03,-6.019339e+03  ASM=GAS_x8664 \
     CFLAGS='-x assembler-with-cpp -DPFIA=prefetcht0 -DPFIY=prefetchnta -DPFADIST=0 -DPFXDIST=192 -DPFYDIST=128' \
     COMP='gcc'
