# MQSim_CXL ê°œë°œì ê°€ì´ë“œ

> CXL-enabled Flash Memory Device Simulator ê°œë°œì ë¬¸ì„œ

---

## ğŸ“Œ TL;DR (3ì¤„ ìš”ì•½)

1. **MQSim_CXLì€ CXL(Compute Express Link) í”„ë¡œí† ì½œì„ ì§€ì›í•˜ëŠ” Flash Memory ë””ë°”ì´ìŠ¤ ì‹œë®¬ë ˆì´í„°**ë¡œ, Host Interfaceë¶€í„° Flash Chipê¹Œì§€ ì „ì²´ ìŠ¤íƒì„ Discrete Event Simulationìœ¼ë¡œ êµ¬í˜„í–ˆìŠµë‹ˆë‹¤.

2. **í•µì‹¬ ì•„í‚¤í…ì²˜**: Host â†’ CXL_Manager (DRAM Cache + Prefetcher + MSHR) â†’ FTL (Address Mapping + GC + Wear-leveling) â†’ Flash Backendë¡œ êµ¬ì„±ë˜ë©°, ê° ë ˆì´ì–´ëŠ” ëª…í™•íˆ ë¶„ë¦¬ë˜ì–´ ìˆì–´ **Gem5ì˜ Traffic Generatorë¡œ ì‚¬ìš©í•˜ë ¤ë©´ Host Interface ë ˆì´ì–´ë¥¼ ì¶”ìƒí™”í•˜ê³  CXL_Managerë¥¼ ì§ì ‘ í˜¸ì¶œ**í•˜ë©´ ë©ë‹ˆë‹¤.

3. **Gem5 ì—°ë™ ì „ëµ**: MQSimì˜ Discrete Event Engineì„ Gem5ì˜ Event Systemê³¼ í†µí•©í•˜ê³ , `Host_Interface_CXL::Consume_pcie_message()`ë¥¼ Gem5 Memory Controllerì—ì„œ í˜¸ì¶œí•˜ì—¬ memory requestë¥¼ CXL-Flashë¡œ ì „ë‹¬í•˜ëŠ” ë°©ì‹ìœ¼ë¡œ êµ¬í˜„ ê°€ëŠ¥í•©ë‹ˆë‹¤.

---

## ğŸ¯ ì´ ë¬¸ì„œì˜ ëª©ì 

ë³¸ ë¬¸ì„œëŠ” **MQSim_CXLì„ Gem5ì—ì„œ ë™ì‘í•˜ëŠ” CXL Traffic Generatorë¡œ í™œìš©**í•˜ë ¤ëŠ” ê°œë°œìë¥¼ ìœ„í•œ ê°€ì´ë“œì…ë‹ˆë‹¤. ì½”ë“œ êµ¬ì¡°, ì‹œë®¬ë ˆì´ì…˜ íë¦„, ê·¸ë¦¬ê³  Gem5 ì—°ë™ ë°©ë²•ì„ ìƒì„¸íˆ ë‹¤ë£¹ë‹ˆë‹¤.

---

## ğŸ“š ë¬¸ì„œ êµ¬ì¡°

### [Chapter 1: ì•„í‚¤í…ì²˜ ê°œìš”](docs/kr/01-architecture-overview.md)
- í”„ë¡œì íŠ¸ ì „ì²´ êµ¬ì¡°
- ì£¼ìš” ì»´í¬ë„ŒíŠ¸ ë‹¤ì´ì–´ê·¸ë¨
- ë””ë ‰í† ë¦¬ êµ¬ì¡° ë¶„ì„
- í•µì‹¬ í´ë˜ìŠ¤ ê´€ê³„ë„

### [Chapter 2: CXL êµ¬í˜„ ìƒì„¸](docs/kr/02-cxl-implementation.md)
- CXL_Manager ë™ì‘ ì›ë¦¬
- DRAM Subsystem êµ¬í˜„
- Prefetcher ì•Œê³ ë¦¬ì¦˜
- MSHR (Miss Status Handling Register)
- Cache Replacement Policies

### [Chapter 3: ì‹œë®¬ë ˆì´ì…˜ íë¦„](docs/kr/03-simulation-flow.md)
- Discrete Event Simulation Engine
- Request Processing Pipeline
- ì‹œë®¬ë ˆì´ì…˜ ì´ˆê¸°í™” ê³¼ì •
- ì´ë²¤íŠ¸ ìŠ¤ì¼€ì¤„ë§ ë©”ì»¤ë‹ˆì¦˜

### [Chapter 4: Gem5 ì—°ë™ ê°€ì´ë“œ](docs/kr/04-gem5-integration.md)
- Gem5 ì—°ë™ ì „ëµ
- Traffic Generator êµ¬í˜„ ë°©ë²•
- Event System í†µí•©
- ì¸í„°í˜ì´ìŠ¤ ì„¤ê³„ ê°€ì´ë“œ
- ì˜ˆì œ ì½”ë“œ

---

## ğŸš€ ë¹ ë¥¸ ì‹œì‘

### í”„ë¡œì íŠ¸ ê°œìš”

```
MQSim_CXL
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ cxl/              # CXL ê´€ë ¨ í•µì‹¬ êµ¬í˜„ (20ê°œ íŒŒì¼)
â”‚   â”œâ”€â”€ ssd/              # SSD/Flash ì‹œë®¬ë ˆì´ì…˜ (47ê°œ íŒŒì¼)
â”‚   â”œâ”€â”€ host/             # Host ì¸í„°í˜ì´ìŠ¤ (11ê°œ íŒŒì¼)
â”‚   â”œâ”€â”€ sim/              # Discrete Event Engine (7ê°œ íŒŒì¼)
â”‚   â”œâ”€â”€ exec/             # ì‹¤í–‰ ë° ì„¤ì • ê´€ë¦¬ (7ê°œ íŒŒì¼)
â”‚   â””â”€â”€ nvm_chip/         # Flash ì¹© ëª¨ë¸ (8ê°œ íŒŒì¼)
â”œâ”€â”€ config.txt            # CXL ì•„í‚¤í…ì²˜ ì„¤ì •
â”œâ”€â”€ ssdconfig.xml         # SSD ë””ë°”ì´ìŠ¤ ìŠ¤í™
â””â”€â”€ workload.xml          # ì›Œí¬ë¡œë“œ ì •ì˜
```

### í•µì‹¬ í†µê³„ (Lines of Code)
- **ì „ì²´**: ~19,800 LOC (C++)
- **CXL ê´€ë ¨**: ~6,000 LOC
- **ê°€ì¥ í° íŒŒì¼**: `Host_Interface_CXL.cpp` (1,482 LOC)

---

## ğŸ—ï¸ í•µì‹¬ ì•„í‚¤í…ì²˜ (High-Level)

```mermaid
graph TB
    subgraph "Host System"
        H[Host Application]
        PCIe[PCIe Root Complex]
    end

    subgraph "CXL-Flash Device"
        HI[Host Interface CXL]
        CM[CXL Manager]

        subgraph "CXL Components"
            DRAM[DRAM Subsystem<br/>Cache Manager]
            MSHR[MSHR<br/>Hit-under-Miss]
            PREF[Prefetcher<br/>Tagged/BO/LEAP]
        end

        subgraph "Flash Backend"
            FTL[FTL<br/>Address Mapping<br/>GC + WL]
            PHY[NVM PHY<br/>ONFI Protocol]
            CHIPS[Flash Chips<br/>Channels Ã— Chips]
        end
    end

    H -->|NVMe Cmd| PCIe
    PCIe -->|PCIe Message| HI
    HI --> CM
    CM --> DRAM
    CM --> MSHR
    CM --> PREF
    DRAM -->|Cache Miss| FTL
    FTL --> PHY
    PHY --> CHIPS

    style CM fill:#f9f,stroke:#333,stroke-width:4px
    style DRAM fill:#bbf,stroke:#333,stroke-width:2px
    style FTL fill:#bfb,stroke:#333,stroke-width:2px
```

---

## ğŸ”‘ í•µì‹¬ ê°œë…

### CXL (Compute Express Link)
- **ëª©ì **: ë©”ì¸ ë©”ëª¨ë¦¬ í™•ì¥ì„ ìœ„í•œ ê³ ì† ì¸í„°ì»¤ë„¥íŠ¸
- **MQSim_CXL êµ¬í˜„**: CXL.mem í”„ë¡œí† ì½œ ì‹œë®¬ë ˆì´ì…˜ (PCIe ê¸°ë°˜)
- **í•µì‹¬ íŠ¹ì§•**: Device-side DRAM cacheë¥¼ í†µí•œ ë ˆì´í„´ì‹œ ìµœì í™”

### DRAM Subsystem
- **ì—­í• **: Hostì™€ Flash ì‚¬ì´ì˜ ì¤‘ê°„ ìºì‹œ ë ˆì´ì–´
- **í¬ê¸°**: ì„¤ì • ê°€ëŠ¥ (ì¼ë°˜ì ìœ¼ë¡œ 64MB ~ 8GB)
- **ì •ì±…**: Random, FIFO, LRU, LRU-2, LFU, LRFU, CFLRU
- **íš¨ê³¼**: Flash ì ‘ê·¼ì„ ìˆ˜ì‹­ Î¼s â†’ ìˆ˜ë°± nsë¡œ ê°ì†Œ

### MSHR (Miss Status Handling Register)
- **ì—­í• **: Cache miss ì¤‘ì¸ ìš”ì²­ ì¶”ì 
- **ê¸°ëŠ¥**:
  - ê°™ì€ ì£¼ì†Œì— ëŒ€í•œ ì¤‘ë³µ Flash ì ‘ê·¼ ë°©ì§€
  - Hit-under-miss ì§€ì›
  - ìµœëŒ€ 1024ê°œ ì§„í–‰ ì¤‘ì¸ miss ì¶”ì 

### Prefetcher
- **ì•Œê³ ë¦¬ì¦˜**:
  - **Tagged**: Next-N-Line prefetching (degree, offset ì„¤ì • ê°€ëŠ¥)
  - **Best-Offset (BO)**: ìµœì  offset í•™ìŠµ
  - **LEAP**: Lightweight Prefetcher
  - **Feedback Direct**: ì •í™•ë„ ê¸°ë°˜ ë™ì  ì¡°ì •

---

## ğŸ“Š ì£¼ìš” ë°ì´í„° íë¦„

### Read Request ì²˜ë¦¬ ê³¼ì •

```mermaid
sequenceDiagram
    participant Host
    participant CXL_Manager
    participant DRAM
    participant MSHR
    participant FTL
    participant Flash

    Host->>CXL_Manager: Read Request (LBA)
    CXL_Manager->>DRAM: isCacheHit(LBA)?

    alt Cache Hit
        DRAM-->>CXL_Manager: Hit (data)
        CXL_Manager->>Host: Return Data
    else Cache Miss
        CXL_Manager->>MSHR: Check in-flight miss
        alt Already in MSHR
            MSHR-->>CXL_Manager: Wait for pending
        else New Miss
            MSHR->>FTL: Forward to Flash
            FTL->>Flash: Physical Read
            Flash-->>FTL: Data
            FTL-->>CXL_Manager: Complete
            CXL_Manager->>DRAM: Fill Cache
            CXL_Manager->>Host: Return Data
        end
    end

    CXL_Manager->>CXL_Manager: Prefetch Decision
```

---

## ğŸ› ï¸ ë¹Œë“œ ë° ì‹¤í–‰

### Linux
```bash
cd /home/user/MQSim_CXL
make clean
make -j$(nproc)
./MQSim -i ssdconfig.xml -w workload.xml
```

### Windows
```
Visual Studio 2022ì—ì„œ MQSim.sln ì—´ê¸°
Release ëª¨ë“œë¡œ ë³€ê²½
ë¹Œë“œ í›„ ì‹¤í–‰
```

### ì£¼ìš” ì„¤ì • íŒŒì¼

#### config.txt (CXL ì•„í‚¤í…ì²˜)
```
DRAM_mode 0                    # 0: CXL-flash, 1: DRAM only
Has_cache 1                    # DRAM cache í™œì„±í™”
DRAM_size 67108864             # 64MB (bytes)
Cache_placement 16             # Set associativity
Cache_policy CFLRU             # ì •ì±…: FIFO, LRU, CFLRU ë“±
Prefetcher Best-offset         # Prefetcher ì•Œê³ ë¦¬ì¦˜
Has_mshr 1                     # MSHR í™œì„±í™”
```

#### ssdconfig.xml (Flash ë””ë°”ì´ìŠ¤)
```xml
<Flash_Channel_Count>8</Flash_Channel_Count>
<Chip_No_Per_Channel>8</Chip_No_Per_Channel>
<Page_Read_Latency_LSB>3000</Page_Read_Latency_LSB>  <!-- ns -->
<Page_Program_Latency_LSB>100000</Page_Program_Latency_LSB>
<Block_Erase_Latency>1000000</Block_Erase_Latency>
```

---

## ğŸ“ˆ ì‹œë®¬ë ˆì´ì…˜ ì¶œë ¥

### Results ë””ë ‰í† ë¦¬
- **overall.txt**: Cache hit/miss, prefetch í†µê³„, flash ì ‘ê·¼ íšŸìˆ˜
- **latency_result.txt**: ê° ìš”ì²­ì˜ ë ˆì´í„´ì‹œ (nanosecond)
- **repeated_access.txt**: ë°˜ë³µ ì ‘ê·¼ íŒ¨í„´ ë¶„ì„

---

## ğŸ“ ì¶”ê°€ ë¦¬ì†ŒìŠ¤

### ë…¼ë¬¸
- **"Overcoming the Memory Wall with CXL-Enabled SSDs"** (USENIX ATC'23)
- MQSim-E: Enterprise SSD Simulator (CAL'22)
- MQSim: Multi-Queue SSD Framework (FAST'18)

### ê´€ë ¨ í”„ë¡œì íŠ¸
- [Trace Generator](https://github.com/dgist-datalab/trace_generator)
- [MQSim CXL Linux](https://github.com/spypaul/MQSim_CXL_Linux)
- [Trace Translation](https://github.com/spypaul/trace_translation)

### íŠ¸ë ˆì´ìŠ¤ íŒŒì¼
- [Zenodo Dataset](https://doi.org/10.5281/zenodo.7916219) - BERT, PageRank, YCSB ë“±

---

## ğŸ¤ ê¸°ì—¬ì

- S4 Group (Syracuse University)
- DGIST DataLab
- DATOS Lab (Soongsil University)
- FADU

---

## ğŸ“ ì—°ë½ì²˜

ë¬¸ì œê°€ ìˆê±°ë‚˜ ì§ˆë¬¸ì´ ìˆìœ¼ë©´ GitHub Issuesë¥¼ í†µí•´ ë¬¸ì˜í•˜ì„¸ìš”.

---

**ë‹¤ìŒ ì±•í„°**: [Chapter 1: ì•„í‚¤í…ì²˜ ê°œìš”](docs/kr/01-architecture-overview.md) â†’
