<dec f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='87' type='unsigned int'/>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='113' u='w' c='_ZN4llvm4SDepC1EPNS_5SUnitENS0_4KindEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='117' u='w' c='_ZN4llvm4SDepC1EPNS_5SUnitENS0_4KindEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='212' u='r' c='_ZNK4llvm4SDep16isAssignedRegDepEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='221' u='r' c='_ZNK4llvm4SDep6getRegEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='235' u='w' c='_ZN4llvm4SDep6setRegEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='472' u='r' c='_ZNK4llvm4SDep8overlapsERKS0_'/>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='472' u='r' c='_ZNK4llvm4SDep8overlapsERKS0_'/>
<offset>0</offset>
<doc f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='84'>/// For Data, Anti, and Output dependencies, the associated register. For
      /// Data dependencies that don&apos;t currently have a register/ assigned, this
      /// is set to zero.</doc>
