LIBRARY ieee;
USE ieee.std_logic_1164.all;

LIBRARY simpleLogic;
USE simpleLogic.all;

ENTITY parallel_decoder IS
  PORT (x: IN STD_LOGIC_VECTOR(7 downto 0);
        m: OUT STD_LOGIC_VECTOR(3 downto 0);
		  v: OUT STD_LOGIC);
END parallel_decoder;

ARCHITECTURE logicFunction OF parallel_decoder IS
	
	-- decoding computation bits for m3
	SIGNAL m3_c: STD_LOGIC_VECTOR(3 downto 0);
	SIGNAL m3_z: STD_LOGIC;
	SIGNAL m3_o: STD_LOGIC;
	SIGNAL m3_V: STD_LOGIC;
	
	-- decoding computation bits for m2
	SIGNAL m2_c: STD_LOGIC_VECTOR(3 downto 0);
	SIGNAL m2_z: STD_LOGIC;
	SIGNAL m2_o: STD_LOGIC;
	SIGNAL m2_V: STD_LOGIC;
	
	-- decoding computation bits for m1
	SIGNAL m1_c: STD_LOGIC_VECTOR(3 downto 0);
	SIGNAL m1_z: STD_LOGIC;
	SIGNAL m1_o: STD_LOGIC;
	SIGNAL m1_V: STD_LOGIC;
	
	-- decoding computation bits for m0
	SIGNAL m0_c: STD_LOGIC_VECTOR(3 downto 0);
	SIGNAL m0_z: STD_LOGIC;
	SIGNAL m0_o: STD_LOGIC;
	SIGNAL m0_V: STD_LOGIC;
	
BEGIN

	-- m3 calculation
	m3_c(0) <= x(0) xor x(1);
	m3_c(1) <= x(2) xor x(3);
	m3_c(2) <= x(4) xor x(5);
	m3_c(3) <= x(6) xor x(7);
	m3_o    <= (m3_c(1) and m3_c(0) and (m3_c(3) or m3_c(2))) or (m3_c(3) and m3_c(2) and (m3_c(1) or m3_c(0)));
	m3_z    <= (not m3_c(3) and not m3_c(2)) and (not m3_c(1) or not m3_c(0)) or (not m3_c(1) and not m3_c(0)) and (not m3_c(3) or not m3_c(2));
	m3_v	  <= not (m3_o or m3_z);
	
	-- m2 calculation
	m2_c(0) <= x(0) xor x(2);
	m2_c(1) <= x(1) xor x(3);
	m2_c(2) <= x(4) xor x(6);
	m2_c(3) <= x(5) xor x(7);
	m2_o    <= (m2_c(1) and m2_c(0) and (m2_c(3) or m2_c(2))) or (m2_c(3) and m2_c(2) and (m2_c(1) or m2_c(0)));
	m2_z    <= (not m2_c(3) and not m2_c(2)) and (not m2_c(1) or not m2_c(0)) or (not m2_c(1) and not m2_c(0)) and (not m2_c(3) or not m2_c(2));
	m2_v	  <= not (m2_o or m2_z);

	-- m1 calculation
	m1_c(0) <= x(0) xor x(4);
	m1_c(1) <= x(1) xor x(5);
	m1_c(2) <= x(2) xor x(6);
	m1_c(3) <= x(3) xor x(7);
	m1_o    <= (m1_c(1) and m1_c(0) and (m1_c(3) or m1_c(2))) or (m1_c(3) and m1_c(2) and (m1_c(1) or m1_c(0)));
	m1_z    <=(not m1_c(3) and not m1_c(2)) and (not m1_c(1) or not m1_c(0)) or (not m1_c(1) and not m1_c(0)) and (not m1_c(3) or not m1_c(2));
	m1_v	  <= not (m1_o or m1_z);

	-- m0 calculation
	m0_o = x(0);
	
	-- m and valid calculation 
	m <= m3_o & m2_o & m1_o & m0_o;
	v <= m3_v and m2_v and m1_v;
	
END logicFunction;