/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2017 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Mon Mar  6 16:19:51 2017
 *                 Full Compile MD5 Checksum  d3a054e381114fab8d457a0fcb0bf3ef
 *                     (minus title and desc)
 *                 MD5 Checksum               6079d4a663f2e302418ce9b4791e9d69
 *
 * lock_release:   r_1099
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1259
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   LOCAL
 *
 *
********************************************************************************/

#ifndef BCHP_VICE_ARCSS_MISC_0_H__
#define BCHP_VICE_ARCSS_MISC_0_H__

/***************************************************************************
 *VICE_ARCSS_MISC_0 - VICE ARCSS MISC Control Registers
 ***************************************************************************/
#define BCHP_VICE_ARCSS_MISC_0_SYNC_GLOBAL_RBUS  0x01582000 /* [CFG][32] Sync Global Rbus */
#define BCHP_VICE_ARCSS_MISC_0_INIT_SYS_REG_ADDR_OFFSET 0x01582008 /* [CFG][64] System Registers Address Space Offset */
#define BCHP_VICE_ARCSS_MISC_0_JTAG              0x0158201c /* [CFG][32] JTAG */
#define BCHP_VICE_ARCSS_MISC_0_STC0_LOWER        0x01582020 /* [RO][32] STC0 LOWER 32bit */
#define BCHP_VICE_ARCSS_MISC_0_STC0_UPPER        0x01582024 /* [RO][32] STC0 UPPER 10bit */
#define BCHP_VICE_ARCSS_MISC_0_STC1_LOWER        0x01582028 /* [RO][32] STC1 LOWER 32bit */
#define BCHP_VICE_ARCSS_MISC_0_STC1_UPPER        0x0158202c /* [RO][32] STC1 UPPER 10bit */
#define BCHP_VICE_ARCSS_MISC_0_STC2_LOWER        0x01582030 /* [RO][32] STC2 LOWER 32bit */
#define BCHP_VICE_ARCSS_MISC_0_STC2_UPPER        0x01582034 /* [RO][32] STC2 UPPER 10bit */
#define BCHP_VICE_ARCSS_MISC_0_STC3_LOWER        0x01582038 /* [RO][32] STC3 LOWER 32bit */
#define BCHP_VICE_ARCSS_MISC_0_STC3_UPPER        0x0158203c /* [RO][32] STC3 UPPER 10bit */
#define BCHP_VICE_ARCSS_MISC_0_STC0_CTRL         0x01582040 /* [CFG][32] STC 0 Control */
#define BCHP_VICE_ARCSS_MISC_0_STC1_CTRL         0x01582044 /* [CFG][32] STC 1 Control */
#define BCHP_VICE_ARCSS_MISC_0_STC2_CTRL         0x01582048 /* [CFG][32] STC 2 Control */
#define BCHP_VICE_ARCSS_MISC_0_STC3_CTRL         0x0158204c /* [CFG][32] STC 3 Control */
#define BCHP_VICE_ARCSS_MISC_0_MISC_CTRL         0x01582070 /* [CFG][32] MISC Control */
#define BCHP_VICE_ARCSS_MISC_0_SCB_STATUS        0x01582074 /* [RO][32] ARCSS SCB Status Register */
#define BCHP_VICE_ARCSS_MISC_0_TIMER0_COUNTER    0x015820b0 /* [RW][32] Timer0 Counter */
#define BCHP_VICE_ARCSS_MISC_0_TIMER0_PERIOD     0x015820b4 /* [CFG][32] Timer0 Period */
#define BCHP_VICE_ARCSS_MISC_0_TIMER0_CONTROL    0x015820b8 /* [RW][32] Timer0 Control */

/***************************************************************************
 *SYNC_GLOBAL_RBUS - Sync Global Rbus
 ***************************************************************************/
/* VICE_ARCSS_MISC_0 :: SYNC_GLOBAL_RBUS :: DATA [31:00] */
#define BCHP_VICE_ARCSS_MISC_0_SYNC_GLOBAL_RBUS_DATA_MASK          0xffffffff
#define BCHP_VICE_ARCSS_MISC_0_SYNC_GLOBAL_RBUS_DATA_SHIFT         0
#define BCHP_VICE_ARCSS_MISC_0_SYNC_GLOBAL_RBUS_DATA_DEFAULT       0x00000000

/***************************************************************************
 *INIT_SYS_REG_ADDR_OFFSET - System Registers Address Space Offset
 ***************************************************************************/
/* VICE_ARCSS_MISC_0 :: INIT_SYS_REG_ADDR_OFFSET :: reserved0 [63:40] */
#define BCHP_VICE_ARCSS_MISC_0_INIT_SYS_REG_ADDR_OFFSET_reserved0_MASK BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_VICE_ARCSS_MISC_0_INIT_SYS_REG_ADDR_OFFSET_reserved0_SHIFT 40

/* VICE_ARCSS_MISC_0 :: INIT_SYS_REG_ADDR_OFFSET :: OFFSET [39:00] */
#define BCHP_VICE_ARCSS_MISC_0_INIT_SYS_REG_ADDR_OFFSET_OFFSET_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_VICE_ARCSS_MISC_0_INIT_SYS_REG_ADDR_OFFSET_OFFSET_SHIFT 0
#define BCHP_VICE_ARCSS_MISC_0_INIT_SYS_REG_ADDR_OFFSET_OFFSET_DEFAULT 0

/***************************************************************************
 *JTAG - JTAG
 ***************************************************************************/
/* VICE_ARCSS_MISC_0 :: JTAG :: reserved0 [31:01] */
#define BCHP_VICE_ARCSS_MISC_0_JTAG_reserved0_MASK                 0xfffffffe
#define BCHP_VICE_ARCSS_MISC_0_JTAG_reserved0_SHIFT                1

/* VICE_ARCSS_MISC_0 :: JTAG :: CONFIG [00:00] */
#define BCHP_VICE_ARCSS_MISC_0_JTAG_CONFIG_MASK                    0x00000001
#define BCHP_VICE_ARCSS_MISC_0_JTAG_CONFIG_SHIFT                   0
#define BCHP_VICE_ARCSS_MISC_0_JTAG_CONFIG_DEFAULT                 0x00000000

/***************************************************************************
 *STC0_LOWER - STC0 LOWER 32bit
 ***************************************************************************/
/* VICE_ARCSS_MISC_0 :: STC0_LOWER :: COUNT [31:00] */
#define BCHP_VICE_ARCSS_MISC_0_STC0_LOWER_COUNT_MASK               0xffffffff
#define BCHP_VICE_ARCSS_MISC_0_STC0_LOWER_COUNT_SHIFT              0
#define BCHP_VICE_ARCSS_MISC_0_STC0_LOWER_COUNT_DEFAULT            0x00000000

/***************************************************************************
 *STC0_UPPER - STC0 UPPER 10bit
 ***************************************************************************/
/* VICE_ARCSS_MISC_0 :: STC0_UPPER :: reserved0 [31:10] */
#define BCHP_VICE_ARCSS_MISC_0_STC0_UPPER_reserved0_MASK           0xfffffc00
#define BCHP_VICE_ARCSS_MISC_0_STC0_UPPER_reserved0_SHIFT          10

/* VICE_ARCSS_MISC_0 :: STC0_UPPER :: COUNT [09:00] */
#define BCHP_VICE_ARCSS_MISC_0_STC0_UPPER_COUNT_MASK               0x000003ff
#define BCHP_VICE_ARCSS_MISC_0_STC0_UPPER_COUNT_SHIFT              0
#define BCHP_VICE_ARCSS_MISC_0_STC0_UPPER_COUNT_DEFAULT            0x00000000

/***************************************************************************
 *STC1_LOWER - STC1 LOWER 32bit
 ***************************************************************************/
/* VICE_ARCSS_MISC_0 :: STC1_LOWER :: COUNT [31:00] */
#define BCHP_VICE_ARCSS_MISC_0_STC1_LOWER_COUNT_MASK               0xffffffff
#define BCHP_VICE_ARCSS_MISC_0_STC1_LOWER_COUNT_SHIFT              0
#define BCHP_VICE_ARCSS_MISC_0_STC1_LOWER_COUNT_DEFAULT            0x00000000

/***************************************************************************
 *STC1_UPPER - STC1 UPPER 10bit
 ***************************************************************************/
/* VICE_ARCSS_MISC_0 :: STC1_UPPER :: reserved0 [31:10] */
#define BCHP_VICE_ARCSS_MISC_0_STC1_UPPER_reserved0_MASK           0xfffffc00
#define BCHP_VICE_ARCSS_MISC_0_STC1_UPPER_reserved0_SHIFT          10

/* VICE_ARCSS_MISC_0 :: STC1_UPPER :: COUNT [09:00] */
#define BCHP_VICE_ARCSS_MISC_0_STC1_UPPER_COUNT_MASK               0x000003ff
#define BCHP_VICE_ARCSS_MISC_0_STC1_UPPER_COUNT_SHIFT              0
#define BCHP_VICE_ARCSS_MISC_0_STC1_UPPER_COUNT_DEFAULT            0x00000000

/***************************************************************************
 *STC2_LOWER - STC2 LOWER 32bit
 ***************************************************************************/
/* VICE_ARCSS_MISC_0 :: STC2_LOWER :: COUNT [31:00] */
#define BCHP_VICE_ARCSS_MISC_0_STC2_LOWER_COUNT_MASK               0xffffffff
#define BCHP_VICE_ARCSS_MISC_0_STC2_LOWER_COUNT_SHIFT              0
#define BCHP_VICE_ARCSS_MISC_0_STC2_LOWER_COUNT_DEFAULT            0x00000000

/***************************************************************************
 *STC2_UPPER - STC2 UPPER 10bit
 ***************************************************************************/
/* VICE_ARCSS_MISC_0 :: STC2_UPPER :: reserved0 [31:10] */
#define BCHP_VICE_ARCSS_MISC_0_STC2_UPPER_reserved0_MASK           0xfffffc00
#define BCHP_VICE_ARCSS_MISC_0_STC2_UPPER_reserved0_SHIFT          10

/* VICE_ARCSS_MISC_0 :: STC2_UPPER :: COUNT [09:00] */
#define BCHP_VICE_ARCSS_MISC_0_STC2_UPPER_COUNT_MASK               0x000003ff
#define BCHP_VICE_ARCSS_MISC_0_STC2_UPPER_COUNT_SHIFT              0
#define BCHP_VICE_ARCSS_MISC_0_STC2_UPPER_COUNT_DEFAULT            0x00000000

/***************************************************************************
 *STC3_LOWER - STC3 LOWER 32bit
 ***************************************************************************/
/* VICE_ARCSS_MISC_0 :: STC3_LOWER :: COUNT [31:00] */
#define BCHP_VICE_ARCSS_MISC_0_STC3_LOWER_COUNT_MASK               0xffffffff
#define BCHP_VICE_ARCSS_MISC_0_STC3_LOWER_COUNT_SHIFT              0
#define BCHP_VICE_ARCSS_MISC_0_STC3_LOWER_COUNT_DEFAULT            0x00000000

/***************************************************************************
 *STC3_UPPER - STC3 UPPER 10bit
 ***************************************************************************/
/* VICE_ARCSS_MISC_0 :: STC3_UPPER :: reserved0 [31:10] */
#define BCHP_VICE_ARCSS_MISC_0_STC3_UPPER_reserved0_MASK           0xfffffc00
#define BCHP_VICE_ARCSS_MISC_0_STC3_UPPER_reserved0_SHIFT          10

/* VICE_ARCSS_MISC_0 :: STC3_UPPER :: COUNT [09:00] */
#define BCHP_VICE_ARCSS_MISC_0_STC3_UPPER_COUNT_MASK               0x000003ff
#define BCHP_VICE_ARCSS_MISC_0_STC3_UPPER_COUNT_SHIFT              0
#define BCHP_VICE_ARCSS_MISC_0_STC3_UPPER_COUNT_DEFAULT            0x00000000

/***************************************************************************
 *STC0_CTRL - STC 0 Control
 ***************************************************************************/
/* VICE_ARCSS_MISC_0 :: STC0_CTRL :: reserved0 [31:04] */
#define BCHP_VICE_ARCSS_MISC_0_STC0_CTRL_reserved0_MASK            0xfffffff0
#define BCHP_VICE_ARCSS_MISC_0_STC0_CTRL_reserved0_SHIFT           4

/* VICE_ARCSS_MISC_0 :: STC0_CTRL :: SEL [03:00] */
#define BCHP_VICE_ARCSS_MISC_0_STC0_CTRL_SEL_MASK                  0x0000000f
#define BCHP_VICE_ARCSS_MISC_0_STC0_CTRL_SEL_SHIFT                 0
#define BCHP_VICE_ARCSS_MISC_0_STC0_CTRL_SEL_DEFAULT               0x00000000

/***************************************************************************
 *STC1_CTRL - STC 1 Control
 ***************************************************************************/
/* VICE_ARCSS_MISC_0 :: STC1_CTRL :: reserved0 [31:04] */
#define BCHP_VICE_ARCSS_MISC_0_STC1_CTRL_reserved0_MASK            0xfffffff0
#define BCHP_VICE_ARCSS_MISC_0_STC1_CTRL_reserved0_SHIFT           4

/* VICE_ARCSS_MISC_0 :: STC1_CTRL :: SEL [03:00] */
#define BCHP_VICE_ARCSS_MISC_0_STC1_CTRL_SEL_MASK                  0x0000000f
#define BCHP_VICE_ARCSS_MISC_0_STC1_CTRL_SEL_SHIFT                 0
#define BCHP_VICE_ARCSS_MISC_0_STC1_CTRL_SEL_DEFAULT               0x00000000

/***************************************************************************
 *STC2_CTRL - STC 2 Control
 ***************************************************************************/
/* VICE_ARCSS_MISC_0 :: STC2_CTRL :: reserved0 [31:04] */
#define BCHP_VICE_ARCSS_MISC_0_STC2_CTRL_reserved0_MASK            0xfffffff0
#define BCHP_VICE_ARCSS_MISC_0_STC2_CTRL_reserved0_SHIFT           4

/* VICE_ARCSS_MISC_0 :: STC2_CTRL :: SEL [03:00] */
#define BCHP_VICE_ARCSS_MISC_0_STC2_CTRL_SEL_MASK                  0x0000000f
#define BCHP_VICE_ARCSS_MISC_0_STC2_CTRL_SEL_SHIFT                 0
#define BCHP_VICE_ARCSS_MISC_0_STC2_CTRL_SEL_DEFAULT               0x00000000

/***************************************************************************
 *STC3_CTRL - STC 3 Control
 ***************************************************************************/
/* VICE_ARCSS_MISC_0 :: STC3_CTRL :: reserved0 [31:04] */
#define BCHP_VICE_ARCSS_MISC_0_STC3_CTRL_reserved0_MASK            0xfffffff0
#define BCHP_VICE_ARCSS_MISC_0_STC3_CTRL_reserved0_SHIFT           4

/* VICE_ARCSS_MISC_0 :: STC3_CTRL :: SEL [03:00] */
#define BCHP_VICE_ARCSS_MISC_0_STC3_CTRL_SEL_MASK                  0x0000000f
#define BCHP_VICE_ARCSS_MISC_0_STC3_CTRL_SEL_SHIFT                 0
#define BCHP_VICE_ARCSS_MISC_0_STC3_CTRL_SEL_DEFAULT               0x00000000

/***************************************************************************
 *STC%i - STC 42-bit Counter
 ***************************************************************************/
#define BCHP_VICE_ARCSS_MISC_0_STCi_ARRAY_BASE                     0x01582050
#define BCHP_VICE_ARCSS_MISC_0_STCi_ARRAY_START                    0
#define BCHP_VICE_ARCSS_MISC_0_STCi_ARRAY_END                      3
#define BCHP_VICE_ARCSS_MISC_0_STCi_ARRAY_ELEMENT_SIZE             64

/***************************************************************************
 *STC%i - STC 42-bit Counter
 ***************************************************************************/
/* VICE_ARCSS_MISC_0 :: STCi :: reserved0 [63:42] */
#define BCHP_VICE_ARCSS_MISC_0_STCi_reserved0_MASK                 BCHP_UINT64_C(0xfffffc00, 0x00000000)
#define BCHP_VICE_ARCSS_MISC_0_STCi_reserved0_SHIFT                42

/* VICE_ARCSS_MISC_0 :: STCi :: COUNT_42 [41:00] */
#define BCHP_VICE_ARCSS_MISC_0_STCi_COUNT_42_MASK                  BCHP_UINT64_C(0x000003ff, 0xffffffff)
#define BCHP_VICE_ARCSS_MISC_0_STCi_COUNT_42_SHIFT                 0
#define BCHP_VICE_ARCSS_MISC_0_STCi_COUNT_42_DEFAULT               0


/***************************************************************************
 *MISC_CTRL - MISC Control
 ***************************************************************************/
/* VICE_ARCSS_MISC_0 :: MISC_CTRL :: reserved0 [31:02] */
#define BCHP_VICE_ARCSS_MISC_0_MISC_CTRL_reserved0_MASK            0xfffffffc
#define BCHP_VICE_ARCSS_MISC_0_MISC_CTRL_reserved0_SHIFT           2

/* VICE_ARCSS_MISC_0 :: MISC_CTRL :: CLEAR [01:01] */
#define BCHP_VICE_ARCSS_MISC_0_MISC_CTRL_CLEAR_MASK                0x00000002
#define BCHP_VICE_ARCSS_MISC_0_MISC_CTRL_CLEAR_SHIFT               1
#define BCHP_VICE_ARCSS_MISC_0_MISC_CTRL_CLEAR_DEFAULT             0x00000000

/* VICE_ARCSS_MISC_0 :: MISC_CTRL :: ENABLE [00:00] */
#define BCHP_VICE_ARCSS_MISC_0_MISC_CTRL_ENABLE_MASK               0x00000001
#define BCHP_VICE_ARCSS_MISC_0_MISC_CTRL_ENABLE_SHIFT              0
#define BCHP_VICE_ARCSS_MISC_0_MISC_CTRL_ENABLE_DEFAULT            0x00000000

/***************************************************************************
 *SCB_STATUS - ARCSS SCB Status Register
 ***************************************************************************/
/* VICE_ARCSS_MISC_0 :: SCB_STATUS :: reserved0 [31:03] */
#define BCHP_VICE_ARCSS_MISC_0_SCB_STATUS_reserved0_MASK           0xfffffff8
#define BCHP_VICE_ARCSS_MISC_0_SCB_STATUS_reserved0_SHIFT          3

/* VICE_ARCSS_MISC_0 :: SCB_STATUS :: SCB2_CLIENT0_INIT_STATUS [02:02] */
#define BCHP_VICE_ARCSS_MISC_0_SCB_STATUS_SCB2_CLIENT0_INIT_STATUS_MASK 0x00000004
#define BCHP_VICE_ARCSS_MISC_0_SCB_STATUS_SCB2_CLIENT0_INIT_STATUS_SHIFT 2
#define BCHP_VICE_ARCSS_MISC_0_SCB_STATUS_SCB2_CLIENT0_INIT_STATUS_DEFAULT 0x00000000

/* VICE_ARCSS_MISC_0 :: SCB_STATUS :: SCB1_CLIENT0_INIT_STATUS [01:01] */
#define BCHP_VICE_ARCSS_MISC_0_SCB_STATUS_SCB1_CLIENT0_INIT_STATUS_MASK 0x00000002
#define BCHP_VICE_ARCSS_MISC_0_SCB_STATUS_SCB1_CLIENT0_INIT_STATUS_SHIFT 1
#define BCHP_VICE_ARCSS_MISC_0_SCB_STATUS_SCB1_CLIENT0_INIT_STATUS_DEFAULT 0x00000000

/* VICE_ARCSS_MISC_0 :: SCB_STATUS :: SCB0_CLIENT0_INIT_STATUS [00:00] */
#define BCHP_VICE_ARCSS_MISC_0_SCB_STATUS_SCB0_CLIENT0_INIT_STATUS_MASK 0x00000001
#define BCHP_VICE_ARCSS_MISC_0_SCB_STATUS_SCB0_CLIENT0_INIT_STATUS_SHIFT 0
#define BCHP_VICE_ARCSS_MISC_0_SCB_STATUS_SCB0_CLIENT0_INIT_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *TIMER0_COUNTER - Timer0 Counter
 ***************************************************************************/
/* VICE_ARCSS_MISC_0 :: TIMER0_COUNTER :: COUNT [31:00] */
#define BCHP_VICE_ARCSS_MISC_0_TIMER0_COUNTER_COUNT_MASK           0xffffffff
#define BCHP_VICE_ARCSS_MISC_0_TIMER0_COUNTER_COUNT_SHIFT          0
#define BCHP_VICE_ARCSS_MISC_0_TIMER0_COUNTER_COUNT_DEFAULT        0x00000000

/***************************************************************************
 *TIMER0_PERIOD - Timer0 Period
 ***************************************************************************/
/* VICE_ARCSS_MISC_0 :: TIMER0_PERIOD :: VALUE [31:00] */
#define BCHP_VICE_ARCSS_MISC_0_TIMER0_PERIOD_VALUE_MASK            0xffffffff
#define BCHP_VICE_ARCSS_MISC_0_TIMER0_PERIOD_VALUE_SHIFT           0
#define BCHP_VICE_ARCSS_MISC_0_TIMER0_PERIOD_VALUE_DEFAULT         0x00000000

/***************************************************************************
 *TIMER0_CONTROL - Timer0 Control
 ***************************************************************************/
/* VICE_ARCSS_MISC_0 :: TIMER0_CONTROL :: reserved0 [31:03] */
#define BCHP_VICE_ARCSS_MISC_0_TIMER0_CONTROL_reserved0_MASK       0xfffffff8
#define BCHP_VICE_ARCSS_MISC_0_TIMER0_CONTROL_reserved0_SHIFT      3

/* VICE_ARCSS_MISC_0 :: TIMER0_CONTROL :: STATUS [02:02] */
#define BCHP_VICE_ARCSS_MISC_0_TIMER0_CONTROL_STATUS_MASK          0x00000004
#define BCHP_VICE_ARCSS_MISC_0_TIMER0_CONTROL_STATUS_SHIFT         2
#define BCHP_VICE_ARCSS_MISC_0_TIMER0_CONTROL_STATUS_DEFAULT       0x00000000

/* VICE_ARCSS_MISC_0 :: TIMER0_CONTROL :: INTRT_EN [01:01] */
#define BCHP_VICE_ARCSS_MISC_0_TIMER0_CONTROL_INTRT_EN_MASK        0x00000002
#define BCHP_VICE_ARCSS_MISC_0_TIMER0_CONTROL_INTRT_EN_SHIFT       1
#define BCHP_VICE_ARCSS_MISC_0_TIMER0_CONTROL_INTRT_EN_DEFAULT     0x00000000

/* VICE_ARCSS_MISC_0 :: TIMER0_CONTROL :: COUNT_EN [00:00] */
#define BCHP_VICE_ARCSS_MISC_0_TIMER0_CONTROL_COUNT_EN_MASK        0x00000001
#define BCHP_VICE_ARCSS_MISC_0_TIMER0_CONTROL_COUNT_EN_SHIFT       0
#define BCHP_VICE_ARCSS_MISC_0_TIMER0_CONTROL_COUNT_EN_DEFAULT     0x00000000

#endif /* #ifndef BCHP_VICE_ARCSS_MISC_0_H__ */

/* End of File */
