<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>MANTIS: mos/dev/include/spi.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.3-20050530 -->
<div class="qindex"><a class="qindex" href="main.html">Main&nbsp;Page</a> | <a class="qindex" href="classes.html">Alphabetical&nbsp;List</a> | <a class="qindex" href="annotated.html">Data&nbsp;Structures</a> | <a class="qindex" href="dirs.html">Directories</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Data&nbsp;Fields</a> | <a class="qindex" href="globals.html">Globals</a></div>
<div class="nav">
<a class="el" href="dir_000002.html">mos</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000005.html">dev</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000006.html">include</a></div>
<h1>spi.h</h1><a href="spi_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">//  This file is part of MANTIS OS, Operating System</span>
<a name="l00002"></a>00002 <span class="comment">//  See http://mantis.cs.colorado.edu/</span>
<a name="l00003"></a>00003 <span class="comment">//</span>
<a name="l00004"></a>00004 <span class="comment">//  Copyright (C) 2003,2004,2005 University of Colorado, Boulder</span>
<a name="l00005"></a>00005 <span class="comment">//</span>
<a name="l00006"></a>00006 <span class="comment">//  This program is free software; you can redistribute it and/or</span>
<a name="l00007"></a>00007 <span class="comment">//  modify it under the terms of the mos license (see file LICENSE)</span>
<a name="l00008"></a>00008 
<a name="l00009"></a>00009 <span class="preprocessor">#ifndef __SPI_H__</span>
<a name="l00010"></a>00010 <span class="preprocessor"></span><span class="preprocessor">#define __SPI_H__</span>
<a name="l00011"></a>00011 <span class="preprocessor"></span>
<a name="l00016"></a>00016 <span class="comment">/* SPI Macros for the TELOSB Platform</span>
<a name="l00017"></a>00017 <span class="comment"> *</span>
<a name="l00018"></a>00018 <span class="comment"> *</span>
<a name="l00019"></a>00019 <span class="comment"> *</span>
<a name="l00020"></a>00020 <span class="comment"> */</span>
<a name="l00021"></a>00021 <span class="preprocessor">#ifdef PLATFORM_TELOSB</span>
<a name="l00022"></a>00022 <span class="preprocessor"></span>
<a name="l00023"></a>00023 <span class="preprocessor">#define SPI_WAIT_EOTX() while(!(U0TCTL &amp; TXEPT))</span>
<a name="l00024"></a>00024 <span class="preprocessor"></span><span class="preprocessor">#define SPI_WAIT_EORX() while(!(IFG1 &amp; URXIFG0))</span>
<a name="l00025"></a>00025 <span class="preprocessor"></span>
<a name="l00026"></a>00026 <span class="preprocessor">#define SPI_TX_BUF U0TXBUF</span>
<a name="l00027"></a>00027 <span class="preprocessor"></span><span class="preprocessor">#define SPI_RX_BUF U0RXBUF</span>
<a name="l00028"></a>00028 <span class="preprocessor"></span>
<a name="l00029"></a>00029 <span class="comment">// little hack :)</span>
<a name="l00030"></a>00030 <span class="preprocessor">#define EIMSK P1IE</span>
<a name="l00031"></a>00031 <span class="preprocessor"></span>
<a name="l00032"></a>00032 <span class="comment">// initialize UART to SPI Mode, setup Pins</span>
<a name="l00033"></a>00033 <span class="preprocessor">#define PLAT_SPI_INIT() do {                            \</span>
<a name="l00034"></a>00034 <span class="preprocessor">      U0CTL = SWRST;                                    \</span>
<a name="l00035"></a>00035 <span class="preprocessor">      </span><span class="comment">/* 8 bits, SPI, Master, Reset State */</span>            \
<a name="l00036"></a>00036       U0CTL |= CHAR | SYNC | MM;                        \
<a name="l00037"></a>00037       <span class="comment">/* Delay Tx Half Cycle, SMCLK, 3 Pin Mode */</span>      \
<a name="l00038"></a>00038       U0TCTL = CKPH | SSEL_3 | STC | TXEPT;             \
<a name="l00039"></a>00039       <span class="comment">/* Baud Rate &amp; Modulation Control Not Used */</span>     \
<a name="l00040"></a>00040       U0BR0  = 0x02;                                    \
<a name="l00041"></a>00041       U0BR1  = 0x00;                                    \
<a name="l00042"></a>00042       U0MCTL = 0x00;                                    \
<a name="l00043"></a>00043       <span class="comment">/* make sure Uart0 interrupts are off */</span>          \
<a name="l00044"></a>00044       IE1 &amp;= ~(UTXIE0 | URXIE0);                        \
<a name="l00045"></a>00045       <span class="comment">/* set peripheral mode for MOSI MISO UCLK */</span>      \
<a name="l00046"></a>00046       MASK_3(P3SEL, 1, 2, 3);                           \
<a name="l00047"></a>00047       <span class="comment">/*UNMASK_1(P4SEL, CC2420_SFD_PIN);*/</span>              \
<a name="l00048"></a>00048       <span class="comment">/* enable UART0 SPI, send, recv */</span>                \
<a name="l00049"></a>00049       ME1 |= USPIE0 <span class="comment">/*| UTXE0 | URXE0*/</span>;                \
<a name="l00050"></a>00050       <span class="comment">/* Disable Reset State */</span>                         \
<a name="l00051"></a>00051       U0CTL &amp;= ~SWRST;                                  \
<a name="l00052"></a>00052    } while(0)
<a name="l00053"></a>00053 
<a name="l00054"></a>00054 <span class="comment">// enable Port 1, Pin 0 (FIFOP) Interrupt</span>
<a name="l00055"></a>00055 <span class="preprocessor">#define PLAT_ENABLE_FIFOP_INT() do {            \</span>
<a name="l00056"></a>00056 <span class="preprocessor">      P1DIR |=  (1 &lt;&lt; 0);                       \</span>
<a name="l00057"></a>00057 <span class="preprocessor">      P1IES &amp;= ~(1 &lt;&lt; 0);                       \</span>
<a name="l00058"></a>00058 <span class="preprocessor">      P1IE  |=  (1 &lt;&lt; 0);                       \</span>
<a name="l00059"></a>00059 <span class="preprocessor">   } while(0)</span>
<a name="l00060"></a>00060 <span class="preprocessor"></span>
<a name="l00061"></a>00061 
<a name="l00062"></a>00062 <span class="comment">/* SPI Macros the AVR Arch</span>
<a name="l00063"></a>00063 <span class="comment"> *</span>
<a name="l00064"></a>00064 <span class="comment"> *</span>
<a name="l00065"></a>00065 <span class="comment"> *</span>
<a name="l00066"></a>00066 <span class="comment"> */</span>
<a name="l00067"></a>00067 
<a name="l00068"></a>00068 <span class="preprocessor">#elif defined(ARCH_AVR)</span>
<a name="l00069"></a>00069 <span class="preprocessor"></span>
<a name="l00070"></a>00070 <span class="comment">// other</span>
<a name="l00071"></a>00071 <span class="preprocessor">#define SPI_WAIT() { while (!(SPSR &amp; (1 &lt;&lt; SPIF))); }</span>
<a name="l00072"></a>00072 <span class="preprocessor"></span><span class="preprocessor">#define SPI_WAIT_EOTX() SPI_WAIT()</span>
<a name="l00073"></a>00073 <span class="preprocessor"></span><span class="preprocessor">#define SPI_WAIT_EORX() SPI_WAIT()</span>
<a name="l00074"></a>00074 <span class="preprocessor"></span>
<a name="l00075"></a>00075 <span class="preprocessor">#define SPI_TX_BUF SPDR</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#define SPI_RX_BUF SPDR</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span>
<a name="l00078"></a>00078 
<a name="l00079"></a>00079 <span class="preprocessor">#define PLAT_SPI_INIT() do {                    \</span>
<a name="l00080"></a>00080 <span class="preprocessor">      MASK_2(SPCR, SPE, MSTR);                  \</span>
<a name="l00081"></a>00081 <span class="preprocessor">      MASK_1(SPSR, SPI2X);                      \</span>
<a name="l00082"></a>00082 <span class="preprocessor">   } while(0)</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span>
<a name="l00084"></a>00084 <span class="preprocessor">#define PLAT_ENABLE_FIFOP_INT() do {                    \</span>
<a name="l00085"></a>00085 <span class="preprocessor">      EICRB |= (0x3 &lt;&lt; (CC2420_FIFOP_PIN - 4) * 2);     \</span>
<a name="l00086"></a>00086 <span class="preprocessor">      MASK_1(EIFR, CC2420_FIFOP_PIN);                   \</span>
<a name="l00087"></a>00087 <span class="preprocessor">   } while(0)</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span>
<a name="l00089"></a>00089 <span class="preprocessor">#endif</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span>
<a name="l00091"></a>00091 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> spi_tx_byte(uint8_t byte)
<a name="l00092"></a>00092 {
<a name="l00093"></a>00093    SPI_TX_BUF = byte;
<a name="l00094"></a>00094    SPI_WAIT_EOTX();
<a name="l00095"></a>00095 }
<a name="l00096"></a>00096 
<a name="l00097"></a>00097 <span class="keyword">static</span> <span class="keyword">inline</span> uint8_t spi_rx(<span class="keywordtype">void</span>)
<a name="l00098"></a>00098 {
<a name="l00099"></a>00099    SPI_TX_BUF = 0;
<a name="l00100"></a>00100    SPI_WAIT_EOTX();
<a name="l00101"></a>00101    SPI_WAIT_EORX();
<a name="l00102"></a>00102    <span class="keywordflow">return</span> SPI_RX_BUF;
<a name="l00103"></a>00103 }
<a name="l00104"></a>00104 
<a name="l00105"></a>00105 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> spi_rx_garbage(<span class="keywordtype">void</span>)
<a name="l00106"></a>00106 {
<a name="l00107"></a>00107    SPI_TX_BUF = 0;
<a name="l00108"></a>00108    SPI_WAIT_EOTX();
<a name="l00109"></a>00109    SPI_WAIT_EORX();
<a name="l00110"></a>00110    uint8_t trash = SPI_RX_BUF;
<a name="l00111"></a>00111 }
<a name="l00112"></a>00112 
<a name="l00113"></a>00113 <span class="comment">// check</span>
<a name="l00114"></a>00114 <span class="keyword">static</span> <span class="keyword">inline</span> uint16_t spi_rx_word(<span class="keywordtype">void</span>)
<a name="l00115"></a>00115 {
<a name="l00116"></a>00116    uint16_t ret = 0;
<a name="l00117"></a>00117    SPI_TX_BUF = 0;
<a name="l00118"></a>00118    SPI_WAIT_EOTX();
<a name="l00119"></a>00119    SPI_WAIT_EORX();
<a name="l00120"></a>00120    ret = SPI_RX_BUF &lt;&lt; 8;
<a name="l00121"></a>00121    SPI_TX_BUF = 0;
<a name="l00122"></a>00122    SPI_WAIT_EOTX();
<a name="l00123"></a>00123    SPI_WAIT_EORX();
<a name="l00124"></a>00124  
<a name="l00125"></a>00125    ret |= SPI_RX_BUF;
<a name="l00126"></a>00126    
<a name="l00127"></a>00127    <span class="keywordflow">return</span> ret;
<a name="l00128"></a>00128 }
<a name="l00129"></a>00129 
<a name="l00130"></a>00130 
<a name="l00131"></a>00131 
<a name="l00132"></a>00132 
<a name="l00133"></a>00133 <span class="preprocessor">#endif</span>
</pre></div><hr size="1"><address style="align: right;"><small>Generated on Wed Jul 27 17:00:33 2005 for MANTIS by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.4.3-20050530 </small></address>
</body>
</html>
