$date
	Thu Aug 25 08:46:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q2b_tb $end
$var wire 1 ! g $end
$var wire 1 " f $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$var reg 1 & d $end
$scope module q2 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 & d $end
$var wire 1 " f $end
$var wire 1 ! g $end
$var wire 1 ' x $end
$var wire 1 ( y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
1"
1!
$end
#20
0!
0"
1(
1&
#40
0&
1%
#60
1"
1&
#80
0&
0%
1$
#100
0"
1&
#120
0&
1%
#140
1"
1&
#160
1!
0(
0&
0%
0$
1#
#180
0!
0"
1(
1&
#200
0&
1%
#220
1"
1&
#240
0"
1'
0&
0%
1$
#260
1"
1&
#280
0&
1%
#300
0"
1&
#320
