// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_HH_
#define _pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_axi_mux_42_12_1_1.h"
#include "pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_bbxn.h"

namespace ap_rtl {

struct pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s : public sc_module {
    // Port declarations 34
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<4> > data_V_data_0_V_dout;
    sc_in< sc_logic > data_V_data_0_V_empty_n;
    sc_out< sc_logic > data_V_data_0_V_read;
    sc_in< sc_lv<4> > data_V_data_1_V_dout;
    sc_in< sc_logic > data_V_data_1_V_empty_n;
    sc_out< sc_logic > data_V_data_1_V_read;
    sc_in< sc_lv<4> > data_V_data_2_V_dout;
    sc_in< sc_logic > data_V_data_2_V_empty_n;
    sc_out< sc_logic > data_V_data_2_V_read;
    sc_in< sc_lv<4> > data_V_data_3_V_dout;
    sc_in< sc_logic > data_V_data_3_V_empty_n;
    sc_out< sc_logic > data_V_data_3_V_read;
    sc_out< sc_lv<16> > res_V_data_0_V_din;
    sc_in< sc_logic > res_V_data_0_V_full_n;
    sc_out< sc_logic > res_V_data_0_V_write;
    sc_out< sc_lv<16> > res_V_data_1_V_din;
    sc_in< sc_logic > res_V_data_1_V_full_n;
    sc_out< sc_logic > res_V_data_1_V_write;
    sc_out< sc_lv<16> > res_V_data_2_V_din;
    sc_in< sc_logic > res_V_data_2_V_full_n;
    sc_out< sc_logic > res_V_data_2_V_write;
    sc_out< sc_lv<16> > res_V_data_3_V_din;
    sc_in< sc_logic > res_V_data_3_V_full_n;
    sc_out< sc_logic > res_V_data_3_V_write;
    sc_signal< sc_lv<3> > ap_var_for_const0;


    // Module declarations
    pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s(sc_module_name name);
    SC_HAS_PROCESS(pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s);

    ~pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s();

    sc_trace_file* mVcdFile;

    pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_bbxn* line_buffer_Array_V_3_0_0_U;
    pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_bbxn* line_buffer_Array_V_3_0_1_U;
    pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_bbxn* line_buffer_Array_V_3_0_2_U;
    pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_bbxn* line_buffer_Array_V_3_0_3_U;
    myproject_axi_mux_42_12_1_1<1,1,12,12,12,12,2,12>* myproject_axi_mux_42_12_1_1_U138;
    myproject_axi_mux_42_12_1_1<1,1,12,12,12,12,2,12>* myproject_axi_mux_42_12_1_1_U139;
    myproject_axi_mux_42_12_1_1<1,1,12,12,12,12,2,12>* myproject_axi_mux_42_12_1_1_U140;
    myproject_axi_mux_42_12_1_1<1,1,12,12,12,12,2,12>* myproject_axi_mux_42_12_1_1_U141;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<32> > pX;
    sc_signal< sc_lv<32> > sX;
    sc_signal< sc_lv<32> > pY;
    sc_signal< sc_lv<32> > sY;
    sc_signal< sc_lv<4> > kernel_data_V_3_4;
    sc_signal< sc_lv<4> > kernel_data_V_3_5;
    sc_signal< sc_lv<4> > kernel_data_V_3_6;
    sc_signal< sc_lv<4> > kernel_data_V_3_7;
    sc_signal< sc_lv<4> > kernel_data_V_3_12;
    sc_signal< sc_lv<4> > kernel_data_V_3_13;
    sc_signal< sc_lv<4> > kernel_data_V_3_14;
    sc_signal< sc_lv<4> > kernel_data_V_3_15;
    sc_signal< sc_logic > line_buffer_Array_V_3_0_0_ce0;
    sc_signal< sc_logic > line_buffer_Array_V_3_0_0_we0;
    sc_signal< sc_lv<4> > line_buffer_Array_V_3_0_0_q0;
    sc_signal< sc_logic > line_buffer_Array_V_3_0_1_ce0;
    sc_signal< sc_logic > line_buffer_Array_V_3_0_1_we0;
    sc_signal< sc_lv<4> > line_buffer_Array_V_3_0_1_q0;
    sc_signal< sc_logic > line_buffer_Array_V_3_0_2_ce0;
    sc_signal< sc_logic > line_buffer_Array_V_3_0_2_we0;
    sc_signal< sc_lv<4> > line_buffer_Array_V_3_0_2_q0;
    sc_signal< sc_logic > line_buffer_Array_V_3_0_3_ce0;
    sc_signal< sc_logic > line_buffer_Array_V_3_0_3_we0;
    sc_signal< sc_lv<4> > line_buffer_Array_V_3_0_3_q0;
    sc_signal< sc_logic > data_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<1> > icmp_ln241_reg_933;
    sc_signal< sc_logic > data_V_data_1_V_blk_n;
    sc_signal< sc_logic > data_V_data_2_V_blk_n;
    sc_signal< sc_logic > data_V_data_3_V_blk_n;
    sc_signal< sc_logic > res_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<1> > and_ln191_2_reg_990;
    sc_signal< sc_logic > res_V_data_1_V_blk_n;
    sc_signal< sc_logic > res_V_data_2_V_blk_n;
    sc_signal< sc_logic > res_V_data_3_V_blk_n;
    sc_signal< sc_lv<7> > indvar_flatten_reg_148;
    sc_signal< sc_lv<1> > icmp_ln241_fu_170_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<7> > add_ln241_fu_176_p2;
    sc_signal< sc_lv<7> > add_ln241_reg_937;
    sc_signal< sc_lv<4> > tmp_data_0_V_2_reg_942;
    sc_signal< sc_logic > io_acc_block_signal_op20;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< sc_logic > io_acc_block_signal_op153;
    sc_signal< bool > ap_block_state5_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<4> > tmp_data_1_V_2_reg_948;
    sc_signal< sc_lv<4> > tmp_data_2_V_2_reg_954;
    sc_signal< sc_lv<4> > tmp_data_3_V_2_reg_960;
    sc_signal< sc_lv<4> > DataOut_V_4_reg_966;
    sc_signal< sc_lv<4> > DataOut_V_5_reg_972;
    sc_signal< sc_lv<4> > DataOut_V_6_reg_978;
    sc_signal< sc_lv<4> > DataOut_V_reg_984;
    sc_signal< sc_lv<1> > and_ln191_2_fu_290_p2;
    sc_signal< sc_lv<1> > icmp_ln212_fu_296_p2;
    sc_signal< sc_lv<1> > icmp_ln212_reg_994;
    sc_signal< sc_lv<32> > select_ln227_fu_320_p3;
    sc_signal< sc_lv<32> > select_ln227_reg_998;
    sc_signal< sc_lv<1> > icmp_ln216_fu_340_p2;
    sc_signal< sc_lv<1> > icmp_ln216_reg_1003;
    sc_signal< sc_lv<32> > select_ln222_fu_364_p3;
    sc_signal< sc_lv<32> > select_ln222_reg_1007;
    sc_signal< sc_lv<6> > pool_window_0_V_fu_450_p3;
    sc_signal< sc_lv<6> > pool_window_0_V_reg_1012;
    sc_signal< sc_lv<6> > pool_window_1_V_fu_458_p3;
    sc_signal< sc_lv<6> > pool_window_1_V_reg_1017;
    sc_signal< sc_lv<6> > pool_window_2_V_fu_465_p3;
    sc_signal< sc_lv<6> > pool_window_2_V_reg_1022;
    sc_signal< sc_lv<6> > pool_window_3_V_fu_473_p3;
    sc_signal< sc_lv<6> > pool_window_3_V_reg_1027;
    sc_signal< sc_lv<2> > select_ln65_11_fu_526_p3;
    sc_signal< sc_lv<2> > select_ln65_11_reg_1032;
    sc_signal< sc_lv<6> > pool_window_0_V_2_fu_534_p3;
    sc_signal< sc_lv<6> > pool_window_0_V_2_reg_1037;
    sc_signal< sc_lv<6> > pool_window_1_V_2_fu_542_p3;
    sc_signal< sc_lv<6> > pool_window_1_V_2_reg_1042;
    sc_signal< sc_lv<6> > pool_window_2_V_2_fu_549_p3;
    sc_signal< sc_lv<6> > pool_window_2_V_2_reg_1047;
    sc_signal< sc_lv<6> > pool_window_3_V_2_fu_557_p3;
    sc_signal< sc_lv<6> > pool_window_3_V_2_reg_1052;
    sc_signal< sc_lv<2> > select_ln65_15_fu_610_p3;
    sc_signal< sc_lv<2> > select_ln65_15_reg_1057;
    sc_signal< sc_lv<6> > pool_window_0_V_4_fu_618_p3;
    sc_signal< sc_lv<6> > pool_window_0_V_4_reg_1062;
    sc_signal< sc_lv<6> > pool_window_1_V_4_fu_626_p3;
    sc_signal< sc_lv<6> > pool_window_1_V_4_reg_1067;
    sc_signal< sc_lv<6> > pool_window_2_V_4_fu_633_p3;
    sc_signal< sc_lv<6> > pool_window_2_V_4_reg_1072;
    sc_signal< sc_lv<6> > pool_window_3_V_4_fu_641_p3;
    sc_signal< sc_lv<6> > pool_window_3_V_4_reg_1077;
    sc_signal< sc_lv<2> > select_ln65_17_fu_694_p3;
    sc_signal< sc_lv<2> > select_ln65_17_reg_1082;
    sc_signal< sc_lv<6> > pool_window_0_V_6_fu_702_p3;
    sc_signal< sc_lv<6> > pool_window_0_V_6_reg_1087;
    sc_signal< sc_lv<6> > pool_window_1_V_6_fu_710_p3;
    sc_signal< sc_lv<6> > pool_window_1_V_6_reg_1092;
    sc_signal< sc_lv<6> > pool_window_2_V_6_fu_717_p3;
    sc_signal< sc_lv<6> > pool_window_2_V_6_reg_1097;
    sc_signal< sc_lv<6> > pool_window_3_V_6_fu_725_p3;
    sc_signal< sc_lv<6> > pool_window_3_V_6_reg_1102;
    sc_signal< sc_lv<2> > select_ln65_19_fu_778_p3;
    sc_signal< sc_lv<2> > select_ln65_19_reg_1107;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_lv<7> > ap_phi_mux_indvar_flatten_phi_fu_152_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_storemerge_i_i_reg_159;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_storemerge_i_i_reg_159;
    sc_signal< sc_lv<32> > add_ln225_fu_302_p2;
    sc_signal< sc_lv<32> > add_ln220_fu_346_p2;
    sc_signal< sc_lv<32> > ap_sig_allocacmp_sY_load;
    sc_signal< bool > ap_block_pp0_stage1_01001;
    sc_signal< sc_lv<1> > icmp_ln191_fu_242_p2;
    sc_signal< sc_lv<1> > icmp_ln191_1_fu_252_p2;
    sc_signal< sc_lv<1> > icmp_ln191_2_fu_262_p2;
    sc_signal< sc_lv<1> > icmp_ln191_3_fu_272_p2;
    sc_signal< sc_lv<1> > and_ln191_1_fu_284_p2;
    sc_signal< sc_lv<1> > and_ln191_fu_278_p2;
    sc_signal< sc_lv<32> > add_ln227_fu_314_p2;
    sc_signal< sc_lv<32> > add_ln222_fu_358_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_fu_480_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_1_fu_494_p2;
    sc_signal< sc_lv<6> > select_ln65_fu_486_p3;
    sc_signal< sc_lv<6> > select_ln65_2_fu_508_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_2_fu_516_p2;
    sc_signal< sc_lv<2> > select_ln65_9_fu_500_p3;
    sc_signal< sc_lv<2> > zext_ln65_fu_522_p1;
    sc_signal< sc_lv<1> > icmp_ln1496_4_fu_564_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_5_fu_578_p2;
    sc_signal< sc_lv<6> > select_ln65_4_fu_570_p3;
    sc_signal< sc_lv<6> > select_ln65_6_fu_592_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_6_fu_600_p2;
    sc_signal< sc_lv<2> > select_ln65_13_fu_584_p3;
    sc_signal< sc_lv<2> > zext_ln65_1_fu_606_p1;
    sc_signal< sc_lv<1> > icmp_ln1496_7_fu_648_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_8_fu_662_p2;
    sc_signal< sc_lv<6> > select_ln65_8_fu_654_p3;
    sc_signal< sc_lv<6> > select_ln65_10_fu_676_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_9_fu_684_p2;
    sc_signal< sc_lv<2> > select_ln65_16_fu_668_p3;
    sc_signal< sc_lv<2> > zext_ln65_2_fu_690_p1;
    sc_signal< sc_lv<1> > icmp_ln1496_3_fu_732_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_10_fu_746_p2;
    sc_signal< sc_lv<6> > select_ln65_12_fu_738_p3;
    sc_signal< sc_lv<6> > select_ln65_14_fu_760_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_11_fu_768_p2;
    sc_signal< sc_lv<2> > select_ln65_18_fu_752_p3;
    sc_signal< sc_lv<2> > zext_ln65_3_fu_774_p1;
    sc_signal< sc_lv<12> > tmp_21_fu_803_p1;
    sc_signal< sc_lv<12> > tmp_21_fu_803_p2;
    sc_signal< sc_lv<12> > tmp_21_fu_803_p3;
    sc_signal< sc_lv<12> > tmp_21_fu_803_p4;
    sc_signal< sc_lv<12> > tmp_21_fu_803_p6;
    sc_signal< sc_lv<12> > tmp_22_fu_837_p1;
    sc_signal< sc_lv<12> > tmp_22_fu_837_p2;
    sc_signal< sc_lv<12> > tmp_22_fu_837_p3;
    sc_signal< sc_lv<12> > tmp_22_fu_837_p4;
    sc_signal< sc_lv<12> > tmp_22_fu_837_p6;
    sc_signal< sc_lv<12> > tmp_23_fu_871_p1;
    sc_signal< sc_lv<12> > tmp_23_fu_871_p2;
    sc_signal< sc_lv<12> > tmp_23_fu_871_p3;
    sc_signal< sc_lv<12> > tmp_23_fu_871_p4;
    sc_signal< sc_lv<12> > tmp_23_fu_871_p6;
    sc_signal< sc_lv<12> > tmp_24_fu_905_p1;
    sc_signal< sc_lv<12> > tmp_24_fu_905_p2;
    sc_signal< sc_lv<12> > tmp_24_fu_905_p3;
    sc_signal< sc_lv<12> > tmp_24_fu_905_p4;
    sc_signal< sc_lv<12> > tmp_24_fu_905_p6;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_345;
    sc_signal< bool > ap_condition_309;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_pp0_stage1;
    static const sc_lv<4> ap_ST_fsm_state6;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<3> ap_const_lv3_7;
    static const sc_lv<7> ap_const_lv7_40;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<32> ap_const_lv32_3;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln220_fu_346_p2();
    void thread_add_ln222_fu_358_p2();
    void thread_add_ln225_fu_302_p2();
    void thread_add_ln227_fu_314_p2();
    void thread_add_ln241_fu_176_p2();
    void thread_and_ln191_1_fu_284_p2();
    void thread_and_ln191_2_fu_290_p2();
    void thread_and_ln191_fu_278_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state6();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_01001();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage1_iter1();
    void thread_ap_condition_309();
    void thread_ap_condition_345();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_152_p4();
    void thread_ap_phi_reg_pp0_iter0_storemerge_i_i_reg_159();
    void thread_ap_ready();
    void thread_ap_sig_allocacmp_sY_load();
    void thread_data_V_data_0_V_blk_n();
    void thread_data_V_data_0_V_read();
    void thread_data_V_data_1_V_blk_n();
    void thread_data_V_data_1_V_read();
    void thread_data_V_data_2_V_blk_n();
    void thread_data_V_data_2_V_read();
    void thread_data_V_data_3_V_blk_n();
    void thread_data_V_data_3_V_read();
    void thread_icmp_ln1496_10_fu_746_p2();
    void thread_icmp_ln1496_11_fu_768_p2();
    void thread_icmp_ln1496_1_fu_494_p2();
    void thread_icmp_ln1496_2_fu_516_p2();
    void thread_icmp_ln1496_3_fu_732_p2();
    void thread_icmp_ln1496_4_fu_564_p2();
    void thread_icmp_ln1496_5_fu_578_p2();
    void thread_icmp_ln1496_6_fu_600_p2();
    void thread_icmp_ln1496_7_fu_648_p2();
    void thread_icmp_ln1496_8_fu_662_p2();
    void thread_icmp_ln1496_9_fu_684_p2();
    void thread_icmp_ln1496_fu_480_p2();
    void thread_icmp_ln191_1_fu_252_p2();
    void thread_icmp_ln191_2_fu_262_p2();
    void thread_icmp_ln191_3_fu_272_p2();
    void thread_icmp_ln191_fu_242_p2();
    void thread_icmp_ln212_fu_296_p2();
    void thread_icmp_ln216_fu_340_p2();
    void thread_icmp_ln241_fu_170_p2();
    void thread_internal_ap_ready();
    void thread_io_acc_block_signal_op153();
    void thread_io_acc_block_signal_op20();
    void thread_line_buffer_Array_V_3_0_0_ce0();
    void thread_line_buffer_Array_V_3_0_0_we0();
    void thread_line_buffer_Array_V_3_0_1_ce0();
    void thread_line_buffer_Array_V_3_0_1_we0();
    void thread_line_buffer_Array_V_3_0_2_ce0();
    void thread_line_buffer_Array_V_3_0_2_we0();
    void thread_line_buffer_Array_V_3_0_3_ce0();
    void thread_line_buffer_Array_V_3_0_3_we0();
    void thread_pool_window_0_V_2_fu_534_p3();
    void thread_pool_window_0_V_4_fu_618_p3();
    void thread_pool_window_0_V_6_fu_702_p3();
    void thread_pool_window_0_V_fu_450_p3();
    void thread_pool_window_1_V_2_fu_542_p3();
    void thread_pool_window_1_V_4_fu_626_p3();
    void thread_pool_window_1_V_6_fu_710_p3();
    void thread_pool_window_1_V_fu_458_p3();
    void thread_pool_window_2_V_2_fu_549_p3();
    void thread_pool_window_2_V_4_fu_633_p3();
    void thread_pool_window_2_V_6_fu_717_p3();
    void thread_pool_window_2_V_fu_465_p3();
    void thread_pool_window_3_V_2_fu_557_p3();
    void thread_pool_window_3_V_4_fu_641_p3();
    void thread_pool_window_3_V_6_fu_725_p3();
    void thread_pool_window_3_V_fu_473_p3();
    void thread_real_start();
    void thread_res_V_data_0_V_blk_n();
    void thread_res_V_data_0_V_din();
    void thread_res_V_data_0_V_write();
    void thread_res_V_data_1_V_blk_n();
    void thread_res_V_data_1_V_din();
    void thread_res_V_data_1_V_write();
    void thread_res_V_data_2_V_blk_n();
    void thread_res_V_data_2_V_din();
    void thread_res_V_data_2_V_write();
    void thread_res_V_data_3_V_blk_n();
    void thread_res_V_data_3_V_din();
    void thread_res_V_data_3_V_write();
    void thread_select_ln222_fu_364_p3();
    void thread_select_ln227_fu_320_p3();
    void thread_select_ln65_10_fu_676_p3();
    void thread_select_ln65_11_fu_526_p3();
    void thread_select_ln65_12_fu_738_p3();
    void thread_select_ln65_13_fu_584_p3();
    void thread_select_ln65_14_fu_760_p3();
    void thread_select_ln65_15_fu_610_p3();
    void thread_select_ln65_16_fu_668_p3();
    void thread_select_ln65_17_fu_694_p3();
    void thread_select_ln65_18_fu_752_p3();
    void thread_select_ln65_19_fu_778_p3();
    void thread_select_ln65_2_fu_508_p3();
    void thread_select_ln65_4_fu_570_p3();
    void thread_select_ln65_6_fu_592_p3();
    void thread_select_ln65_8_fu_654_p3();
    void thread_select_ln65_9_fu_500_p3();
    void thread_select_ln65_fu_486_p3();
    void thread_start_out();
    void thread_start_write();
    void thread_tmp_21_fu_803_p1();
    void thread_tmp_21_fu_803_p2();
    void thread_tmp_21_fu_803_p3();
    void thread_tmp_21_fu_803_p4();
    void thread_tmp_22_fu_837_p1();
    void thread_tmp_22_fu_837_p2();
    void thread_tmp_22_fu_837_p3();
    void thread_tmp_22_fu_837_p4();
    void thread_tmp_23_fu_871_p1();
    void thread_tmp_23_fu_871_p2();
    void thread_tmp_23_fu_871_p3();
    void thread_tmp_23_fu_871_p4();
    void thread_tmp_24_fu_905_p1();
    void thread_tmp_24_fu_905_p2();
    void thread_tmp_24_fu_905_p3();
    void thread_tmp_24_fu_905_p4();
    void thread_zext_ln65_1_fu_606_p1();
    void thread_zext_ln65_2_fu_690_p1();
    void thread_zext_ln65_3_fu_774_p1();
    void thread_zext_ln65_fu_522_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
