Fitter Status : Successful - Tue Nov 28 02:01:27 2017
Quartus Prime Version : 16.1.0 Build 196 10/24/2016 SJ Lite Edition
Revision Name : clarvi_fpga
Top-level Entity Name : clarvi_fpga
Family : Cyclone V
Device : 5CSEMA5F31C6
Timing Models : Final
Logic utilization (in ALMs) : 2,736 / 32,070 ( 9 % )
Total registers : 3370
Total pins : 246 / 457 ( 54 % )
Total virtual pins : 0
Total block memory bits : 2,621,814 / 4,065,280 ( 64 % )
Total RAM Blocks : 324 / 397 ( 82 % )
Total DSP Blocks : 2 / 87 ( 2 % )
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 1 / 6 ( 17 % )
Total DLLs : 0 / 4 ( 0 % )
