# Day- 03
Design and Verify the Rising edge and Falling edge detectors without using FSM.

## Interface Definitions- 
```verilog
module Rising_Falling_edge_detector(
input clk,
input reset,
input Signal,
output rising_edge_o,
output falling_edge_o
    );
```
