$date
	Sat Aug  3 17:43:25 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module FIFO_tb $end
$var wire 1 ! full $end
$var wire 1 " empty $end
$var wire 8 # data_out [7:0] $end
$var parameter 32 $ ADDR_WIDTH $end
$var parameter 32 % DATA_WIDTH $end
$var reg 1 & clk $end
$var reg 8 ' data_in [7:0] $end
$var reg 1 ( rd_en $end
$var reg 1 ) rst $end
$var reg 1 * wr_en $end
$scope module uut $end
$var wire 1 & clk $end
$var wire 8 + data_in [7:0] $end
$var wire 1 ( rd_en $end
$var wire 1 ) rst $end
$var wire 1 * wr_en $end
$var parameter 32 , ADDR_WIDTH $end
$var parameter 32 - DATA_WIDTH $end
$var reg 5 . count [4:0] $end
$var reg 8 / data_out [7:0] $end
$var reg 1 " empty $end
$var reg 1 ! full $end
$var reg 4 0 rd_ptr [3:0] $end
$var reg 4 1 wr_ptr [3:0] $end
$upscope $end
$scope task read_fifo $end
$upscope $end
$scope task write_fifo $end
$var reg 8 2 data [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 -
b100 ,
b1000 %
b100 $
$end
#0
$dumpvars
bx 2
b0 1
b0 0
b0 /
b0 .
b0 +
0*
1)
0(
b0 '
0&
b0 #
1"
0!
$end
#5000
1&
#10000
0&
b10100001 '
b10100001 +
1*
b10100001 2
0)
#15000
b1 .
b1 1
1&
#20000
0&
0*
#25000
0"
1&
#30000
0&
b10110010 '
b10110010 +
1*
b10110010 2
#35000
b10 .
b10 1
1&
#40000
0&
0*
#45000
1&
#50000
0&
b11000011 '
b11000011 +
1*
b11000011 2
#55000
b11 .
b11 1
1&
#60000
0&
0*
#65000
1&
#70000
0&
1(
#75000
b10 .
b1 0
b10100001 #
b10100001 /
1&
#80000
0&
0(
#85000
1&
#90000
0&
1(
#95000
b1 .
b10 0
b10110010 #
b10110010 /
1&
#100000
0&
0(
#105000
1&
#110000
0&
1(
#115000
b0 .
b11 0
b11000011 #
b11000011 /
1&
#120000
0&
0(
#125000
1"
1&
#130000
0&
#135000
1&
#140000
0&
#145000
1&
#150000
0&
