// Seed: 1831472081
module module_0 (
    output tri1 id_0,
    output tri id_1,
    output wand id_2,
    input tri id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input wand id_7,
    input wor id_8,
    output supply1 id_9,
    input wand id_10,
    input wire id_11,
    input wand id_12
);
  wire id_14;
  wire id_15;
endmodule
module module_1 (
    output wire  id_0,
    output wor   id_1,
    output logic id_2,
    input  logic id_3
);
  wand id_5;
  module_0(
      id_0, id_0, id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5
  );
  assign id_1 = id_5;
  always id_2 <= id_3;
  wire id_6;
  assign id_0 = 1'b0 == 1'b0;
  wire id_7;
  wire id_8;
endmodule
