#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Jun  9 00:13:37 2025
# Process ID         : 23588
# Current directory  : C:/Users/mulla/Documents/thesis/ip_repo
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent22548 C:\Users\mulla\Documents\thesis\ip_repo\edit_kalman_block_design_v1_0.xpr
# Log file           : C:/Users/mulla/Documents/thesis/ip_repo/vivado.log
# Journal file       : C:/Users/mulla/Documents/thesis/ip_repo\vivado.jou
# Running On         : Laptop45877481
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 13th Gen Intel(R) Core(TM) i7-1355U
# CPU Frequency      : 2611 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 12
# Host memory        : 16876 MB
# Swap memory        : 18423 MB
# Total Virtual      : 35300 MB
# Available Virtual  : 6513 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/mulla/Documents/thesis/ip_repo/edit_kalman_block_design_v1_0.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/mulla/Documents/thesis/ip_repo/edit_kalman_block_design_v1_0.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mulla/Documents/thesis/ip_repo/kalman_block_design_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:50 ; elapsed = 00:00:25 . Memory (MB): peak = 1643.324 ; gain = 439.574
update_compile_order -fileset sources_1
ipx::open_ipxact_file C:/Users/mulla/Documents/thesis/ip_repo/kalman_block_design_1_0/component.xml
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/mulla/Documents/thesis/project_1/project_1.srcs/sources_1/imports/kalman_block_design_1_0/hdl/kalman_block_design.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/mulla/Documents/thesis/project_1/project_1.srcs/sources_1/imports/kalman_block_design_1_0/hdl/kalman_block_design_master_stream_v1_0_M00_AXIS.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/Users/mulla/Documents/thesis/project_1/project_1.srcs/sources_1/imports/kalman_block_design_1_0/hdl/kalman_block_design_slave_stream_v1_0_S01_AXIS.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/mulla/Documents/thesis/verilog/gain.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/mulla/Documents/thesis/verilog/kalman.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/mulla/Documents/thesis/ip_repo/kalman_block_design_1_0/hdl/kalman_block_design_master_stream_v1_0_M00_AXIS.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/mulla/Documents/thesis/ip_repo/kalman_block_design_1_0/hdl/kalman_block_design_slave_stream_v1_0_S01_AXIS.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/mulla/Documents/thesis/verilog/kalman_predict.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/mulla/Documents/thesis/verilog/kalman_update.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/mulla/Documents/thesis/verilog/matrix_add.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/mulla/Documents/thesis/verilog/matrix_subtract.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/mulla/Documents/thesis/verilog/matrix_transpose.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/mulla/Documents/thesis/verilog/vector_add_sub.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/mulla/Documents/thesis/ip_repo/kalman_block_design_1_0/hdl/kalman_block_design.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/mulla/Documents/thesis/project_1/project_1.srcs/sources_1/imports/kalman_block_design_1_0/hdl/kalman_block_design.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/mulla/Documents/thesis/project_1/project_1.srcs/sources_1/imports/kalman_block_design_1_0/hdl/kalman_block_design_master_stream_v1_0_M00_AXIS.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/Users/mulla/Documents/thesis/project_1/project_1.srcs/sources_1/imports/kalman_block_design_1_0/hdl/kalman_block_design_slave_stream_v1_0_S01_AXIS.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/mulla/Documents/thesis/verilog/gain.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/mulla/Documents/thesis/verilog/kalman.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/mulla/Documents/thesis/ip_repo/kalman_block_design_1_0/hdl/kalman_block_design_master_stream_v1_0_M00_AXIS.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/mulla/Documents/thesis/ip_repo/kalman_block_design_1_0/hdl/kalman_block_design_slave_stream_v1_0_S01_AXIS.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/mulla/Documents/thesis/verilog/kalman_predict.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/mulla/Documents/thesis/verilog/kalman_update.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/mulla/Documents/thesis/verilog/matrix_add.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/mulla/Documents/thesis/verilog/matrix_inverse.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/mulla/Documents/thesis/verilog/matrix_multiplication.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/mulla/Documents/thesis/verilog/matrix_subtract.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/mulla/Documents/thesis/verilog/matrix_transpose.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/mulla/Documents/thesis/verilog/vector_add_sub.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/mulla/Documents/thesis/ip_repo/kalman_block_design_1_0/hdl/kalman_block_design.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
CRITICAL WARNING: [IP_Flow 19-3432] UI File xgui/user_vkalman_block_design:1_0.tcl does not exist
WARNING: [IP_Flow 19-2991] No XGUI Files found 
WARNING: [IP_Flow 19-4321] Packaging IP GUI table is not supported
WARNING: [IP_Flow 19-469] Gui parameter('M00_AXIS.WIZ_DATA_WIDTH') creation is incomplete. Corresponding component parameter does not exist
WARNING: [IP_Flow 19-469] Gui parameter('S01_AXIS.WIZ_DATA_WIDTH') creation is incomplete. Corresponding component parameter does not exist
WARNING: [IP_Flow 19-469] Gui parameter('M00_AXIS_RST.POLARITY') creation is incomplete. Corresponding component parameter does not exist
WARNING: [IP_Flow 19-469] Gui parameter('M00_AXIS_CLK.ASSOCIATED_BUSIF') creation is incomplete. Corresponding component parameter does not exist
WARNING: [IP_Flow 19-469] Gui parameter('M00_AXIS_CLK.ASSOCIATED_RESET') creation is incomplete. Corresponding component parameter does not exist
WARNING: [IP_Flow 19-469] Gui parameter('S01_AXIS_RST.POLARITY') creation is incomplete. Corresponding component parameter does not exist
WARNING: [IP_Flow 19-469] Gui parameter('S01_AXIS_CLK.ASSOCIATED_BUSIF') creation is incomplete. Corresponding component parameter does not exist
WARNING: [IP_Flow 19-469] Gui parameter('S01_AXIS_CLK.ASSOCIATED_RESET') creation is incomplete. Corresponding component parameter does not exist
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_M00_AXIS_TDATA_WIDTH (C M00 AXIS TDATA WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_M00_AXIS_START_COUNT (C M00 AXIS START COUNT)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-11889] HDL Parameter 'C_S01_AXIS_TDATA_WIDTH (C S01 AXIS TDATA WIDTH)': Order is obsolete with XGUI version >= 2.0
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-11770] Clock interface 'M00_AXIS_CLK' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-11770] Clock interface 'S01_AXIS_CLK' has no FREQ_HZ parameter.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': Component file '../../project_1/project_1.srcs/sources_1/imports/kalman_block_design_1_0/hdl/kalman_block_design.v' (c:/Users/mulla/Documents/thesis/ip_repo/kalman_block_design_1_0/../../project_1/project_1.srcs/sources_1/imports/kalman_block_design_1_0/hdl/kalman_block_design.v) does not exist.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': Component file '../../project_1/project_1.srcs/sources_1/imports/kalman_block_design_1_0/hdl/kalman_block_design_master_stream_v1_0_M00_AXIS.v' (c:/Users/mulla/Documents/thesis/ip_repo/kalman_block_design_1_0/../../project_1/project_1.srcs/sources_1/imports/kalman_block_design_1_0/hdl/kalman_block_design_master_stream_v1_0_M00_AXIS.v) does not exist.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': Component file '../../project_1/project_1.srcs/sources_1/imports/kalman_block_design_1_0/hdl/kalman_block_design_slave_stream_v1_0_S01_AXIS.v' (c:/Users/mulla/Documents/thesis/ip_repo/kalman_block_design_1_0/../../project_1/project_1.srcs/sources_1/imports/kalman_block_design_1_0/hdl/kalman_block_design_slave_stream_v1_0_S01_AXIS.v) does not exist.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': Component file '../../project_1/project_1.srcs/sources_1/imports/kalman_block_design_1_0/hdl/kalman_block_design.v' (c:/Users/mulla/Documents/thesis/ip_repo/kalman_block_design_1_0/../../project_1/project_1.srcs/sources_1/imports/kalman_block_design_1_0/hdl/kalman_block_design.v) does not exist.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': Component file '../../project_1/project_1.srcs/sources_1/imports/kalman_block_design_1_0/hdl/kalman_block_design_master_stream_v1_0_M00_AXIS.v' (c:/Users/mulla/Documents/thesis/ip_repo/kalman_block_design_1_0/../../project_1/project_1.srcs/sources_1/imports/kalman_block_design_1_0/hdl/kalman_block_design_master_stream_v1_0_M00_AXIS.v) does not exist.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': Component file '../../project_1/project_1.srcs/sources_1/imports/kalman_block_design_1_0/hdl/kalman_block_design_slave_stream_v1_0_S01_AXIS.v' (c:/Users/mulla/Documents/thesis/ip_repo/kalman_block_design_1_0/../../project_1/project_1.srcs/sources_1/imports/kalman_block_design_1_0/hdl/kalman_block_design_slave_stream_v1_0_S01_AXIS.v) does not exist.
WARNING: [IP_Flow 19-731] File Group 'xilinx_xpgui (UI Layout)': "xgui/user_vkalman_block_design:1_0.tcl" file path is not relative to the IP root directory.
INFO: [IP_Flow 19-2181] Payment is not required for this core.
WARNING: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/mulla/Documents/thesis/ip_repo/kalman_block_design_1_0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/mulla/Documents/thesis/ip_repo/kalman_block_design_1_0'
WARNING: [IP_Flow 19-4321] Packaging IP GUI table is not supported
