## ToDo:

- different RAMs
- RAM read/write rights
- create ASIC dependet hardware on generation and not with defines in verilog
- Trigger
- modify rfg script for simple usage
	- add some example scripts
	- test a huge registerfile with the example script
- html-generator rreinit source register not working 
- update rfs_to_rfg Tool (external)
- add unit-test for RF_Wrapper
- add unit-test for RF.rf
- internal RFs
- registerfile_template Registerfunction function divide by counter register and "normal" register
- aligner are not working
	- add aligner as class in the rfg.tm
	- add aligner in the addressing scheme
- rewrite checker
- add hierarchical RFs in RF_wrapper 
- multiple external RFs with different names
- hw_clear
- external ram