$date
	Wed Sep  3 12:32:46 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_not_gate $end
$var wire 1 ! y $end
$var reg 1 " a $end
$scope module dut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
z$
0#
0"
z!
$end
#5
1#
1"
#10
