// Seed: 371027564
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout logic [7:0] id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  always #1 begin : LABEL_0
    if (1) force id_1 = id_8[1];
  end
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout logic [7:0] id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  logic [1 'b0 : 1  !=?  -1] id_10;
  parameter id_11 = 1;
  assign id_4[-1] = id_8;
  supply1 id_12 = -1'b0;
  wire id_13 = id_11;
  wire id_14;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_13,
      id_13,
      id_5,
      id_9,
      id_6,
      id_4,
      id_12
  );
  genvar id_15;
  parameter id_16 = id_11;
endmodule
