{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576004384776 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create VHDL File Quartus Prime " "Running Quartus Prime Create VHDL File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576004384776 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 10 13:59:44 2019 " "Processing started: Tue Dec 10 13:59:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576004384776 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1576004384776 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MultiMips -c SingleMIPS --convert_bdf_to_vhdl=W:/ECE3445/Lab6/mips_pipelined_processor.bdf " "Command: quartus_map --read_settings_files=on --write_settings_files=off MultiMips -c SingleMIPS --convert_bdf_to_vhdl=W:/ECE3445/Lab6/mips_pipelined_processor.bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1576004384776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_pipelined_processor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mips_pipelined_processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mips_pipelined_processor " "Found entity 1: mips_pipelined_processor" {  } { { "mips_pipelined_processor.bdf" "" { Schematic "W:/ECE3445/Lab6/mips_pipelined_processor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576004385729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1576004385729 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1576004385780 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "mips_pipelined_processor.bdf" "" { Schematic "W:/ECE3445/Lab6/mips_pipelined_processor.bdf" { { 248 952 984 248 "" "" } { 248 952 952 264 "" "" } { 264 831 848 344 "dmemin\[31..0\]" "" } { 264 848 952 264 "<<__\$DEF_ALIAS2485>>" "" } { 264 808 824 264 "" "" } { 264 824 848 264 "" "" } { 264 808 825 328 "rdtwo\[31..0\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Design Software" 0 -1 1576004385795 ""}
{ "Warning" "WGDFX_DESIGN_NAME_CONTAIN_NUMBER" "32bitalu " "Design name for \"32bitalu\" contains a number -- illegal for Verilog HDL and VHDL -- adding \"\\\" in front of name" {  } { { "mips_pipelined_processor.bdf" "" { Schematic "W:/ECE3445/Lab6/mips_pipelined_processor.bdf" { } } }  } 0 275015 "Design name for \"%1!s!\" contains a number -- illegal for Verilog HDL and VHDL -- adding \"\\\" in front of name" 0 0 "Design Software" 0 -1 1576004385804 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create VHDL File 0 s 2 s Quartus Prime " "Quartus Prime Create VHDL File was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4673 " "Peak virtual memory: 4673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576004385861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 10 13:59:45 2019 " "Processing ended: Tue Dec 10 13:59:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576004385861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576004385861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576004385861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1576004385861 ""}
