Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Sep  2 18:08:25 2023
| Host         : LAPTOP-1GE83082 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file convolution_timing_summary_routed.rpt -pb convolution_timing_summary_routed.pb -rpx convolution_timing_summary_routed.rpx -warn_on_violation
| Design       : convolution
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.616        0.000                      0                  436        0.179        0.000                      0                  436        3.500        0.000                       0                   182  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               3.616        0.000                      0                  436        0.179        0.000                      0                  436        3.500        0.000                       0                   182  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        3.616ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.616ns  (required time - arrival time)
  Source:                 fsm0/counter_kernel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fsm0/FSM_sequential_r_st_present_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        4.367ns  (logic 1.990ns (45.572%)  route 2.377ns (54.428%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 12.458 - 8.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.753     4.976    fsm0/clk_IBUF_BUFG
    SLICE_X39Y2          FDRE                                         r  fsm0/counter_kernel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDRE (Prop_fdre_C_Q)         0.456     5.432 f  fsm0/counter_kernel_reg[2]/Q
                         net (fo=3, routed)           0.856     6.288    fsm0/counter_kernel_reg_n_0_[2]
    SLICE_X38Y4          LUT2 (Prop_lut2_I0_O)        0.124     6.412 r  fsm0/w_st_next2_carry_i_8/O
                         net (fo=1, routed)           0.000     6.412    fsm0/w_st_next2_carry_i_8_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.925 r  fsm0/w_st_next2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.925    fsm0/w_st_next2_carry_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.042 r  fsm0/w_st_next2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.042    fsm0/w_st_next2_carry__0_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.159 r  fsm0/w_st_next2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.159    fsm0/w_st_next2_carry__1_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.388 f  fsm0/w_st_next2_carry__2/CO[2]
                         net (fo=2, routed)           0.851     8.239    fsm0/w_st_next20_in
    SLICE_X42Y7          LUT2 (Prop_lut2_I0_O)        0.310     8.549 f  fsm0/FSM_sequential_r_st_present[0]_i_3/O
                         net (fo=1, routed)           0.670     9.219    fsm0/FSM_sequential_r_st_present[0]_i_3_n_0
    SLICE_X42Y7          LUT6 (Prop_lut6_I3_O)        0.124     9.343 r  fsm0/FSM_sequential_r_st_present[0]_i_1/O
                         net (fo=1, routed)           0.000     9.343    fsm0/w_st_next[0]
    SLICE_X42Y7          FDCE                                         r  fsm0/FSM_sequential_r_st_present_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.575    12.458    fsm0/clk_IBUF_BUFG
    SLICE_X42Y7          FDCE                                         r  fsm0/FSM_sequential_r_st_present_reg[0]/C
                         clock pessimism              0.455    12.913    
                         clock uncertainty           -0.035    12.878    
    SLICE_X42Y7          FDCE (Setup_fdce_C_D)        0.081    12.959    fsm0/FSM_sequential_r_st_present_reg[0]
  -------------------------------------------------------------------
                         required time                         12.959    
                         arrival time                          -9.343    
  -------------------------------------------------------------------
                         slack                                  3.616    

Slack (MET) :             3.788ns  (required time - arrival time)
  Source:                 fsm0/FSM_sequential_r_st_present_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fsm0/counter_img_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.642ns (17.249%)  route 3.080ns (82.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 12.457 - 8.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.753     4.976    fsm0/clk_IBUF_BUFG
    SLICE_X42Y7          FDCE                                         r  fsm0/FSM_sequential_r_st_present_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          FDCE (Prop_fdce_C_Q)         0.518     5.494 f  fsm0/FSM_sequential_r_st_present_reg[0]/Q
                         net (fo=13, routed)          1.335     6.829    fsm0/r_st_present[0]
    SLICE_X42Y4          LUT3 (Prop_lut3_I0_O)        0.124     6.953 r  fsm0/counter_out[31]_i_1/O
                         net (fo=63, routed)          1.745     8.698    fsm0/counter_out[31]_i_1_n_0
    SLICE_X40Y9          FDRE                                         r  fsm0/counter_img_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.574    12.457    fsm0/clk_IBUF_BUFG
    SLICE_X40Y9          FDRE                                         r  fsm0/counter_img_reg[29]/C
                         clock pessimism              0.493    12.950    
                         clock uncertainty           -0.035    12.915    
    SLICE_X40Y9          FDRE (Setup_fdre_C_R)       -0.429    12.486    fsm0/counter_img_reg[29]
  -------------------------------------------------------------------
                         required time                         12.486    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                  3.788    

Slack (MET) :             3.788ns  (required time - arrival time)
  Source:                 fsm0/FSM_sequential_r_st_present_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fsm0/counter_img_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.642ns (17.249%)  route 3.080ns (82.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 12.457 - 8.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.753     4.976    fsm0/clk_IBUF_BUFG
    SLICE_X42Y7          FDCE                                         r  fsm0/FSM_sequential_r_st_present_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          FDCE (Prop_fdce_C_Q)         0.518     5.494 f  fsm0/FSM_sequential_r_st_present_reg[0]/Q
                         net (fo=13, routed)          1.335     6.829    fsm0/r_st_present[0]
    SLICE_X42Y4          LUT3 (Prop_lut3_I0_O)        0.124     6.953 r  fsm0/counter_out[31]_i_1/O
                         net (fo=63, routed)          1.745     8.698    fsm0/counter_out[31]_i_1_n_0
    SLICE_X40Y9          FDRE                                         r  fsm0/counter_img_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.574    12.457    fsm0/clk_IBUF_BUFG
    SLICE_X40Y9          FDRE                                         r  fsm0/counter_img_reg[30]/C
                         clock pessimism              0.493    12.950    
                         clock uncertainty           -0.035    12.915    
    SLICE_X40Y9          FDRE (Setup_fdre_C_R)       -0.429    12.486    fsm0/counter_img_reg[30]
  -------------------------------------------------------------------
                         required time                         12.486    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                  3.788    

Slack (MET) :             3.788ns  (required time - arrival time)
  Source:                 fsm0/FSM_sequential_r_st_present_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fsm0/counter_img_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.642ns (17.249%)  route 3.080ns (82.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.457ns = ( 12.457 - 8.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.753     4.976    fsm0/clk_IBUF_BUFG
    SLICE_X42Y7          FDCE                                         r  fsm0/FSM_sequential_r_st_present_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          FDCE (Prop_fdce_C_Q)         0.518     5.494 f  fsm0/FSM_sequential_r_st_present_reg[0]/Q
                         net (fo=13, routed)          1.335     6.829    fsm0/r_st_present[0]
    SLICE_X42Y4          LUT3 (Prop_lut3_I0_O)        0.124     6.953 r  fsm0/counter_out[31]_i_1/O
                         net (fo=63, routed)          1.745     8.698    fsm0/counter_out[31]_i_1_n_0
    SLICE_X40Y9          FDRE                                         r  fsm0/counter_img_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.574    12.457    fsm0/clk_IBUF_BUFG
    SLICE_X40Y9          FDRE                                         r  fsm0/counter_img_reg[31]/C
                         clock pessimism              0.493    12.950    
                         clock uncertainty           -0.035    12.915    
    SLICE_X40Y9          FDRE (Setup_fdre_C_R)       -0.429    12.486    fsm0/counter_img_reg[31]
  -------------------------------------------------------------------
                         required time                         12.486    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                  3.788    

Slack (MET) :             3.927ns  (required time - arrival time)
  Source:                 fsm0/FSM_sequential_r_st_present_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fsm0/counter_img_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.642ns (17.915%)  route 2.942ns (82.085%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 12.458 - 8.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.753     4.976    fsm0/clk_IBUF_BUFG
    SLICE_X42Y7          FDCE                                         r  fsm0/FSM_sequential_r_st_present_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          FDCE (Prop_fdce_C_Q)         0.518     5.494 f  fsm0/FSM_sequential_r_st_present_reg[0]/Q
                         net (fo=13, routed)          1.335     6.829    fsm0/r_st_present[0]
    SLICE_X42Y4          LUT3 (Prop_lut3_I0_O)        0.124     6.953 r  fsm0/counter_out[31]_i_1/O
                         net (fo=63, routed)          1.607     8.560    fsm0/counter_out[31]_i_1_n_0
    SLICE_X40Y8          FDRE                                         r  fsm0/counter_img_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.575    12.458    fsm0/clk_IBUF_BUFG
    SLICE_X40Y8          FDRE                                         r  fsm0/counter_img_reg[25]/C
                         clock pessimism              0.493    12.951    
                         clock uncertainty           -0.035    12.916    
    SLICE_X40Y8          FDRE (Setup_fdre_C_R)       -0.429    12.487    fsm0/counter_img_reg[25]
  -------------------------------------------------------------------
                         required time                         12.487    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  3.927    

Slack (MET) :             3.927ns  (required time - arrival time)
  Source:                 fsm0/FSM_sequential_r_st_present_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fsm0/counter_img_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.642ns (17.915%)  route 2.942ns (82.085%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 12.458 - 8.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.753     4.976    fsm0/clk_IBUF_BUFG
    SLICE_X42Y7          FDCE                                         r  fsm0/FSM_sequential_r_st_present_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          FDCE (Prop_fdce_C_Q)         0.518     5.494 f  fsm0/FSM_sequential_r_st_present_reg[0]/Q
                         net (fo=13, routed)          1.335     6.829    fsm0/r_st_present[0]
    SLICE_X42Y4          LUT3 (Prop_lut3_I0_O)        0.124     6.953 r  fsm0/counter_out[31]_i_1/O
                         net (fo=63, routed)          1.607     8.560    fsm0/counter_out[31]_i_1_n_0
    SLICE_X40Y8          FDRE                                         r  fsm0/counter_img_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.575    12.458    fsm0/clk_IBUF_BUFG
    SLICE_X40Y8          FDRE                                         r  fsm0/counter_img_reg[26]/C
                         clock pessimism              0.493    12.951    
                         clock uncertainty           -0.035    12.916    
    SLICE_X40Y8          FDRE (Setup_fdre_C_R)       -0.429    12.487    fsm0/counter_img_reg[26]
  -------------------------------------------------------------------
                         required time                         12.487    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  3.927    

Slack (MET) :             3.927ns  (required time - arrival time)
  Source:                 fsm0/FSM_sequential_r_st_present_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fsm0/counter_img_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.642ns (17.915%)  route 2.942ns (82.085%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 12.458 - 8.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.753     4.976    fsm0/clk_IBUF_BUFG
    SLICE_X42Y7          FDCE                                         r  fsm0/FSM_sequential_r_st_present_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          FDCE (Prop_fdce_C_Q)         0.518     5.494 f  fsm0/FSM_sequential_r_st_present_reg[0]/Q
                         net (fo=13, routed)          1.335     6.829    fsm0/r_st_present[0]
    SLICE_X42Y4          LUT3 (Prop_lut3_I0_O)        0.124     6.953 r  fsm0/counter_out[31]_i_1/O
                         net (fo=63, routed)          1.607     8.560    fsm0/counter_out[31]_i_1_n_0
    SLICE_X40Y8          FDRE                                         r  fsm0/counter_img_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.575    12.458    fsm0/clk_IBUF_BUFG
    SLICE_X40Y8          FDRE                                         r  fsm0/counter_img_reg[27]/C
                         clock pessimism              0.493    12.951    
                         clock uncertainty           -0.035    12.916    
    SLICE_X40Y8          FDRE (Setup_fdre_C_R)       -0.429    12.487    fsm0/counter_img_reg[27]
  -------------------------------------------------------------------
                         required time                         12.487    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  3.927    

Slack (MET) :             3.927ns  (required time - arrival time)
  Source:                 fsm0/FSM_sequential_r_st_present_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fsm0/counter_img_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.642ns (17.915%)  route 2.942ns (82.085%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 12.458 - 8.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.753     4.976    fsm0/clk_IBUF_BUFG
    SLICE_X42Y7          FDCE                                         r  fsm0/FSM_sequential_r_st_present_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          FDCE (Prop_fdce_C_Q)         0.518     5.494 f  fsm0/FSM_sequential_r_st_present_reg[0]/Q
                         net (fo=13, routed)          1.335     6.829    fsm0/r_st_present[0]
    SLICE_X42Y4          LUT3 (Prop_lut3_I0_O)        0.124     6.953 r  fsm0/counter_out[31]_i_1/O
                         net (fo=63, routed)          1.607     8.560    fsm0/counter_out[31]_i_1_n_0
    SLICE_X40Y8          FDRE                                         r  fsm0/counter_img_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.575    12.458    fsm0/clk_IBUF_BUFG
    SLICE_X40Y8          FDRE                                         r  fsm0/counter_img_reg[28]/C
                         clock pessimism              0.493    12.951    
                         clock uncertainty           -0.035    12.916    
    SLICE_X40Y8          FDRE (Setup_fdre_C_R)       -0.429    12.487    fsm0/counter_img_reg[28]
  -------------------------------------------------------------------
                         required time                         12.487    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  3.927    

Slack (MET) :             3.996ns  (required time - arrival time)
  Source:                 fsm0/counter_kernel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fsm0/FSM_sequential_r_st_present_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 1.990ns (49.954%)  route 1.994ns (50.046%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns = ( 12.459 - 8.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.753     4.976    fsm0/clk_IBUF_BUFG
    SLICE_X39Y2          FDRE                                         r  fsm0/counter_kernel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDRE (Prop_fdre_C_Q)         0.456     5.432 f  fsm0/counter_kernel_reg[2]/Q
                         net (fo=3, routed)           0.856     6.288    fsm0/counter_kernel_reg_n_0_[2]
    SLICE_X38Y4          LUT2 (Prop_lut2_I0_O)        0.124     6.412 r  fsm0/w_st_next2_carry_i_8/O
                         net (fo=1, routed)           0.000     6.412    fsm0/w_st_next2_carry_i_8_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.925 r  fsm0/w_st_next2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.925    fsm0/w_st_next2_carry_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.042 r  fsm0/w_st_next2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.042    fsm0/w_st_next2_carry__0_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.159 r  fsm0/w_st_next2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.159    fsm0/w_st_next2_carry__1_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.388 r  fsm0/w_st_next2_carry__2/CO[2]
                         net (fo=2, routed)           0.832     8.220    fsm0/w_st_next20_in
    SLICE_X42Y7          LUT6 (Prop_lut6_I2_O)        0.310     8.530 r  fsm0/FSM_sequential_r_st_present[1]_i_4/O
                         net (fo=1, routed)           0.306     8.836    fsm0/FSM_sequential_r_st_present[1]_i_4_n_0
    SLICE_X42Y6          LUT2 (Prop_lut2_I1_O)        0.124     8.960 r  fsm0/FSM_sequential_r_st_present[1]_i_1/O
                         net (fo=1, routed)           0.000     8.960    fsm0/w_st_next[1]
    SLICE_X42Y6          FDCE                                         r  fsm0/FSM_sequential_r_st_present_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.576    12.459    fsm0/clk_IBUF_BUFG
    SLICE_X42Y6          FDCE                                         r  fsm0/FSM_sequential_r_st_present_reg[1]/C
                         clock pessimism              0.455    12.914    
                         clock uncertainty           -0.035    12.879    
    SLICE_X42Y6          FDCE (Setup_fdce_C_D)        0.077    12.956    fsm0/FSM_sequential_r_st_present_reg[1]
  -------------------------------------------------------------------
                         required time                         12.956    
                         arrival time                          -8.960    
  -------------------------------------------------------------------
                         slack                                  3.996    

Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 fsm0/FSM_sequential_r_st_present_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fsm0/counter_img_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.642ns (18.688%)  route 2.793ns (81.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 12.458 - 8.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.753     4.976    fsm0/clk_IBUF_BUFG
    SLICE_X42Y7          FDCE                                         r  fsm0/FSM_sequential_r_st_present_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          FDCE (Prop_fdce_C_Q)         0.518     5.494 f  fsm0/FSM_sequential_r_st_present_reg[0]/Q
                         net (fo=13, routed)          1.335     6.829    fsm0/r_st_present[0]
    SLICE_X42Y4          LUT3 (Prop_lut3_I0_O)        0.124     6.953 r  fsm0/counter_out[31]_i_1/O
                         net (fo=63, routed)          1.459     8.411    fsm0/counter_out[31]_i_1_n_0
    SLICE_X40Y7          FDRE                                         r  fsm0/counter_img_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.575    12.458    fsm0/clk_IBUF_BUFG
    SLICE_X40Y7          FDRE                                         r  fsm0/counter_img_reg[21]/C
                         clock pessimism              0.493    12.951    
                         clock uncertainty           -0.035    12.916    
    SLICE_X40Y7          FDRE (Setup_fdre_C_R)       -0.429    12.487    fsm0/counter_img_reg[21]
  -------------------------------------------------------------------
                         required time                         12.487    
                         arrival time                          -8.411    
  -------------------------------------------------------------------
                         slack                                  4.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 pipeline0/l1_for[2].l3_if.dff0/GEN[1].SECONDS.DDF_N_2/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pipeline0/l1_for[3].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.564     1.491    pipeline0/l1_for[2].l3_if.dff0/GEN[1].SECONDS.DDF_N_2/CLK
    SLICE_X33Y1          FDCE                                         r  pipeline0/l1_for[2].l3_if.dff0/GEN[1].SECONDS.DDF_N_2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDCE (Prop_fdce_C_Q)         0.141     1.632 r  pipeline0/l1_for[2].l3_if.dff0/GEN[1].SECONDS.DDF_N_2/q_reg[1]/Q
                         net (fo=1, routed)           0.110     1.742    pipeline0/l1_for[3].l2_if.dff0/GEN[0].FIRST.DDF_N_1/D[1]
    SLICE_X33Y1          FDCE                                         r  pipeline0/l1_for[3].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.832     2.008    pipeline0/l1_for[3].l2_if.dff0/GEN[0].FIRST.DDF_N_1/CLK
    SLICE_X33Y1          FDCE                                         r  pipeline0/l1_for[3].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[1]/C
                         clock pessimism             -0.517     1.491    
    SLICE_X33Y1          FDCE (Hold_fdce_C_D)         0.072     1.563    pipeline0/l1_for[3].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 pipeline0/l1_for[0].l1_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pipeline0/l1_for[1].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.282%)  route 0.139ns (49.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.592     1.519    pipeline0/l1_for[0].l1_if.dff0/GEN[0].FIRST.DDF_N_1/CLK
    SLICE_X41Y4          FDCE                                         r  pipeline0/l1_for[0].l1_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  pipeline0/l1_for[0].l1_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[6]/Q
                         net (fo=4, routed)           0.139     1.799    pipeline0/l1_for[1].l2_if.dff0/GEN[0].FIRST.DDF_N_1/D[6]
    SLICE_X38Y4          FDCE                                         r  pipeline0/l1_for[1].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.859     2.035    pipeline0/l1_for[1].l2_if.dff0/GEN[0].FIRST.DDF_N_1/CLK
    SLICE_X38Y4          FDCE                                         r  pipeline0/l1_for[1].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[6]/C
                         clock pessimism             -0.482     1.553    
    SLICE_X38Y4          FDCE (Hold_fdce_C_D)         0.063     1.616    pipeline0/l1_for[1].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 pipeline0/l1_for[2].l3_if.dff0/GEN[1].SECONDS.DDF_N_2/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pipeline0/l1_for[3].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.444%)  route 0.144ns (50.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.564     1.491    pipeline0/l1_for[2].l3_if.dff0/GEN[1].SECONDS.DDF_N_2/CLK
    SLICE_X33Y1          FDCE                                         r  pipeline0/l1_for[2].l3_if.dff0/GEN[1].SECONDS.DDF_N_2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDCE (Prop_fdce_C_Q)         0.141     1.632 r  pipeline0/l1_for[2].l3_if.dff0/GEN[1].SECONDS.DDF_N_2/q_reg[2]/Q
                         net (fo=1, routed)           0.144     1.776    pipeline0/l1_for[3].l2_if.dff0/GEN[0].FIRST.DDF_N_1/D[2]
    SLICE_X32Y1          FDCE                                         r  pipeline0/l1_for[3].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.832     2.008    pipeline0/l1_for[3].l2_if.dff0/GEN[0].FIRST.DDF_N_1/CLK
    SLICE_X32Y1          FDCE                                         r  pipeline0/l1_for[3].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[2]/C
                         clock pessimism             -0.504     1.504    
    SLICE_X32Y1          FDCE (Hold_fdce_C_D)         0.085     1.589    pipeline0/l1_for[3].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 pipeline0/l1_for[0].l1_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pipeline0/l1_for[1].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.271%)  route 0.139ns (49.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.592     1.519    pipeline0/l1_for[0].l1_if.dff0/GEN[0].FIRST.DDF_N_1/CLK
    SLICE_X41Y5          FDCE                                         r  pipeline0/l1_for[0].l1_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  pipeline0/l1_for[0].l1_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[5]/Q
                         net (fo=6, routed)           0.139     1.799    pipeline0/l1_for[1].l2_if.dff0/GEN[0].FIRST.DDF_N_1/D[5]
    SLICE_X38Y5          FDCE                                         r  pipeline0/l1_for[1].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.859     2.035    pipeline0/l1_for[1].l2_if.dff0/GEN[0].FIRST.DDF_N_1/CLK
    SLICE_X38Y5          FDCE                                         r  pipeline0/l1_for[1].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[5]/C
                         clock pessimism             -0.482     1.553    
    SLICE_X38Y5          FDCE (Hold_fdce_C_D)         0.059     1.612    pipeline0/l1_for[1].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 pipeline0/l1_for[0].l1_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pipeline0/l1_for[1].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.064%)  route 0.141ns (49.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.592     1.519    pipeline0/l1_for[0].l1_if.dff0/GEN[0].FIRST.DDF_N_1/CLK
    SLICE_X41Y4          FDCE                                         r  pipeline0/l1_for[0].l1_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  pipeline0/l1_for[0].l1_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[3]/Q
                         net (fo=13, routed)          0.141     1.800    pipeline0/l1_for[1].l2_if.dff0/GEN[0].FIRST.DDF_N_1/D[3]
    SLICE_X38Y4          FDCE                                         r  pipeline0/l1_for[1].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.859     2.035    pipeline0/l1_for[1].l2_if.dff0/GEN[0].FIRST.DDF_N_1/CLK
    SLICE_X38Y4          FDCE                                         r  pipeline0/l1_for[1].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[3]/C
                         clock pessimism             -0.482     1.553    
    SLICE_X38Y4          FDCE (Hold_fdce_C_D)         0.059     1.612    pipeline0/l1_for[1].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 kernel_buffer/GEN[0].FIRST.DDF_N_1/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kernel_buffer/GEN[1].SECONDS.DDF_N_2/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.219%)  route 0.171ns (54.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.564     1.491    kernel_buffer/GEN[0].FIRST.DDF_N_1/CLK
    SLICE_X33Y2          FDCE                                         r  kernel_buffer/GEN[0].FIRST.DDF_N_1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDCE (Prop_fdce_C_Q)         0.141     1.632 r  kernel_buffer/GEN[0].FIRST.DDF_N_1/q_reg[0]/Q
                         net (fo=13, routed)          0.171     1.803    kernel_buffer/GEN[1].SECONDS.DDF_N_2/q_reg[7]_1[0]
    SLICE_X34Y2          FDCE                                         r  kernel_buffer/GEN[1].SECONDS.DDF_N_2/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.833     2.009    kernel_buffer/GEN[1].SECONDS.DDF_N_2/CLK
    SLICE_X34Y2          FDCE                                         r  kernel_buffer/GEN[1].SECONDS.DDF_N_2/q_reg[0]/C
                         clock pessimism             -0.482     1.527    
    SLICE_X34Y2          FDCE (Hold_fdce_C_D)         0.085     1.612    kernel_buffer/GEN[1].SECONDS.DDF_N_2/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 pipeline0/l1_for[0].l1_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pipeline0/l1_for[1].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.991%)  route 0.141ns (50.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.591     1.518    pipeline0/l1_for[0].l1_if.dff0/GEN[0].FIRST.DDF_N_1/CLK
    SLICE_X37Y1          FDCE                                         r  pipeline0/l1_for[0].l1_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y1          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  pipeline0/l1_for[0].l1_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[1]/Q
                         net (fo=17, routed)          0.141     1.800    pipeline0/l1_for[1].l2_if.dff0/GEN[0].FIRST.DDF_N_1/D[1]
    SLICE_X37Y1          FDCE                                         r  pipeline0/l1_for[1].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.860     2.036    pipeline0/l1_for[1].l2_if.dff0/GEN[0].FIRST.DDF_N_1/CLK
    SLICE_X37Y1          FDCE                                         r  pipeline0/l1_for[1].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[1]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X37Y1          FDCE (Hold_fdce_C_D)         0.072     1.590    pipeline0/l1_for[1].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 kernel_buffer/GEN[1].SECONDS.DDF_N_2/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kernel_buffer/GEN[2].SECONDS.DDF_N_2/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.760%)  route 0.120ns (42.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.563     1.490    kernel_buffer/GEN[1].SECONDS.DDF_N_2/CLK
    SLICE_X34Y5          FDCE                                         r  kernel_buffer/GEN[1].SECONDS.DDF_N_2/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          FDCE (Prop_fdce_C_Q)         0.164     1.654 r  kernel_buffer/GEN[1].SECONDS.DDF_N_2/q_reg[5]/Q
                         net (fo=7, routed)           0.120     1.774    kernel_buffer/GEN[2].SECONDS.DDF_N_2/D[5]
    SLICE_X34Y4          FDCE                                         r  kernel_buffer/GEN[2].SECONDS.DDF_N_2/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.832     2.008    kernel_buffer/GEN[2].SECONDS.DDF_N_2/CLK
    SLICE_X34Y4          FDCE                                         r  kernel_buffer/GEN[2].SECONDS.DDF_N_2/q_reg[5]/C
                         clock pessimism             -0.502     1.506    
    SLICE_X34Y4          FDCE (Hold_fdce_C_D)         0.052     1.558    kernel_buffer/GEN[2].SECONDS.DDF_N_2/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 kernel_buffer/GEN[1].SECONDS.DDF_N_2/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kernel_buffer/GEN[2].SECONDS.DDF_N_2/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.752%)  route 0.141ns (46.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.564     1.491    kernel_buffer/GEN[1].SECONDS.DDF_N_2/CLK
    SLICE_X32Y2          FDCE                                         r  kernel_buffer/GEN[1].SECONDS.DDF_N_2/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDCE (Prop_fdce_C_Q)         0.164     1.655 r  kernel_buffer/GEN[1].SECONDS.DDF_N_2/q_reg[4]/Q
                         net (fo=8, routed)           0.141     1.796    kernel_buffer/GEN[2].SECONDS.DDF_N_2/D[4]
    SLICE_X34Y2          FDCE                                         r  kernel_buffer/GEN[2].SECONDS.DDF_N_2/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.833     2.009    kernel_buffer/GEN[2].SECONDS.DDF_N_2/CLK
    SLICE_X34Y2          FDCE                                         r  kernel_buffer/GEN[2].SECONDS.DDF_N_2/q_reg[4]/C
                         clock pessimism             -0.482     1.527    
    SLICE_X34Y2          FDCE (Hold_fdce_C_D)         0.053     1.580    kernel_buffer/GEN[2].SECONDS.DDF_N_2/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 pipeline0/l1_for[2].l3_if.dff0/GEN[1].SECONDS.DDF_N_2/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pipeline0/l1_for[3].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.712%)  route 0.153ns (48.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.590     1.517    pipeline0/l1_for[2].l3_if.dff0/GEN[1].SECONDS.DDF_N_2/CLK
    SLICE_X38Y5          FDCE                                         r  pipeline0/l1_for[2].l3_if.dff0/GEN[1].SECONDS.DDF_N_2/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          FDCE (Prop_fdce_C_Q)         0.164     1.681 r  pipeline0/l1_for[2].l3_if.dff0/GEN[1].SECONDS.DDF_N_2/q_reg[5]/Q
                         net (fo=1, routed)           0.153     1.834    pipeline0/l1_for[3].l2_if.dff0/GEN[0].FIRST.DDF_N_1/D[5]
    SLICE_X37Y5          FDCE                                         r  pipeline0/l1_for[3].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.859     2.035    pipeline0/l1_for[3].l2_if.dff0/GEN[0].FIRST.DDF_N_1/CLK
    SLICE_X37Y5          FDCE                                         r  pipeline0/l1_for[3].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[5]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X37Y5          FDCE (Hold_fdce_C_D)         0.070     1.603    pipeline0/l1_for[3].l2_if.dff0/GEN[0].FIRST.DDF_N_1/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X42Y7    fsm0/FSM_sequential_r_st_present_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X42Y6    fsm0/FSM_sequential_r_st_present_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y3    fsm0/counter_img_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y4    fsm0/counter_img_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y4    fsm0/counter_img_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y4    fsm0/counter_img_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y5    fsm0/counter_img_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y5    fsm0/counter_img_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y5    fsm0/counter_img_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y7    fsm0/FSM_sequential_r_st_present_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y7    fsm0/FSM_sequential_r_st_present_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y6    fsm0/FSM_sequential_r_st_present_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y6    fsm0/FSM_sequential_r_st_present_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y3    fsm0/counter_img_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y3    fsm0/counter_img_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y4    fsm0/counter_img_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y4    fsm0/counter_img_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y4    fsm0/counter_img_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y4    fsm0/counter_img_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y7    fsm0/FSM_sequential_r_st_present_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y8    fsm0/counter_img_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y8    fsm0/counter_img_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y8    fsm0/counter_img_reg[27]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y8    fsm0/counter_img_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y9    fsm0/counter_img_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y9    fsm0/counter_img_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y2    fsm0/counter_img_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y9    fsm0/counter_img_reg[30]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y9    fsm0/counter_img_reg[30]/C



