WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 GAp branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500044 heartbeat IPC: 3.99994 cumulative IPC: 3.99994 (Simulation time: 0 hr 0 min 16 sec) 
Warmup finished CPU 0 instructions: 10000003 cycles: 2500045 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 16 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2500045 (Simulation time: 0 hr 0 min 16 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 17320740 heartbeat IPC: 0.674732 cumulative IPC: 0.674732 (Simulation time: 0 hr 1 min 0 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 32100707 heartbeat IPC: 0.676592 cumulative IPC: 0.675661 (Simulation time: 0 hr 1 min 44 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 46939677 heartbeat IPC: 0.673902 cumulative IPC: 0.675074 (Simulation time: 0 hr 2 min 28 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 61790694 heartbeat IPC: 0.673355 cumulative IPC: 0.674643 (Simulation time: 0 hr 3 min 12 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 76607548 heartbeat IPC: 0.674908 cumulative IPC: 0.674696 (Simulation time: 0 hr 3 min 56 sec) 
Simulation finished CPU 0 instructions: 50000000 cycles: 74107504 cumulative IPC: 0.674696 (Simulation time: 0 hr 3 min 56 sec) 

Simulation complete CPU 0 instructions: 50000000 cycles: 74107504 (Simulation time: 0 hr 3 min 56 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/602.gcc_s-1850B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.674696 instructions: 50000000 cycles: 74107504
CPU 0 Branch Prediction Accuracy: 95.6758% MPKI: 11.0872 Average ROB Occupancy at Mispredict: 44.6369
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0111401
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 11.0761
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:     892363  HIT:       2204  MISS:     890159
LLC LOAD         ACCESS:     889305  HIT:        964  MISS:     888341
LLC RFO          ACCESS:        286  HIT:          0  MISS:        286
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:       1014  HIT:       1014  MISS:          0
LLC TRANSLATION  ACCESS:       1758  HIT:        226  MISS:       1532
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 76.7155 cycles
cpu0_DTLB TOTAL       ACCESS:   11176583  HIT:   11069436  MISS:     107147
cpu0_DTLB LOAD         ACCESS:   11176583  HIT:   11069436  MISS:     107147
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 34.5014 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   14259092  HIT:    9955350  MISS:    4303742
cpu0_L1D LOAD         ACCESS:    9394891  HIT:    5093855  MISS:    4301036
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    4848824  HIT:    4848429  MISS:        395
cpu0_L1D TRANSLATION  ACCESS:      15377  HIT:      13066  MISS:       2311
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 23.2249 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:    1204782  HIT:     313433  MISS:     891349
cpu0_L2C LOAD         ACCESS:    1199382  HIT:     310077  MISS:     889305
cpu0_L2C RFO          ACCESS:        286  HIT:          0  MISS:        286
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:       2806  HIT:       2806  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:       2308  HIT:        550  MISS:       1758
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 97.6117 cycles
cpu0_STLB TOTAL       ACCESS:      16247  HIT:       1029  MISS:      15218
cpu0_STLB LOAD         ACCESS:      16247  HIT:       1029  MISS:      15218
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 233.375 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     837886
  ROW_BUFFER_MISS:      52272
 AVG DBUS CONGESTED CYCLE:    3.77173
 WQ ROW_BUFFER_HIT:        968
  ROW_BUFFER_MISS:         51  FULL:          0
