Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Apr 13 18:06:07 2022
| Host         : LAPTOP-LPOMQ7HQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file toplevel_timing_summary_routed.rpt -rpx toplevel_timing_summary_routed.rpx
| Design       : toplevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: LEDdisplay0/Counter_Signal_reg[14]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clock_divider0/count_reg[24]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.052        0.000                      0                   40        0.324        0.000                      0                   40        4.500        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.052        0.000                      0                   40        0.324        0.000                      0                   40        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.052ns  (required time - arrival time)
  Source:                 clock_divider0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider0/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 1.923ns (65.333%)  route 1.020ns (34.667%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.633     5.154    clock_divider0/clk_IBUF_BUFG
    SLICE_X62Y14         FDRE                                         r  clock_divider0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  clock_divider0/count_reg[1]/Q
                         net (fo=1, routed)           1.020     6.631    clock_divider0/count_reg_n_0_[1]
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.305 r  clock_divider0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.305    clock_divider0/count_reg[0]_i_1_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  clock_divider0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.419    clock_divider0/count_reg[4]_i_1_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.533 r  clock_divider0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.533    clock_divider0/count_reg[8]_i_1_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.647 r  clock_divider0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.647    clock_divider0/count_reg[12]_i_1_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.761 r  clock_divider0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.761    clock_divider0/count_reg[16]_i_1_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.875 r  clock_divider0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.875    clock_divider0/count_reg[20]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.098 r  clock_divider0/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.098    clock_divider0/count_reg[24]_i_1_n_7
    SLICE_X62Y20         FDRE                                         r  clock_divider0/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.508    14.849    clock_divider0/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  clock_divider0/count_reg[24]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y20         FDRE (Setup_fdre_C_D)        0.062    15.150    clock_divider0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -8.098    
  -------------------------------------------------------------------
                         slack                                  7.052    

Slack (MET) :             7.055ns  (required time - arrival time)
  Source:                 clock_divider0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider0/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.940ns  (logic 1.920ns (65.298%)  route 1.020ns (34.702%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.633     5.154    clock_divider0/clk_IBUF_BUFG
    SLICE_X62Y14         FDRE                                         r  clock_divider0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  clock_divider0/count_reg[1]/Q
                         net (fo=1, routed)           1.020     6.631    clock_divider0/count_reg_n_0_[1]
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.305 r  clock_divider0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.305    clock_divider0/count_reg[0]_i_1_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  clock_divider0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.419    clock_divider0/count_reg[4]_i_1_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.533 r  clock_divider0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.533    clock_divider0/count_reg[8]_i_1_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.647 r  clock_divider0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.647    clock_divider0/count_reg[12]_i_1_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.761 r  clock_divider0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.761    clock_divider0/count_reg[16]_i_1_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.095 r  clock_divider0/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.095    clock_divider0/count_reg[20]_i_1_n_6
    SLICE_X62Y19         FDRE                                         r  clock_divider0/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.508    14.849    clock_divider0/clk_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  clock_divider0/count_reg[21]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y19         FDRE (Setup_fdre_C_D)        0.062    15.150    clock_divider0/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                  7.055    

Slack (MET) :             7.076ns  (required time - arrival time)
  Source:                 clock_divider0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider0/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 1.899ns (65.048%)  route 1.020ns (34.952%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.633     5.154    clock_divider0/clk_IBUF_BUFG
    SLICE_X62Y14         FDRE                                         r  clock_divider0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  clock_divider0/count_reg[1]/Q
                         net (fo=1, routed)           1.020     6.631    clock_divider0/count_reg_n_0_[1]
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.305 r  clock_divider0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.305    clock_divider0/count_reg[0]_i_1_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  clock_divider0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.419    clock_divider0/count_reg[4]_i_1_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.533 r  clock_divider0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.533    clock_divider0/count_reg[8]_i_1_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.647 r  clock_divider0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.647    clock_divider0/count_reg[12]_i_1_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.761 r  clock_divider0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.761    clock_divider0/count_reg[16]_i_1_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.074 r  clock_divider0/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.074    clock_divider0/count_reg[20]_i_1_n_4
    SLICE_X62Y19         FDRE                                         r  clock_divider0/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.508    14.849    clock_divider0/clk_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  clock_divider0/count_reg[23]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y19         FDRE (Setup_fdre_C_D)        0.062    15.150    clock_divider0/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -8.074    
  -------------------------------------------------------------------
                         slack                                  7.076    

Slack (MET) :             7.150ns  (required time - arrival time)
  Source:                 clock_divider0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider0/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 1.825ns (64.139%)  route 1.020ns (35.861%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.633     5.154    clock_divider0/clk_IBUF_BUFG
    SLICE_X62Y14         FDRE                                         r  clock_divider0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  clock_divider0/count_reg[1]/Q
                         net (fo=1, routed)           1.020     6.631    clock_divider0/count_reg_n_0_[1]
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.305 r  clock_divider0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.305    clock_divider0/count_reg[0]_i_1_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  clock_divider0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.419    clock_divider0/count_reg[4]_i_1_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.533 r  clock_divider0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.533    clock_divider0/count_reg[8]_i_1_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.647 r  clock_divider0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.647    clock_divider0/count_reg[12]_i_1_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.761 r  clock_divider0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.761    clock_divider0/count_reg[16]_i_1_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.000 r  clock_divider0/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.000    clock_divider0/count_reg[20]_i_1_n_5
    SLICE_X62Y19         FDRE                                         r  clock_divider0/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.508    14.849    clock_divider0/clk_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  clock_divider0/count_reg[22]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y19         FDRE (Setup_fdre_C_D)        0.062    15.150    clock_divider0/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  7.150    

Slack (MET) :             7.166ns  (required time - arrival time)
  Source:                 clock_divider0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider0/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.829ns  (logic 1.809ns (63.936%)  route 1.020ns (36.064%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.633     5.154    clock_divider0/clk_IBUF_BUFG
    SLICE_X62Y14         FDRE                                         r  clock_divider0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  clock_divider0/count_reg[1]/Q
                         net (fo=1, routed)           1.020     6.631    clock_divider0/count_reg_n_0_[1]
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.305 r  clock_divider0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.305    clock_divider0/count_reg[0]_i_1_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  clock_divider0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.419    clock_divider0/count_reg[4]_i_1_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.533 r  clock_divider0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.533    clock_divider0/count_reg[8]_i_1_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.647 r  clock_divider0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.647    clock_divider0/count_reg[12]_i_1_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.761 r  clock_divider0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.761    clock_divider0/count_reg[16]_i_1_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.984 r  clock_divider0/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.984    clock_divider0/count_reg[20]_i_1_n_7
    SLICE_X62Y19         FDRE                                         r  clock_divider0/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.508    14.849    clock_divider0/clk_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  clock_divider0/count_reg[20]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y19         FDRE (Setup_fdre_C_D)        0.062    15.150    clock_divider0/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.984    
  -------------------------------------------------------------------
                         slack                                  7.166    

Slack (MET) :             7.170ns  (required time - arrival time)
  Source:                 clock_divider0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider0/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.826ns  (logic 1.806ns (63.898%)  route 1.020ns (36.102%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.633     5.154    clock_divider0/clk_IBUF_BUFG
    SLICE_X62Y14         FDRE                                         r  clock_divider0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  clock_divider0/count_reg[1]/Q
                         net (fo=1, routed)           1.020     6.631    clock_divider0/count_reg_n_0_[1]
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.305 r  clock_divider0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.305    clock_divider0/count_reg[0]_i_1_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  clock_divider0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.419    clock_divider0/count_reg[4]_i_1_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.533 r  clock_divider0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.533    clock_divider0/count_reg[8]_i_1_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.647 r  clock_divider0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.647    clock_divider0/count_reg[12]_i_1_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.981 r  clock_divider0/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.981    clock_divider0/count_reg[16]_i_1_n_6
    SLICE_X62Y18         FDRE                                         r  clock_divider0/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.509    14.850    clock_divider0/clk_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  clock_divider0/count_reg[17]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X62Y18         FDRE (Setup_fdre_C_D)        0.062    15.151    clock_divider0/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -7.981    
  -------------------------------------------------------------------
                         slack                                  7.170    

Slack (MET) :             7.191ns  (required time - arrival time)
  Source:                 clock_divider0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider0/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.805ns  (logic 1.785ns (63.628%)  route 1.020ns (36.372%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.633     5.154    clock_divider0/clk_IBUF_BUFG
    SLICE_X62Y14         FDRE                                         r  clock_divider0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  clock_divider0/count_reg[1]/Q
                         net (fo=1, routed)           1.020     6.631    clock_divider0/count_reg_n_0_[1]
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.305 r  clock_divider0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.305    clock_divider0/count_reg[0]_i_1_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  clock_divider0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.419    clock_divider0/count_reg[4]_i_1_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.533 r  clock_divider0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.533    clock_divider0/count_reg[8]_i_1_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.647 r  clock_divider0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.647    clock_divider0/count_reg[12]_i_1_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.960 r  clock_divider0/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.960    clock_divider0/count_reg[16]_i_1_n_4
    SLICE_X62Y18         FDRE                                         r  clock_divider0/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.509    14.850    clock_divider0/clk_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  clock_divider0/count_reg[19]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X62Y18         FDRE (Setup_fdre_C_D)        0.062    15.151    clock_divider0/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -7.960    
  -------------------------------------------------------------------
                         slack                                  7.191    

Slack (MET) :             7.265ns  (required time - arrival time)
  Source:                 clock_divider0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider0/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.731ns  (logic 1.711ns (62.642%)  route 1.020ns (37.358%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.633     5.154    clock_divider0/clk_IBUF_BUFG
    SLICE_X62Y14         FDRE                                         r  clock_divider0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  clock_divider0/count_reg[1]/Q
                         net (fo=1, routed)           1.020     6.631    clock_divider0/count_reg_n_0_[1]
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.305 r  clock_divider0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.305    clock_divider0/count_reg[0]_i_1_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  clock_divider0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.419    clock_divider0/count_reg[4]_i_1_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.533 r  clock_divider0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.533    clock_divider0/count_reg[8]_i_1_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.647 r  clock_divider0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.647    clock_divider0/count_reg[12]_i_1_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.886 r  clock_divider0/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.886    clock_divider0/count_reg[16]_i_1_n_5
    SLICE_X62Y18         FDRE                                         r  clock_divider0/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.509    14.850    clock_divider0/clk_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  clock_divider0/count_reg[18]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X62Y18         FDRE (Setup_fdre_C_D)        0.062    15.151    clock_divider0/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -7.886    
  -------------------------------------------------------------------
                         slack                                  7.265    

Slack (MET) :             7.266ns  (required time - arrival time)
  Source:                 LEDdisplay0/Counter_Signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDdisplay0/Counter_Signal_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.721ns  (logic 1.692ns (62.174%)  route 1.029ns (37.826%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.621     5.142    LEDdisplay0/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  LEDdisplay0/Counter_Signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  LEDdisplay0/Counter_Signal_reg[1]/Q
                         net (fo=1, routed)           1.020     6.619    LEDdisplay0/Counter_Signal_reg_n_0_[1]
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.293 r  LEDdisplay0/Counter_Signal_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.293    LEDdisplay0/Counter_Signal_reg[0]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  LEDdisplay0/Counter_Signal_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.407    LEDdisplay0/Counter_Signal_reg[4]_i_1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  LEDdisplay0/Counter_Signal_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.530    LEDdisplay0/Counter_Signal_reg[8]_i_1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.864 r  LEDdisplay0/Counter_Signal_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.864    LEDdisplay0/Counter_Signal_reg[12]_i_1_n_6
    SLICE_X62Y25         FDRE                                         r  LEDdisplay0/Counter_Signal_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.502    14.843    LEDdisplay0/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  LEDdisplay0/Counter_Signal_reg[13]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y25         FDRE (Setup_fdre_C_D)        0.062    15.130    LEDdisplay0/Counter_Signal_reg[13]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -7.864    
  -------------------------------------------------------------------
                         slack                                  7.266    

Slack (MET) :             7.281ns  (required time - arrival time)
  Source:                 clock_divider0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider0/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 1.695ns (62.422%)  route 1.020ns (37.578%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.633     5.154    clock_divider0/clk_IBUF_BUFG
    SLICE_X62Y14         FDRE                                         r  clock_divider0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDRE (Prop_fdre_C_Q)         0.456     5.610 r  clock_divider0/count_reg[1]/Q
                         net (fo=1, routed)           1.020     6.631    clock_divider0/count_reg_n_0_[1]
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.305 r  clock_divider0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.305    clock_divider0/count_reg[0]_i_1_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.419 r  clock_divider0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.419    clock_divider0/count_reg[4]_i_1_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.533 r  clock_divider0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.533    clock_divider0/count_reg[8]_i_1_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.647 r  clock_divider0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.647    clock_divider0/count_reg[12]_i_1_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.870 r  clock_divider0/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.870    clock_divider0/count_reg[16]_i_1_n_7
    SLICE_X62Y18         FDRE                                         r  clock_divider0/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.509    14.850    clock_divider0/clk_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  clock_divider0/count_reg[16]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X62Y18         FDRE (Setup_fdre_C_D)        0.062    15.151    clock_divider0/count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -7.870    
  -------------------------------------------------------------------
                         slack                                  7.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 LEDdisplay0/Counter_Signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDdisplay0/Counter_Signal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.585     1.468    LEDdisplay0/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  LEDdisplay0/Counter_Signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  LEDdisplay0/Counter_Signal_reg[0]/Q
                         net (fo=1, routed)           0.173     1.782    LEDdisplay0/Counter_Signal_reg_n_0_[0]
    SLICE_X62Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.827 r  LEDdisplay0/Counter_Signal[0]_i_5/O
                         net (fo=1, routed)           0.000     1.827    LEDdisplay0/Counter_Signal[0]_i_5_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.897 r  LEDdisplay0/Counter_Signal_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.897    LEDdisplay0/Counter_Signal_reg[0]_i_1_n_7
    SLICE_X62Y22         FDRE                                         r  LEDdisplay0/Counter_Signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.853     1.980    LEDdisplay0/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  LEDdisplay0/Counter_Signal_reg[0]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    LEDdisplay0/Counter_Signal_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 clock_divider0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider0/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.591     1.474    clock_divider0/clk_IBUF_BUFG
    SLICE_X62Y14         FDRE                                         r  clock_divider0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  clock_divider0/count_reg[0]/Q
                         net (fo=1, routed)           0.173     1.788    clock_divider0/count_reg_n_0_[0]
    SLICE_X62Y14         LUT1 (Prop_lut1_I0_O)        0.045     1.833 r  clock_divider0/count[0]_i_5/O
                         net (fo=1, routed)           0.000     1.833    clock_divider0/count[0]_i_5_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.903 r  clock_divider0/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.903    clock_divider0/count_reg[0]_i_1_n_7
    SLICE_X62Y14         FDRE                                         r  clock_divider0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.861     1.988    clock_divider0/clk_IBUF_BUFG
    SLICE_X62Y14         FDRE                                         r  clock_divider0/count_reg[0]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X62Y14         FDRE (Hold_fdre_C_D)         0.105     1.579    clock_divider0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 LEDdisplay0/Counter_Signal_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDdisplay0/Counter_Signal_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.582     1.465    LEDdisplay0/clk_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  LEDdisplay0/Counter_Signal_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  LEDdisplay0/Counter_Signal_reg[11]/Q
                         net (fo=1, routed)           0.183     1.789    LEDdisplay0/Counter_Signal_reg_n_0_[11]
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.897 r  LEDdisplay0/Counter_Signal_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    LEDdisplay0/Counter_Signal_reg[8]_i_1_n_4
    SLICE_X62Y24         FDRE                                         r  LEDdisplay0/Counter_Signal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.850     1.977    LEDdisplay0/clk_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  LEDdisplay0/Counter_Signal_reg[11]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    LEDdisplay0/Counter_Signal_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 LEDdisplay0/Counter_Signal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDdisplay0/Counter_Signal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.585     1.468    LEDdisplay0/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  LEDdisplay0/Counter_Signal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  LEDdisplay0/Counter_Signal_reg[3]/Q
                         net (fo=1, routed)           0.183     1.792    LEDdisplay0/Counter_Signal_reg_n_0_[3]
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.900 r  LEDdisplay0/Counter_Signal_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.900    LEDdisplay0/Counter_Signal_reg[0]_i_1_n_4
    SLICE_X62Y22         FDRE                                         r  LEDdisplay0/Counter_Signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.853     1.980    LEDdisplay0/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  LEDdisplay0/Counter_Signal_reg[3]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    LEDdisplay0/Counter_Signal_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clock_divider0/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.590     1.473    clock_divider0/clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  clock_divider0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  clock_divider0/count_reg[11]/Q
                         net (fo=1, routed)           0.183     1.797    clock_divider0/count_reg_n_0_[11]
    SLICE_X62Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.905 r  clock_divider0/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.905    clock_divider0/count_reg[8]_i_1_n_4
    SLICE_X62Y16         FDRE                                         r  clock_divider0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.859     1.986    clock_divider0/clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  clock_divider0/count_reg[11]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X62Y16         FDRE (Hold_fdre_C_D)         0.105     1.578    clock_divider0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clock_divider0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.591     1.474    clock_divider0/clk_IBUF_BUFG
    SLICE_X62Y14         FDRE                                         r  clock_divider0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  clock_divider0/count_reg[3]/Q
                         net (fo=1, routed)           0.183     1.798    clock_divider0/count_reg_n_0_[3]
    SLICE_X62Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.906 r  clock_divider0/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    clock_divider0/count_reg[0]_i_1_n_4
    SLICE_X62Y14         FDRE                                         r  clock_divider0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.861     1.988    clock_divider0/clk_IBUF_BUFG
    SLICE_X62Y14         FDRE                                         r  clock_divider0/count_reg[3]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X62Y14         FDRE (Hold_fdre_C_D)         0.105     1.579    clock_divider0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 LEDdisplay0/Counter_Signal_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDdisplay0/Counter_Signal_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.582     1.465    LEDdisplay0/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  LEDdisplay0/Counter_Signal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  LEDdisplay0/Counter_Signal_reg[12]/Q
                         net (fo=1, routed)           0.176     1.783    LEDdisplay0/Counter_Signal_reg_n_0_[12]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.898 r  LEDdisplay0/Counter_Signal_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.898    LEDdisplay0/Counter_Signal_reg[12]_i_1_n_7
    SLICE_X62Y25         FDRE                                         r  LEDdisplay0/Counter_Signal_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.850     1.977    LEDdisplay0/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  LEDdisplay0/Counter_Signal_reg[12]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    LEDdisplay0/Counter_Signal_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 LEDdisplay0/Counter_Signal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDdisplay0/Counter_Signal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.583     1.466    LEDdisplay0/clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  LEDdisplay0/Counter_Signal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  LEDdisplay0/Counter_Signal_reg[4]/Q
                         net (fo=1, routed)           0.176     1.784    LEDdisplay0/Counter_Signal_reg_n_0_[4]
    SLICE_X62Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.899 r  LEDdisplay0/Counter_Signal_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.899    LEDdisplay0/Counter_Signal_reg[4]_i_1_n_7
    SLICE_X62Y23         FDRE                                         r  LEDdisplay0/Counter_Signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.851     1.978    LEDdisplay0/clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  LEDdisplay0/Counter_Signal_reg[4]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    LEDdisplay0/Counter_Signal_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clock_divider0/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider0/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.589     1.472    clock_divider0/clk_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  clock_divider0/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  clock_divider0/count_reg[12]/Q
                         net (fo=1, routed)           0.176     1.790    clock_divider0/count_reg_n_0_[12]
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.905 r  clock_divider0/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.905    clock_divider0/count_reg[12]_i_1_n_7
    SLICE_X62Y17         FDRE                                         r  clock_divider0/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.858     1.985    clock_divider0/clk_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  clock_divider0/count_reg[12]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X62Y17         FDRE (Hold_fdre_C_D)         0.105     1.577    clock_divider0/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clock_divider0/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_divider0/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.588     1.471    clock_divider0/clk_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  clock_divider0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  clock_divider0/count_reg[16]/Q
                         net (fo=1, routed)           0.176     1.789    clock_divider0/count_reg_n_0_[16]
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.904 r  clock_divider0/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.904    clock_divider0/count_reg[16]_i_1_n_7
    SLICE_X62Y18         FDRE                                         r  clock_divider0/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.857     1.984    clock_divider0/clk_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  clock_divider0/count_reg[16]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X62Y18         FDRE (Hold_fdre_C_D)         0.105     1.576    clock_divider0/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   LEDdisplay0/Counter_Signal_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   LEDdisplay0/Counter_Signal_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   LEDdisplay0/Counter_Signal_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   LEDdisplay0/Counter_Signal_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   LEDdisplay0/Counter_Signal_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   LEDdisplay0/Counter_Signal_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   LEDdisplay0/Counter_Signal_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   LEDdisplay0/Counter_Signal_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   LEDdisplay0/Counter_Signal_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   LEDdisplay0/Counter_Signal_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   LEDdisplay0/Counter_Signal_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   LEDdisplay0/Counter_Signal_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   LEDdisplay0/Counter_Signal_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   LEDdisplay0/Counter_Signal_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   LEDdisplay0/Counter_Signal_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   LEDdisplay0/Counter_Signal_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   LEDdisplay0/Counter_Signal_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   LEDdisplay0/Counter_Signal_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   LEDdisplay0/Counter_Signal_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   LEDdisplay0/Counter_Signal_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   LEDdisplay0/Counter_Signal_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   LEDdisplay0/Counter_Signal_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   LEDdisplay0/Counter_Signal_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   LEDdisplay0/Counter_Signal_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   LEDdisplay0/Counter_Signal_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   LEDdisplay0/Counter_Signal_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   LEDdisplay0/Counter_Signal_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   LEDdisplay0/Counter_Signal_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   LEDdisplay0/Counter_Signal_reg[4]/C



