// Seed: 836432708
module module_0 (
    input uwire id_0,
    output wand id_1,
    output tri1 id_2,
    input supply1 id_3,
    output wand id_4
);
  assign id_1 = id_3;
  always @(-1 >= -1 or 1) begin : LABEL_0
    if (1) $signed(4);
    ;
  end
  assign module_1._id_6 = 0;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd73,
    parameter id_6 = 32'd30
) (
    output wand id_0,
    input tri0 _id_1,
    input wor id_2,
    output supply1 id_3,
    input tri0 id_4,
    output tri0 id_5,
    output tri0 _id_6,
    output uwire id_7
);
  logic [id_1 : id_6] id_9;
  ;
  xor primCall (id_7, id_4, id_9, id_2);
  module_0 modCall_1 (
      id_4,
      id_7,
      id_7,
      id_4,
      id_7
  );
endmodule
