{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1518851260186 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518851260186 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 17 12:37:39 2018 " "Processing started: Sat Feb 17 12:37:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518851260186 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1518851260186 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off t1 -c t1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off t1 -c t1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1518851260186 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1518851261015 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1518851261015 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "unnamed.qsys " "Elaborating Platform Designer system entity \"unnamed.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Design Software" 0 -1 1518851276579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.17.12:38:05 Progress: Loading Test/unnamed.qsys " "2018.02.17.12:38:05 Progress: Loading Test/unnamed.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1518851285754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.17.12:38:06 Progress: Reading input file " "2018.02.17.12:38:06 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1518851286458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.17.12:38:06 Progress: Adding altclkctrl_0 \[altclkctrl 17.1\] " "2018.02.17.12:38:06 Progress: Adding altclkctrl_0 \[altclkctrl 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1518851286598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.17.12:38:07 Progress: Parameterizing module altclkctrl_0 " "2018.02.17.12:38:07 Progress: Parameterizing module altclkctrl_0" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1518851287020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.17.12:38:07 Progress: Building connections " "2018.02.17.12:38:07 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1518851287036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.17.12:38:07 Progress: Parameterizing connections " "2018.02.17.12:38:07 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1518851287036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.17.12:38:07 Progress: Validating " "2018.02.17.12:38:07 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1518851287098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.17.12:38:08 Progress: Done reading input file " "2018.02.17.12:38:08 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1518851288411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.17.12:38:08 : unnamed.altclkctrl_0: Targeting device family: Cyclone IV E. " "2018.02.17.12:38:08 : unnamed.altclkctrl_0: Targeting device family: Cyclone IV E." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1518851288770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.17.12:38:08 : unnamed.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs. " "2018.02.17.12:38:08 : unnamed.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1518851288770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unnamed: Generating unnamed \"unnamed\" for QUARTUS_SYNTH " "Unnamed: Generating unnamed \"unnamed\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1518851289625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl_0: Generating top-level entity unnamed_altclkctrl_0. " "Altclkctrl_0: Generating top-level entity unnamed_altclkctrl_0." {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1518851290335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl_0: \"unnamed\" instantiated altclkctrl \"altclkctrl_0\" " "Altclkctrl_0: \"unnamed\" instantiated altclkctrl \"altclkctrl_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1518851290616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unnamed: Done \"unnamed\" with 2 modules, 2 files " "Unnamed: Done \"unnamed\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Design Software" 0 -1 1518851290616 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "unnamed.qsys " "Finished elaborating Platform Designer system entity \"unnamed.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Design Software" 0 -1 1518851291398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unnamed/submodules/unnamed_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unnamed/submodules/unnamed_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unnamed_altclkctrl_0_sub " "Found entity 1: unnamed_altclkctrl_0_sub" {  } { { "db/ip/unnamed/submodules/unnamed_altclkctrl_0.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test/t1/db/ip/unnamed/submodules/unnamed_altclkctrl_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518851291695 ""} { "Info" "ISGN_ENTITY_NAME" "2 unnamed_altclkctrl_0 " "Found entity 2: unnamed_altclkctrl_0" {  } { { "db/ip/unnamed/submodules/unnamed_altclkctrl_0.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test/t1/db/ip/unnamed/submodules/unnamed_altclkctrl_0.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518851291695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1518851291695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unnamed/unnamed.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unnamed/unnamed.v" { { "Info" "ISGN_ENTITY_NAME" "1 unnamed " "Found entity 1: unnamed" {  } { { "db/ip/unnamed/unnamed.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test/t1/db/ip/unnamed/unnamed.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518851291695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1518851291695 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "t1 " "Top-level design entity \"t1\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Design Software" 0 -1 1518851291835 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "630 " "Peak virtual memory: 630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518851292007 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Feb 17 12:38:12 2018 " "Processing ended: Sat Feb 17 12:38:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518851292007 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518851292007 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518851292007 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1518851292007 ""}
