// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __myip_v1_0_HLS_weiGfk_H__
#define __myip_v1_0_HLS_weiGfk_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct myip_v1_0_HLS_weiGfk_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 172;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(myip_v1_0_HLS_weiGfk_ram) {
        ram[0] = "0b10111110010011111000010110101100";
        ram[1] = "0b10111110001001010110111010001011";
        ram[2] = "0b10111101101001110110101100100100";
        ram[3] = "0b00111100101010111101011000111110";
        ram[4] = "0b10111100100010111100001110000111";
        ram[5] = "0b10111110010111110101100111111010";
        ram[6] = "0b00111100000101010101001101111011";
        ram[7] = "0b10111101001011001001001010000011";
        ram[8] = "0b10111101111001010101100010011110";
        ram[9] = "0b10111100111010010001011101101101";
        ram[10] = "0b00111110001000100111111000011001";
        ram[11] = "0b10111110000001111000000100101011";
        ram[12] = "0b00111110010101000101111110111110";
        ram[13] = "0b10111110011111100111001101101111";
        ram[14] = "0b10111100111110101001111001001111";
        ram[15] = "0b10111101111001100000101110010101";
        ram[16] = "0b10111100001110011100001010111000";
        ram[17] = "0b10111110010101111000110111001100";
        ram[18] = "0b10111101111001000110111010111001";
        ram[19] = "0b00111110000111101011101111101010";
        ram[20] = "0b10111110001000000010100010001110";
        ram[21] = "0b00111101111100000101111111010001";
        ram[22] = "0b10111100101111000100111110011101";
        ram[23] = "0b00111110100000011011011110100000";
        ram[24] = "0b10111110000011100011011100111000";
        ram[25] = "0b00111110001011000001010001101111";
        ram[26] = "0b10111110100011010000111110011101";
        ram[27] = "0b00111110000101010101110100110011";
        ram[28] = "0b10111101100110110000111000111011";
        ram[29] = "0b00111101100111111010000111111001";
        ram[30] = "0b00111110010000010010011101010011";
        ram[31] = "0b10111100010111000001101100011010";
        ram[32] = "0b00111110001110011010110100001111";
        ram[33] = "0b10111100100100001010000101001100";
        ram[34] = "0b10111110000011000110000110010110";
        ram[35] = "0b00111110000011100001000111010011";
        ram[36] = "0b10111101111100101100010010110100";
        ram[37] = "0b10111110000101011101011001001100";
        ram[38] = "0b10111110100001010111010010110111";
        ram[39] = "0b00111110010101000000001001101100";
        ram[40] = "0b10111101100110100110000110111100";
        ram[41] = "0b00111100110111001011100010010001";
        ram[42] = "0b10111101011100100110010110000000";
        ram[43] = "0b00111101001100101111011111101110";
        ram[44] = "0b00111110000111100010110101101110";
        ram[45] = "0b10111110010000010100000110011110";
        ram[46] = "0b00111101000011111111101101110110";
        ram[47] = "0b00111101100110101001110000011100";
        ram[48] = "0b10111110110101001010001110111111";
        ram[49] = "0b10111110010000011000011101111001";
        ram[50] = "0b00111110101010010110001010001011";
        ram[51] = "0b10111110000010011001101010010101";
        ram[52] = "0b10111100101010000001100110111000";
        ram[53] = "0b10111101101100101001010001101101";
        ram[54] = "0b10111101100101100110011010101101";
        ram[55] = "0b10111101100001110111110110110001";
        ram[56] = "0b00111010100101010010110001010010";
        ram[57] = "0b00111100001101000100001001101100";
        ram[58] = "0b10111110010001001010111010010011";
        ram[59] = "0b00111110000011000110000111100011";
        ram[60] = "0b00111101110100010111101110111010";
        ram[61] = "0b10111110001011000111001101011110";
        ram[62] = "0b10111101100000101001110110110111";
        ram[63] = "0b10111110001100111101011011100010";
        ram[64] = "0b10111101111111011100101111111000";
        ram[65] = "0b10111101100011010101111010010000";
        ram[66] = "0b00111101101011101000010011111000";
        ram[67] = "0b10111110000101000001000111011011";
        ram[68] = "0b00111101010011011000110011111111";
        ram[69] = "0b00111100101110001010000100111011";
        ram[70] = "0b10111110010011111010011001111100";
        ram[71] = "0b10111110010111101111100100101011";
        ram[72] = "0b00111101011101011011011100101011";
        ram[73] = "0b00111110000100110111110111001100";
        ram[74] = "0b00111100110101001111011000010111";
        ram[75] = "0b10111110101101111101001000000010";
        ram[76] = "0b10111110001100110011101110101110";
        ram[77] = "0b00111101100110011111100010101010";
        ram[78] = "0b00111110001110001010010010100110";
        ram[79] = "0b00111100100010110110011010011110";
        ram[80] = "0b10111101100011110001110001010100";
        ram[81] = "0b10111101010001101100000100010000";
        ram[82] = "0b00111100011001110001101000001011";
        ram[83] = "0b10111110010101101110010010101101";
        ram[84] = "0b00111100101011110000101110110111";
        ram[85] = "0b10111101010101101101011011100110";
        ram[86] = "0b00111110000111000100111101110010";
        ram[87] = "0b00111101001010111000111011010110";
        ram[88] = "0b00111100101011110001100010101010";
        ram[89] = "0b10111100101101111101010011101101";
        ram[90] = "0b10111110101000000111000111000101";
        ram[91] = "0b00111101010100111110000000011011";
        ram[92] = "0b00111101010111110100010110100010";
        ram[93] = "0b00111101001001000001101001010111";
        ram[94] = "0b00111101111010100101010000001000";
        ram[95] = "0b00111101110100000110111100110011";
        ram[96] = "0b00111100001110100100010110001000";
        ram[97] = "0b00111101111010101011010000110101";
        ram[98] = "0b10111110000001111001001011110010";
        ram[99] = "0b10111101000101100110100001000010";
        ram[100] = "0b00111110010110010100011000001000";
        ram[101] = "0b10111110001010110001111111110110";
        ram[102] = "0b10111100011101100100111110001100";
        ram[103] = "0b10111011100011011010001001101001";
        ram[104] = "0b00111101101001011000111011101110";
        ram[105] = "0b00111101111101001110011011011001";
        ram[106] = "0b10111110000110011101100100001000";
        ram[107] = "0b00111101011111110101011100100100";
        ram[108] = "0b00111011101101000110100100000010";
        ram[109] = "0b00111100100010111110011101111111";
        ram[110] = "0b00111101001111101110111010101001";
        ram[111] = "0b10111110010000101001111000111001";
        ram[112] = "0b00111110001011100011001011000000";
        ram[113] = "0b10111110001111001110011110100101";
        ram[114] = "0b10111101101110101010111010100111";
        ram[115] = "0b00111101101100011001011100101010";
        ram[116] = "0b10111100101000000100010101001100";
        ram[117] = "0b00111110001100011110100110001010";
        ram[118] = "0b10111110010000101110011101011011";
        ram[119] = "0b10111101001100011011101101110011";
        ram[120] = "0b10111101110100000001101101111110";
        ram[121] = "0b00111101110010011101101100001000";
        ram[122] = "0b10111101110100000010101101001111";
        ram[123] = "0b10111101000001101100011010100010";
        ram[124] = "0b00111101100011000010110011110101";
        ram[125] = "0b00111101101100100001001101101000";
        ram[126] = "0b10111110000101110100010110011101";
        ram[127] = "0b10111110011010111001101101110100";
        ram[128] = "0b00111101000001111110101101100011";
        ram[129] = "0b00111101010000110011111000011001";
        ram[130] = "0b10111101001011000000010111000010";
        ram[131] = "0b10111101110011110010010100011100";
        ram[132] = "0b00111101110010001111110011110010";
        ram[133] = "0b00111101101100001011000011100100";
        ram[134] = "0b10111101101110110011011011101011";
        ram[135] = "0b00111101010000101000110101001001";
        ram[136] = "0b10111101010100011101100101111111";
        ram[137] = "0b10111110001100110101110010000011";
        ram[138] = "0b00111101110001101000011011011011";
        ram[139] = "0b10111101101111011110011111110011";
        ram[140] = "0b10111100001000110011101000101010";
        ram[141] = "0b10111110000111110010011000100001";
        ram[142] = "0b00111101111000101110100101100101";
        ram[143] = "0b10111101100110110110001011000110";
        ram[144] = "0b00111101101101100010110100110010";
        ram[145] = "0b00111101110010000011101110101000";
        ram[146] = "0b00111011000001100100100001111001";
        ram[147] = "0b10111110011000001011001000010010";
        ram[148] = "0b00111101011010011110001100001110";
        ram[149] = "0b10111100111010101000101000001100";
        ram[150] = "0b10111100100010000111010010111001";
        ram[151] = "0b00111101111010010000110011011000";
        ram[152] = "0b10111101110011001010101100001110";
        ram[153] = "0b10111101110111001001111101111110";
        ram[154] = "0b10111101111110111001001011101011";
        ram[155] = "0b00111100011101111101110111110001";
        ram[156] = "0b10111101100101010101100000101101";
        ram[157] = "0b00111110010011001100011010110000";
        ram[158] = "0b10111101011101000011111001100101";
        ram[159] = "0b10111110001011111111111001111110";
        ram[160] = "0b00111100110010000000011111101101";
        ram[161] = "0b00111011111111101111101100111001";
        ram[162] = "0b00111101000100110101010101010100";
        ram[163] = "0b10111110010011111111110110111001";
        ram[164] = "0b10111101100011111000001010101111";
        ram[165] = "0b00111101100101110100011110000001";
        ram[166] = "0b00111101011111101100001110101101";
        ram[167] = "0b00111101000000110000011000110001";
        ram[168] = "0b10111110010000100100111111111011";
        ram[169] = "0b00111101100000011111000000101111";
        ram[170] = "0b00111110001010011000010110111111";
        ram[171] = "0b10111100100011111011111011011111";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(myip_v1_0_HLS_weiGfk) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 172;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


myip_v1_0_HLS_weiGfk_ram* meminst;


SC_CTOR(myip_v1_0_HLS_weiGfk) {
meminst = new myip_v1_0_HLS_weiGfk_ram("myip_v1_0_HLS_weiGfk_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~myip_v1_0_HLS_weiGfk() {
    delete meminst;
}


};//endmodule
#endif
