// Seed: 2907067035
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
endprogram
module module_1;
  wire [-1 : 1] id_1;
  assign id_1 = id_1;
  assign id_1 = id_1;
  uwire id_2;
  assign id_1 = ~|id_1;
  assign id_2 = 1;
  always $clog2(40);
  ;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
