// Seed: 3632173937
module module_0 (
    input tri0 id_0,
    input tri  id_1,
    input tri1 id_2
);
  supply1 id_4 = id_0 - 1, id_5, id_6, id_7;
  wire id_8;
  tri0 id_9 = id_5;
endmodule
module module_1 (
    output supply0 id_0,
    input tri0 id_1,
    output supply1 id_2
);
  wire id_4;
  module_0(
      id_1, id_1, id_1
  );
endmodule
module module_2 (
    input logic id_0,
    output supply1 id_1,
    output wire id_2,
    input tri1 id_3,
    input uwire id_4,
    input supply1 id_5,
    input wor id_6,
    output logic id_7,
    input wor id_8,
    input wor id_9,
    input supply1 id_10
);
  initial begin
    if (1) id_7 <= id_0;
    $display(id_4, id_7++, 1);
  end
  nor (id_1, id_0, id_5, id_10, id_4, id_8, id_6, id_9, id_3);
  module_0(
      id_3, id_3, id_5
  );
endmodule
