var group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c2___u_s_e_f_p_g_a =
[
    [ "ALT_PINMUX_FPGA_EMAC2_USEFPGA_s", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c2___u_s_e_f_p_g_a.html#struct_a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c2___u_s_e_f_p_g_a__s", [
      [ "sel", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c2___u_s_e_f_p_g_a.html#a97af6a0cb33de172588dad879303f90c", null ],
      [ "Reserved", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c2___u_s_e_f_p_g_a.html#ad3bde61f00e7f2f7712b8f7c2b4ae5c1", null ]
    ] ],
    [ "ALT_PINMUX_FPGA_EMAC2_USEFPGA_SEL_LSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c2___u_s_e_f_p_g_a.html#ga9de8723e348b9705a2775eaf1b6093a8", null ],
    [ "ALT_PINMUX_FPGA_EMAC2_USEFPGA_SEL_MSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c2___u_s_e_f_p_g_a.html#gab0081bd00a7efab95def858d4b00fd24", null ],
    [ "ALT_PINMUX_FPGA_EMAC2_USEFPGA_SEL_WIDTH", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c2___u_s_e_f_p_g_a.html#gad70d5e75f92832a0ca0ef90d0cbf9965", null ],
    [ "ALT_PINMUX_FPGA_EMAC2_USEFPGA_SEL_SET_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c2___u_s_e_f_p_g_a.html#ga967ef8c87f9cc0127bf80b11e4e4a472", null ],
    [ "ALT_PINMUX_FPGA_EMAC2_USEFPGA_SEL_CLR_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c2___u_s_e_f_p_g_a.html#ga5b69175da339dc17a52a33783ddaeb79", null ],
    [ "ALT_PINMUX_FPGA_EMAC2_USEFPGA_SEL_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c2___u_s_e_f_p_g_a.html#ga0209dc92bc5363b01613e4123bd3f0cf", null ],
    [ "ALT_PINMUX_FPGA_EMAC2_USEFPGA_SEL_GET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c2___u_s_e_f_p_g_a.html#ga31ab62dc1f5924c35431545eb446ece9", null ],
    [ "ALT_PINMUX_FPGA_EMAC2_USEFPGA_SEL_SET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c2___u_s_e_f_p_g_a.html#gab6c8630ced6e230ab859234cd88ff51a", null ],
    [ "ALT_PINMUX_FPGA_EMAC2_USEFPGA_RSVD_LSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c2___u_s_e_f_p_g_a.html#ga70f3de50bf5b5d37d2c297ef0b7f6d02", null ],
    [ "ALT_PINMUX_FPGA_EMAC2_USEFPGA_RSVD_MSB", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c2___u_s_e_f_p_g_a.html#ga4506f0d562543781221cfd4017af3547", null ],
    [ "ALT_PINMUX_FPGA_EMAC2_USEFPGA_RSVD_WIDTH", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c2___u_s_e_f_p_g_a.html#gaeedc5ae65726d6b561a5d283e0831697", null ],
    [ "ALT_PINMUX_FPGA_EMAC2_USEFPGA_RSVD_SET_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c2___u_s_e_f_p_g_a.html#ga295ba8d16decd96f17a696f99d07b27a", null ],
    [ "ALT_PINMUX_FPGA_EMAC2_USEFPGA_RSVD_CLR_MSK", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c2___u_s_e_f_p_g_a.html#ga726f082e623e6695e1e9b3cd586b9ff2", null ],
    [ "ALT_PINMUX_FPGA_EMAC2_USEFPGA_RSVD_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c2___u_s_e_f_p_g_a.html#ga8d2988c4713791a9b11a6b39d8d8acd9", null ],
    [ "ALT_PINMUX_FPGA_EMAC2_USEFPGA_RSVD_GET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c2___u_s_e_f_p_g_a.html#ga96296a34aa1a31456a0358250f9f68d5", null ],
    [ "ALT_PINMUX_FPGA_EMAC2_USEFPGA_RSVD_SET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c2___u_s_e_f_p_g_a.html#ga945274fc67524c505a81af17628c0bf5", null ],
    [ "ALT_PINMUX_FPGA_EMAC2_USEFPGA_RESET", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c2___u_s_e_f_p_g_a.html#ga14ee2276d53b511afec88ffd7c740148", null ],
    [ "ALT_PINMUX_FPGA_EMAC2_USEFPGA_OFST", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c2___u_s_e_f_p_g_a.html#ga361db9ede17f0ccbc4b0048a3a1cae90", null ],
    [ "ALT_PINMUX_FPGA_EMAC2_USEFPGA_t", "group___a_l_t___p_i_n_m_u_x___f_p_g_a___e_m_a_c2___u_s_e_f_p_g_a.html#ga8fc6bee71bc081b2ba1c4e6e38fc46f9", null ]
];