###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov  8 21:46:49 2016
#  Command:           optDesign -preCTS -drv
###############################################################
Path 1: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[22] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[22] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.340
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.110
- Arrival Time                  4.646
= Slack Time                   -3.535
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.820 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.745 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.690 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.622 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.589 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.320 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -2.219 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -2.198 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -2.090 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.795 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.519 | 
     | crcpkt2/U4098             | A ^ -> Y v        | NAND3X1  | 0.057 | 0.156 |   2.172 |   -1.363 | 
     | crcpkt2/U512              | A v -> Y v        | BUFX2    | 0.016 | 0.046 |   2.218 |   -1.317 | 
     | crcpkt2/U48               | B v -> Y v        | OR2X2    | 0.301 | 0.197 |   2.415 |   -1.120 | 
     | crcpkt2/U1032             | A v -> Y ^        | INVX4    | 0.768 | 0.480 |   2.896 |   -0.639 | 
     | crcpkt2/U14               | B ^ -> Y ^        | AND2X2   | 0.920 | 0.614 |   3.510 |   -0.025 | 
     | crcpkt2/U5485             | A ^ -> Y v        | INVX2    | 0.960 | 0.666 |   4.176 |    0.641 | 
     | crcpkt2/U5487             | D v -> Y ^        | AOI22X1  | 0.328 | 0.449 |   4.625 |    1.090 | 
     | crcpkt2/U111              | A ^ -> Y ^        | BUFX2    | 0.094 | 0.020 |   4.646 |    1.110 | 
     | crcpkt2/\data24_d_reg[22] | D ^               | DFFPOSX1 | 0.094 | 0.000 |   4.646 |    1.110 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.535 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.535 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.535 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.535 | 
     | FECTS_clks_clk___L4_I10   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.535 | 
     | crcpkt2/\data24_d_reg[22] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.535 | 
     +------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[16] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[16] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.333
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.117
- Arrival Time                  4.647
= Slack Time                   -3.530
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.815 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.739 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.684 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.617 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.584 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.314 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -2.214 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -2.192 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -2.085 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.790 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.514 | 
     | crcpkt2/U4098             | A ^ -> Y v        | NAND3X1  | 0.057 | 0.156 |   2.172 |   -1.358 | 
     | crcpkt2/U512              | A v -> Y v        | BUFX2    | 0.016 | 0.046 |   2.218 |   -1.312 | 
     | crcpkt2/U48               | B v -> Y v        | OR2X2    | 0.301 | 0.197 |   2.415 |   -1.114 | 
     | crcpkt2/U1032             | A v -> Y ^        | INVX4    | 0.768 | 0.480 |   2.896 |   -0.634 | 
     | crcpkt2/U14               | B ^ -> Y ^        | AND2X2   | 0.920 | 0.614 |   3.510 |   -0.020 | 
     | crcpkt2/U5485             | A ^ -> Y v        | INVX2    | 0.960 | 0.666 |   4.176 |    0.647 | 
     | crcpkt2/U5493             | D v -> Y ^        | AOI22X1  | 0.333 | 0.452 |   4.629 |    1.099 | 
     | crcpkt2/U117              | A ^ -> Y ^        | BUFX2    | 0.095 | 0.018 |   4.647 |    1.117 | 
     | crcpkt2/\data24_d_reg[16] | D ^               | DFFPOSX1 | 0.095 | 0.000 |   4.647 |    1.117 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.530 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.530 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.530 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.530 | 
     | FECTS_clks_clk___L4_I10   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.530 | 
     | crcpkt2/\data24_d_reg[16] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.530 | 
     +------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[15] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[15] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.331
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.119
- Arrival Time                  4.644
= Slack Time                   -3.525
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.810 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.734 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.679 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.612 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.579 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.310 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -2.209 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -2.187 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -2.080 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.785 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.509 | 
     | crcpkt2/U4098             | A ^ -> Y v        | NAND3X1  | 0.057 | 0.156 |   2.172 |   -1.353 | 
     | crcpkt2/U512              | A v -> Y v        | BUFX2    | 0.016 | 0.046 |   2.218 |   -1.307 | 
     | crcpkt2/U48               | B v -> Y v        | OR2X2    | 0.301 | 0.197 |   2.415 |   -1.109 | 
     | crcpkt2/U1032             | A v -> Y ^        | INVX4    | 0.768 | 0.480 |   2.896 |   -0.629 | 
     | crcpkt2/U14               | B ^ -> Y ^        | AND2X2   | 0.920 | 0.614 |   3.510 |   -0.015 | 
     | crcpkt2/U5485             | A ^ -> Y v        | INVX2    | 0.960 | 0.666 |   4.176 |    0.651 | 
     | crcpkt2/U5494             | D v -> Y ^        | AOI22X1  | 0.331 | 0.448 |   4.624 |    1.099 | 
     | crcpkt2/U118              | A ^ -> Y ^        | BUFX2    | 0.095 | 0.020 |   4.643 |    1.119 | 
     | crcpkt2/\data24_d_reg[15] | D ^               | DFFPOSX1 | 0.095 | 0.000 |   4.644 |    1.119 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.525 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.525 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.525 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.525 | 
     | FECTS_clks_clk___L4_I10   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.525 | 
     | crcpkt2/\data24_d_reg[15] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.525 | 
     +------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[10] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[10] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.302
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.148
- Arrival Time                  4.651
= Slack Time                   -3.503
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.788 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.712 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.657 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.590 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.557 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.288 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -2.187 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -2.165 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -2.058 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.763 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.487 | 
     | crcpkt2/U4098             | A ^ -> Y v        | NAND3X1  | 0.057 | 0.156 |   2.172 |   -1.331 | 
     | crcpkt2/U512              | A v -> Y v        | BUFX2    | 0.016 | 0.046 |   2.218 |   -1.285 | 
     | crcpkt2/U48               | B v -> Y v        | OR2X2    | 0.301 | 0.197 |   2.415 |   -1.088 | 
     | crcpkt2/U1032             | A v -> Y ^        | INVX4    | 0.768 | 0.480 |   2.896 |   -0.607 | 
     | crcpkt2/U14               | B ^ -> Y ^        | AND2X2   | 0.920 | 0.614 |   3.510 |    0.007 | 
     | crcpkt2/U5485             | A ^ -> Y v        | INVX2    | 0.960 | 0.666 |   4.176 |    0.673 | 
     | crcpkt2/U5499             | D v -> Y ^        | AOI22X1  | 0.329 | 0.450 |   4.626 |    1.123 | 
     | crcpkt2/U123              | A ^ -> Y ^        | BUFX2    | 0.099 | 0.025 |   4.651 |    1.148 | 
     | crcpkt2/\data24_d_reg[10] | D ^               | DFFPOSX1 | 0.099 | 0.000 |   4.651 |    1.148 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.503 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.503 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.503 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.503 | 
     | FECTS_clks_clk___L4_I10   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.503 | 
     | crcpkt2/\data24_d_reg[10] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.503 | 
     +------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[20] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[20] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.150
- Arrival Time                  4.647
= Slack Time                   -3.497
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.781 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.706 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.651 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.583 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.551 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.281 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -2.180 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -2.159 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -2.051 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.757 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.481 | 
     | crcpkt2/U4098             | A ^ -> Y v        | NAND3X1  | 0.057 | 0.156 |   2.172 |   -1.325 | 
     | crcpkt2/U512              | A v -> Y v        | BUFX2    | 0.016 | 0.046 |   2.218 |   -1.278 | 
     | crcpkt2/U48               | B v -> Y v        | OR2X2    | 0.301 | 0.197 |   2.415 |   -1.081 | 
     | crcpkt2/U1032             | A v -> Y ^        | INVX4    | 0.768 | 0.480 |   2.896 |   -0.601 | 
     | crcpkt2/U14               | B ^ -> Y ^        | AND2X2   | 0.920 | 0.614 |   3.510 |    0.013 | 
     | crcpkt2/U5485             | A ^ -> Y v        | INVX2    | 0.960 | 0.666 |   4.176 |    0.680 | 
     | crcpkt2/U5489             | D v -> Y ^        | AOI22X1  | 0.335 | 0.449 |   4.625 |    1.129 | 
     | crcpkt2/U113              | A ^ -> Y ^        | BUFX2    | 0.099 | 0.021 |   4.646 |    1.150 | 
     | crcpkt2/\data24_d_reg[20] | D ^               | DFFPOSX1 | 0.099 | 0.000 |   4.647 |    1.150 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.497 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.497 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.497 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.497 | 
     | FECTS_clks_clk___L4_I10   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.497 | 
     | crcpkt2/\data24_d_reg[20] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.497 | 
     +------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[3] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[3] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.311
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.139
- Arrival Time                  4.631
= Slack Time                   -3.492
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.777 | 
     | crcpkt2/U2461            | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.701 | 
     | crcpkt2/U11              | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.646 | 
     | crcpkt2/U4               | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.579 | 
     | crcpkt2/U2462            | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.546 | 
     | crcpkt2/FE_OFC886_n3109  | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.277 | 
     | crcpkt2/U5               | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -2.176 | 
     | crcpkt2/U86              | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -2.154 | 
     | crcpkt2/U49              | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -2.047 | 
     | crcpkt2/U702             | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.752 | 
     | crcpkt2/U3               | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.476 | 
     | crcpkt2/U4098            | A ^ -> Y v        | NAND3X1  | 0.057 | 0.156 |   2.172 |   -1.320 | 
     | crcpkt2/U512             | A v -> Y v        | BUFX2    | 0.016 | 0.046 |   2.218 |   -1.274 | 
     | crcpkt2/U48              | B v -> Y v        | OR2X2    | 0.301 | 0.197 |   2.415 |   -1.077 | 
     | crcpkt2/U1032            | A v -> Y ^        | INVX4    | 0.768 | 0.480 |   2.896 |   -0.596 | 
     | crcpkt2/U14              | B ^ -> Y ^        | AND2X2   | 0.920 | 0.614 |   3.510 |    0.018 | 
     | crcpkt2/U5485            | A ^ -> Y v        | INVX2    | 0.960 | 0.666 |   4.176 |    0.684 | 
     | crcpkt2/U5506            | D v -> Y ^        | AOI22X1  | 0.338 | 0.438 |   4.614 |    1.122 | 
     | crcpkt2/U130             | A ^ -> Y ^        | BUFX2    | 0.097 | 0.017 |   4.631 |    1.139 | 
     | crcpkt2/\data24_d_reg[3] | D ^               | DFFPOSX1 | 0.097 | 0.000 |   4.631 |    1.139 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.492 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.492 | 
     | FECTS_clks_clk___L2_I0   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.492 | 
     | FECTS_clks_clk___L3_I1   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.492 | 
     | FECTS_clks_clk___L4_I8   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.492 | 
     | crcpkt2/\data24_d_reg[3] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.492 | 
     +-----------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[5] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[5] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.275
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.175
- Arrival Time                  4.656
= Slack Time                   -3.481
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.766 | 
     | crcpkt2/U2461            | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.690 | 
     | crcpkt2/U11              | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.636 | 
     | crcpkt2/U4               | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.568 | 
     | crcpkt2/U2462            | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.535 | 
     | crcpkt2/FE_OFC886_n3109  | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.266 | 
     | crcpkt2/U5               | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -2.165 | 
     | crcpkt2/U86              | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -2.143 | 
     | crcpkt2/U49              | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -2.036 | 
     | crcpkt2/U702             | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.741 | 
     | crcpkt2/U3               | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.465 | 
     | crcpkt2/U4098            | A ^ -> Y v        | NAND3X1  | 0.057 | 0.156 |   2.172 |   -1.309 | 
     | crcpkt2/U512             | A v -> Y v        | BUFX2    | 0.016 | 0.046 |   2.218 |   -1.263 | 
     | crcpkt2/U48              | B v -> Y v        | OR2X2    | 0.301 | 0.197 |   2.415 |   -1.066 | 
     | crcpkt2/U1032            | A v -> Y ^        | INVX4    | 0.768 | 0.480 |   2.896 |   -0.585 | 
     | crcpkt2/U14              | B ^ -> Y ^        | AND2X2   | 0.920 | 0.614 |   3.510 |    0.029 | 
     | crcpkt2/U5485            | A ^ -> Y v        | INVX2    | 0.960 | 0.666 |   4.176 |    0.695 | 
     | crcpkt2/U5504            | D v -> Y ^        | AOI22X1  | 0.348 | 0.464 |   4.640 |    1.159 | 
     | crcpkt2/U128             | A ^ -> Y ^        | BUFX2    | 0.102 | 0.016 |   4.656 |    1.175 | 
     | crcpkt2/\data24_d_reg[5] | D ^               | DFFPOSX1 | 0.102 | 0.000 |   4.656 |    1.175 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.481 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.481 | 
     | FECTS_clks_clk___L2_I0   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.481 | 
     | FECTS_clks_clk___L3_I1   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.481 | 
     | FECTS_clks_clk___L4_I10  | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.481 | 
     | crcpkt2/\data24_d_reg[5] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.481 | 
     +-----------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[2] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[2] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.270
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.180
- Arrival Time                  4.661
= Slack Time                   -3.481
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.766 | 
     | crcpkt2/U2461            | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.690 | 
     | crcpkt2/U11              | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.635 | 
     | crcpkt2/U4               | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.568 | 
     | crcpkt2/U2462            | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.535 | 
     | crcpkt2/FE_OFC886_n3109  | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.266 | 
     | crcpkt2/U5               | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -2.165 | 
     | crcpkt2/U86              | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -2.143 | 
     | crcpkt2/U49              | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -2.036 | 
     | crcpkt2/U702             | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.741 | 
     | crcpkt2/U3               | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.465 | 
     | crcpkt2/U4098            | A ^ -> Y v        | NAND3X1  | 0.057 | 0.156 |   2.172 |   -1.309 | 
     | crcpkt2/U512             | A v -> Y v        | BUFX2    | 0.016 | 0.046 |   2.218 |   -1.263 | 
     | crcpkt2/U48              | B v -> Y v        | OR2X2    | 0.301 | 0.197 |   2.415 |   -1.065 | 
     | crcpkt2/U1032            | A v -> Y ^        | INVX4    | 0.768 | 0.480 |   2.896 |   -0.585 | 
     | crcpkt2/U14              | B ^ -> Y ^        | AND2X2   | 0.920 | 0.614 |   3.510 |    0.029 | 
     | crcpkt2/U5485            | A ^ -> Y v        | INVX2    | 0.960 | 0.666 |   4.176 |    0.695 | 
     | crcpkt2/U5507            | D v -> Y ^        | AOI22X1  | 0.348 | 0.468 |   4.644 |    1.163 | 
     | crcpkt2/U131             | A ^ -> Y ^        | BUFX2    | 0.102 | 0.017 |   4.661 |    1.180 | 
     | crcpkt2/\data24_d_reg[2] | D ^               | DFFPOSX1 | 0.102 | 0.000 |   4.661 |    1.180 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.481 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.481 | 
     | FECTS_clks_clk___L2_I0   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.481 | 
     | FECTS_clks_clk___L3_I1   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.481 | 
     | FECTS_clks_clk___L4_I9   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.481 | 
     | crcpkt2/\data24_d_reg[2] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.481 | 
     +-----------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[11] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[11] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.298
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.152
- Arrival Time                  4.629
= Slack Time                   -3.478
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.763 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.687 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.632 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.565 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.532 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.262 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -2.161 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -2.140 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -2.033 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.738 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.462 | 
     | crcpkt2/U4098             | A ^ -> Y v        | NAND3X1  | 0.057 | 0.156 |   2.172 |   -1.306 | 
     | crcpkt2/U512              | A v -> Y v        | BUFX2    | 0.016 | 0.046 |   2.218 |   -1.260 | 
     | crcpkt2/U48               | B v -> Y v        | OR2X2    | 0.301 | 0.197 |   2.415 |   -1.062 | 
     | crcpkt2/U1032             | A v -> Y ^        | INVX4    | 0.768 | 0.480 |   2.896 |   -0.582 | 
     | crcpkt2/U14               | B ^ -> Y ^        | AND2X2   | 0.920 | 0.614 |   3.510 |    0.032 | 
     | crcpkt2/U5485             | A ^ -> Y v        | INVX2    | 0.960 | 0.666 |   4.176 |    0.699 | 
     | crcpkt2/U5498             | D v -> Y ^        | AOI22X1  | 0.340 | 0.435 |   4.612 |    1.134 | 
     | crcpkt2/U122              | A ^ -> Y ^        | BUFX2    | 0.099 | 0.018 |   4.629 |    1.152 | 
     | crcpkt2/\data24_d_reg[11] | D ^               | DFFPOSX1 | 0.099 | 0.000 |   4.629 |    1.152 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.478 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.478 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.478 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.478 | 
     | FECTS_clks_clk___L4_I8    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.478 | 
     | crcpkt2/\data24_d_reg[11] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.478 | 
     +------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[13] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[13] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.292
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.158
- Arrival Time                  4.627
= Slack Time                   -3.469
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.753 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.678 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.623 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.555 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.523 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.253 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -2.152 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -2.131 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -2.023 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.729 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.453 | 
     | crcpkt2/U4098             | A ^ -> Y v        | NAND3X1  | 0.057 | 0.156 |   2.172 |   -1.297 | 
     | crcpkt2/U512              | A v -> Y v        | BUFX2    | 0.016 | 0.046 |   2.218 |   -1.251 | 
     | crcpkt2/U48               | B v -> Y v        | OR2X2    | 0.301 | 0.197 |   2.415 |   -1.053 | 
     | crcpkt2/U1032             | A v -> Y ^        | INVX4    | 0.768 | 0.480 |   2.896 |   -0.573 | 
     | crcpkt2/U14               | B ^ -> Y ^        | AND2X2   | 0.920 | 0.614 |   3.510 |    0.041 | 
     | crcpkt2/U5485             | A ^ -> Y v        | INVX2    | 0.960 | 0.666 |   4.176 |    0.708 | 
     | crcpkt2/U5496             | D v -> Y ^        | AOI22X1  | 0.342 | 0.433 |   4.609 |    1.141 | 
     | crcpkt2/U120              | A ^ -> Y ^        | BUFX2    | 0.100 | 0.018 |   4.627 |    1.158 | 
     | crcpkt2/\data24_d_reg[13] | D ^               | DFFPOSX1 | 0.100 | 0.000 |   4.627 |    1.158 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.469 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.469 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.469 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.469 | 
     | FECTS_clks_clk___L4_I8    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.469 | 
     | crcpkt2/\data24_d_reg[13] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.469 | 
     +------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[12] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[12] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.363
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.087
- Arrival Time                  4.544
= Slack Time                   -3.458
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.742 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.667 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.612 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.544 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.512 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.242 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -2.141 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -2.120 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -2.013 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.718 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.442 | 
     | crcpkt2/U4098             | A ^ -> Y v        | NAND3X1  | 0.057 | 0.156 |   2.172 |   -1.286 | 
     | crcpkt2/U512              | A v -> Y v        | BUFX2    | 0.016 | 0.046 |   2.218 |   -1.240 | 
     | crcpkt2/U48               | B v -> Y v        | OR2X2    | 0.301 | 0.197 |   2.415 |   -1.042 | 
     | crcpkt2/U1032             | A v -> Y ^        | INVX4    | 0.768 | 0.480 |   2.896 |   -0.562 | 
     | crcpkt2/U14               | B ^ -> Y ^        | AND2X2   | 0.920 | 0.614 |   3.510 |    0.052 | 
     | crcpkt2/U5485             | A ^ -> Y v        | INVX2    | 0.960 | 0.666 |   4.176 |    0.719 | 
     | crcpkt2/U5497             | D v -> Y ^        | AOI22X1  | 0.318 | 0.344 |   4.521 |    1.063 | 
     | crcpkt2/U121              | A ^ -> Y ^        | BUFX2    | 0.091 | 0.023 |   4.544 |    1.086 | 
     | crcpkt2/\data24_d_reg[12] | D ^               | DFFPOSX1 | 0.091 | 0.000 |   4.544 |    1.087 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.458 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.458 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.458 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.458 | 
     | FECTS_clks_clk___L4_I6    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.458 | 
     | crcpkt2/\data24_d_reg[12] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.458 | 
     +------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[6] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[6] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.357
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.093
- Arrival Time                  4.546
= Slack Time                   -3.453
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.738 | 
     | crcpkt2/U2461            | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.662 | 
     | crcpkt2/U11              | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.607 | 
     | crcpkt2/U4               | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.540 | 
     | crcpkt2/U2462            | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.507 | 
     | crcpkt2/FE_OFC886_n3109  | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.238 | 
     | crcpkt2/U5               | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -2.137 | 
     | crcpkt2/U86              | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -2.115 | 
     | crcpkt2/U49              | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -2.008 | 
     | crcpkt2/U702             | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.713 | 
     | crcpkt2/U3               | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.437 | 
     | crcpkt2/U4098            | A ^ -> Y v        | NAND3X1  | 0.057 | 0.156 |   2.172 |   -1.281 | 
     | crcpkt2/U512             | A v -> Y v        | BUFX2    | 0.016 | 0.046 |   2.218 |   -1.235 | 
     | crcpkt2/U48              | B v -> Y v        | OR2X2    | 0.301 | 0.197 |   2.415 |   -1.038 | 
     | crcpkt2/U1032            | A v -> Y ^        | INVX4    | 0.768 | 0.480 |   2.896 |   -0.557 | 
     | crcpkt2/U14              | B ^ -> Y ^        | AND2X2   | 0.920 | 0.614 |   3.510 |    0.057 | 
     | crcpkt2/U5485            | A ^ -> Y v        | INVX2    | 0.960 | 0.666 |   4.176 |    0.723 | 
     | crcpkt2/U5503            | D v -> Y ^        | AOI22X1  | 0.328 | 0.352 |   4.528 |    1.075 | 
     | crcpkt2/U127             | A ^ -> Y ^        | BUFX2    | 0.092 | 0.018 |   4.546 |    1.093 | 
     | crcpkt2/\data24_d_reg[6] | D ^               | DFFPOSX1 | 0.092 | 0.000 |   4.546 |    1.093 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.453 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.453 | 
     | FECTS_clks_clk___L2_I0   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.453 | 
     | FECTS_clks_clk___L3_I1   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.453 | 
     | FECTS_clks_clk___L4_I6   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.453 | 
     | crcpkt2/\data24_d_reg[6] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.453 | 
     +-----------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[4] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[4] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.375
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.075
- Arrival Time                  4.527
= Slack Time                   -3.453
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.737 | 
     | crcpkt2/U2461            | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.662 | 
     | crcpkt2/U11              | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.607 | 
     | crcpkt2/U4               | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.539 | 
     | crcpkt2/U2462            | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.507 | 
     | crcpkt2/FE_OFC886_n3109  | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.237 | 
     | crcpkt2/U5               | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -2.136 | 
     | crcpkt2/U86              | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -2.115 | 
     | crcpkt2/U49              | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -2.007 | 
     | crcpkt2/U702             | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.713 | 
     | crcpkt2/U3               | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.437 | 
     | crcpkt2/U4098            | A ^ -> Y v        | NAND3X1  | 0.057 | 0.156 |   2.172 |   -1.281 | 
     | crcpkt2/U512             | A v -> Y v        | BUFX2    | 0.016 | 0.046 |   2.218 |   -1.235 | 
     | crcpkt2/U48              | B v -> Y v        | OR2X2    | 0.301 | 0.197 |   2.415 |   -1.037 | 
     | crcpkt2/U1032            | A v -> Y ^        | INVX4    | 0.768 | 0.480 |   2.896 |   -0.557 | 
     | crcpkt2/U14              | B ^ -> Y ^        | AND2X2   | 0.920 | 0.614 |   3.510 |    0.057 | 
     | crcpkt2/U5485            | A ^ -> Y v        | INVX2    | 0.960 | 0.666 |   4.176 |    0.724 | 
     | crcpkt2/U5505            | D v -> Y ^        | AOI22X1  | 0.313 | 0.326 |   4.502 |    1.050 | 
     | crcpkt2/U129             | A ^ -> Y ^        | BUFX2    | 0.090 | 0.025 |   4.527 |    1.075 | 
     | crcpkt2/\data24_d_reg[4] | D ^               | DFFPOSX1 | 0.090 | 0.000 |   4.527 |    1.075 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.453 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.453 | 
     | FECTS_clks_clk___L2_I0   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.453 | 
     | FECTS_clks_clk___L3_I1   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.453 | 
     | FECTS_clks_clk___L4_I6   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.453 | 
     | crcpkt2/\data24_d_reg[4] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.453 | 
     +-----------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[23] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[23] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.347
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.103
- Arrival Time                  4.549
= Slack Time                   -3.446
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.731 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.655 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.600 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.533 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.500 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.230 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -2.129 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -2.108 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -2.001 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.706 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.430 | 
     | crcpkt2/U4098             | A ^ -> Y v        | NAND3X1  | 0.057 | 0.156 |   2.172 |   -1.274 | 
     | crcpkt2/U512              | A v -> Y v        | BUFX2    | 0.016 | 0.046 |   2.218 |   -1.228 | 
     | crcpkt2/U48               | B v -> Y v        | OR2X2    | 0.301 | 0.197 |   2.415 |   -1.030 | 
     | crcpkt2/U1032             | A v -> Y ^        | INVX4    | 0.768 | 0.480 |   2.896 |   -0.550 | 
     | crcpkt2/U14               | B ^ -> Y ^        | AND2X2   | 0.920 | 0.614 |   3.510 |    0.064 | 
     | crcpkt2/U5485             | A ^ -> Y v        | INVX2    | 0.960 | 0.666 |   4.176 |    0.731 | 
     | crcpkt2/U5486             | D v -> Y ^        | AOI22X1  | 0.317 | 0.346 |   4.522 |    1.077 | 
     | crcpkt2/U110              | A ^ -> Y ^        | BUFX2    | 0.093 | 0.026 |   4.549 |    1.103 | 
     | crcpkt2/\data24_d_reg[23] | D ^               | DFFPOSX1 | 0.093 | 0.000 |   4.549 |    1.103 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.446 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.446 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.446 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.446 | 
     | FECTS_clks_clk___L4_I6    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.446 | 
     | crcpkt2/\data24_d_reg[23] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.446 | 
     +------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[9] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[9] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.340
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.110
- Arrival Time                  4.534
= Slack Time                   -3.424
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.709 | 
     | crcpkt2/U2461            | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.634 | 
     | crcpkt2/U11              | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.579 | 
     | crcpkt2/U4               | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.511 | 
     | crcpkt2/U2462            | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.478 | 
     | crcpkt2/FE_OFC886_n3109  | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.209 | 
     | crcpkt2/U5               | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -2.108 | 
     | crcpkt2/U86              | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -2.087 | 
     | crcpkt2/U49              | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -1.979 | 
     | crcpkt2/U702             | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.684 | 
     | crcpkt2/U3               | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.408 | 
     | crcpkt2/U4098            | A ^ -> Y v        | NAND3X1  | 0.057 | 0.156 |   2.172 |   -1.252 | 
     | crcpkt2/U512             | A v -> Y v        | BUFX2    | 0.016 | 0.046 |   2.218 |   -1.206 | 
     | crcpkt2/U48              | B v -> Y v        | OR2X2    | 0.301 | 0.197 |   2.415 |   -1.009 | 
     | crcpkt2/U1032            | A v -> Y ^        | INVX4    | 0.768 | 0.480 |   2.896 |   -0.528 | 
     | crcpkt2/U14              | B ^ -> Y ^        | AND2X2   | 0.920 | 0.614 |   3.510 |    0.086 | 
     | crcpkt2/U5485            | A ^ -> Y v        | INVX2    | 0.960 | 0.666 |   4.176 |    0.752 | 
     | crcpkt2/U5500            | D v -> Y ^        | AOI22X1  | 0.329 | 0.338 |   4.515 |    1.090 | 
     | crcpkt2/U124             | A ^ -> Y ^        | BUFX2    | 0.094 | 0.019 |   4.534 |    1.109 | 
     | crcpkt2/\data24_d_reg[9] | D ^               | DFFPOSX1 | 0.094 | 0.000 |   4.534 |    1.110 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.424 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.424 | 
     | FECTS_clks_clk___L2_I0   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.424 | 
     | FECTS_clks_clk___L3_I1   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.424 | 
     | FECTS_clks_clk___L4_I6   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.424 | 
     | crcpkt2/\data24_d_reg[9] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.424 | 
     +-----------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[7] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[7] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.353
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.097
- Arrival Time                  4.518
= Slack Time                   -3.421
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.706 | 
     | crcpkt2/U2461            | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.630 | 
     | crcpkt2/U11              | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.576 | 
     | crcpkt2/U4               | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.508 | 
     | crcpkt2/U2462            | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.475 | 
     | crcpkt2/FE_OFC886_n3109  | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.206 | 
     | crcpkt2/U5               | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -2.105 | 
     | crcpkt2/U86              | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -2.083 | 
     | crcpkt2/U49              | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -1.976 | 
     | crcpkt2/U702             | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.681 | 
     | crcpkt2/U3               | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.405 | 
     | crcpkt2/U4098            | A ^ -> Y v        | NAND3X1  | 0.057 | 0.156 |   2.172 |   -1.249 | 
     | crcpkt2/U512             | A v -> Y v        | BUFX2    | 0.016 | 0.046 |   2.218 |   -1.203 | 
     | crcpkt2/U48              | B v -> Y v        | OR2X2    | 0.301 | 0.197 |   2.415 |   -1.006 | 
     | crcpkt2/U1032            | A v -> Y ^        | INVX4    | 0.768 | 0.480 |   2.896 |   -0.525 | 
     | crcpkt2/U14              | B ^ -> Y ^        | AND2X2   | 0.920 | 0.614 |   3.510 |    0.089 | 
     | crcpkt2/U5485            | A ^ -> Y v        | INVX2    | 0.960 | 0.666 |   4.176 |    0.755 | 
     | crcpkt2/U5502            | D v -> Y ^        | AOI22X1  | 0.317 | 0.316 |   4.492 |    1.071 | 
     | crcpkt2/U126             | A ^ -> Y ^        | BUFX2    | 0.092 | 0.026 |   4.518 |    1.097 | 
     | crcpkt2/\data24_d_reg[7] | D ^               | DFFPOSX1 | 0.092 | 0.000 |   4.518 |    1.097 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.421 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.421 | 
     | FECTS_clks_clk___L2_I0   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.421 | 
     | FECTS_clks_clk___L3_I1   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.421 | 
     | FECTS_clks_clk___L4_I6   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.421 | 
     | crcpkt2/\data24_d_reg[7] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.421 | 
     +-----------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[14] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[14] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.328
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.122
- Arrival Time                  4.531
= Slack Time                   -3.409
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.694 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.618 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.563 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.496 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.463 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.194 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -2.093 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -2.071 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -1.964 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.669 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.393 | 
     | crcpkt2/U4098             | A ^ -> Y v        | NAND3X1  | 0.057 | 0.156 |   2.172 |   -1.237 | 
     | crcpkt2/U512              | A v -> Y v        | BUFX2    | 0.016 | 0.046 |   2.218 |   -1.191 | 
     | crcpkt2/U48               | B v -> Y v        | OR2X2    | 0.301 | 0.197 |   2.415 |   -0.994 | 
     | crcpkt2/U1032             | A v -> Y ^        | INVX4    | 0.768 | 0.480 |   2.896 |   -0.513 | 
     | crcpkt2/U14               | B ^ -> Y ^        | AND2X2   | 0.920 | 0.614 |   3.510 |    0.101 | 
     | crcpkt2/U5485             | A ^ -> Y v        | INVX2    | 0.960 | 0.666 |   4.176 |    0.767 | 
     | crcpkt2/U5495             | D v -> Y ^        | AOI22X1  | 0.319 | 0.326 |   4.503 |    1.094 | 
     | crcpkt2/U119              | A ^ -> Y ^        | BUFX2    | 0.095 | 0.028 |   4.531 |    1.122 | 
     | crcpkt2/\data24_d_reg[14] | D ^               | DFFPOSX1 | 0.095 | 0.000 |   4.531 |    1.122 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.409 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.409 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.409 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.409 | 
     | FECTS_clks_clk___L4_I6    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.409 | 
     | crcpkt2/\data24_d_reg[14] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.409 | 
     +------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[8] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[8] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.340
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.110
- Arrival Time                  4.518
= Slack Time                   -3.408
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.693 | 
     | crcpkt2/U2461            | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.617 | 
     | crcpkt2/U11              | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.562 | 
     | crcpkt2/U4               | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.495 | 
     | crcpkt2/U2462            | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.462 | 
     | crcpkt2/FE_OFC886_n3109  | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.193 | 
     | crcpkt2/U5               | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -2.092 | 
     | crcpkt2/U86              | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -2.070 | 
     | crcpkt2/U49              | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -1.963 | 
     | crcpkt2/U702             | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.668 | 
     | crcpkt2/U3               | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.392 | 
     | crcpkt2/U4098            | A ^ -> Y v        | NAND3X1  | 0.057 | 0.156 |   2.172 |   -1.236 | 
     | crcpkt2/U512             | A v -> Y v        | BUFX2    | 0.016 | 0.046 |   2.218 |   -1.190 | 
     | crcpkt2/U48              | B v -> Y v        | OR2X2    | 0.301 | 0.197 |   2.415 |   -0.993 | 
     | crcpkt2/U1032            | A v -> Y ^        | INVX4    | 0.768 | 0.480 |   2.896 |   -0.512 | 
     | crcpkt2/U14              | B ^ -> Y ^        | AND2X2   | 0.920 | 0.614 |   3.510 |    0.102 | 
     | crcpkt2/U5485            | A ^ -> Y v        | INVX2    | 0.960 | 0.666 |   4.176 |    0.768 | 
     | crcpkt2/U5501            | D v -> Y ^        | AOI22X1  | 0.305 | 0.306 |   4.483 |    1.075 | 
     | crcpkt2/U125             | A ^ -> Y ^        | BUFX2    | 0.094 | 0.035 |   4.518 |    1.110 | 
     | crcpkt2/\data24_d_reg[8] | D ^               | DFFPOSX1 | 0.094 | 0.000 |   4.518 |    1.110 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.408 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.408 | 
     | FECTS_clks_clk___L2_I0   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.408 | 
     | FECTS_clks_clk___L3_I1   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.408 | 
     | FECTS_clks_clk___L4_I6   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.408 | 
     | crcpkt2/\data24_d_reg[8] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.408 | 
     +-----------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[17] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[17] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.298
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.153
- Arrival Time                  4.558
= Slack Time                   -3.406
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.690 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.615 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.560 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.492 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.460 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.190 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -2.089 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -2.068 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -1.960 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.666 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.390 | 
     | crcpkt2/U4098             | A ^ -> Y v        | NAND3X1  | 0.057 | 0.156 |   2.172 |   -1.234 | 
     | crcpkt2/U512              | A v -> Y v        | BUFX2    | 0.016 | 0.046 |   2.218 |   -1.188 | 
     | crcpkt2/U48               | B v -> Y v        | OR2X2    | 0.301 | 0.197 |   2.415 |   -0.990 | 
     | crcpkt2/U1032             | A v -> Y ^        | INVX4    | 0.768 | 0.480 |   2.896 |   -0.510 | 
     | crcpkt2/U14               | B ^ -> Y ^        | AND2X2   | 0.920 | 0.614 |   3.510 |    0.104 | 
     | crcpkt2/U5485             | A ^ -> Y v        | INVX2    | 0.960 | 0.666 |   4.176 |    0.771 | 
     | crcpkt2/U5492             | D v -> Y ^        | AOI22X1  | 0.324 | 0.352 |   4.528 |    1.123 | 
     | crcpkt2/U116              | A ^ -> Y ^        | BUFX2    | 0.099 | 0.029 |   4.558 |    1.152 | 
     | crcpkt2/\data24_d_reg[17] | D ^               | DFFPOSX1 | 0.099 | 0.000 |   4.558 |    1.153 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.406 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.406 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.406 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.406 | 
     | FECTS_clks_clk___L4_I6    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.406 | 
     | crcpkt2/\data24_d_reg[17] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.406 | 
     +------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[18] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[18] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.290
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.160
- Arrival Time                  4.559
= Slack Time                   -3.399
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.684 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.609 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.554 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.486 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.454 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.184 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -2.083 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -2.062 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -1.954 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.660 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.384 | 
     | crcpkt2/U4098             | A ^ -> Y v        | NAND3X1  | 0.057 | 0.156 |   2.172 |   -1.228 | 
     | crcpkt2/U512              | A v -> Y v        | BUFX2    | 0.016 | 0.046 |   2.218 |   -1.181 | 
     | crcpkt2/U48               | B v -> Y v        | OR2X2    | 0.301 | 0.197 |   2.415 |   -0.984 | 
     | crcpkt2/U1032             | A v -> Y ^        | INVX4    | 0.768 | 0.480 |   2.896 |   -0.504 | 
     | crcpkt2/U14               | B ^ -> Y ^        | AND2X2   | 0.920 | 0.614 |   3.510 |    0.110 | 
     | crcpkt2/U5485             | A ^ -> Y v        | INVX2    | 0.960 | 0.666 |   4.176 |    0.777 | 
     | crcpkt2/U5491             | D v -> Y ^        | AOI22X1  | 0.330 | 0.357 |   4.533 |    1.133 | 
     | crcpkt2/U115              | A ^ -> Y ^        | BUFX2    | 0.100 | 0.026 |   4.559 |    1.160 | 
     | crcpkt2/\data24_d_reg[18] | D ^               | DFFPOSX1 | 0.100 | 0.000 |   4.559 |    1.160 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.399 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.399 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.399 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.399 | 
     | FECTS_clks_clk___L4_I6    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.399 | 
     | crcpkt2/\data24_d_reg[18] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.399 | 
     +------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[1] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[1] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.269
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.181
- Arrival Time                  4.568
= Slack Time                   -3.387
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.672 | 
     | crcpkt2/U2461            | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.596 | 
     | crcpkt2/U11              | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.541 | 
     | crcpkt2/U4               | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.474 | 
     | crcpkt2/U2462            | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.441 | 
     | crcpkt2/FE_OFC886_n3109  | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.172 | 
     | crcpkt2/U5               | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -2.071 | 
     | crcpkt2/U86              | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -2.049 | 
     | crcpkt2/U49              | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -1.942 | 
     | crcpkt2/U702             | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.647 | 
     | crcpkt2/U3               | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.371 | 
     | crcpkt2/U4098            | A ^ -> Y v        | NAND3X1  | 0.057 | 0.156 |   2.172 |   -1.215 | 
     | crcpkt2/U512             | A v -> Y v        | BUFX2    | 0.016 | 0.046 |   2.218 |   -1.169 | 
     | crcpkt2/U48              | B v -> Y v        | OR2X2    | 0.301 | 0.197 |   2.415 |   -0.972 | 
     | crcpkt2/U1032            | A v -> Y ^        | INVX4    | 0.768 | 0.480 |   2.896 |   -0.491 | 
     | crcpkt2/U14              | B ^ -> Y ^        | AND2X2   | 0.920 | 0.614 |   3.510 |    0.123 | 
     | crcpkt2/U5485            | A ^ -> Y v        | INVX2    | 0.960 | 0.666 |   4.176 |    0.789 | 
     | crcpkt2/U5508            | D v -> Y ^        | AOI22X1  | 0.350 | 0.376 |   4.552 |    1.165 | 
     | crcpkt2/U132             | A ^ -> Y ^        | BUFX2    | 0.102 | 0.016 |   4.568 |    1.180 | 
     | crcpkt2/\data24_d_reg[1] | D ^               | DFFPOSX1 | 0.102 | 0.000 |   4.568 |    1.181 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.387 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.387 | 
     | FECTS_clks_clk___L2_I0   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.387 | 
     | FECTS_clks_clk___L3_I1   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.387 | 
     | FECTS_clks_clk___L4_I7   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.387 | 
     | crcpkt2/\data24_d_reg[1] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.387 | 
     +-----------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[21] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[21] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.233
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.217
- Arrival Time                  4.587
= Slack Time                   -3.370
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.655 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.580 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.525 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.457 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.424 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.155 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -2.054 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -2.033 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -1.925 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.630 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.354 | 
     | crcpkt2/U4098             | A ^ -> Y v        | NAND3X1  | 0.057 | 0.156 |   2.172 |   -1.198 | 
     | crcpkt2/U512              | A v -> Y v        | BUFX2    | 0.016 | 0.046 |   2.218 |   -1.152 | 
     | crcpkt2/U48               | B v -> Y v        | OR2X2    | 0.301 | 0.197 |   2.415 |   -0.955 | 
     | crcpkt2/U1032             | A v -> Y ^        | INVX4    | 0.768 | 0.480 |   2.896 |   -0.474 | 
     | crcpkt2/U14               | B ^ -> Y ^        | AND2X2   | 0.920 | 0.614 |   3.510 |    0.140 | 
     | crcpkt2/U5485             | A ^ -> Y v        | INVX2    | 0.960 | 0.666 |   4.176 |    0.806 | 
     | crcpkt2/U5488             | D v -> Y ^        | AOI22X1  | 0.366 | 0.402 |   4.578 |    1.208 | 
     | crcpkt2/U112              | A ^ -> Y ^        | BUFX2    | 0.107 | 0.009 |   4.587 |    1.217 | 
     | crcpkt2/\data24_d_reg[21] | D ^               | DFFPOSX1 | 0.107 | 0.000 |   4.587 |    1.217 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.370 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.370 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.370 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.370 | 
     | FECTS_clks_clk___L4_I8    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.370 | 
     | crcpkt2/\data24_d_reg[21] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.370 | 
     +------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[19] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[19] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.200
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.250
- Arrival Time                  4.598
= Slack Time                   -3.348
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.633 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.558 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.503 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.435 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.403 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.133 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -2.032 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -2.011 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -1.903 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.608 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.333 | 
     | crcpkt2/U4098             | A ^ -> Y v        | NAND3X1  | 0.057 | 0.156 |   2.172 |   -1.177 | 
     | crcpkt2/U512              | A v -> Y v        | BUFX2    | 0.016 | 0.046 |   2.218 |   -1.130 | 
     | crcpkt2/U48               | B v -> Y v        | OR2X2    | 0.301 | 0.197 |   2.415 |   -0.933 | 
     | crcpkt2/U1032             | A v -> Y ^        | INVX4    | 0.768 | 0.480 |   2.896 |   -0.453 | 
     | crcpkt2/U14               | B ^ -> Y ^        | AND2X2   | 0.920 | 0.614 |   3.510 |    0.162 | 
     | crcpkt2/U5485             | A ^ -> Y v        | INVX2    | 0.960 | 0.666 |   4.176 |    0.828 | 
     | crcpkt2/U5490             | D v -> Y ^        | AOI22X1  | 0.365 | 0.406 |   4.582 |    1.234 | 
     | crcpkt2/U114              | A ^ -> Y ^        | BUFX2    | 0.111 | 0.016 |   4.598 |    1.250 | 
     | crcpkt2/\data24_d_reg[19] | D ^               | DFFPOSX1 | 0.111 | 0.000 |   4.598 |    1.250 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.348 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.348 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.348 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.348 | 
     | FECTS_clks_clk___L4_I8    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.348 | 
     | crcpkt2/\data24_d_reg[19] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.348 | 
     +------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[29] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[29] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.889
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.561
- Arrival Time                  3.788
= Slack Time                   -3.228
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.513 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.437 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.382 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.315 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.282 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.013 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -1.912 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -1.890 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -1.783 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.488 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.212 | 
     | crcpkt2/U63               | A ^ -> Y v        | INVX1    | 0.199 | 0.286 |   2.302 |   -0.926 | 
     | crcpkt2/U1698             | A v -> Y v        | OR2X2    | 0.483 | 0.246 |   2.548 |   -0.680 | 
     | crcpkt2/U1694             | A v -> Y v        | OR2X2    | 0.219 | 0.476 |   3.024 |   -0.204 | 
     | crcpkt2/U1695             | A v -> Y ^        | INVX2    | 0.771 | 0.488 |   3.512 |    0.284 | 
     | crcpkt2/U5063             | C ^ -> Y v        | AOI22X1  | 0.273 | 0.183 |   3.694 |    0.466 | 
     | crcpkt2/U5064             | A v -> Y ^        | INVX1    | 0.027 | 0.094 |   3.788 |    0.561 | 
     | crcpkt2/\crcin8_d_reg[29] | D ^               | DFFPOSX1 | 0.027 | 0.000 |   3.788 |    0.561 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.228 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.228 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.228 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.228 | 
     | FECTS_clks_clk___L4_I8    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.228 | 
     | crcpkt2/\crcin8_d_reg[29] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.228 | 
     +------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[28] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[28] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.875
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.575
- Arrival Time                  3.798
= Slack Time                   -3.223
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.508 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.432 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.377 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.310 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.277 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.008 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -1.907 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -1.885 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -1.778 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.483 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.207 | 
     | crcpkt2/U63               | A ^ -> Y v        | INVX1    | 0.199 | 0.286 |   2.302 |   -0.921 | 
     | crcpkt2/U1698             | A v -> Y v        | OR2X2    | 0.483 | 0.246 |   2.548 |   -0.675 | 
     | crcpkt2/U1694             | A v -> Y v        | OR2X2    | 0.219 | 0.476 |   3.024 |   -0.199 | 
     | crcpkt2/U1695             | A v -> Y ^        | INVX2    | 0.771 | 0.488 |   3.512 |    0.288 | 
     | crcpkt2/U5061             | C ^ -> Y v        | AOI22X1  | 0.282 | 0.190 |   3.702 |    0.479 | 
     | crcpkt2/U5062             | A v -> Y ^        | INVX1    | 0.029 | 0.096 |   3.798 |    0.575 | 
     | crcpkt2/\crcin8_d_reg[28] | D ^               | DFFPOSX1 | 0.029 | 0.000 |   3.798 |    0.575 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.223 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.223 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.223 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.223 | 
     | FECTS_clks_clk___L4_I8    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.223 | 
     | crcpkt2/\crcin8_d_reg[28] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.223 | 
     +------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[15] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[15] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.856
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.594
- Arrival Time                  3.813
= Slack Time                   -3.220
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.505 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.429 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.374 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.307 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.274 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -2.004 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -1.903 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -1.882 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -1.775 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.480 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.204 | 
     | crcpkt2/U63               | A ^ -> Y v        | INVX1    | 0.199 | 0.286 |   2.302 |   -0.918 | 
     | crcpkt2/U1698             | A v -> Y v        | OR2X2    | 0.483 | 0.246 |   2.548 |   -0.672 | 
     | crcpkt2/U1694             | A v -> Y v        | OR2X2    | 0.219 | 0.476 |   3.024 |   -0.196 | 
     | crcpkt2/U1695             | A v -> Y ^        | INVX2    | 0.771 | 0.488 |   3.512 |    0.292 | 
     | crcpkt2/U5035             | C ^ -> Y v        | AOI22X1  | 0.280 | 0.204 |   3.716 |    0.496 | 
     | crcpkt2/U5036             | A v -> Y ^        | INVX1    | 0.031 | 0.097 |   3.813 |    0.594 | 
     | crcpkt2/\crcin8_d_reg[15] | D ^               | DFFPOSX1 | 0.031 | 0.000 |   3.813 |    0.594 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.220 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.220 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.220 | 
     | FECTS_clks_clk___L3_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.220 | 
     | FECTS_clks_clk___L4_I1    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.220 | 
     | crcpkt2/\crcin8_d_reg[15] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.220 | 
     +------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[0] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[0] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.831
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.619
- Arrival Time                  3.827
= Slack Time                   -3.208
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.493 | 
     | crcpkt2/U2461            | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.417 | 
     | crcpkt2/U11              | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.362 | 
     | crcpkt2/U4               | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.295 | 
     | crcpkt2/U2462            | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.262 | 
     | crcpkt2/FE_OFC886_n3109  | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -1.993 | 
     | crcpkt2/U5               | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -1.892 | 
     | crcpkt2/U86              | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -1.870 | 
     | crcpkt2/U49              | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -1.763 | 
     | crcpkt2/U702             | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.468 | 
     | crcpkt2/U3               | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.192 | 
     | crcpkt2/U63              | A ^ -> Y v        | INVX1    | 0.199 | 0.286 |   2.302 |   -0.906 | 
     | crcpkt2/U1698            | A v -> Y v        | OR2X2    | 0.483 | 0.246 |   2.548 |   -0.660 | 
     | crcpkt2/U1694            | A v -> Y v        | OR2X2    | 0.219 | 0.476 |   3.024 |   -0.184 | 
     | crcpkt2/U1695            | A v -> Y ^        | INVX2    | 0.771 | 0.488 |   3.512 |    0.303 | 
     | crcpkt2/U5005            | C ^ -> Y v        | AOI22X1  | 0.292 | 0.215 |   3.727 |    0.519 | 
     | crcpkt2/U5006            | A v -> Y ^        | INVX1    | 0.034 | 0.100 |   3.827 |    0.619 | 
     | crcpkt2/\crcin8_d_reg[0] | D ^               | DFFPOSX1 | 0.034 | 0.000 |   3.827 |    0.619 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.208 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.208 | 
     | FECTS_clks_clk___L2_I0   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.208 | 
     | FECTS_clks_clk___L3_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.208 | 
     | FECTS_clks_clk___L4_I0   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.208 | 
     | crcpkt2/\crcin8_d_reg[0] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.208 | 
     +-----------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin crcpkt2/\data24_d_reg[0] /CLK 
Endpoint:   crcpkt2/\data24_d_reg[0] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.042
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 1.408
- Arrival Time                  4.609
= Slack Time                   -3.201
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.486 | 
     | crcpkt2/U2461            | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.410 | 
     | crcpkt2/U11              | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.355 | 
     | crcpkt2/U4               | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.288 | 
     | crcpkt2/U2462            | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.255 | 
     | crcpkt2/FE_OFC886_n3109  | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -1.986 | 
     | crcpkt2/U5               | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -1.885 | 
     | crcpkt2/U86              | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -1.863 | 
     | crcpkt2/U49              | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -1.756 | 
     | crcpkt2/U702             | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.461 | 
     | crcpkt2/U3               | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.185 | 
     | crcpkt2/U4098            | A ^ -> Y v        | NAND3X1  | 0.057 | 0.156 |   2.172 |   -1.029 | 
     | crcpkt2/U512             | A v -> Y v        | BUFX2    | 0.016 | 0.046 |   2.218 |   -0.983 | 
     | crcpkt2/U48              | B v -> Y v        | OR2X2    | 0.301 | 0.197 |   2.415 |   -0.786 | 
     | crcpkt2/U1032            | A v -> Y ^        | INVX4    | 0.768 | 0.480 |   2.896 |   -0.305 | 
     | crcpkt2/U14              | B ^ -> Y ^        | AND2X2   | 0.920 | 0.614 |   3.510 |    0.309 | 
     | crcpkt2/U5485            | A ^ -> Y v        | INVX2    | 0.960 | 0.666 |   4.176 |    0.975 | 
     | crcpkt2/U5509            | D v -> Y ^        | AOI22X1  | 0.334 | 0.369 |   4.546 |    1.345 | 
     | crcpkt2/U133             | A ^ -> Y ^        | BUFX2    | 0.130 | 0.061 |   4.607 |    1.406 | 
     | crcpkt2/\data24_d_reg[0] | D ^               | DFFPOSX1 | 0.130 | 0.003 |   4.609 |    1.408 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.201 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.201 | 
     | FECTS_clks_clk___L2_I0   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.201 | 
     | FECTS_clks_clk___L3_I1   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.201 | 
     | FECTS_clks_clk___L4_I7   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.201 | 
     | crcpkt2/\data24_d_reg[0] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.201 | 
     +-----------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[21] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[21] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.839
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.611
- Arrival Time                  3.810
= Slack Time                   -3.199
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.484 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.408 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.353 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.286 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.253 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -1.984 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -1.883 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -1.861 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -1.754 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.459 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.183 | 
     | crcpkt2/U63               | A ^ -> Y v        | INVX1    | 0.199 | 0.286 |   2.302 |   -0.897 | 
     | crcpkt2/U1698             | A v -> Y v        | OR2X2    | 0.483 | 0.246 |   2.548 |   -0.651 | 
     | crcpkt2/U1694             | A v -> Y v        | OR2X2    | 0.219 | 0.476 |   3.024 |   -0.175 | 
     | crcpkt2/U1695             | A v -> Y ^        | INVX2    | 0.771 | 0.488 |   3.512 |    0.313 | 
     | crcpkt2/U5047             | C ^ -> Y v        | AOI22X1  | 0.280 | 0.199 |   3.711 |    0.512 | 
     | crcpkt2/U5048             | A v -> Y ^        | INVX1    | 0.034 | 0.099 |   3.810 |    0.611 | 
     | crcpkt2/\crcin8_d_reg[21] | D ^               | DFFPOSX1 | 0.034 | 0.000 |   3.810 |    0.611 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.199 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.199 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.199 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.199 | 
     | FECTS_clks_clk___L4_I7    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.199 | 
     | crcpkt2/\crcin8_d_reg[21] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.199 | 
     +------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[24] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[24] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.804
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.646
- Arrival Time                  3.836
= Slack Time                   -3.191
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.476 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.400 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.345 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.278 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.245 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -1.976 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -1.875 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -1.853 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -1.746 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.451 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.175 | 
     | crcpkt2/U63               | A ^ -> Y v        | INVX1    | 0.199 | 0.286 |   2.302 |   -0.889 | 
     | crcpkt2/U1698             | A v -> Y v        | OR2X2    | 0.483 | 0.246 |   2.548 |   -0.643 | 
     | crcpkt2/U1694             | A v -> Y v        | OR2X2    | 0.219 | 0.476 |   3.024 |   -0.167 | 
     | crcpkt2/U1695             | A v -> Y ^        | INVX2    | 0.771 | 0.488 |   3.512 |    0.321 | 
     | crcpkt2/U5053             | C ^ -> Y v        | AOI22X1  | 0.284 | 0.223 |   3.734 |    0.544 | 
     | crcpkt2/U5054             | A v -> Y ^        | INVX1    | 0.038 | 0.102 |   3.836 |    0.646 | 
     | crcpkt2/\crcin8_d_reg[24] | D ^               | DFFPOSX1 | 0.038 | 0.000 |   3.836 |    0.646 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.191 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.191 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.191 | 
     | FECTS_clks_clk___L3_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.191 | 
     | FECTS_clks_clk___L4_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.191 | 
     | crcpkt2/\crcin8_d_reg[24] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.191 | 
     +------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[11] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[11] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.815
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.635
- Arrival Time                  3.822
= Slack Time                   -3.187
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.472 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.396 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.341 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.274 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.241 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -1.971 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -1.870 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -1.849 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -1.742 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.447 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.171 | 
     | crcpkt2/U63               | A ^ -> Y v        | INVX1    | 0.199 | 0.286 |   2.302 |   -0.885 | 
     | crcpkt2/U1698             | A v -> Y v        | OR2X2    | 0.483 | 0.246 |   2.548 |   -0.639 | 
     | crcpkt2/U1694             | A v -> Y v        | OR2X2    | 0.219 | 0.476 |   3.024 |   -0.163 | 
     | crcpkt2/U1695             | A v -> Y ^        | INVX2    | 0.771 | 0.488 |   3.512 |    0.325 | 
     | crcpkt2/U5027             | C ^ -> Y v        | AOI22X1  | 0.266 | 0.210 |   3.722 |    0.535 | 
     | crcpkt2/U5028             | A v -> Y ^        | INVX1    | 0.036 | 0.100 |   3.822 |    0.635 | 
     | crcpkt2/\crcin8_d_reg[11] | D ^               | DFFPOSX1 | 0.036 | 0.000 |   3.822 |    0.635 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.187 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.187 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.187 | 
     | FECTS_clks_clk___L3_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.187 | 
     | FECTS_clks_clk___L4_I1    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.187 | 
     | crcpkt2/\crcin8_d_reg[11] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.187 | 
     +------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[10] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[10] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.799
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.651
- Arrival Time                  3.826
= Slack Time                   -3.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.460 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.384 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.329 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.262 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.229 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -1.960 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -1.859 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -1.837 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -1.730 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.435 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.159 | 
     | crcpkt2/U63               | A ^ -> Y v        | INVX1    | 0.199 | 0.286 |   2.302 |   -0.873 | 
     | crcpkt2/U1698             | A v -> Y v        | OR2X2    | 0.483 | 0.246 |   2.548 |   -0.627 | 
     | crcpkt2/U1694             | A v -> Y v        | OR2X2    | 0.219 | 0.476 |   3.024 |   -0.151 | 
     | crcpkt2/U1695             | A v -> Y ^        | INVX2    | 0.771 | 0.488 |   3.512 |    0.337 | 
     | crcpkt2/U5025             | C ^ -> Y v        | AOI22X1  | 0.281 | 0.212 |   3.723 |    0.548 | 
     | crcpkt2/U5026             | A v -> Y ^        | INVX1    | 0.038 | 0.102 |   3.826 |    0.651 | 
     | crcpkt2/\crcin8_d_reg[10] | D ^               | DFFPOSX1 | 0.038 | 0.000 |   3.826 |    0.651 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.175 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.175 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.175 | 
     | FECTS_clks_clk___L3_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.175 | 
     | FECTS_clks_clk___L4_I1    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.175 | 
     | crcpkt2/\crcin8_d_reg[10] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.175 | 
     +------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[14] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[14] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.783
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.667
- Arrival Time                  3.824
= Slack Time                   -3.157
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.442 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.366 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.311 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.244 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.211 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -1.942 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -1.841 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -1.819 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -1.712 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.417 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.141 | 
     | crcpkt2/U63               | A ^ -> Y v        | INVX1    | 0.199 | 0.286 |   2.302 |   -0.855 | 
     | crcpkt2/U1698             | A v -> Y v        | OR2X2    | 0.483 | 0.246 |   2.548 |   -0.609 | 
     | crcpkt2/U1694             | A v -> Y v        | OR2X2    | 0.219 | 0.476 |   3.024 |   -0.133 | 
     | crcpkt2/U1695             | A v -> Y ^        | INVX2    | 0.771 | 0.488 |   3.512 |    0.355 | 
     | crcpkt2/U5033             | C ^ -> Y v        | AOI22X1  | 0.275 | 0.209 |   3.721 |    0.564 | 
     | crcpkt2/U5034             | A v -> Y ^        | INVX1    | 0.040 | 0.103 |   3.824 |    0.667 | 
     | crcpkt2/\crcin8_d_reg[14] | D ^               | DFFPOSX1 | 0.040 | 0.000 |   3.824 |    0.667 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.157 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.157 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.157 | 
     | FECTS_clks_clk___L3_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.157 | 
     | FECTS_clks_clk___L4_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.157 | 
     | crcpkt2/\crcin8_d_reg[14] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.157 | 
     +------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[2] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[2] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.817
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.633
- Arrival Time                  3.778
= Slack Time                   -3.145
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.430 | 
     | crcpkt2/U2461            | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.354 | 
     | crcpkt2/U11              | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.299 | 
     | crcpkt2/U4               | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.232 | 
     | crcpkt2/U2462            | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.199 | 
     | crcpkt2/FE_OFC886_n3109  | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -1.930 | 
     | crcpkt2/U5               | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -1.829 | 
     | crcpkt2/U86              | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -1.807 | 
     | crcpkt2/U49              | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -1.700 | 
     | crcpkt2/U702             | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.405 | 
     | crcpkt2/U3               | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.129 | 
     | crcpkt2/U63              | A ^ -> Y v        | INVX1    | 0.199 | 0.286 |   2.302 |   -0.843 | 
     | crcpkt2/U1698            | A v -> Y v        | OR2X2    | 0.483 | 0.246 |   2.548 |   -0.597 | 
     | crcpkt2/U1694            | A v -> Y v        | OR2X2    | 0.219 | 0.476 |   3.024 |   -0.121 | 
     | crcpkt2/U1695            | A v -> Y ^        | INVX2    | 0.771 | 0.488 |   3.512 |    0.367 | 
     | crcpkt2/U5009            | C ^ -> Y v        | AOI22X1  | 0.274 | 0.166 |   3.678 |    0.533 | 
     | crcpkt2/U5010            | A v -> Y ^        | INVX1    | 0.036 | 0.100 |   3.778 |    0.633 | 
     | crcpkt2/\crcin8_d_reg[2] | D ^               | DFFPOSX1 | 0.036 | 0.000 |   3.778 |    0.633 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.145 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.145 | 
     | FECTS_clks_clk___L2_I0   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.145 | 
     | FECTS_clks_clk___L3_I1   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.145 | 
     | FECTS_clks_clk___L4_I7   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.145 | 
     | crcpkt2/\crcin8_d_reg[2] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.145 | 
     +-----------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[20] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[20] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.808
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.642
- Arrival Time                  3.777
= Slack Time                   -3.135
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.419 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.344 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.289 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.221 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.189 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -1.919 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -1.818 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -1.797 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -1.689 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.395 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.119 | 
     | crcpkt2/U63               | A ^ -> Y v        | INVX1    | 0.199 | 0.286 |   2.302 |   -0.832 | 
     | crcpkt2/U1698             | A v -> Y v        | OR2X2    | 0.483 | 0.246 |   2.548 |   -0.586 | 
     | crcpkt2/U1694             | A v -> Y v        | OR2X2    | 0.219 | 0.476 |   3.024 |   -0.111 | 
     | crcpkt2/U1695             | A v -> Y ^        | INVX2    | 0.771 | 0.488 |   3.512 |    0.377 | 
     | crcpkt2/U5045             | C ^ -> Y v        | AOI22X1  | 0.272 | 0.164 |   3.676 |    0.541 | 
     | crcpkt2/U5046             | A v -> Y ^        | INVX1    | 0.037 | 0.101 |   3.777 |    0.642 | 
     | crcpkt2/\crcin8_d_reg[20] | D ^               | DFFPOSX1 | 0.037 | 0.000 |   3.777 |    0.642 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.135 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.135 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.135 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.135 | 
     | FECTS_clks_clk___L4_I7    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.135 | 
     | crcpkt2/\crcin8_d_reg[20] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.135 | 
     +------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[25] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[25] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.794
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.656
- Arrival Time                  3.777
= Slack Time                   -3.121
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.406 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.330 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.275 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.208 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.175 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -1.906 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -1.805 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -1.783 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -1.676 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.381 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.105 | 
     | crcpkt2/U63               | A ^ -> Y v        | INVX1    | 0.199 | 0.286 |   2.302 |   -0.819 | 
     | crcpkt2/U1698             | A v -> Y v        | OR2X2    | 0.483 | 0.246 |   2.548 |   -0.573 | 
     | crcpkt2/U1694             | A v -> Y v        | OR2X2    | 0.219 | 0.476 |   3.024 |   -0.097 | 
     | crcpkt2/U1695             | A v -> Y ^        | INVX2    | 0.771 | 0.488 |   3.512 |    0.391 | 
     | crcpkt2/U5055             | C ^ -> Y v        | AOI22X1  | 0.270 | 0.163 |   3.675 |    0.554 | 
     | crcpkt2/U5056             | A v -> Y ^        | INVX1    | 0.039 | 0.102 |   3.777 |    0.656 | 
     | crcpkt2/\crcin8_d_reg[25] | D ^               | DFFPOSX1 | 0.039 | 0.000 |   3.777 |    0.656 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.121 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.121 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.121 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.121 | 
     | FECTS_clks_clk___L4_I7    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.121 | 
     | crcpkt2/\crcin8_d_reg[25] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.121 | 
     +------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[26] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[26] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.738
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.712
- Arrival Time                  3.833
= Slack Time                   -3.121
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.406 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.330 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.275 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.208 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.175 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -1.906 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -1.805 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -1.783 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -1.676 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.381 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.105 | 
     | crcpkt2/U63               | A ^ -> Y v        | INVX1    | 0.199 | 0.286 |   2.302 |   -0.819 | 
     | crcpkt2/U1698             | A v -> Y v        | OR2X2    | 0.483 | 0.246 |   2.548 |   -0.573 | 
     | crcpkt2/U1694             | A v -> Y v        | OR2X2    | 0.219 | 0.476 |   3.024 |   -0.097 | 
     | crcpkt2/U1695             | A v -> Y ^        | INVX2    | 0.771 | 0.488 |   3.512 |    0.391 | 
     | crcpkt2/U5057             | C ^ -> Y v        | AOI22X1  | 0.275 | 0.214 |   3.726 |    0.605 | 
     | crcpkt2/U5058             | A v -> Y ^        | INVX1    | 0.046 | 0.106 |   3.833 |    0.712 | 
     | crcpkt2/\crcin8_d_reg[26] | D ^               | DFFPOSX1 | 0.046 | 0.000 |   3.833 |    0.712 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.121 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.121 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.121 | 
     | FECTS_clks_clk___L3_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.121 | 
     | FECTS_clks_clk___L4_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.121 | 
     | crcpkt2/\crcin8_d_reg[26] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.121 | 
     +------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[27] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[27] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.768
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.682
- Arrival Time                  3.799
= Slack Time                   -3.117
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.402 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.327 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.272 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.204 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.172 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -1.902 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -1.801 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -1.780 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -1.672 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.377 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.102 | 
     | crcpkt2/U63               | A ^ -> Y v        | INVX1    | 0.199 | 0.286 |   2.302 |   -0.815 | 
     | crcpkt2/U1698             | A v -> Y v        | OR2X2    | 0.483 | 0.246 |   2.548 |   -0.569 | 
     | crcpkt2/U1694             | A v -> Y v        | OR2X2    | 0.219 | 0.476 |   3.024 |   -0.093 | 
     | crcpkt2/U1695             | A v -> Y ^        | INVX2    | 0.771 | 0.488 |   3.512 |    0.394 | 
     | crcpkt2/U5059             | C ^ -> Y v        | AOI22X1  | 0.317 | 0.181 |   3.693 |    0.575 | 
     | crcpkt2/U5060             | A v -> Y ^        | INVX1    | 0.042 | 0.107 |   3.799 |    0.682 | 
     | crcpkt2/\crcin8_d_reg[27] | D ^               | DFFPOSX1 | 0.042 | 0.000 |   3.799 |    0.682 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.117 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.117 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.117 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.117 | 
     | FECTS_clks_clk___L4_I8    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.117 | 
     | crcpkt2/\crcin8_d_reg[27] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.117 | 
     +------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[3] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[3] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.728
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.722
- Arrival Time                  3.838
= Slack Time                   -3.117
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.402 | 
     | crcpkt2/U2461            | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.326 | 
     | crcpkt2/U11              | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.271 | 
     | crcpkt2/U4               | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.204 | 
     | crcpkt2/U2462            | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.171 | 
     | crcpkt2/FE_OFC886_n3109  | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -1.902 | 
     | crcpkt2/U5               | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -1.801 | 
     | crcpkt2/U86              | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -1.779 | 
     | crcpkt2/U49              | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -1.672 | 
     | crcpkt2/U702             | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.377 | 
     | crcpkt2/U3               | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.101 | 
     | crcpkt2/U63              | A ^ -> Y v        | INVX1    | 0.199 | 0.286 |   2.302 |   -0.815 | 
     | crcpkt2/U1698            | A v -> Y v        | OR2X2    | 0.483 | 0.246 |   2.548 |   -0.569 | 
     | crcpkt2/U1694            | A v -> Y v        | OR2X2    | 0.219 | 0.476 |   3.024 |   -0.093 | 
     | crcpkt2/U1695            | A v -> Y ^        | INVX2    | 0.771 | 0.488 |   3.512 |    0.395 | 
     | crcpkt2/U5011            | C ^ -> Y v        | AOI22X1  | 0.318 | 0.217 |   3.728 |    0.611 | 
     | crcpkt2/U5012            | A v -> Y ^        | INVX1    | 0.047 | 0.110 |   3.838 |    0.722 | 
     | crcpkt2/\crcin8_d_reg[3] | D ^               | DFFPOSX1 | 0.047 | 0.000 |   3.838 |    0.722 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.117 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.117 | 
     | FECTS_clks_clk___L2_I0   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.117 | 
     | FECTS_clks_clk___L3_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.117 | 
     | FECTS_clks_clk___L4_I0   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.117 | 
     | crcpkt2/\crcin8_d_reg[3] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.117 | 
     +-----------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[8] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[8] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.756
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.694
- Arrival Time                  3.799
= Slack Time                   -3.105
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.390 | 
     | crcpkt2/U2461            | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.314 | 
     | crcpkt2/U11              | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.259 | 
     | crcpkt2/U4               | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.192 | 
     | crcpkt2/U2462            | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.159 | 
     | crcpkt2/FE_OFC886_n3109  | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -1.890 | 
     | crcpkt2/U5               | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -1.789 | 
     | crcpkt2/U86              | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -1.767 | 
     | crcpkt2/U49              | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -1.660 | 
     | crcpkt2/U702             | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.365 | 
     | crcpkt2/U3               | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.089 | 
     | crcpkt2/U63              | A ^ -> Y v        | INVX1    | 0.199 | 0.286 |   2.302 |   -0.803 | 
     | crcpkt2/U1698            | A v -> Y v        | OR2X2    | 0.483 | 0.246 |   2.548 |   -0.557 | 
     | crcpkt2/U1694            | A v -> Y v        | OR2X2    | 0.219 | 0.476 |   3.024 |   -0.081 | 
     | crcpkt2/U1695            | A v -> Y ^        | INVX2    | 0.771 | 0.488 |   3.512 |    0.407 | 
     | crcpkt2/U5021            | C ^ -> Y v        | AOI22X1  | 0.275 | 0.183 |   3.694 |    0.589 | 
     | crcpkt2/U5022            | A v -> Y ^        | INVX1    | 0.044 | 0.105 |   3.799 |    0.694 | 
     | crcpkt2/\crcin8_d_reg[8] | D ^               | DFFPOSX1 | 0.044 | 0.000 |   3.799 |    0.694 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.105 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.105 | 
     | FECTS_clks_clk___L2_I0   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.105 | 
     | FECTS_clks_clk___L3_I1   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.105 | 
     | FECTS_clks_clk___L4_I8   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.105 | 
     | crcpkt2/\crcin8_d_reg[8] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.105 | 
     +-----------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[7] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[7] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.734
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.716
- Arrival Time                  3.798
= Slack Time                   -3.082
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.367 | 
     | crcpkt2/U2461            | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.291 | 
     | crcpkt2/U11              | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.237 | 
     | crcpkt2/U4               | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.169 | 
     | crcpkt2/U2462            | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.136 | 
     | crcpkt2/FE_OFC886_n3109  | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -1.867 | 
     | crcpkt2/U5               | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -1.766 | 
     | crcpkt2/U86              | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -1.744 | 
     | crcpkt2/U49              | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -1.637 | 
     | crcpkt2/U702             | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.342 | 
     | crcpkt2/U3               | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.066 | 
     | crcpkt2/U63              | A ^ -> Y v        | INVX1    | 0.199 | 0.286 |   2.302 |   -0.780 | 
     | crcpkt2/U1698            | A v -> Y v        | OR2X2    | 0.483 | 0.246 |   2.548 |   -0.534 | 
     | crcpkt2/U1694            | A v -> Y v        | OR2X2    | 0.219 | 0.476 |   3.024 |   -0.058 | 
     | crcpkt2/U1695            | A v -> Y ^        | INVX2    | 0.771 | 0.488 |   3.512 |    0.429 | 
     | crcpkt2/U5019            | C ^ -> Y v        | AOI22X1  | 0.333 | 0.176 |   3.687 |    0.605 | 
     | crcpkt2/U5020            | A v -> Y ^        | INVX1    | 0.046 | 0.110 |   3.798 |    0.716 | 
     | crcpkt2/\crcin8_d_reg[7] | D ^               | DFFPOSX1 | 0.046 | 0.000 |   3.798 |    0.716 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.082 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.082 | 
     | FECTS_clks_clk___L2_I0   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.082 | 
     | FECTS_clks_clk___L3_I1   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.082 | 
     | FECTS_clks_clk___L4_I7   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.082 | 
     | crcpkt2/\crcin8_d_reg[7] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.082 | 
     +-----------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[22] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[22] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.733
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.717
- Arrival Time                  3.792
= Slack Time                   -3.075
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.360 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.285 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.230 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.162 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.129 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -1.860 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -1.759 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -1.738 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -1.630 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.335 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.059 | 
     | crcpkt2/U63               | A ^ -> Y v        | INVX1    | 0.199 | 0.286 |   2.302 |   -0.773 | 
     | crcpkt2/U1698             | A v -> Y v        | OR2X2    | 0.483 | 0.246 |   2.548 |   -0.527 | 
     | crcpkt2/U1694             | A v -> Y v        | OR2X2    | 0.219 | 0.476 |   3.024 |   -0.051 | 
     | crcpkt2/U1695             | A v -> Y ^        | INVX2    | 0.771 | 0.488 |   3.512 |    0.436 | 
     | crcpkt2/U5049             | C ^ -> Y v        | AOI22X1  | 0.329 | 0.170 |   3.682 |    0.606 | 
     | crcpkt2/U5050             | A v -> Y ^        | INVX1    | 0.046 | 0.110 |   3.792 |    0.717 | 
     | crcpkt2/\crcin8_d_reg[22] | D ^               | DFFPOSX1 | 0.046 | 0.000 |   3.792 |    0.717 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.075 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.075 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.075 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.075 | 
     | FECTS_clks_clk___L4_I7    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.075 | 
     | crcpkt2/\crcin8_d_reg[22] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.075 | 
     +------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[5] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[5] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.671
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.779
- Arrival Time                  3.820
= Slack Time                   -3.042
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.327 | 
     | crcpkt2/U2461            | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.251 | 
     | crcpkt2/U11              | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.196 | 
     | crcpkt2/U4               | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.129 | 
     | crcpkt2/U2462            | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.096 | 
     | crcpkt2/FE_OFC886_n3109  | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -1.826 | 
     | crcpkt2/U5               | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -1.725 | 
     | crcpkt2/U86              | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -1.704 | 
     | crcpkt2/U49              | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -1.597 | 
     | crcpkt2/U702             | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.302 | 
     | crcpkt2/U3               | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.026 | 
     | crcpkt2/U63              | A ^ -> Y v        | INVX1    | 0.199 | 0.286 |   2.302 |   -0.740 | 
     | crcpkt2/U1698            | A v -> Y v        | OR2X2    | 0.483 | 0.246 |   2.548 |   -0.494 | 
     | crcpkt2/U1694            | A v -> Y v        | OR2X2    | 0.219 | 0.476 |   3.024 |   -0.018 | 
     | crcpkt2/U1695            | A v -> Y ^        | INVX2    | 0.771 | 0.488 |   3.512 |    0.470 | 
     | crcpkt2/U5015            | C ^ -> Y v        | AOI22X1  | 0.351 | 0.192 |   3.704 |    0.662 | 
     | crcpkt2/U5016            | A v -> Y ^        | INVX1    | 0.054 | 0.117 |   3.820 |    0.779 | 
     | crcpkt2/\crcin8_d_reg[5] | D ^               | DFFPOSX1 | 0.054 | 0.000 |   3.820 |    0.779 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.042 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.042 | 
     | FECTS_clks_clk___L2_I0   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.042 | 
     | FECTS_clks_clk___L3_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.042 | 
     | FECTS_clks_clk___L4_I1   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.042 | 
     | crcpkt2/\crcin8_d_reg[5] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.042 | 
     +-----------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin crcpkt1/\data24_d_reg[1] /CLK 
Endpoint:   crcpkt1/\data24_d_reg[1] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt1[3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.516
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.934
- Arrival Time                  3.964
= Slack Time                   -3.030
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.111
     = Beginpoint Arrival Time            0.711
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt1[3] ^ |          | 0.154 |       |   0.711 |   -2.319 | 
     | crcpkt1/U2174            | A ^ -> Y v        | INVX1    | 0.007 | 0.062 |   0.773 |   -2.257 | 
     | crcpkt1/U57              | A v -> Y v        | OR2X1    | 0.014 | 0.043 |   0.816 |   -2.214 | 
     | crcpkt1/U3               | B v -> Y v        | OR2X1    | 0.054 | 0.079 |   0.895 |   -2.135 | 
     | crcpkt1/U2175            | C v -> Y ^        | NOR3X1   | 0.049 | 0.037 |   0.932 |   -2.098 | 
     | crcpkt1/FE_OFC893_n2925  | A ^ -> Y ^        | BUFX2    | 0.195 | 0.147 |   1.079 |   -1.951 | 
     | crcpkt1/U5               | B ^ -> Y ^        | AND2X1   | 0.033 | 0.058 |   1.137 |   -1.893 | 
     | crcpkt1/U83              | A ^ -> Y v        | INVX1    | 0.030 | 0.036 |   1.173 |   -1.857 | 
     | crcpkt1/U56              | A v -> Y v        | OR2X1    | 0.045 | 0.069 |   1.242 |   -1.788 | 
     | crcpkt1/U704             | A v -> Y ^        | INVX1    | 0.043 | 0.053 |   1.295 |   -1.735 | 
     | crcpkt1/U18              | B ^ -> Y ^        | AND2X2   | 0.157 | 0.122 |   1.417 |   -1.613 | 
     | crcpkt1/U3993            | A ^ -> Y v        | NAND3X1  | 0.064 | 0.048 |   1.465 |   -1.565 | 
     | crcpkt1/U512             | A v -> Y v        | BUFX2    | 0.016 | 0.047 |   1.512 |   -1.518 | 
     | crcpkt1/U51              | B v -> Y v        | OR2X2    | 0.269 | 0.175 |   1.687 |   -1.343 | 
     | crcpkt1/U1033            | A v -> Y ^        | INVX4    | 0.829 | 0.404 |   2.091 |   -0.939 | 
     | crcpkt1/U14              | B ^ -> Y ^        | AND2X2   | 0.373 | 0.321 |   2.413 |   -0.617 | 
     | crcpkt1/FE_OFC891_n5212  | A ^ -> Y ^        | BUFX2    | 0.775 | 0.395 |   2.807 |   -0.223 | 
     | crcpkt1/U5489            | A ^ -> Y v        | INVX2    | 0.910 | 0.744 |   3.552 |    0.522 | 
     | crcpkt1/U5512            | D v -> Y ^        | AOI22X1  | 0.280 | 0.384 |   3.935 |    0.905 | 
     | crcpkt1/U128             | A ^ -> Y ^        | BUFX2    | 0.073 | 0.028 |   3.964 |    0.934 | 
     | crcpkt1/\data24_d_reg[1] | D ^               | DFFPOSX1 | 0.073 | 0.000 |   3.964 |    0.934 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.030 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.030 | 
     | FECTS_clks_clk___L2_I1   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.030 | 
     | FECTS_clks_clk___L3_I2   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.030 | 
     | FECTS_clks_clk___L4_I11  | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.030 | 
     | crcpkt1/\data24_d_reg[1] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.030 | 
     +-----------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[19] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[19] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.676
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.774
- Arrival Time                  3.791
= Slack Time                   -3.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.301 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.225 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.171 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.103 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.070 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -1.801 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -1.700 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -1.678 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -1.571 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.276 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -1.000 | 
     | crcpkt2/U63               | A ^ -> Y v        | INVX1    | 0.199 | 0.286 |   2.302 |   -0.714 | 
     | crcpkt2/U1698             | A v -> Y v        | OR2X2    | 0.483 | 0.246 |   2.548 |   -0.468 | 
     | crcpkt2/U1694             | A v -> Y v        | OR2X2    | 0.219 | 0.476 |   3.024 |    0.008 | 
     | crcpkt2/U1695             | A v -> Y ^        | INVX2    | 0.771 | 0.488 |   3.512 |    0.495 | 
     | crcpkt2/U5043             | C ^ -> Y v        | AOI22X1  | 0.327 | 0.164 |   3.676 |    0.659 | 
     | crcpkt2/U5044             | A v -> Y ^        | INVX1    | 0.053 | 0.115 |   3.791 |    0.774 | 
     | crcpkt2/\crcin8_d_reg[19] | D ^               | DFFPOSX1 | 0.053 | 0.000 |   3.791 |    0.774 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.016 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.016 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.016 | 
     | FECTS_clks_clk___L3_I1    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.016 | 
     | FECTS_clks_clk___L4_I7    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.016 | 
     | crcpkt2/\crcin8_d_reg[19] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.016 | 
     +------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin crcpkt1/\data24_d_reg[10] /CLK 
Endpoint:   crcpkt1/\data24_d_reg[10] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt1[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.492
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.959
- Arrival Time                  3.964
= Slack Time                   -3.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.111
     = Beginpoint Arrival Time            0.711
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt1[3] ^ |          | 0.154 |       |   0.711 |   -2.294 | 
     | crcpkt1/U2174             | A ^ -> Y v        | INVX1    | 0.007 | 0.062 |   0.773 |   -2.232 | 
     | crcpkt1/U57               | A v -> Y v        | OR2X1    | 0.014 | 0.043 |   0.816 |   -2.189 | 
     | crcpkt1/U3                | B v -> Y v        | OR2X1    | 0.054 | 0.079 |   0.895 |   -2.110 | 
     | crcpkt1/U2175             | C v -> Y ^        | NOR3X1   | 0.049 | 0.037 |   0.932 |   -2.073 | 
     | crcpkt1/FE_OFC893_n2925   | A ^ -> Y ^        | BUFX2    | 0.195 | 0.147 |   1.079 |   -1.926 | 
     | crcpkt1/U5                | B ^ -> Y ^        | AND2X1   | 0.033 | 0.058 |   1.137 |   -1.868 | 
     | crcpkt1/U83               | A ^ -> Y v        | INVX1    | 0.030 | 0.036 |   1.173 |   -1.832 | 
     | crcpkt1/U56               | A v -> Y v        | OR2X1    | 0.045 | 0.069 |   1.242 |   -1.763 | 
     | crcpkt1/U704              | A v -> Y ^        | INVX1    | 0.043 | 0.053 |   1.295 |   -1.710 | 
     | crcpkt1/U18               | B ^ -> Y ^        | AND2X2   | 0.157 | 0.122 |   1.417 |   -1.588 | 
     | crcpkt1/U3993             | A ^ -> Y v        | NAND3X1  | 0.064 | 0.048 |   1.465 |   -1.540 | 
     | crcpkt1/U512              | A v -> Y v        | BUFX2    | 0.016 | 0.047 |   1.512 |   -1.493 | 
     | crcpkt1/U51               | B v -> Y v        | OR2X2    | 0.269 | 0.175 |   1.687 |   -1.318 | 
     | crcpkt1/U1033             | A v -> Y ^        | INVX4    | 0.829 | 0.404 |   2.091 |   -0.914 | 
     | crcpkt1/U14               | B ^ -> Y ^        | AND2X2   | 0.373 | 0.321 |   2.413 |   -0.593 | 
     | crcpkt1/FE_OFC891_n5212   | A ^ -> Y ^        | BUFX2    | 0.775 | 0.395 |   2.807 |   -0.198 | 
     | crcpkt1/U5489             | A ^ -> Y v        | INVX2    | 0.910 | 0.744 |   3.552 |    0.547 | 
     | crcpkt1/U5503             | D v -> Y ^        | AOI22X1  | 0.283 | 0.383 |   3.934 |    0.929 | 
     | crcpkt1/U119              | A ^ -> Y ^        | BUFX2    | 0.076 | 0.029 |   3.964 |    0.958 | 
     | crcpkt1/\data24_d_reg[10] | D ^               | DFFPOSX1 | 0.076 | 0.000 |   3.964 |    0.959 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.005 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.005 | 
     | FECTS_clks_clk___L2_I3    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.005 | 
     | FECTS_clks_clk___L3_I7    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.005 | 
     | FECTS_clks_clk___L4_I35   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.005 | 
     | crcpkt1/\data24_d_reg[10] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.005 | 
     +------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin crcpkt1/\data24_d_reg[23] /CLK 
Endpoint:   crcpkt1/\data24_d_reg[23] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt1[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.525
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.926
- Arrival Time                  3.927
= Slack Time                   -3.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.111
     = Beginpoint Arrival Time            0.711
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt1[3] ^ |          | 0.154 |       |   0.711 |   -2.291 | 
     | crcpkt1/U2174             | A ^ -> Y v        | INVX1    | 0.007 | 0.062 |   0.773 |   -2.229 | 
     | crcpkt1/U57               | A v -> Y v        | OR2X1    | 0.014 | 0.043 |   0.816 |   -2.186 | 
     | crcpkt1/U3                | B v -> Y v        | OR2X1    | 0.054 | 0.079 |   0.895 |   -2.107 | 
     | crcpkt1/U2175             | C v -> Y ^        | NOR3X1   | 0.049 | 0.037 |   0.932 |   -2.070 | 
     | crcpkt1/FE_OFC893_n2925   | A ^ -> Y ^        | BUFX2    | 0.195 | 0.147 |   1.079 |   -1.923 | 
     | crcpkt1/U5                | B ^ -> Y ^        | AND2X1   | 0.033 | 0.058 |   1.137 |   -1.865 | 
     | crcpkt1/U83               | A ^ -> Y v        | INVX1    | 0.030 | 0.036 |   1.173 |   -1.829 | 
     | crcpkt1/U56               | A v -> Y v        | OR2X1    | 0.045 | 0.069 |   1.242 |   -1.760 | 
     | crcpkt1/U704              | A v -> Y ^        | INVX1    | 0.043 | 0.053 |   1.295 |   -1.707 | 
     | crcpkt1/U18               | B ^ -> Y ^        | AND2X2   | 0.157 | 0.122 |   1.417 |   -1.585 | 
     | crcpkt1/U3993             | A ^ -> Y v        | NAND3X1  | 0.064 | 0.048 |   1.465 |   -1.537 | 
     | crcpkt1/U512              | A v -> Y v        | BUFX2    | 0.016 | 0.047 |   1.512 |   -1.490 | 
     | crcpkt1/U51               | B v -> Y v        | OR2X2    | 0.269 | 0.175 |   1.687 |   -1.315 | 
     | crcpkt1/U1033             | A v -> Y ^        | INVX4    | 0.829 | 0.404 |   2.091 |   -0.911 | 
     | crcpkt1/U14               | B ^ -> Y ^        | AND2X2   | 0.373 | 0.321 |   2.413 |   -0.589 | 
     | crcpkt1/FE_OFC891_n5212   | A ^ -> Y ^        | BUFX2    | 0.775 | 0.395 |   2.807 |   -0.195 | 
     | crcpkt1/U5489             | A ^ -> Y v        | INVX2    | 0.910 | 0.744 |   3.552 |    0.550 | 
     | crcpkt1/U5490             | D v -> Y ^        | AOI22X1  | 0.279 | 0.348 |   3.900 |    0.898 | 
     | crcpkt1/U106              | A ^ -> Y ^        | BUFX2    | 0.072 | 0.027 |   3.927 |    0.925 | 
     | crcpkt1/\data24_d_reg[23] | D ^               | DFFPOSX1 | 0.072 | 0.000 |   3.927 |    0.926 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.002 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.002 | 
     | FECTS_clks_clk___L2_I2    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.002 | 
     | FECTS_clks_clk___L3_I5    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    3.002 | 
     | FECTS_clks_clk___L4_I27   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    3.002 | 
     | crcpkt1/\data24_d_reg[23] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    3.002 | 
     +------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin crcpkt1/\data24_d_reg[0] /CLK 
Endpoint:   crcpkt1/\data24_d_reg[0] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt1[3]             (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.483
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.967
- Arrival Time                  3.966
= Slack Time                   -2.999
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.111
     = Beginpoint Arrival Time            0.711
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |                   |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                          | ctrl_wd_pkt1[3] ^ |          | 0.154 |       |   0.711 |   -2.288 | 
     | crcpkt1/U2174            | A ^ -> Y v        | INVX1    | 0.007 | 0.062 |   0.773 |   -2.226 | 
     | crcpkt1/U57              | A v -> Y v        | OR2X1    | 0.014 | 0.043 |   0.816 |   -2.183 | 
     | crcpkt1/U3               | B v -> Y v        | OR2X1    | 0.054 | 0.079 |   0.895 |   -2.104 | 
     | crcpkt1/U2175            | C v -> Y ^        | NOR3X1   | 0.049 | 0.037 |   0.932 |   -2.067 | 
     | crcpkt1/FE_OFC893_n2925  | A ^ -> Y ^        | BUFX2    | 0.195 | 0.147 |   1.079 |   -1.920 | 
     | crcpkt1/U5               | B ^ -> Y ^        | AND2X1   | 0.033 | 0.058 |   1.137 |   -1.862 | 
     | crcpkt1/U83              | A ^ -> Y v        | INVX1    | 0.030 | 0.036 |   1.173 |   -1.826 | 
     | crcpkt1/U56              | A v -> Y v        | OR2X1    | 0.045 | 0.069 |   1.242 |   -1.757 | 
     | crcpkt1/U704             | A v -> Y ^        | INVX1    | 0.043 | 0.053 |   1.295 |   -1.703 | 
     | crcpkt1/U18              | B ^ -> Y ^        | AND2X2   | 0.157 | 0.122 |   1.417 |   -1.582 | 
     | crcpkt1/U3993            | A ^ -> Y v        | NAND3X1  | 0.064 | 0.048 |   1.465 |   -1.534 | 
     | crcpkt1/U512             | A v -> Y v        | BUFX2    | 0.016 | 0.047 |   1.512 |   -1.487 | 
     | crcpkt1/U51              | B v -> Y v        | OR2X2    | 0.269 | 0.175 |   1.687 |   -1.312 | 
     | crcpkt1/U1033            | A v -> Y ^        | INVX4    | 0.829 | 0.404 |   2.091 |   -0.907 | 
     | crcpkt1/U14              | B ^ -> Y ^        | AND2X2   | 0.373 | 0.321 |   2.413 |   -0.586 | 
     | crcpkt1/FE_OFC891_n5212  | A ^ -> Y ^        | BUFX2    | 0.775 | 0.395 |   2.807 |   -0.192 | 
     | crcpkt1/U5489            | A ^ -> Y v        | INVX2    | 0.910 | 0.744 |   3.552 |    0.553 | 
     | crcpkt1/U5513            | D v -> Y ^        | AOI22X1  | 0.290 | 0.388 |   3.940 |    0.941 | 
     | crcpkt1/U129             | A ^ -> Y ^        | BUFX2    | 0.077 | 0.026 |   3.965 |    0.967 | 
     | crcpkt1/\data24_d_reg[0] | D ^               | DFFPOSX1 | 0.077 | 0.000 |   3.966 |    0.967 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |              |          |       |       |  Time   |   Time   | 
     |--------------------------+--------------+----------+-------+-------+---------+----------| 
     |                          | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.999 | 
     | FECTS_clks_clk___L1_I0   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.999 | 
     | FECTS_clks_clk___L2_I3   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.999 | 
     | FECTS_clks_clk___L3_I7   | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.999 | 
     | FECTS_clks_clk___L4_I35  | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.999 | 
     | crcpkt1/\data24_d_reg[0] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.999 | 
     +-----------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin crcpkt1/\data24_d_reg[14] /CLK 
Endpoint:   crcpkt1/\data24_d_reg[14] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt1[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.477
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.973
- Arrival Time                  3.968
= Slack Time                   -2.996
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.111
     = Beginpoint Arrival Time            0.711
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt1[3] ^ |          | 0.154 |       |   0.711 |   -2.285 | 
     | crcpkt1/U2174             | A ^ -> Y v        | INVX1    | 0.007 | 0.062 |   0.773 |   -2.223 | 
     | crcpkt1/U57               | A v -> Y v        | OR2X1    | 0.014 | 0.043 |   0.816 |   -2.180 | 
     | crcpkt1/U3                | B v -> Y v        | OR2X1    | 0.054 | 0.079 |   0.895 |   -2.101 | 
     | crcpkt1/U2175             | C v -> Y ^        | NOR3X1   | 0.049 | 0.037 |   0.932 |   -2.064 | 
     | crcpkt1/FE_OFC893_n2925   | A ^ -> Y ^        | BUFX2    | 0.195 | 0.147 |   1.079 |   -1.917 | 
     | crcpkt1/U5                | B ^ -> Y ^        | AND2X1   | 0.033 | 0.058 |   1.137 |   -1.859 | 
     | crcpkt1/U83               | A ^ -> Y v        | INVX1    | 0.030 | 0.036 |   1.173 |   -1.823 | 
     | crcpkt1/U56               | A v -> Y v        | OR2X1    | 0.045 | 0.069 |   1.242 |   -1.754 | 
     | crcpkt1/U704              | A v -> Y ^        | INVX1    | 0.043 | 0.053 |   1.295 |   -1.700 | 
     | crcpkt1/U18               | B ^ -> Y ^        | AND2X2   | 0.157 | 0.122 |   1.417 |   -1.579 | 
     | crcpkt1/U3993             | A ^ -> Y v        | NAND3X1  | 0.064 | 0.048 |   1.465 |   -1.531 | 
     | crcpkt1/U512              | A v -> Y v        | BUFX2    | 0.016 | 0.047 |   1.512 |   -1.484 | 
     | crcpkt1/U51               | B v -> Y v        | OR2X2    | 0.269 | 0.175 |   1.687 |   -1.309 | 
     | crcpkt1/U1033             | A v -> Y ^        | INVX4    | 0.829 | 0.404 |   2.091 |   -0.904 | 
     | crcpkt1/U14               | B ^ -> Y ^        | AND2X2   | 0.373 | 0.321 |   2.413 |   -0.583 | 
     | crcpkt1/FE_OFC891_n5212   | A ^ -> Y ^        | BUFX2    | 0.775 | 0.395 |   2.807 |   -0.189 | 
     | crcpkt1/U5489             | A ^ -> Y v        | INVX2    | 0.910 | 0.744 |   3.552 |    0.556 | 
     | crcpkt1/U5499             | D v -> Y ^        | AOI22X1  | 0.295 | 0.393 |   3.945 |    0.949 | 
     | crcpkt1/U115              | A ^ -> Y ^        | BUFX2    | 0.077 | 0.024 |   3.968 |    0.973 | 
     | crcpkt1/\data24_d_reg[14] | D ^               | DFFPOSX1 | 0.077 | 0.000 |   3.968 |    0.973 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.996 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.996 | 
     | FECTS_clks_clk___L2_I1    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.996 | 
     | FECTS_clks_clk___L3_I2    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.996 | 
     | FECTS_clks_clk___L4_I11   | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.996 | 
     | crcpkt1/\data24_d_reg[14] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.996 | 
     +------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin crcpkt2/\crcin8_d_reg[18] /CLK 
Endpoint:   crcpkt2/\crcin8_d_reg[18] /D (^) checked with  leading edge of 'clk'
Beginpoint: ctrl_wd_pkt2[3]              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.590
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 0.860
- Arrival Time                  3.855
= Slack Time                   -2.994
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.715
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |         Instance          |        Arc        |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                   |          |       |       |  Time   |   Time   | 
     |---------------------------+-------------------+----------+-------+-------+---------+----------| 
     |                           | ctrl_wd_pkt2[3] ^ |          | 0.160 |       |   0.715 |   -2.279 | 
     | crcpkt2/U2461             | A ^ -> Y v        | INVX1    | 0.025 | 0.076 |   0.791 |   -2.204 | 
     | crcpkt2/U11               | A v -> Y v        | OR2X1    | 0.026 | 0.055 |   0.846 |   -2.149 | 
     | crcpkt2/U4                | B v -> Y v        | OR2X1    | 0.035 | 0.067 |   0.913 |   -2.081 | 
     | crcpkt2/U2462             | C v -> Y ^        | NOR3X1   | 0.048 | 0.033 |   0.946 |   -2.048 | 
     | crcpkt2/FE_OFC886_n3109   | A ^ -> Y ^        | BUFX2    | 0.468 | 0.269 |   1.215 |   -1.779 | 
     | crcpkt2/U5                | B ^ -> Y ^        | AND2X1   | 0.021 | 0.101 |   1.316 |   -1.678 | 
     | crcpkt2/U86               | A ^ -> Y v        | INVX1    | 0.015 | 0.021 |   1.338 |   -1.657 | 
     | crcpkt2/U49               | A v -> Y v        | OR2X2    | 0.108 | 0.107 |   1.445 |   -1.549 | 
     | crcpkt2/U702              | A v -> Y ^        | INVX1    | 0.389 | 0.295 |   1.740 |   -1.254 | 
     | crcpkt2/U3                | B ^ -> Y ^        | AND2X2   | 0.434 | 0.276 |   2.016 |   -0.978 | 
     | crcpkt2/U63               | A ^ -> Y v        | INVX1    | 0.199 | 0.286 |   2.302 |   -0.692 | 
     | crcpkt2/U1698             | A v -> Y v        | OR2X2    | 0.483 | 0.246 |   2.548 |   -0.446 | 
     | crcpkt2/U1694             | A v -> Y v        | OR2X2    | 0.219 | 0.476 |   3.024 |    0.030 | 
     | crcpkt2/U1695             | A v -> Y ^        | INVX2    | 0.771 | 0.488 |   3.512 |    0.517 | 
     | crcpkt2/U5041             | C ^ -> Y v        | AOI22X1  | 0.370 | 0.218 |   3.730 |    0.735 | 
     | crcpkt2/U5042             | A v -> Y ^        | INVX1    | 0.064 | 0.125 |   3.855 |    0.860 | 
     | crcpkt2/\crcin8_d_reg[18] | D ^               | DFFPOSX1 | 0.064 | 0.000 |   3.855 |    0.860 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |          |       |       |  Time   |   Time   | 
     |---------------------------+--------------+----------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |          | 0.000 |       |   0.000 |    2.994 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.994 | 
     | FECTS_clks_clk___L2_I0    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.994 | 
     | FECTS_clks_clk___L3_I0    | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    2.994 | 
     | FECTS_clks_clk___L4_I1    | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    2.994 | 
     | crcpkt2/\crcin8_d_reg[18] | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    2.994 | 
     +------------------------------------------------------------------------------------------+ 

