ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 1


   1              		.cpu cortex-m33
   2              		.arch armv8-m.main
   3              		.fpu fpv4-sp-d16
   4              		.arch_extension dsp
   5              		.eabi_attribute 27, 1
   6              		.eabi_attribute 28, 1
   7              		.eabi_attribute 20, 1
   8              		.eabi_attribute 21, 1
   9              		.eabi_attribute 23, 3
  10              		.eabi_attribute 24, 1
  11              		.eabi_attribute 25, 1
  12              		.eabi_attribute 26, 1
  13              		.eabi_attribute 30, 1
  14              		.eabi_attribute 34, 1
  15              		.eabi_attribute 18, 4
  16              		.file	"stm32h5xx_hal_adc_ex.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.file 1 "Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c"
  21              		.section	.text.LL_ADC_SetCalibrationFactor,"ax",%progbits
  22              		.align	1
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	LL_ADC_SetCalibrationFactor:
  28              	.LVL0:
  29              	.LFB168:
  30              		.file 2 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h"
   1:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
   2:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   ******************************************************************************
   3:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @file    stm32h5xx_ll_adc.h
   4:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @author  MCD Application Team
   5:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief   Header file of ADC LL module.
   6:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   ******************************************************************************
   7:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @attention
   8:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *
   9:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * Copyright (c) 2023 STMicroelectronics.
  10:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * All rights reserved.
  11:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *
  12:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * in the root directory of this software component.
  14:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *
  16:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   ******************************************************************************
  17:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
  18:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
  19:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  20:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #ifndef STM32H5xx_LL_ADC_H
  21:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define STM32H5xx_LL_ADC_H
  22:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
  23:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #ifdef __cplusplus
  24:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** extern "C" {
  25:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #endif
  26:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
  27:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Includes ------------------------------------------------------------------*/
  28:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #include "stm32h5xx.h"
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 2


  29:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
  30:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @addtogroup STM32H5xx_LL_Driver
  31:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
  32:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
  33:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
  34:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #if defined (ADC1) || defined (ADC2)
  35:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
  36:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL ADC
  37:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
  38:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
  39:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
  40:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Private types -------------------------------------------------------------*/
  41:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Private variables ---------------------------------------------------------*/
  42:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
  43:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Private constants ---------------------------------------------------------*/
  44:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_Private_Constants ADC Private Constants
  45:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
  46:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
  47:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
  48:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Internal mask for ADC group regular sequencer:                             */
  49:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* To select into literal LL_ADC_REG_RANK_x the relevant bits for:            */
  50:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* - sequencer register offset                                                */
  51:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* - sequencer rank bits position into the selected register                  */
  52:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
  53:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Internal register offset for ADC group regular sequencer configuration */
  54:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* (offset placed into a spare area of literal definition) */
  55:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_SQR1_REGOFFSET                 (0x00000000UL)
  56:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_SQR2_REGOFFSET                 (0x00000100UL)
  57:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_SQR3_REGOFFSET                 (0x00000200UL)
  58:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_SQR4_REGOFFSET                 (0x00000300UL)
  59:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
  60:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_REG_SQRX_REGOFFSET_MASK        (ADC_SQR1_REGOFFSET | ADC_SQR2_REGOFFSET \
  61:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_SQR3_REGOFFSET | ADC_SQR4_REGOFFSET)
  62:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_SQRX_REGOFFSET_POS             (8UL) /* Position of bits ADC_SQRx_REGOFFSET in ADC_REG_
  63:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_REG_RANK_ID_SQRX_MASK          (ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0)
  64:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
  65:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Definition of ADC group regular sequencer bits information to be inserted  */
  66:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* into ADC group regular sequencer ranks literals definition.                */
  67:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_REG_RANK_1_SQRX_BITOFFSET_POS  (ADC_SQR1_SQ1_Pos)
  68:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_REG_RANK_2_SQRX_BITOFFSET_POS  (ADC_SQR1_SQ2_Pos)
  69:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_REG_RANK_3_SQRX_BITOFFSET_POS  (ADC_SQR1_SQ3_Pos)
  70:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_REG_RANK_4_SQRX_BITOFFSET_POS  (ADC_SQR1_SQ4_Pos)
  71:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_REG_RANK_5_SQRX_BITOFFSET_POS  (ADC_SQR2_SQ5_Pos)
  72:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_REG_RANK_6_SQRX_BITOFFSET_POS  (ADC_SQR2_SQ6_Pos)
  73:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_REG_RANK_7_SQRX_BITOFFSET_POS  (ADC_SQR2_SQ7_Pos)
  74:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_REG_RANK_8_SQRX_BITOFFSET_POS  (ADC_SQR2_SQ8_Pos)
  75:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_REG_RANK_9_SQRX_BITOFFSET_POS  (ADC_SQR2_SQ9_Pos)
  76:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_REG_RANK_10_SQRX_BITOFFSET_POS (ADC_SQR3_SQ10_Pos)
  77:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_REG_RANK_11_SQRX_BITOFFSET_POS (ADC_SQR3_SQ11_Pos)
  78:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_REG_RANK_12_SQRX_BITOFFSET_POS (ADC_SQR3_SQ12_Pos)
  79:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_REG_RANK_13_SQRX_BITOFFSET_POS (ADC_SQR3_SQ13_Pos)
  80:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_REG_RANK_14_SQRX_BITOFFSET_POS (ADC_SQR3_SQ14_Pos)
  81:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_REG_RANK_15_SQRX_BITOFFSET_POS (ADC_SQR4_SQ15_Pos)
  82:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_REG_RANK_16_SQRX_BITOFFSET_POS (ADC_SQR4_SQ16_Pos)
  83:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
  84:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Internal mask for ADC group injected sequencer:                            */
  85:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* To select into literal LL_ADC_INJ_RANK_x the relevant bits for:            */
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 3


  86:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* - data register offset                                                     */
  87:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* - sequencer rank bits position into the selected register                  */
  88:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
  89:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Internal register offset for ADC group injected data register */
  90:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* (offset placed into a spare area of literal definition) */
  91:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_JDR1_REGOFFSET                 (0x00000000UL)
  92:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_JDR2_REGOFFSET                 (0x00000100UL)
  93:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_JDR3_REGOFFSET                 (0x00000200UL)
  94:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_JDR4_REGOFFSET                 (0x00000300UL)
  95:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
  96:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_INJ_JDRX_REGOFFSET_MASK        (ADC_JDR1_REGOFFSET | ADC_JDR2_REGOFFSET \
  97:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_JDR3_REGOFFSET | ADC_JDR4_REGOFFSET)
  98:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_INJ_RANK_ID_JSQR_MASK          (ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0)
  99:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_JDRX_REGOFFSET_POS             (8UL) /* Position of bits ADC_JDRx_REGOFFSET in ADC_INJ_
 100:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 101:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Definition of ADC group injected sequencer bits information to be inserted */
 102:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* into ADC group injected sequencer ranks literals definition.               */
 103:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_INJ_RANK_1_JSQR_BITOFFSET_POS  (ADC_JSQR_JSQ1_Pos)
 104:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_INJ_RANK_2_JSQR_BITOFFSET_POS  (ADC_JSQR_JSQ2_Pos)
 105:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_INJ_RANK_3_JSQR_BITOFFSET_POS  (ADC_JSQR_JSQ3_Pos)
 106:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_INJ_RANK_4_JSQR_BITOFFSET_POS  (ADC_JSQR_JSQ4_Pos)
 107:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 108:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Internal mask for ADC group regular trigger:                               */
 109:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* To select into literal LL_ADC_REG_TRIG_x the relevant bits for:            */
 110:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* - regular trigger source                                                   */
 111:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* - regular trigger edge                                                     */
 112:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_REG_TRIG_EXT_EDGE_DEFAULT      (ADC_CFGR_EXTEN_0) /* Trigger edge set to rising edge (d
 113:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                  compatibility with some ADC on oth
 114:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                  having this setting set by HW defa
 115:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 116:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Mask containing trigger source masks for each of possible                  */
 117:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */
 118:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */
 119:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_REG_TRIG_SOURCE_MASK           (((LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTSEL) << (4U * 
 120:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             ((ADC_CFGR_EXTSEL)                            << (4U * 
 121:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             ((ADC_CFGR_EXTSEL)                            << (4U * 
 122:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             ((ADC_CFGR_EXTSEL)                            << (4U * 
 123:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 124:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Mask containing trigger edge masks for each of possible                    */
 125:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */
 126:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */
 127:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_REG_TRIG_EDGE_MASK             (((LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN) << (4U * 0
 128:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)             << (4U * 1
 129:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)             << (4U * 2
 130:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)             << (4U * 3
 131:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 132:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Definition of ADC group regular trigger bits information.                  */
 133:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_REG_TRIG_EXTSEL_BITOFFSET_POS  (ADC_CFGR_EXTSEL_Pos)
 134:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_REG_TRIG_EXTEN_BITOFFSET_POS   (ADC_CFGR_EXTEN_Pos)
 135:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 136:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Internal mask for ADC group injected trigger:                              */
 137:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* To select into literal LL_ADC_INJ_TRIG_x the relevant bits for:            */
 138:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* - injected trigger source                                                  */
 139:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* - injected trigger edge                                                    */
 140:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_INJ_TRIG_EXT_EDGE_DEFAULT      (ADC_JSQR_JEXTEN_0) /* Trigger edge set to rising edge (
 141:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                   compatibility with some ADC on ot
 142:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                   having this setting set by HW def
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 4


 143:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 144:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Mask containing trigger source masks for each of possible                  */
 145:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */
 146:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */
 147:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_INJ_TRIG_SOURCE_MASK           (((LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTSEL)  << (4U 
 148:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             ((ADC_JSQR_JEXTSEL)                             << (4U 
 149:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             ((ADC_JSQR_JEXTSEL)                             << (4U 
 150:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             ((ADC_JSQR_JEXTSEL)                             << (4U 
 151:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 152:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Mask containing trigger edge masks for each of possible                    */
 153:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */
 154:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */
 155:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_INJ_TRIG_EDGE_MASK             (((LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN) << (4U * 
 156:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT)              << (4U * 
 157:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT)              << (4U * 
 158:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT)              << (4U * 
 159:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 160:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Definition of ADC group injected trigger bits information.                 */
 161:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_INJ_TRIG_EXTSEL_BITOFFSET_POS  (ADC_JSQR_JEXTSEL_Pos)
 162:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_INJ_TRIG_EXTEN_BITOFFSET_POS   (ADC_JSQR_JEXTEN_Pos)
 163:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 164:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Internal mask for ADC channel:                                             */
 165:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* To select into literal LL_ADC_CHANNEL_x the relevant bits for:             */
 166:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* - channel identifier defined by number                                     */
 167:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* - channel identifier defined by bitfield                                   */
 168:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* - channel differentiation between external channels (connected to          */
 169:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /*   GPIO pins) and internal channels (connected to internal paths)           */
 170:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* - channel sampling time defined by SMPRx register offset                   */
 171:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /*   and SMPx bits positions into SMPRx register                              */
 172:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_ID_NUMBER_MASK         (ADC_CFGR_AWD1CH)
 173:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_ID_BITFIELD_MASK       (ADC_AWD2CR_AWD2CH)
 174:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS (ADC_CFGR_AWD1CH_Pos)
 175:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_ID_MASK                (ADC_CHANNEL_ID_NUMBER_MASK | ADC_CHANNEL_ID_BITFIELD_MA
 176:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CHANNEL_ID_INTERNAL_CH_MASK)
 177:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Equivalent mask of ADC_CHANNEL_NUMBER_MASK aligned on register LSB (bit 0) */
 178:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 (ADC_SQR2_SQ5) /* Equivalent to shift: (ADC_CHANNEL_NUMB
 179:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   >> [Position of bitfield "ADC_CHANNEL_NUMBER_MASK" in register]) */
 180:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 181:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Channel differentiation between external and internal channels */
 182:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_ID_INTERNAL_CH         (0x80000000UL) /* Marker of internal channel */
 183:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_ID_INTERNAL_CH_2       (0x00080000UL) /* Marker of internal channel for other A
 184:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                              of different ADC internal channels map
 185:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                              number on different ADC instances */
 186:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_ID_INTERNAL_CH_MASK    (ADC_CHANNEL_ID_INTERNAL_CH | ADC_CHANNEL_ID_INTERNAL_CH
 187:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 188:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Internal register offset for ADC channel sampling time configuration */
 189:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* (offset placed into a spare area of literal definition) */
 190:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_SMPR1_REGOFFSET                (0x00000000UL)
 191:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_SMPR2_REGOFFSET                (0x02000000UL)
 192:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_SMPRX_REGOFFSET_MASK   (ADC_SMPR1_REGOFFSET | ADC_SMPR2_REGOFFSET)
 193:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_SMPRX_REGOFFSET_POS            (25UL)           /* Position of bits ADC_SMPRx_REGOFFSET
 194:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                in ADC_CHANNEL_SMPRX_REGOFFSET_MASK 
 195:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 196:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_SMPx_BITOFFSET_MASK    (0x01F00000UL)
 197:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_SMPx_BITOFFSET_POS     (20UL)           /* Equivalent to bitfield "ADC_CHANNEL_
 198:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                position in register */
 199:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 5


 200:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Definition of channels ID number information to be inserted into           */
 201:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* channels literals definition.                                              */
 202:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_0_NUMBER               (0x00000000UL)
 203:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_1_NUMBER               (ADC_CFGR_AWD1CH_0)
 204:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_2_NUMBER               (ADC_CFGR_AWD1CH_1)
 205:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_3_NUMBER               (ADC_CFGR_AWD1CH_1 | ADC_CFGR_AWD1CH_0)
 206:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_4_NUMBER               (ADC_CFGR_AWD1CH_2)
 207:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_5_NUMBER               (ADC_CFGR_AWD1CH_2 | ADC_CFGR_AWD1CH_0)
 208:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_6_NUMBER               (ADC_CFGR_AWD1CH_2 | ADC_CFGR_AWD1CH_1)
 209:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_7_NUMBER               (ADC_CFGR_AWD1CH_2 | ADC_CFGR_AWD1CH_1 | ADC_CFGR_AWD1CH
 210:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_8_NUMBER               (ADC_CFGR_AWD1CH_3)
 211:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_9_NUMBER               (ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_0)
 212:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_10_NUMBER              (ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_1)
 213:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_11_NUMBER              (ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_1 | ADC_CFGR_AWD1CH
 214:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_12_NUMBER              (ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_2)
 215:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_13_NUMBER              (ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_2 | ADC_CFGR_AWD1CH
 216:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_14_NUMBER              (ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_2 | ADC_CFGR_AWD1CH
 217:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_15_NUMBER              (ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_2 | \
 218:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             ADC_CFGR_AWD1CH_1 | ADC_CFGR_AWD1CH_0)
 219:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_16_NUMBER              (ADC_CFGR_AWD1CH_4)
 220:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_17_NUMBER              (ADC_CFGR_AWD1CH_4 | ADC_CFGR_AWD1CH_0)
 221:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_18_NUMBER              (ADC_CFGR_AWD1CH_4 | ADC_CFGR_AWD1CH_1)
 222:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_19_NUMBER              (ADC_CFGR_AWD1CH_4 | ADC_CFGR_AWD1CH_1 | ADC_CFGR_AWD1CH
 223:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 224:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Definition of channels ID bitfield information to be inserted into         */
 225:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* channels literals definition.                                              */
 226:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_0_BITFIELD             (ADC_AWD2CR_AWD2CH_0)
 227:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_1_BITFIELD             (ADC_AWD2CR_AWD2CH_1)
 228:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_2_BITFIELD             (ADC_AWD2CR_AWD2CH_2)
 229:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_3_BITFIELD             (ADC_AWD2CR_AWD2CH_3)
 230:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_4_BITFIELD             (ADC_AWD2CR_AWD2CH_4)
 231:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_5_BITFIELD             (ADC_AWD2CR_AWD2CH_5)
 232:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_6_BITFIELD             (ADC_AWD2CR_AWD2CH_6)
 233:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_7_BITFIELD             (ADC_AWD2CR_AWD2CH_7)
 234:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_8_BITFIELD             (ADC_AWD2CR_AWD2CH_8)
 235:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_9_BITFIELD             (ADC_AWD2CR_AWD2CH_9)
 236:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_10_BITFIELD            (ADC_AWD2CR_AWD2CH_10)
 237:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_11_BITFIELD            (ADC_AWD2CR_AWD2CH_11)
 238:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_12_BITFIELD            (ADC_AWD2CR_AWD2CH_12)
 239:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_13_BITFIELD            (ADC_AWD2CR_AWD2CH_13)
 240:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_14_BITFIELD            (ADC_AWD2CR_AWD2CH_14)
 241:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_15_BITFIELD            (ADC_AWD2CR_AWD2CH_15)
 242:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_16_BITFIELD            (ADC_AWD2CR_AWD2CH_16)
 243:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_17_BITFIELD            (ADC_AWD2CR_AWD2CH_17)
 244:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_18_BITFIELD            (ADC_AWD2CR_AWD2CH_18)
 245:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_19_BITFIELD            (ADC_AWD2CR_AWD2CH_19)
 246:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 247:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Definition of channels sampling time information to be inserted into       */
 248:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* channels literals definition.                                              */
 249:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Value shifted are equivalent to bitfield "ADC_SMPRx_SMPy" position         */
 250:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* in register.                                                               */
 251:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_0_SMP                  (ADC_SMPR1_REGOFFSET | (( 0UL) << ADC_CHANNEL_SMPx_BITOF
 252:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_1_SMP                  (ADC_SMPR1_REGOFFSET | (( 3UL) << ADC_CHANNEL_SMPx_BITOF
 253:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_2_SMP                  (ADC_SMPR1_REGOFFSET | (( 6UL) << ADC_CHANNEL_SMPx_BITOF
 254:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_3_SMP                  (ADC_SMPR1_REGOFFSET | (( 9UL) << ADC_CHANNEL_SMPx_BITOF
 255:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_4_SMP                  (ADC_SMPR1_REGOFFSET | ((12UL) << ADC_CHANNEL_SMPx_BITOF
 256:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_5_SMP                  (ADC_SMPR1_REGOFFSET | ((15UL) << ADC_CHANNEL_SMPx_BITOF
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 6


 257:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_6_SMP                  (ADC_SMPR1_REGOFFSET | ((18UL) << ADC_CHANNEL_SMPx_BITOF
 258:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_7_SMP                  (ADC_SMPR1_REGOFFSET | ((21UL) << ADC_CHANNEL_SMPx_BITOF
 259:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_8_SMP                  (ADC_SMPR1_REGOFFSET | ((24UL) << ADC_CHANNEL_SMPx_BITOF
 260:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_9_SMP                  (ADC_SMPR1_REGOFFSET | ((27UL) << ADC_CHANNEL_SMPx_BITOF
 261:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_10_SMP                 (ADC_SMPR2_REGOFFSET | (( 0UL) << ADC_CHANNEL_SMPx_BITOF
 262:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_11_SMP                 (ADC_SMPR2_REGOFFSET | (( 3UL) << ADC_CHANNEL_SMPx_BITOF
 263:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_12_SMP                 (ADC_SMPR2_REGOFFSET | (( 6UL) << ADC_CHANNEL_SMPx_BITOF
 264:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_13_SMP                 (ADC_SMPR2_REGOFFSET | (( 9UL) << ADC_CHANNEL_SMPx_BITOF
 265:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_14_SMP                 (ADC_SMPR2_REGOFFSET | ((12UL) << ADC_CHANNEL_SMPx_BITOF
 266:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_15_SMP                 (ADC_SMPR2_REGOFFSET | ((15UL) << ADC_CHANNEL_SMPx_BITOF
 267:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_16_SMP                 (ADC_SMPR2_REGOFFSET | ((18UL) << ADC_CHANNEL_SMPx_BITOF
 268:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_17_SMP                 (ADC_SMPR2_REGOFFSET | ((21UL) << ADC_CHANNEL_SMPx_BITOF
 269:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_18_SMP                 (ADC_SMPR2_REGOFFSET | ((24UL) << ADC_CHANNEL_SMPx_BITOF
 270:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CHANNEL_19_SMP                 (ADC_SMPR2_REGOFFSET | ((27UL) << ADC_CHANNEL_SMPx_BITOF
 271:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 272:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 273:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Internal mask for ADC mode single or differential ended:                   */
 274:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* To select into literals LL_ADC_SINGLE_ENDED or LL_ADC_SINGLE_DIFFERENTIAL  */
 275:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* the relevant bits for:                                                     */
 276:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* (concatenation of multiple bits used in different registers)               */
 277:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* - ADC calibration: calibration start, calibration factor get or set        */
 278:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* - ADC channels: set each ADC channel ending mode                           */
 279:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_SINGLEDIFF_CALIB_START_MASK    (ADC_CR_ADCALDIF)
 280:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_SINGLEDIFF_CALIB_FACTOR_MASK   (ADC_CALFACT_CALFACT_D | ADC_CALFACT_CALFACT_S)
 281:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_SINGLEDIFF_CHANNEL_MASK        (ADC_CHANNEL_ID_BITFIELD_MASK) /* Equivalent to ADC_DIFS
 282:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK  (ADC_CALFACT_CALFACT_S_4 | ADC_CALFACT_CALFACT_S_3) /* B
 283:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            to perform of shift when single mode is selected, shift 
 284:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            channels bits range. */
 285:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_SINGLEDIFF_CALIB_F_BIT_D_MASK   (0x00010000UL) /* Selection of 1 bit to discriminate di
 286:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            mask of bit */
 287:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_SINGLEDIFF_CALIB_F_BIT_D_POS    (16UL)         /* Selection of 1 bit to discriminate di
 288:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            position of bit */
 289:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_SINGLEDIFF_CALIB_F_BIT_D_SHIFT4 (ADC_SINGLEDIFF_CALIB_F_BIT_D_POS - 4UL) /* Shift of bi
 290:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            ADC_SINGLEDIFF_CALIB_F_BIT_D to perform a shift of 4 ran
 291:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 292:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Internal mask for ADC analog watchdog:                                     */
 293:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* To select into literals LL_ADC_AWD_CHANNELx_xxx the relevant bits for:     */
 294:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* (concatenation of multiple bits used in different analog watchdogs,        */
 295:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* (feature of several watchdogs not available on all STM32 series)).         */
 296:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* - analog watchdog 1: monitored channel defined by number,                  */
 297:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /*   selection of ADC group (ADC groups regular and-or injected).             */
 298:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* - analog watchdog 2 and 3: monitored channel defined by bitfield, no       */
 299:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /*   selection on groups.                                                     */
 300:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 301:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Internal register offset for ADC analog watchdog channel configuration */
 302:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_AWD_CR1_REGOFFSET              (0x00000000UL)
 303:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_AWD_CR2_REGOFFSET              (0x00100000UL)
 304:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_AWD_CR3_REGOFFSET              (0x00200000UL)
 305:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 306:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Register offset gap between AWD1 and AWD2-AWD3 configuration registers */
 307:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* (Set separately as ADC_AWD_CRX_REGOFFSET to spare 32 bits space */
 308:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_AWD_CR12_REGOFFSETGAP_MASK     (ADC_AWD2CR_AWD2CH_0)
 309:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_AWD_CR12_REGOFFSETGAP_VAL      (0x00000024UL)
 310:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 311:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_AWD_CRX_REGOFFSET_MASK         (ADC_AWD_CR1_REGOFFSET | ADC_AWD_CR2_REGOFFSET | ADC_AWD
 312:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 313:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_AWD_CR1_CHANNEL_MASK           (ADC_CFGR_AWD1CH | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | 
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 7


 314:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_AWD_CR23_CHANNEL_MASK          (ADC_AWD2CR_AWD2CH)
 315:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_AWD_CR_ALL_CHANNEL_MASK        (ADC_AWD_CR1_CHANNEL_MASK | ADC_AWD_CR23_CHANNEL_MASK)
 316:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 317:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_AWD_CRX_REGOFFSET_POS          (20UL)                      /* Position of bits ADC_AWD_
 318:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                           in ADC_AWD_CRX_REGOFFSET_
 319:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 320:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Internal register offset for ADC analog watchdog threshold configuration */
 321:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_AWD_TR1_REGOFFSET              (ADC_AWD_CR1_REGOFFSET)
 322:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_AWD_TR2_REGOFFSET              (ADC_AWD_CR2_REGOFFSET)
 323:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_AWD_TR3_REGOFFSET              (ADC_AWD_CR3_REGOFFSET)
 324:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_AWD_TRX_REGOFFSET_MASK         (ADC_AWD_TR1_REGOFFSET | ADC_AWD_TR2_REGOFFSET | ADC_AWD
 325:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_AWD_TRX_REGOFFSET_POS          (ADC_AWD_CRX_REGOFFSET_POS)      /* Position of bits ADC
 326:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                                in ADC_AWD_TRX_REGOF
 327:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_AWD_TRX_BIT_HIGH_MASK          (0x00010000UL)                   /* Selection of 1 bit t
 328:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                                threshold high: mask
 329:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_AWD_TRX_BIT_HIGH_POS           (16UL)                           /* Selection of 1 bit t
 330:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                                threshold high: posi
 331:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_AWD_TRX_BIT_HIGH_SHIFT4        (ADC_AWD_TRX_BIT_HIGH_POS - 4UL) /* Shift of bit ADC_AWD
 332:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                                position to perform 
 333:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 334:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Internal mask for ADC offset:                                              */
 335:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Internal register offset for ADC offset instance configuration */
 336:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_OFR1_REGOFFSET                 (0x00000000UL)
 337:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_OFR2_REGOFFSET                 (0x00000001UL)
 338:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_OFR3_REGOFFSET                 (0x00000002UL)
 339:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_OFR4_REGOFFSET                 (0x00000003UL)
 340:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_OFRx_REGOFFSET_MASK            (ADC_OFR1_REGOFFSET | ADC_OFR2_REGOFFSET \
 341:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_OFR3_REGOFFSET | ADC_OFR4_REGOFFSET)
 342:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 343:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 344:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* ADC registers bits positions */
 345:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CFGR_RES_BITOFFSET_POS         (ADC_CFGR_RES_Pos)
 346:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CFGR_AWD1SGL_BITOFFSET_POS     (ADC_CFGR_AWD1SGL_Pos)
 347:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CFGR_AWD1EN_BITOFFSET_POS      (ADC_CFGR_AWD1EN_Pos)
 348:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CFGR_JAWD1EN_BITOFFSET_POS     (ADC_CFGR_JAWD1EN_Pos)
 349:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_TR1_HT1_BITOFFSET_POS          (ADC_TR1_HT1_Pos)
 350:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 351:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 352:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* ADC registers bits groups */
 353:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define ADC_CR_BITS_PROPERTY_RS            (ADC_CR_ADCAL | ADC_CR_ADEN | ADC_CR_ADDIS \
 354:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CR_JADSTART | ADC_CR_JADSTP \
 355:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CR_ADSTART | ADC_CR_ADSTP)            /* ADC regi
 356:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            HW property "rs": Software can read as well as set this 
 357:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            Writing '0' has no effect on the bit value. */
 358:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 359:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 360:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* ADC internal channels related definitions */
 361:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Internal voltage reference VrefInt */
 362:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define VREFINT_CAL_ADDR                   ((uint16_t*) (0x08FFF810UL)) /* Internal voltage referen
 363:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            parameter VREFINT_CAL: VrefInt ADC raw data acquired at 
 364:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (tolerance: +-5 DegC), Vref+ = 3.3 V (tolerance: +-10 mV
 365:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define VREFINT_CAL_VREF                   (3300UL)                     /* Analog voltage reference
 366:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            with which VrefInt has been calibrated in production
 367:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (tolerance: +-10 mV) (unit: mV). */
 368:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Temperature sensor */
 369:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define TEMPSENSOR_CAL1_ADDR               ((uint16_t*) (0x08FFF814UL)) /* Address of parameter TS_
 370:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            temperature sensor ADC raw data acquired at temperature 
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 8


 371:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (tolerance: +-5 DegC), Vref+ = 3.3 V (tolerance: +-10 mV
 372:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define TEMPSENSOR_CAL2_ADDR               ((uint16_t*) (0x08FFF818UL)) /* Address of parameter TS_
 373:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            temperature sensor ADC raw data acquired at temperature 
 374:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (tolerance: +-5 DegC), Vref+ = 3.3 V (tolerance: +-10 mV
 375:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define TEMPSENSOR_CAL1_TEMP               (30L)                        /* Temperature at which tem
 376:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            has been calibrated in production for data into TEMPSENS
 377:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (tolerance: +-5 DegC) (unit: DegC). */
 378:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define TEMPSENSOR_CAL2_TEMP               (130L)                       /* Temperature at which tem
 379:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            has been calibrated in production for data into TEMPSENS
 380:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (tolerance: +-5 DegC) (unit: DegC). */
 381:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define TEMPSENSOR_CAL_VREFANALOG          (3300UL)                     /* Analog voltage reference
 382:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            with which temperature sensor has been calibrated in pro
 383:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (tolerance +-10 mV) (unit: mV). */
 384:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 385:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
 386:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
 387:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
 388:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 389:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Private macros ------------------------------------------------------------*/
 390:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_Private_Macros ADC Private Macros
 391:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
 392:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
 393:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 394:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
 395:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Driver macro reserved for internal use: set a pointer to
 396:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         a register from a register basis from which an offset
 397:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         is applied.
 398:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __REG__ Register basis from which the offset is applied.
 399:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __REG_OFFFSET__ Offset to be applied (unit: number of registers).
 400:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Pointer to register address
 401:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
 402:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define __ADC_PTR_REG_OFFSET(__REG__, __REG_OFFFSET__)                         \
 403:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   ((__IO uint32_t *)((uint32_t) ((uint32_t)(&(__REG__)) + ((__REG_OFFFSET__) << 2UL))))
 404:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 405:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
 406:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
 407:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
 408:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 409:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Exported types ------------------------------------------------------------*/
 410:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #if defined(USE_FULL_LL_DRIVER)
 411:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_ES_INIT ADC Exported Init structure
 412:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
 413:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
 414:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 415:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
 416:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Structure definition of some features of ADC common parameters
 417:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         and multimode
 418:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (all ADC instances belonging to the same ADC common instance).
 419:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   The setting of these parameters by function @ref LL_ADC_CommonInit()
 420:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         is conditioned to ADC instances state (all ADC instances
 421:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         sharing the same ADC common instance):
 422:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         All ADC instances sharing the same ADC common instance must be
 423:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         disabled.
 424:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
 425:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** typedef struct
 426:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 427:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   uint32_t CommonClock;                 /*!< Set parameter common to several ADC: Clock source and 
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 9


 428:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_COMMON
 429:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              @note On this STM32 series, if ADC group injected is u
 430:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                    constraints between ADC clock and AHB clock must
 431:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                    Refer to reference manual.
 432:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 433:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              @ref LL_ADC_SetCommonClock(). */
 434:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 435:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
 436:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   uint32_t Multimode;                   /*!< Set ADC multimode configuration to operate in independ
 437:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              (for devices with several ADC instances).
 438:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_MULTI_
 439:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 440:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              @ref LL_ADC_SetMultimode(). */
 441:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 442:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   uint32_t MultiDMATransfer;            /*!< Set ADC multimode conversion data transfer: no transfe
 443:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_MULTI_
 444:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 445:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              @ref LL_ADC_SetMultiDMATransfer(). */
 446:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 447:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   uint32_t MultiTwoSamplingDelay;       /*!< Set ADC multimode delay between 2 sampling phases.
 448:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_MULTI_
 449:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 450:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              @ref LL_ADC_SetMultiTwoSamplingDelay(). */
 451:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
 452:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 453:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** } LL_ADC_CommonInitTypeDef;
 454:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 455:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
 456:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Structure definition of some features of ADC instance.
 457:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   These parameters have an impact on ADC scope: ADC instance.
 458:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Affects both group regular and group injected (availability
 459:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         of ADC group injected depends on STM32 series).
 460:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Refer to corresponding unitary functions into
 461:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @ref ADC_LL_EF_Configuration_ADC_Instance .
 462:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   The setting of these parameters by function @ref LL_ADC_Init()
 463:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         is conditioned to ADC state:
 464:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC instance must be disabled.
 465:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         This condition is applied to all ADC features, for efficiency
 466:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         and compatibility over all STM32 series. However, the different
 467:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         features can be set under different ADC state conditions
 468:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (setting possible with ADC enabled without conversion on going,
 469:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC enabled with conversion on going, ...)
 470:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Each feature can be updated afterwards with a unitary function
 471:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         and potentially with ADC in a different state than disabled,
 472:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         refer to description of each function for setting
 473:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         conditioned to ADC state.
 474:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
 475:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** typedef struct
 476:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 477:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   uint32_t Resolution;                  /*!< Set ADC resolution.
 478:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_RESOLU
 479:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 480:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              @ref LL_ADC_SetResolution(). */
 481:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 482:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   uint32_t DataAlignment;               /*!< Set ADC conversion data alignment.
 483:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_DATA_A
 484:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 10


 485:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              @ref LL_ADC_SetDataAlignment(). */
 486:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 487:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   uint32_t LowPowerMode;                /*!< Set ADC low power mode.
 488:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_LP_MOD
 489:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 490:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              @ref LL_ADC_SetLowPowerMode(). */
 491:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 492:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** } LL_ADC_InitTypeDef;
 493:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 494:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
 495:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Structure definition of some features of ADC group regular.
 496:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   These parameters have an impact on ADC scope: ADC group regular.
 497:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Refer to corresponding unitary functions into
 498:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @ref ADC_LL_EF_Configuration_ADC_Group_Regular
 499:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (functions with prefix "REG").
 500:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   The setting of these parameters by function @ref LL_ADC_REG_Init()
 501:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         is conditioned to ADC state:
 502:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC instance must be disabled.
 503:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         This condition is applied to all ADC features, for efficiency
 504:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         and compatibility over all STM32 series. However, the different
 505:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         features can be set under different ADC state conditions
 506:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (setting possible with ADC enabled without conversion on going,
 507:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC enabled with conversion on going, ...)
 508:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Each feature can be updated afterwards with a unitary function
 509:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         and potentially with ADC in a different state than disabled,
 510:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         refer to description of each function for setting
 511:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         conditioned to ADC state.
 512:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
 513:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** typedef struct
 514:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 515:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   uint32_t TriggerSource;               /*!< Set ADC group regular conversion trigger source: inter
 516:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              from external peripheral (timer event, external interr
 517:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_TR
 518:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              @note On this STM32 series, setting trigger source to 
 519:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                    set trigger polarity to rising edge(default sett
 520:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                    with some ADC on other STM32 series having this 
 521:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                    default value).
 522:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                    In case of need to modify trigger edge, use func
 523:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                    @ref LL_ADC_REG_SetTriggerEdge().
 524:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 525:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              @ref LL_ADC_REG_SetTriggerSource(). */
 526:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 527:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   uint32_t SequencerLength;             /*!< Set ADC group regular sequencer length.
 528:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_SE
 529:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 530:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              @ref LL_ADC_REG_SetSequencerLength(). */
 531:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 532:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   uint32_t SequencerDiscont;            /*!< Set ADC group regular sequencer discontinuous mode: se
 533:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              and scan conversions interrupted every selected number
 534:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_SE
 535:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              @note This parameter has an effect only if group regul
 536:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                     enabled (scan length of 2 ranks or more).
 537:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 538:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              @ref LL_ADC_REG_SetSequencerDiscont(). */
 539:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 540:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   uint32_t ContinuousMode;              /*!< Set ADC continuous conversion mode on ADC group regula
 541:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              conversions are performed in single mode (one conversi
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 11


 542:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              continuous mode (after the first trigger, following co
 543:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              successively automatically).
 544:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_CO
 545:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              Note: It is not possible to enable both ADC group regu
 546:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                    and discontinuous mode.
 547:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 548:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              @ref LL_ADC_REG_SetContinuousMode(). */
 549:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 550:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   uint32_t DMATransfer;                 /*!< Set ADC group regular conversion data transfer: no tra
 551:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              by DMA, and DMA requests mode.
 552:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_DM
 553:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 554:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              @ref LL_ADC_REG_SetDMATransfer(). */
 555:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 556:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   uint32_t Overrun;                     /*!< Set ADC group regular behavior in case of overrun:
 557:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              data preserved or overwritten.
 558:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_REG_OV
 559:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 560:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              @ref LL_ADC_REG_SetOverrun(). */
 561:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 562:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** } LL_ADC_REG_InitTypeDef;
 563:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 564:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
 565:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Structure definition of some features of ADC group injected.
 566:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   These parameters have an impact on ADC scope: ADC group injected.
 567:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Refer to corresponding unitary functions into
 568:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @ref ADC_LL_EF_Configuration_ADC_Group_Regular
 569:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (functions with prefix "INJ").
 570:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   The setting of these parameters by function @ref LL_ADC_INJ_Init()
 571:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         is conditioned to ADC state:
 572:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC instance must be disabled.
 573:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         This condition is applied to all ADC features, for efficiency
 574:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         and compatibility over all STM32 series. However, the different
 575:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         features can be set under different ADC state conditions
 576:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (setting possible with ADC enabled without conversion on going,
 577:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC enabled with conversion on going, ...)
 578:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Each feature can be updated afterwards with a unitary function
 579:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         and potentially with ADC in a different state than disabled,
 580:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         refer to description of each function for setting
 581:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         conditioned to ADC state.
 582:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
 583:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** typedef struct
 584:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 585:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   uint32_t TriggerSource;               /*!< Set ADC group injected conversion trigger source: inte
 586:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              or from external peripheral (timer event, external int
 587:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_INJ_TR
 588:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              @note On this STM32 series, setting trigger source to 
 589:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                    set trigger polarity to rising edge (default set
 590:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                    compatibility with some ADC on other STM32 serie
 591:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                    setting set by HW default value).
 592:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                    In case of need to modify trigger edge, use func
 593:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                    @ref LL_ADC_INJ_SetTriggerEdge().
 594:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 595:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              @ref LL_ADC_INJ_SetTriggerSource(). */
 596:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 597:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   uint32_t SequencerLength;             /*!< Set ADC group injected sequencer length.
 598:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_INJ_SE
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 12


 599:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 600:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              @ref LL_ADC_INJ_SetSequencerLength(). */
 601:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 602:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   uint32_t SequencerDiscont;            /*!< Set ADC group injected sequencer discontinuous mode: s
 603:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              and scan conversions interrupted every selected number
 604:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_INJ_SE
 605:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              @note This parameter has an effect only if group injec
 606:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                    enabled (scan length of 2 ranks or more).
 607:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 608:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              @ref LL_ADC_INJ_SetSequencerDiscont(). */
 609:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 610:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   uint32_t TrigAuto;                    /*!< Set ADC group injected conversion trigger: independent
 611:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              regular.
 612:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              This parameter can be a value of @ref ADC_LL_EC_INJ_TR
 613:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              Note: This parameter must be set to set to independent
 614:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                    trigger source is set to an external trigger.
 615:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              This feature can be modified afterwards using unitary 
 616:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              @ref LL_ADC_INJ_SetTrigAuto(). */
 617:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 618:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** } LL_ADC_INJ_InitTypeDef;
 619:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 620:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
 621:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
 622:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
 623:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #endif /* USE_FULL_LL_DRIVER */
 624:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 625:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Exported constants --------------------------------------------------------*/
 626:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_Exported_Constants ADC Exported Constants
 627:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
 628:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
 629:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 630:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_FLAG ADC flags
 631:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief    Flags defines which can be used with LL_ADC_ReadReg function
 632:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
 633:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
 634:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_FLAG_ADRDY                  ADC_ISR_ADRDY      /*!< ADC flag ADC instance ready */
 635:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_FLAG_EOC                    ADC_ISR_EOC        /*!< ADC flag ADC group regular end o
 636:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            conversion */
 637:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_FLAG_EOS                    ADC_ISR_EOS        /*!< ADC flag ADC group regular end o
 638:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            conversions */
 639:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_FLAG_OVR                    ADC_ISR_OVR        /*!< ADC flag ADC group regular overr
 640:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_FLAG_EOSMP                  ADC_ISR_EOSMP      /*!< ADC flag ADC group regular end o
 641:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_FLAG_JEOC                   ADC_ISR_JEOC       /*!< ADC flag ADC group injected end 
 642:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                    conversion */
 643:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_FLAG_JEOS                   ADC_ISR_JEOS       /*!< ADC flag ADC group injected end 
 644:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                    conversions */
 645:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_FLAG_JQOVF                  ADC_ISR_JQOVF      /*!< ADC flag ADC group injected cont
 646:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                    overflow */
 647:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_FLAG_AWD1                   ADC_ISR_AWD1       /*!< ADC flag ADC analog watchdog 1 *
 648:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_FLAG_AWD2                   ADC_ISR_AWD2       /*!< ADC flag ADC analog watchdog 2 *
 649:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_FLAG_AWD3                   ADC_ISR_AWD3       /*!< ADC flag ADC analog watchdog 3 *
 650:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
 651:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_FLAG_ADRDY_MST              ADC_CSR_ADRDY_MST  /*!< ADC flag ADC multimode master in
 652:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_FLAG_ADRDY_SLV              ADC_CSR_ADRDY_SLV  /*!< ADC flag ADC multimode slave ins
 653:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_FLAG_EOC_MST                ADC_CSR_EOC_MST    /*!< ADC flag ADC multimode master gr
 654:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                    unitary conversion */
 655:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_FLAG_EOC_SLV                ADC_CSR_EOC_SLV    /*!< ADC flag ADC multimode slave gro
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 13


 656:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                    unitary conversion */
 657:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_FLAG_EOS_MST                ADC_CSR_EOS_MST    /*!< ADC flag ADC multimode master gr
 658:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                    sequence conversions */
 659:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_FLAG_EOS_SLV                ADC_CSR_EOS_SLV    /*!< ADC flag ADC multimode slave gro
 660:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                    sequence conversions */
 661:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_FLAG_OVR_MST                ADC_CSR_OVR_MST    /*!< ADC flag ADC multimode master gr
 662:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                    overrun */
 663:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_FLAG_OVR_SLV                ADC_CSR_OVR_SLV    /*!< ADC flag ADC multimode slave gro
 664:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                    overrun */
 665:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_FLAG_EOSMP_MST              ADC_CSR_EOSMP_MST  /*!< ADC flag ADC multimode master gr
 666:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                    sampling phase */
 667:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_FLAG_EOSMP_SLV              ADC_CSR_EOSMP_SLV  /*!< ADC flag ADC multimode slave gro
 668:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                    sampling phase */
 669:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_FLAG_JEOC_MST               ADC_CSR_JEOC_MST   /*!< ADC flag ADC multimode master gr
 670:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                    unitary conversion */
 671:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_FLAG_JEOC_SLV               ADC_CSR_JEOC_SLV   /*!< ADC flag ADC multimode slave gro
 672:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                    unitary conversion */
 673:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_FLAG_JEOS_MST               ADC_CSR_JEOS_MST   /*!< ADC flag ADC multimode master gr
 674:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                    sequence conversions */
 675:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_FLAG_JEOS_SLV               ADC_CSR_JEOS_SLV   /*!< ADC flag ADC multimode slave gro
 676:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                    sequence conversions */
 677:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_FLAG_JQOVF_MST              ADC_CSR_JQOVF_MST  /*!< ADC flag ADC multimode master gr
 678:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                    contexts queue overflow */
 679:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_FLAG_JQOVF_SLV              ADC_CSR_JQOVF_SLV  /*!< ADC flag ADC multimode slave gro
 680:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                    contexts queue overflow */
 681:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_FLAG_AWD1_MST               ADC_CSR_AWD1_MST   /*!< ADC flag ADC multimode master an
 682:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                    of the ADC master */
 683:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_FLAG_AWD1_SLV               ADC_CSR_AWD1_SLV   /*!< ADC flag ADC multimode slave ana
 684:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                    of the ADC slave */
 685:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_FLAG_AWD2_MST               ADC_CSR_AWD2_MST   /*!< ADC flag ADC multimode master an
 686:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                    of the ADC master */
 687:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_FLAG_AWD2_SLV               ADC_CSR_AWD2_SLV   /*!< ADC flag ADC multimode slave ana
 688:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                    of the ADC slave */
 689:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_FLAG_AWD3_MST               ADC_CSR_AWD3_MST   /*!< ADC flag ADC multimode master an
 690:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                    of the ADC master */
 691:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_FLAG_AWD3_SLV               ADC_CSR_AWD3_SLV   /*!< ADC flag ADC multimode slave ana
 692:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                    of the ADC slave */
 693:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
 694:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
 695:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
 696:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
 697:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 698:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_IT ADC interruptions for configuration (interruption enable or disable)
 699:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief    IT defines which can be used with LL_ADC_ReadReg and  LL_ADC_WriteReg functions
 700:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
 701:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
 702:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_IT_ADRDY                    ADC_IER_ADRDYIE    /*!< ADC interruption ADC instance re
 703:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_IT_EOC                      ADC_IER_EOCIE      /*!< ADC interruption ADC group regul
 704:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                    conversion */
 705:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_IT_EOS                      ADC_IER_EOSIE      /*!< ADC interruption ADC group regul
 706:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                    conversions */
 707:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_IT_OVR                      ADC_IER_OVRIE      /*!< ADC interruption ADC group regul
 708:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_IT_EOSMP                    ADC_IER_EOSMPIE    /*!< ADC interruption ADC group regul
 709:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                    phase */
 710:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_IT_JEOC                     ADC_IER_JEOCIE     /*!< ADC interruption ADC group injec
 711:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                    conversion */
 712:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_IT_JEOS                     ADC_IER_JEOSIE     /*!< ADC interruption ADC group injec
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 14


 713:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                    conversions */
 714:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_IT_JQOVF                    ADC_IER_JQOVFIE    /*!< ADC interruption ADC group injec
 715:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                    overflow */
 716:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_IT_AWD1                     ADC_IER_AWD1IE     /*!< ADC interruption ADC analog watc
 717:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_IT_AWD2                     ADC_IER_AWD2IE     /*!< ADC interruption ADC analog watc
 718:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_IT_AWD3                     ADC_IER_AWD3IE     /*!< ADC interruption ADC analog watc
 719:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
 720:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
 721:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
 722:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 723:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REGISTERS  ADC registers compliant with specific purpose
 724:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
 725:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
 726:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* List of ADC registers intended to be used (most commonly) with             */
 727:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* DMA transfer.                                                              */
 728:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Refer to function @ref LL_ADC_DMA_GetRegAddr().                            */
 729:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_DMA_REG_REGULAR_DATA        (0x00000000UL)      /* ADC group regular conversion data
 730:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (corresponding to register DR) to be used with ADC confi
 731:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            mode. Without DMA transfer, register accessed by LL func
 732:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            @ref LL_ADC_REG_ReadConversionData32() and other
 733:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            functions @ref LL_ADC_REG_ReadConversionDatax() */
 734:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
 735:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_DMA_REG_REGULAR_DATA_MULTI  (0x00000001UL)      /* ADC group regular conversion data
 736:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (corresponding to register CDR) to be used with ADC conf
 737:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (available on STM32 devices with several ADC instances).
 738:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            Without DMA transfer, register accessed by LL function
 739:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            @ref LL_ADC_REG_ReadMultiConversionData32() */
 740:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
 741:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
 742:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
 743:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
 744:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 745:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_COMMON_CLOCK_SOURCE  ADC common - Clock source
 746:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
 747:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
 748:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_CLOCK_SYNC_PCLK_DIV1        (ADC_CCR_CKMODE_0)                    /*!< ADC synchrono
 749:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            AHB clock without prescaler */
 750:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_CLOCK_SYNC_PCLK_DIV2        (ADC_CCR_CKMODE_1)                    /*!< ADC synchrono
 751:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            AHB clock with prescaler division by 2 */
 752:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_CLOCK_SYNC_PCLK_DIV4        (ADC_CCR_CKMODE_1 | ADC_CCR_CKMODE_0) /*!< ADC synchrono
 753:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            AHB clock with prescaler division by 4 */
 754:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV1            (0x00000000UL)                      /*!< ADC asynchronou
 755:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            prescaler */
 756:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV2            (ADC_CCR_PRESC_0)                   /*!< ADC asynchronou
 757:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            prescaler division by 2 */
 758:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV4            (ADC_CCR_PRESC_1)                   /*!< ADC asynchronou
 759:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            prescaler division by 4 */
 760:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV6            (ADC_CCR_PRESC_1 | ADC_CCR_PRESC_0) /*!< ADC asynchronou
 761:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            prescaler division by 6 */
 762:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV8            (ADC_CCR_PRESC_2)                   /*!< ADC asynchronou
 763:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            prescaler division by 8 */
 764:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV10           (ADC_CCR_PRESC_2 | ADC_CCR_PRESC_0) /*!< ADC asynchronou
 765:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            prescaler division by 10 */
 766:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV12           (ADC_CCR_PRESC_2 | ADC_CCR_PRESC_1) /*!< ADC asynchronou
 767:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            prescaler division by 12 */
 768:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV16           (ADC_CCR_PRESC_2 | ADC_CCR_PRESC_1 \
 769:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CCR_PRESC_0)                  /*!< ADC asynchrono
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 15


 770:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            prescaler division by 16  */
 771:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV32           (ADC_CCR_PRESC_3)                   /*!< ADC asynchronou
 772:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            prescaler division by 32 */
 773:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV64           (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_0) /*!< ADC asynchronou
 774:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            prescaler division by 64 */
 775:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV128          (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_1) /*!< ADC asynchronou
 776:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            prescaler division by 128 */
 777:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_CLOCK_ASYNC_DIV256          (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_1 \
 778:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CCR_PRESC_0)                  /*!< ADC asynchrono
 779:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            prescaler division by 256 */
 780:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
 781:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
 782:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
 783:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 784:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_COMMON_PATH_INTERNAL  ADC common - Measurement path to internal channels
 785:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
 786:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
 787:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Note: Other measurement paths to internal channels may be available        */
 788:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /*       (connections to other peripherals).                                  */
 789:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /*       If they are not listed below, they do not require any specific       */
 790:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /*       path enable. In this case, Access to measurement path is done        */
 791:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /*       only by selecting the corresponding ADC internal channel.            */
 792:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_PATH_INTERNAL_NONE          (0x00000000UL)       /*!< ADC measurement paths all disa
 793:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_PATH_INTERNAL_VREFINT       (ADC_CCR_VREFEN)     /*!< ADC measurement path to intern
 794:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_PATH_INTERNAL_TEMPSENSOR    (ADC_CCR_TSEN)       /*!< ADC measurement path to intern
 795:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                      temperature sensor */
 796:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_PATH_INTERNAL_VBAT          (ADC_CCR_VBATEN)     /*!< ADC measurement path to intern
 797:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
 798:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
 799:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
 800:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 801:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_RESOLUTION  ADC instance - Resolution
 802:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
 803:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
 804:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_RESOLUTION_12B              (0x00000000UL)                      /*!< ADC resolution 
 805:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_RESOLUTION_10B              (                 ADC_CFGR_RES_0)   /*!< ADC resolution 
 806:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_RESOLUTION_8B               (ADC_CFGR_RES_1                 )   /*!< ADC resolution 
 807:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_RESOLUTION_6B               (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)   /*!< ADC resolution 
 808:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
 809:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
 810:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
 811:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 812:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_DATA_ALIGN  ADC instance - Data alignment
 813:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
 814:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
 815:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_DATA_ALIGN_RIGHT            (0x00000000UL)     /*!< ADC conversion data alignment: r
 816:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (alignment on data register LSB bit 0)*/
 817:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_DATA_ALIGN_LEFT             (ADC_CFGR_ALIGN)   /*!< ADC conversion data alignment: l
 818:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (alignment on data register MSB bit 15)*/
 819:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
 820:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
 821:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
 822:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 823:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_LP_MODE  ADC instance - Low power mode
 824:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
 825:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
 826:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_LP_MODE_NONE                (0x00000000UL)     /*!< No ADC low power mode activated 
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 16


 827:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_LP_AUTOWAIT                 (ADC_CFGR_AUTDLY)  /*!< ADC low power mode auto delay: D
 828:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            mode, ADC conversions are performed only when necessary
 829:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (when previous ADC conversion data is read).
 830:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            See description with function @ref LL_ADC_SetLowPowerMod
 831:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
 832:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
 833:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
 834:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 835:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OFFSET_NB  ADC instance - Offset instance
 836:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
 837:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
 838:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_OFFSET_1                    ADC_OFR1_REGOFFSET /*!< ADC offset instance 1: ADC chann
 839:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            to which the offset programmed will be applied (independ
 840:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            mapped on ADC group regular or injected) */
 841:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_OFFSET_2                    ADC_OFR2_REGOFFSET /*!< ADC offset instance 2: ADC chann
 842:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            to which the offset programmed will be applied (independ
 843:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            mapped on ADC group regular or injected) */
 844:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_OFFSET_3                    ADC_OFR3_REGOFFSET /*!< ADC offset instance 3: ADC chann
 845:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            to which the offset programmed will be applied (independ
 846:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            mapped on ADC group regular or injected) */
 847:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_OFFSET_4                    ADC_OFR4_REGOFFSET /*!< ADC offset instance 4: ADC chann
 848:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            to which the offset programmed will be applied (independ
 849:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            mapped on ADC group regular or injected) */
 850:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
 851:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
 852:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
 853:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 854:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OFFSET_STATE ADC instance - Offset state
 855:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
 856:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
 857:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_OFFSET_DISABLE              (0x00000000UL)         /*!< ADC offset disabled
 858:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (setting offset instance wise) */
 859:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_OFFSET_ENABLE               (ADC_OFR1_OFFSET1_EN)  /*!< ADC offset enabled
 860:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (setting offset instance wise) */
 861:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
 862:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
 863:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
 864:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 865:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OFFSET_SIGN ADC instance - Offset sign
 866:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
 867:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
 868:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_OFFSET_SIGN_NEGATIVE        (0x00000000UL)       /*!< ADC offset is negative */
 869:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_OFFSET_SIGN_POSITIVE        (ADC_OFR1_OFFSETPOS) /*!< ADC offset is positive */
 870:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
 871:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
 872:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
 873:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 874:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OFFSET_SATURATION ADC instance - Offset saturation mode
 875:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
 876:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
 877:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_OFFSET_SATURATION_DISABLE   (0x00000000UL)     /*!< ADC offset saturation is disable
 878:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            selected offset instance 1, 2, 3 or 4) */
 879:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_OFFSET_SATURATION_ENABLE    (ADC_OFR1_SATEN)   /*!< ADC offset saturation is enabled
 880:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            selected offset instance 1, 2, 3 or 4) */
 881:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
 882:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
 883:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 17


 884:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_GROUPS  ADC instance - Groups
 885:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
 886:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
 887:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_GROUP_REGULAR               (0x00000001UL)     /*!< ADC group regular (available on 
 888:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_GROUP_INJECTED              (0x00000002UL)     /*!< ADC group injected (not availabl
 889:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            devices)*/
 890:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_GROUP_REGULAR_INJECTED      (0x00000003UL)     /*!< ADC both groups regular and inje
 891:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
 892:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
 893:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
 894:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 895:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_CHANNEL  ADC instance - Channel number
 896:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
 897:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
 898:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_CHANNEL_0                   (ADC_CHANNEL_0_NUMBER  | ADC_CHANNEL_0_SMP \
 899:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CHANNEL_0_BITFIELD)                       /*!< AD
 900:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_CHANNEL_1                   (ADC_CHANNEL_1_NUMBER  | ADC_CHANNEL_1_SMP \
 901:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CHANNEL_1_BITFIELD)                       /*!< AD
 902:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_CHANNEL_2                   (ADC_CHANNEL_2_NUMBER  | ADC_CHANNEL_2_SMP \
 903:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CHANNEL_2_BITFIELD)                       /*!< AD
 904:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_CHANNEL_3                   (ADC_CHANNEL_3_NUMBER  | ADC_CHANNEL_3_SMP \
 905:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CHANNEL_3_BITFIELD)                       /*!< AD
 906:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_CHANNEL_4                   (ADC_CHANNEL_4_NUMBER  | ADC_CHANNEL_4_SMP \
 907:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CHANNEL_4_BITFIELD)                       /*!< AD
 908:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_CHANNEL_5                   (ADC_CHANNEL_5_NUMBER  | ADC_CHANNEL_5_SMP \
 909:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CHANNEL_5_BITFIELD)                       /*!< AD
 910:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_CHANNEL_6                   (ADC_CHANNEL_6_NUMBER  | ADC_CHANNEL_6_SMP \
 911:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CHANNEL_6_BITFIELD)                       /*!< AD
 912:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_CHANNEL_7                   (ADC_CHANNEL_7_NUMBER  | ADC_CHANNEL_7_SMP \
 913:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CHANNEL_7_BITFIELD)                       /*!< AD
 914:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_CHANNEL_8                   (ADC_CHANNEL_8_NUMBER  | ADC_CHANNEL_8_SMP \
 915:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CHANNEL_8_BITFIELD)                       /*!< AD
 916:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_CHANNEL_9                   (ADC_CHANNEL_9_NUMBER  | ADC_CHANNEL_9_SMP \
 917:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CHANNEL_9_BITFIELD)                       /*!< AD
 918:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_CHANNEL_10                  (ADC_CHANNEL_10_NUMBER | ADC_CHANNEL_10_SMP \
 919:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CHANNEL_10_BITFIELD)                      /*!< AD
 920:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_CHANNEL_11                  (ADC_CHANNEL_11_NUMBER | ADC_CHANNEL_11_SMP \
 921:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CHANNEL_11_BITFIELD)                      /*!< AD
 922:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_CHANNEL_12                  (ADC_CHANNEL_12_NUMBER | ADC_CHANNEL_12_SMP \
 923:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CHANNEL_12_BITFIELD)                      /*!< AD
 924:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_CHANNEL_13                  (ADC_CHANNEL_13_NUMBER | ADC_CHANNEL_13_SMP \
 925:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CHANNEL_13_BITFIELD)                      /*!< AD
 926:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_CHANNEL_14                  (ADC_CHANNEL_14_NUMBER | ADC_CHANNEL_14_SMP \
 927:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CHANNEL_14_BITFIELD)                      /*!< AD
 928:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_CHANNEL_15                  (ADC_CHANNEL_15_NUMBER | ADC_CHANNEL_15_SMP \
 929:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CHANNEL_15_BITFIELD)                      /*!< AD
 930:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_CHANNEL_16                  (ADC_CHANNEL_16_NUMBER | ADC_CHANNEL_16_SMP \
 931:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CHANNEL_16_BITFIELD) /*!< ADC channel ADCx_IN16 *
 932:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_CHANNEL_17                  (ADC_CHANNEL_17_NUMBER | ADC_CHANNEL_17_SMP \
 933:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CHANNEL_17_BITFIELD) /*!< ADC channel ADCx_IN17 *
 934:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_CHANNEL_18                  (ADC_CHANNEL_18_NUMBER | ADC_CHANNEL_18_SMP \
 935:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CHANNEL_18_BITFIELD) /*!< ADC channel ADCx_IN18 *
 936:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_CHANNEL_19                  (ADC_CHANNEL_19_NUMBER | ADC_CHANNEL_19_SMP \
 937:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CHANNEL_19_BITFIELD) /*!< ADC channel ADCx_IN19 *
 938:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #if defined (ADC2)
 939:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_CHANNEL_VREFINT             (LL_ADC_CHANNEL_17 | ADC_CHANNEL_ID_INTERNAL_CH)   /*!< 
 940:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            connected to VrefInt: Internal voltage reference.
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 18


 941:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            On STM32H563xx/573xx, ADC channel available only on ADC 
 942:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_CHANNEL_TEMPSENSOR          (LL_ADC_CHANNEL_16 | ADC_CHANNEL_ID_INTERNAL_CH)   /*!< 
 943:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            connected to internal temperature sensor.
 944:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            On STM32H563xx/573xx, ADC channel available only on ADC 
 945:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_CHANNEL_VBAT                (LL_ADC_CHANNEL_16 | ADC_CHANNEL_ID_INTERNAL_CH_2) /*!< 
 946:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            connected to Vbat/4: Vbat voltage through a divider ladd
 947:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            to have channel voltage always below Vdda.
 948:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            On STM32H563xx/573xx, ADC channel available only on ADC 
 949:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_CHANNEL_VDDCORE             (LL_ADC_CHANNEL_17 | ADC_CHANNEL_ID_INTERNAL_CH_2) /*!< 
 950:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            connected to Vddcore.
 951:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            On STM32H563xx/573xx, ADC channel available only on ADC 
 952:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #else
 953:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_CHANNEL_VREFINT             (LL_ADC_CHANNEL_17 | ADC_CHANNEL_ID_INTERNAL_CH) /*!< AD
 954:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            connected to VrefInt: Internal voltage reference. */
 955:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_CHANNEL_TEMPSENSOR          (LL_ADC_CHANNEL_16 | ADC_CHANNEL_ID_INTERNAL_CH) /*!< AD
 956:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            connected to internal temperature sensor.*/
 957:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_CHANNEL_VBAT                (LL_ADC_CHANNEL_2  | ADC_CHANNEL_ID_INTERNAL_CH) /*!< AD
 958:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            connected to Vbat/4: Vbat voltage through a divider ladd
 959:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            to have channel voltage always below Vdda. */
 960:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_CHANNEL_VDDCORE             (LL_ADC_CHANNEL_6  | ADC_CHANNEL_ID_INTERNAL_CH) /*!< AD
 961:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            connected to Vddcore.*/
 962:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #endif /* ADC2 */
 963:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 964:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Definitions for backward compatibility with legacy STM32 series */
 965:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_CHANNEL_VCORE               LL_ADC_CHANNEL_VDDCORE
 966:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
 967:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
 968:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
 969:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 970:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_TRIGGER_SOURCE  ADC group regular - Trigger source
 971:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
 972:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
 973:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Triggers common to all devices of STM32H5 series */
 974:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_SOFTWARE           (0x00000000UL)                                        /*
 975:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            conversion trigger internal: SW start. */
 976:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_CH1       (ADC_REG_TRIG_EXT_EDGE_DEFAULT)                       /*
 977:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM1 channe
 978:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (capture compare: input capture or output capture).
 979:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            Trigger edge set to rising edge (default setting). */
 980:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_CH2       (ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)   /*
 981:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM1 channe
 982:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (capture compare: input capture or output capture).
 983:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            Trigger edge set to rising edge (default setting). */
 984:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_CH3       (ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)   /*
 985:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM1 channe
 986:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (capture compare: input capture or output capture).
 987:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            Trigger edge set to rising edge (default setting). */
 988:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM2_CH2       (ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXTSEL_0 \
 989:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                     /*
 990:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM2 channe
 991:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (capture compare: input capture or output capture).
 992:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            Trigger edge set to rising edge (default setting). */
 993:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM3_TRGO      (ADC_CFGR_EXTSEL_2 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)   /*
 994:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM3 TRGO e
 995:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            Trigger edge set to rising edge (default setting). */
 996:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_EXTI_LINE11    (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_1 \
 997:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                     /*
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 19


 998:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            conversion trigger from external peripheral: external in
 999:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            event. Trigger edge set to rising edge (default setting)
1000:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_TRGO      (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_0 \
1001:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                     /*
1002:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM1 TRGO e
1003:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            Trigger edge set to rising edge (default setting). */
1004:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM1_TRGO2     (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_1 \
1005:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                     /*
1006:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM1 TRGO2 
1007:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            Trigger edge set to rising edge (default setting). */
1008:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM2_TRGO      (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_1 \
1009:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) /*
1010:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM2 TRGO e
1011:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            Trigger edge set to rising edge (default setting). */
1012:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM6_TRGO      (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 \
1013:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) /*
1014:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM6 TRGO e
1015:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            Trigger edge set to rising edge (default setting). */
1016:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM3_CH4       (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 \
1017:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXTSEL_0 \
1018:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                     /*
1019:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM3 channe
1020:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (capture compare: input capture or output capture).
1021:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            Trigger edge set to rising edge (default setting). */
1022:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_EXTI_LINE15    (ADC_CFGR_EXTSEL_4 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)   /*
1023:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            conversion trigger from external peripheral: LPTIM1 OUT 
1024:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            Trigger edge set to rising edge (default setting). */
1025:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_LPTIM1_CH1     (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_1 \
1026:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                     /*
1027:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            conversion trigger from external peripheral: LPTIM2 OUT 
1028:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            Trigger edge set to rising edge (default setting). */
1029:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_LPTIM2_CH1     (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_1 \
1030:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) /*
1031:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            conversion trigger from external peripheral: LPTIM3 even
1032:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            Trigger edge set to rising edge (default setting). */
1033:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
1034:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Triggers specific to some devices of STM32H5 series */
1035:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #if defined(TIM8)
1036:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Devices STM32H563/H573xx */
1037:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM4_CH4       (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_0 \
1038:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                     /*
1039:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM4 channe
1040:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (capture compare: input capture or output capture).
1041:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            Trigger edge set to rising edge (default setting).
1042:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            Specific to devices: STM32H563/H573xx. */
1043:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM8_TRGO      (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_1 \
1044:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) /*
1045:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM12 TRGO 
1046:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            Trigger edge set to rising edge (default setting).
1047:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            Specific to devices: STM32H563/H573xx. */
1048:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM8_TRGO2     (ADC_CFGR_EXTSEL_3 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)   /*
1049:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM8 TRGO e
1050:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            Trigger edge set to rising edge (default setting).
1051:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            Specific to devices: STM32H563/H573xx. */
1052:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM4_TRGO      (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 \
1053:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                     /*
1054:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM4 TRGO e
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 20


1055:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            Trigger edge set to rising edge (default setting).
1056:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            Specific to devices: STM32H563/H573xx. */
1057:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM15_TRGO     (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_2 \
1058:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) /*
1059:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM15 TRGO 
1060:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            Trigger edge set to rising edge (default setting).
1061:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            Specific to devices: STM32H563/H573xx. */
1062:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #else
1063:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Devices STM32H503xx */
1064:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_TIM7_TRGO      (ADC_CFGR_EXTSEL_4 | ADC_CFGR_EXTSEL_0 \
1065:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                     /*
1066:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM7 TRGO e
1067:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            Trigger edge set to rising edge (default setting).
1068:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            Specific to devices: STM32H503xx. */
1069:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #endif /* Devices STM32H563/H573xx or STM32H503xx */
1070:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
1071:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
1072:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1073:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
1074:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_TRIGGER_EDGE  ADC group regular - Trigger edge
1075:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
1076:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1077:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_RISING         (ADC_CFGR_EXTEN_0)                      /*!< ADC group r
1078:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            trigger polarity set to rising edge */
1079:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_FALLING        (ADC_CFGR_EXTEN_1)                      /*!< ADC group r
1080:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            trigger polarity set to falling edge */
1081:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_TRIG_EXT_RISINGFALLING  (ADC_CFGR_EXTEN_1 | ADC_CFGR_EXTEN_0)   /*!< ADC group r
1082:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            trigger polarity set to both rising and falling edges */
1083:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
1084:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
1085:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1086:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
1087:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_SAMPLING_MODE  ADC group regular - Sampling mode
1088:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
1089:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1090:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_SAMPLING_MODE_NORMAL               (0x00000000UL)       /*!< ADC conversions sam
1091:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            is defined using  @ref ADC_LL_EC_CHANNEL_SAMPLINGTIME */
1092:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_SAMPLING_MODE_BULB                 (ADC_CFGR2_BULB)     /*!< ADC conversions sam
1093:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            immediately after end of conversion, and stops upon trig
1094:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            Note: First conversion is using minimal sampling time
1095:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (see @ref ADC_LL_EC_CHANNEL_SAMPLINGTIME) */
1096:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_SAMPLING_MODE_TRIGGER_CONTROLED    (ADC_CFGR2_SMPTRIG)  /*!< ADC conversions sam
1097:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            controlled by trigger events: trigger rising edge for st
1098:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            trigger falling edge for stop sampling and start convers
1099:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
1100:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
1101:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1102:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
1103:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_CONTINUOUS_MODE  ADC group regular - Continuous mode
1104:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
1105:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1106:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_CONV_SINGLE             (0x00000000UL)     /*!< ADC conversions performed in sin
1107:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            one conversion per trigger */
1108:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_CONV_CONTINUOUS         (ADC_CFGR_CONT)    /*!< ADC conversions performed in con
1109:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            after the first trigger, following conversions launched 
1110:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            automatically */
1111:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 21


1112:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
1113:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1114:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
1115:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_DMA_TRANSFER  ADC group regular - DMA transfer of ADC conversion data
1116:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
1117:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1118:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_DMA_TRANSFER_NONE       (0x00000000UL)     /*!< ADC conversions are not transfer
1119:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_DMA_TRANSFER_LIMITED    (ADC_CFGR_DMAEN)   /*!< ADC conversion data are transfer
1120:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            in limited mode (one shot mode): DMA transfer requests a
1121:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            number of DMA data transfers (number of ADC conversions)
1122:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            This ADC mode is intended to be used with DMA mode non-c
1123:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_DMA_TRANSFER_UNLIMITED  (ADC_CFGR_DMACFG | ADC_CFGR_DMAEN)    /*!< ADC conversio
1124:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            transferred by DMA, in unlimited mode: DMA transfer requ
1125:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            whatever number of DMA data transferred (number of ADC c
1126:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            This ADC mode is intended to be used with DMA mode circu
1127:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
1128:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
1129:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1130:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
1131:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #if defined(ADC_SMPR1_SMPPLUS)
1132:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_SAMPLINGTIME_COMMON_CONFIG ADC instance - ADC sampling time common configur
1133:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
1134:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1135:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_COMMON_DEFAULT      (0x00000000UL)      /*!< ADC sampling time let to d
1136:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5 (ADC_SMPR1_SMPPLUS) /*!< ADC additional sampling ti
1137:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            cycles replacing 2.5 ADC clock cycles (this applies to a
1138:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            with selection sampling time 2.5 ADC clock cycles, whate
1139:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            on ADC groups regular or injected). */
1140:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
1141:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
1142:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1143:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #endif /* ADC_SMPR1_SMPPLUS */
1144:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
1145:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_OVR_DATA_BEHAVIOR  ADC group regular - Overrun behavior on conversion d
1146:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
1147:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1148:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_OVR_DATA_PRESERVED      (0x00000000UL)     /*!< ADC group regular behavior in ca
1149:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                    data preserved */
1150:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_OVR_DATA_OVERWRITTEN    (ADC_CFGR_OVRMOD)  /*!< ADC group regular behavior in ca
1151:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                    data overwritten */
1152:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
1153:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
1154:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1155:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
1156:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_SEQ_SCAN_LENGTH  ADC group regular - Sequencer scan length
1157:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
1158:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1159:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_DISABLE        (0x00000000UL)                 /*!< ADC group regular se
1160:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (equivalent to sequencer of 1 rank: ADC conversion on on
1161:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS  (ADC_SQR1_L_0)                 /*!< ADC group regular se
1162:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            with 2 ranks in the sequence */
1163:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS  (ADC_SQR1_L_1)                 /*!< ADC group regular se
1164:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            with 3 ranks in the sequence */
1165:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS  (ADC_SQR1_L_1 | ADC_SQR1_L_0)  /*!< ADC group regular se
1166:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            with 4 ranks in the sequence */
1167:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS  (ADC_SQR1_L_2)                 /*!< ADC group regular se
1168:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            with 5 ranks in the sequence */
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 22


1169:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS  (ADC_SQR1_L_2 | ADC_SQR1_L_0)  /*!< ADC group regular se
1170:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            with 6 ranks in the sequence */
1171:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS  (ADC_SQR1_L_2 | ADC_SQR1_L_1) /*!< ADC group regular seq
1172:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            with 7 ranks in the sequence */
1173:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS  (ADC_SQR1_L_2 | ADC_SQR1_L_1 \
1174:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_SQR1_L_0)                /*!< ADC group regular s
1175:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            with 8 ranks in the sequence */
1176:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS  (ADC_SQR1_L_3)                 /*!< ADC group regular se
1177:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            with 9 ranks in the sequence */
1178:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_0)  /*!< ADC group regular se
1179:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            with 10 ranks in the sequence */
1180:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_1)  /*!< ADC group regular se
1181:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            with 11 ranks in the sequence */
1182:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_1 \
1183:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_SQR1_L_0)                /*!< ADC group regular s
1184:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            with 12 ranks in the sequence */
1185:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2)  /*!< ADC group regular se
1186:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            with 13 ranks in the sequence */
1187:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 \
1188:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_SQR1_L_0)                /*!< ADC group regular s
1189:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            with 14 ranks in the sequence */
1190:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 \
1191:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_SQR1_L_1)                /*!< ADC group regular s
1192:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            with 15 ranks in the sequence */
1193:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 \
1194:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_SQR1_L_1 | ADC_SQR1_L_0) /*!< ADC group regular s
1195:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                               with 16 ranks in the 
1196:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
1197:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
1198:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1199:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
1200:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_SEQ_DISCONT_MODE  ADC group regular - Sequencer discontinuous mode
1201:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
1202:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1203:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_DISABLE     (0x00000000UL)                          /*!< ADC group r
1204:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            discontinuous mode disable */
1205:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_1RANK       (ADC_CFGR_DISCEN)                       /*!< ADC group r
1206:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            discontinuous mode enable with sequence interruption eve
1207:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_2RANKS      (ADC_CFGR_DISCNUM_0 | ADC_CFGR_DISCEN)  /*!< ADC group r
1208:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            discontinuous mode enabled with sequence interruption ev
1209:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_3RANKS      (ADC_CFGR_DISCNUM_1 | ADC_CFGR_DISCEN)  /*!< ADC group r
1210:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            discontinuous mode enable with sequence interruption eve
1211:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_4RANKS      (ADC_CFGR_DISCNUM_1 | ADC_CFGR_DISCNUM_0 \
1212:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_DISCEN)                       /*!< ADC group
1213:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            discontinuous mode enable with sequence interruption eve
1214:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_5RANKS      (ADC_CFGR_DISCNUM_2 | ADC_CFGR_DISCEN)   /*!< ADC group 
1215:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            discontinuous mode enable with sequence interruption eve
1216:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_6RANKS      (ADC_CFGR_DISCNUM_2 | ADC_CFGR_DISCNUM_0 \
1217:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_DISCEN)                       /*!< ADC group
1218:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            discontinuous mode enable with sequence interruption eve
1219:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_7RANKS      (ADC_CFGR_DISCNUM_2 | ADC_CFGR_DISCNUM_1 \
1220:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_DISCEN)                       /*!< ADC group
1221:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            discontinuous mode enable with sequence interruption eve
1222:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_SEQ_DISCONT_8RANKS      (ADC_CFGR_DISCNUM_2 | ADC_CFGR_DISCNUM_1 \
1223:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_DISCNUM_0 | ADC_CFGR_DISCEN)  /*!< ADC group
1224:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            discontinuous mode enable with sequence interruption eve
1225:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 23


1226:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
1227:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1228:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
1229:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_REG_SEQ_RANKS  ADC group regular - Sequencer ranks
1230:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
1231:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1232:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_RANK_1                  (ADC_SQR1_REGOFFSET | ADC_REG_RANK_1_SQRX_BITOFFSET_POS)
1233:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            regular sequencer rank 1 */
1234:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_RANK_2                  (ADC_SQR1_REGOFFSET | ADC_REG_RANK_2_SQRX_BITOFFSET_POS)
1235:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            regular sequencer rank 2 */
1236:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_RANK_3                  (ADC_SQR1_REGOFFSET | ADC_REG_RANK_3_SQRX_BITOFFSET_POS)
1237:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            regular sequencer rank 3 */
1238:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_RANK_4                  (ADC_SQR1_REGOFFSET | ADC_REG_RANK_4_SQRX_BITOFFSET_POS)
1239:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            regular sequencer rank 4 */
1240:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_RANK_5                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_5_SQRX_BITOFFSET_POS)
1241:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            regular sequencer rank 5 */
1242:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_RANK_6                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_6_SQRX_BITOFFSET_POS)
1243:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            regular sequencer rank 6 */
1244:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_RANK_7                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_7_SQRX_BITOFFSET_POS)
1245:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            regular sequencer rank 7 */
1246:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_RANK_8                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_8_SQRX_BITOFFSET_POS)
1247:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            regular sequencer rank 8 */
1248:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_RANK_9                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_9_SQRX_BITOFFSET_POS)
1249:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            regular sequencer rank 9 */
1250:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_RANK_10                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_10_SQRX_BITOFFSET_POS
1251:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            regular sequencer rank 10 */
1252:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_RANK_11                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_11_SQRX_BITOFFSET_POS
1253:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            regular sequencer rank 11 */
1254:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_RANK_12                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_12_SQRX_BITOFFSET_POS
1255:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            regular sequencer rank 12 */
1256:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_RANK_13                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_13_SQRX_BITOFFSET_POS
1257:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            regular sequencer rank 13 */
1258:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_RANK_14                 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_14_SQRX_BITOFFSET_POS
1259:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            regular sequencer rank 14 */
1260:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_RANK_15                 (ADC_SQR4_REGOFFSET | ADC_REG_RANK_15_SQRX_BITOFFSET_POS
1261:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            regular sequencer rank 15 */
1262:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_REG_RANK_16                 (ADC_SQR4_REGOFFSET | ADC_REG_RANK_16_SQRX_BITOFFSET_POS
1263:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            regular sequencer rank 16 */
1264:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
1265:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
1266:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1267:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
1268:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_TRIGGER_SOURCE  ADC group injected - Trigger source
1269:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
1270:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1271:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Triggers common to all devices of STM32H5 series */
1272:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_SOFTWARE           (0x00000000UL)                                        /*
1273:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            conversion trigger internal: SW start. */
1274:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO      (ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                       /*
1275:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM1 TRGO e
1276:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            set to rising edge (default setting). */
1277:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM1_CH4       (ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)  /*
1278:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM1 channe
1279:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            compare: input capture or output capture). Trigger edge 
1280:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (default setting). */
1281:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM2_TRGO      (ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)  /*
1282:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM2 TRGO e
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 24


1283:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            set to rising edge (default setting). */
1284:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM2_CH1       (ADC_JSQR_JEXTSEL_1 | ADC_JSQR_JEXTSEL_0 \
1285:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                     /*
1286:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM2 channe
1287:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            compare: input capture or output capture). Trigger edge 
1288:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (default setting). */
1289:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_CH4       (ADC_JSQR_JEXTSEL_2 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)  /*
1290:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM3 channe
1291:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            compare: input capture or output capture). Trigger edge 
1292:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (default setting). */
1293:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_EXTI_LINE15    (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_1 \
1294:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                     /*
1295:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            conversion trigger from external peripheral: external in
1296:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            Trigger edge set to rising edge (default setting). */
1297:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2     (ADC_JSQR_JEXTSEL_3 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)  /*
1298:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM1 TRGO2 
1299:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            set to rising edge (default setting). */
1300:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_CH3       (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_1 \
1301:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)/*
1302:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM3 channe
1303:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            compare: input capture or output capture). Trigger edge 
1304:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (default setting). */
1305:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_TRGO      (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 \
1306:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                     /*
1307:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM3 TRGO e
1308:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            set to rising edge (default setting). */
1309:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM3_CH1       (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 \
1310:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)/*
1311:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM3 channe
1312:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            compare: input capture or output capture). Trigger edge 
1313:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (default setting). */
1314:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM6_TRGO      (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 \
1315:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)/*
1316:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM6 TRGO e
1317:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            set to rising edge (default setting). */
1318:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_LPTIM1_CH1     (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_1 \
1319:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                     /*
1320:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            conversion trigger from external peripheral: LPTIM1 chan
1321:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            edge set to rising edge (default setting). */
1322:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_LPTIM2_CH1     (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_1 \
1323:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)/*
1324:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            conversion trigger from external peripheral: LPTIM2 chan
1325:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            edge set to rising edge (default setting). */
1326:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
1327:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Triggers specific to some devices of STM32H5 series */
1328:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #if defined(TIM8)
1329:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Devices STM32H563/H573xx */
1330:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM4_TRGO      (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_0 \
1331:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                     /*
1332:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM4 TRGO e
1333:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            set to rising edge (default setting).
1334:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            Specific to devices: STM32H563/H573xx. */
1335:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM8_CH4       (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_1 \
1336:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)/*
1337:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM9 channe
1338:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            compare: input capture or output capture). Trigger edge 
1339:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (default setting).
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 25


1340:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            Specific to devices: STM32H563/H573xx. */
1341:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM8_TRGO      (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_0 \
1342:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                     /*
1343:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM12 TRGO 
1344:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            set to rising edge (default setting).
1345:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            Specific to devices: STM32H563/H573xx. */
1346:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2     (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_1 \
1347:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                     /*
1348:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM9 TRGO e
1349:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            set to rising edge (default setting).
1350:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            Specific to devices: STM32H563/H573xx. */
1351:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM15_TRGO     (ADC_JSQR_JEXTSEL_3 | ADC_JSQR_JEXTSEL_2 \
1352:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_JSQR_JEXTSEL_1 | ADC_JSQR_JEXTSEL_0 \
1353:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                     /*
1354:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM15 TRGO 
1355:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            set to rising edge (default setting). */
1356:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #else
1357:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Devices STM32H503xx */
1358:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_TIM7_TRGO      (ADC_JSQR_JEXTSEL_4 | ADC_JSQR_JEXTSEL_0 \
1359:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                     /*
1360:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            conversion trigger from external peripheral: TIM7 TRGO e
1361:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            set to rising edge (default setting). */
1362:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #endif /* Devices STM32H563/H573xx or STM32H503xx */
1363:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
1364:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
1365:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1366:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
1367:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_TRIGGER_EDGE  ADC group injected - Trigger edge
1368:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
1369:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1370:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_RISING         (                    ADC_JSQR_JEXTEN_0) /*!< ADC group i
1371:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            trigger polarity set to rising edge */
1372:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_FALLING        (ADC_JSQR_JEXTEN_1                    ) /*!< ADC group i
1373:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            trigger polarity set to falling edge */
1374:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_EXT_RISINGFALLING  (ADC_JSQR_JEXTEN_1 | ADC_JSQR_JEXTEN_0) /*!< ADC group i
1375:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            trigger polarity set to both rising and falling edges */
1376:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
1377:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
1378:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1379:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
1380:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_TRIG_AUTO  ADC group injected - Automatic trigger mode
1381:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
1382:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1383:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_INDEPENDENT        (0x00000000UL)     /*!< ADC group injected conversion tr
1384:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            Setting mandatory if ADC group injected injected trigger
1385:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            an external trigger. */
1386:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_INJ_TRIG_FROM_GRP_REGULAR   (ADC_CFGR_JAUTO)   /*!< ADC group injected conversion tr
1387:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            regular. Setting compliant only with group injected trig
1388:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            SW start, without any further action on  ADC group injec
1389:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            or stop: in this case, ADC group injected is controlled 
1390:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            regular. */
1391:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
1392:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
1393:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1394:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
1395:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_CONTEXT_QUEUE  ADC group injected - Context queue mode
1396:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 26


1397:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1398:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_INJ_QUEUE_2CONTEXTS_LAST_ACTIVE (0x00000000UL)   /* Group injected sequence context 
1399:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            and can contain up to 2 contexts. When all contexts have
1400:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            the queue maintains the last context active perpetually.
1401:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY   (ADC_CFGR_JQM)   /* Group injected sequence context 
1402:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            and can contain up to 2 contexts. When all contexts have
1403:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            the queue is empty and injected group triggers are disab
1404:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_INJ_QUEUE_DISABLE               (ADC_CFGR_JQDIS) /* Group injected sequence context 
1405:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            only 1 sequence can be configured and is active perpetua
1406:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
1407:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
1408:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1409:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
1410:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_SEQ_SCAN_LENGTH  ADC group injected - Sequencer scan length
1411:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
1412:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1413:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_INJ_SEQ_SCAN_DISABLE        (0x00000000UL)                  /*!< ADC group injected 
1414:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (equivalent to sequencer of 1 rank: ADC conversion on on
1415:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS  (                ADC_JSQR_JL_0) /*!< ADC group injected 
1416:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            with 2 ranks in the sequence */
1417:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS  (ADC_JSQR_JL_1                ) /*!< ADC group injected 
1418:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            with 3 ranks in the sequence */
1419:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS  (ADC_JSQR_JL_1 | ADC_JSQR_JL_0) /*!< ADC group injected 
1420:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            with 4 ranks in the sequence */
1421:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
1422:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
1423:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1424:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
1425:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_SEQ_DISCONT_MODE  ADC group injected - Sequencer discontinuous mode
1426:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
1427:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1428:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_INJ_SEQ_DISCONT_DISABLE     (0x00000000UL)     /*!< ADC group injected sequencer dis
1429:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            disable */
1430:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_INJ_SEQ_DISCONT_1RANK       (ADC_CFGR_JDISCEN) /*!< ADC group injected sequencer dis
1431:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            enable with sequence interruption every rank */
1432:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
1433:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
1434:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1435:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
1436:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_INJ_SEQ_RANKS  ADC group injected - Sequencer ranks
1437:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
1438:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1439:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_INJ_RANK_1                  (ADC_JDR1_REGOFFSET \
1440:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_INJ_RANK_1_JSQR_BITOFFSET_POS) /*!< ADC group inj
1441:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_INJ_RANK_2                  (ADC_JDR2_REGOFFSET \
1442:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_INJ_RANK_2_JSQR_BITOFFSET_POS) /*!< ADC group inj
1443:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_INJ_RANK_3                  (ADC_JDR3_REGOFFSET \
1444:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_INJ_RANK_3_JSQR_BITOFFSET_POS) /*!< ADC group inj
1445:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_INJ_RANK_4                  (ADC_JDR4_REGOFFSET \
1446:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_INJ_RANK_4_JSQR_BITOFFSET_POS) /*!< ADC group inj
1447:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
1448:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
1449:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1450:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
1451:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_CHANNEL_SAMPLINGTIME  Channel - Sampling time
1452:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
1453:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 27


1454:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_2CYCLES_5      (0x00000000UL)       /*!< Sampling time 2.5 ADC clock cy
1455:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_6CYCLES_5      (ADC_SMPR2_SMP10_0)  /*!< Sampling time 6.5 ADC clock cy
1456:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_12CYCLES_5     (ADC_SMPR2_SMP10_1)  /*!< Sampling time 12.5 ADC clock c
1457:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_24CYCLES_5     (ADC_SMPR2_SMP10_1 \
1458:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_SMPR2_SMP10_0) /*!< Sampling time 24.5 ADC clock 
1459:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_47CYCLES_5     (ADC_SMPR2_SMP10_2)  /*!< Sampling time 47.5 ADC clock c
1460:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_92CYCLES_5     (ADC_SMPR2_SMP10_2 \
1461:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_SMPR2_SMP10_0) /*!< Sampling time 92.5 ADC clock 
1462:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_247CYCLES_5    (ADC_SMPR2_SMP10_2 \
1463:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_SMPR2_SMP10_1) /*!< Sampling time 247.5 ADC clock
1464:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_SAMPLINGTIME_640CYCLES_5    (ADC_SMPR2_SMP10_2 \
1465:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_SMPR2_SMP10_1 \
1466:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_SMPR2_SMP10_0) /*!< Sampling time 640.5 ADC clock
1467:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
1468:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
1469:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1470:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
1471:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_CHANNEL_SINGLE_DIFF_ENDING  Channel - Single or differential ending
1472:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
1473:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1474:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_SINGLE_ENDED                (                  ADC_CALFACT_CALFACT_S)         /*!< A
1475:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            set to single ended (literal also used to set calibratio
1476:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_DIFFERENTIAL_ENDED          (ADC_CR_ADCALDIF | ADC_CALFACT_CALFACT_D)         /*!< A
1477:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            set to differential (literal also used to set calibratio
1478:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_BOTH_SINGLE_DIFF_ENDED      (LL_ADC_SINGLE_ENDED | LL_ADC_DIFFERENTIAL_ENDED) /*!< A
1479:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            set to both single ended and differential (literal used 
1480:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            calibration factors) */
1481:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
1482:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
1483:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1484:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
1485:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_AWD_NUMBER Analog watchdog - Analog watchdog number
1486:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
1487:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1488:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD1                        (ADC_AWD_CR1_CHANNEL_MASK \
1489:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_AWD_CR1_REGOFFSET) /*!< ADC analog watchdog numbe
1490:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD2                        (ADC_AWD_CR23_CHANNEL_MASK \
1491:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_AWD_CR2_REGOFFSET) /*!< ADC analog watchdog numbe
1492:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD3                        (ADC_AWD_CR23_CHANNEL_MASK \
1493:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_AWD_CR3_REGOFFSET) /*!< ADC analog watchdog numbe
1494:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
1495:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
1496:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1497:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
1498:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_AWD_CHANNELS  Analog watchdog - Monitored channels
1499:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
1500:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1501:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_DISABLE                 (0x00000000UL)                           /*!< ADC analog
1502:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            disabled */
1503:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_ALL_CHANNELS_REG        (ADC_AWD_CR23_CHANNEL_MASK \
1504:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN)                       /*!< ADC analo
1505:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of all channels, converted by group regular only */
1506:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_ALL_CHANNELS_INJ        (ADC_AWD_CR23_CHANNEL_MASK \
1507:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN)                      /*!< ADC analo
1508:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of all channels, converted by group injected only */
1509:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_ALL_CHANNELS_REG_INJ    (ADC_AWD_CR23_CHANNEL_MASK \
1510:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN)    /*!< ADC analo
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 28


1511:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of all channels, converted by either group regular or in
1512:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_0_REG           ((LL_ADC_CHANNEL_0  & ADC_CHANNEL_ID_MASK) \
1513:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1514:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN0, converted by group regular only
1515:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_0_INJ           ((LL_ADC_CHANNEL_0  & ADC_CHANNEL_ID_MASK) \
1516:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1517:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN0, converted by group injected onl
1518:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_0_REG_INJ       ((LL_ADC_CHANNEL_0  & ADC_CHANNEL_ID_MASK) \
1519:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1520:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1521:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN0, converted by either group regul
1522:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_1_REG           ((LL_ADC_CHANNEL_1  & ADC_CHANNEL_ID_MASK) \
1523:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1524:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN1, converted by group regular only
1525:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_1_INJ           ((LL_ADC_CHANNEL_1  & ADC_CHANNEL_ID_MASK) \
1526:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1527:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN1, converted by group injected onl
1528:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_1_REG_INJ       ((LL_ADC_CHANNEL_1  & ADC_CHANNEL_ID_MASK) \
1529:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1530:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1531:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN1, converted by either group regul
1532:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_2_REG           ((LL_ADC_CHANNEL_2  & ADC_CHANNEL_ID_MASK) \
1533:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1534:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN2, converted by group regular only
1535:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_2_INJ           ((LL_ADC_CHANNEL_2  & ADC_CHANNEL_ID_MASK) \
1536:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1537:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN2, converted by group injected onl
1538:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_2_REG_INJ       ((LL_ADC_CHANNEL_2  & ADC_CHANNEL_ID_MASK) \
1539:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1540:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1541:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN2, converted by either group regul
1542:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_3_REG           ((LL_ADC_CHANNEL_3  & ADC_CHANNEL_ID_MASK) \
1543:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1544:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN3, converted by group regular only
1545:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_3_INJ           ((LL_ADC_CHANNEL_3  & ADC_CHANNEL_ID_MASK) \
1546:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1547:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN3, converted by group injected onl
1548:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_3_REG_INJ       ((LL_ADC_CHANNEL_3  & ADC_CHANNEL_ID_MASK) \
1549:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1550:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1551:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN3, converted by either group regul
1552:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_4_REG           ((LL_ADC_CHANNEL_4  & ADC_CHANNEL_ID_MASK) \
1553:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1554:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN4, converted by group regular only
1555:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_4_INJ           ((LL_ADC_CHANNEL_4  & ADC_CHANNEL_ID_MASK) \
1556:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1557:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN4, converted by group injected onl
1558:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_4_REG_INJ       ((LL_ADC_CHANNEL_4  & ADC_CHANNEL_ID_MASK) \
1559:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1560:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1561:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN4, converted by either group regul
1562:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_5_REG           ((LL_ADC_CHANNEL_5  & ADC_CHANNEL_ID_MASK) \
1563:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1564:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN5, converted by group regular only
1565:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_5_INJ           ((LL_ADC_CHANNEL_5  & ADC_CHANNEL_ID_MASK) \
1566:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1567:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN5, converted by group injected onl
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 29


1568:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_5_REG_INJ       ((LL_ADC_CHANNEL_5  & ADC_CHANNEL_ID_MASK) \
1569:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1570:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1571:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN5, converted by either group regul
1572:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_6_REG           ((LL_ADC_CHANNEL_6  & ADC_CHANNEL_ID_MASK) \
1573:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1574:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN6, converted by group regular only
1575:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_6_INJ           ((LL_ADC_CHANNEL_6  & ADC_CHANNEL_ID_MASK) \
1576:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1577:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN6, converted by group injected onl
1578:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_6_REG_INJ       ((LL_ADC_CHANNEL_6  & ADC_CHANNEL_ID_MASK) \
1579:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1580:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1581:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN6, converted by either group regul
1582:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_7_REG           ((LL_ADC_CHANNEL_7  & ADC_CHANNEL_ID_MASK) \
1583:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1584:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN7, converted by group regular only
1585:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_7_INJ           ((LL_ADC_CHANNEL_7  & ADC_CHANNEL_ID_MASK) \
1586:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1587:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN7, converted by group injected onl
1588:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_7_REG_INJ       ((LL_ADC_CHANNEL_7  & ADC_CHANNEL_ID_MASK) \
1589:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1590:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1591:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN7, converted by either group regul
1592:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_8_REG           ((LL_ADC_CHANNEL_8  & ADC_CHANNEL_ID_MASK) \
1593:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1594:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN8, converted by group regular only
1595:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_8_INJ           ((LL_ADC_CHANNEL_8  & ADC_CHANNEL_ID_MASK) \
1596:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1597:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN8, converted by group injected onl
1598:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_8_REG_INJ       ((LL_ADC_CHANNEL_8  & ADC_CHANNEL_ID_MASK) \
1599:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1600:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1601:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN8, converted by either group regul
1602:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_9_REG           ((LL_ADC_CHANNEL_9  & ADC_CHANNEL_ID_MASK) \
1603:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1604:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN9, converted by group regular only
1605:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_9_INJ           ((LL_ADC_CHANNEL_9  & ADC_CHANNEL_ID_MASK) \
1606:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1607:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN9, converted by group injected onl
1608:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_9_REG_INJ       ((LL_ADC_CHANNEL_9  & ADC_CHANNEL_ID_MASK) \
1609:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1610:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1611:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN9, converted by either group regul
1612:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_10_REG          ((LL_ADC_CHANNEL_10 & ADC_CHANNEL_ID_MASK) \
1613:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1614:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN10, converted by group regular onl
1615:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_10_INJ          ((LL_ADC_CHANNEL_10 & ADC_CHANNEL_ID_MASK) \
1616:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1617:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN10, converted by group injected on
1618:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_10_REG_INJ      ((LL_ADC_CHANNEL_10 & ADC_CHANNEL_ID_MASK)\
1619:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1620:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1621:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN10, converted by either group regu
1622:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_11_REG          ((LL_ADC_CHANNEL_11 & ADC_CHANNEL_ID_MASK) \
1623:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1624:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN11, converted by group regular onl
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 30


1625:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_11_INJ          ((LL_ADC_CHANNEL_11 & ADC_CHANNEL_ID_MASK) \
1626:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1627:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN11, converted by group injected on
1628:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_11_REG_INJ      ((LL_ADC_CHANNEL_11 & ADC_CHANNEL_ID_MASK) \
1629:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1630:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1631:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN11, converted by either group regu
1632:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_12_REG          ((LL_ADC_CHANNEL_12 & ADC_CHANNEL_ID_MASK) \
1633:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1634:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN12, converted by group regular onl
1635:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_12_INJ          ((LL_ADC_CHANNEL_12 & ADC_CHANNEL_ID_MASK) \
1636:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1637:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN12, converted by group injected on
1638:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_12_REG_INJ      ((LL_ADC_CHANNEL_12 & ADC_CHANNEL_ID_MASK) \
1639:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1640:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1641:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN12, converted by either group regu
1642:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_13_REG          ((LL_ADC_CHANNEL_13 & ADC_CHANNEL_ID_MASK) \
1643:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1644:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN13, converted by group regular onl
1645:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_13_INJ          ((LL_ADC_CHANNEL_13 & ADC_CHANNEL_ID_MASK) \
1646:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1647:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN13, converted by group injected on
1648:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_13_REG_INJ      ((LL_ADC_CHANNEL_13 & ADC_CHANNEL_ID_MASK) \
1649:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1650:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1651:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN13, converted by either group regu
1652:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_14_REG          ((LL_ADC_CHANNEL_14 & ADC_CHANNEL_ID_MASK) \
1653:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1654:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN14, converted by group regular onl
1655:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_14_INJ          ((LL_ADC_CHANNEL_14 & ADC_CHANNEL_ID_MASK) \
1656:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1657:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN14, converted by group only */
1658:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_14_REG_INJ      ((LL_ADC_CHANNEL_14 & ADC_CHANNEL_ID_MASK) \
1659:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1660:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1661:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN14, converted by either group regu
1662:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_15_REG          ((LL_ADC_CHANNEL_15 & ADC_CHANNEL_ID_MASK) \
1663:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1664:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            monitoring of ADC channel ADCx_IN15, converted by group 
1665:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_15_INJ          ((LL_ADC_CHANNEL_15 & ADC_CHANNEL_ID_MASK) \
1666:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1667:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN15, converted by group injected on
1668:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_15_REG_INJ      ((LL_ADC_CHANNEL_15 & ADC_CHANNEL_ID_MASK) \
1669:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1670:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1671:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN15, converted by either group
1672:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            regular or injected */
1673:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_16_REG          ((LL_ADC_CHANNEL_16 & ADC_CHANNEL_ID_MASK) \
1674:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1675:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN16, converted by group regular onl
1676:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_16_INJ          ((LL_ADC_CHANNEL_16 & ADC_CHANNEL_ID_MASK) \
1677:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1678:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN16, converted by group injected on
1679:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_16_REG_INJ      ((LL_ADC_CHANNEL_16 & ADC_CHANNEL_ID_MASK) \
1680:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1681:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 31


1682:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN16, converted by either group regu
1683:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_17_REG          ((LL_ADC_CHANNEL_17 & ADC_CHANNEL_ID_MASK) \
1684:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1685:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN17, converted by group regular onl
1686:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_17_INJ          ((LL_ADC_CHANNEL_17 & ADC_CHANNEL_ID_MASK) \
1687:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1688:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN17, converted by group injected on
1689:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_17_REG_INJ      ((LL_ADC_CHANNEL_17 & ADC_CHANNEL_ID_MASK) \
1690:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1691:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1692:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN17, converted by either group regu
1693:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_18_REG          ((LL_ADC_CHANNEL_18 & ADC_CHANNEL_ID_MASK) \
1694:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1695:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN18, converted by group regular onl
1696:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_18_INJ          ((LL_ADC_CHANNEL_18 & ADC_CHANNEL_ID_MASK) \
1697:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1698:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN18, converted by group injected on
1699:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_18_REG_INJ      ((LL_ADC_CHANNEL_18 & ADC_CHANNEL_ID_MASK) \
1700:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1701:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1702:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN18, converted by either group regu
1703:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_19_REG          ((LL_ADC_CHANNEL_19 & ADC_CHANNEL_ID_MASK) \
1704:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1705:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN19, converted by group regular onl
1706:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_19_INJ          ((LL_ADC_CHANNEL_19 & ADC_CHANNEL_ID_MASK) \
1707:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1708:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN19, converted by group injected on
1709:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CHANNEL_19_REG_INJ      ((LL_ADC_CHANNEL_19 & ADC_CHANNEL_ID_MASK) \
1710:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1711:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1712:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC channel ADCx_IN19, converted by either group regu
1713:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CH_VREFINT_REG          ((LL_ADC_CHANNEL_VREFINT    & ADC_CHANNEL_ID_MASK) \
1714:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1715:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC internal channel connected to VrefInt: Internal v
1716:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            converted by group regular only.
1717:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            On STM32H563xx/573xx, ADC channel available only on ADC 
1718:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CH_VREFINT_INJ          ((LL_ADC_CHANNEL_VREFINT    & ADC_CHANNEL_ID_MASK) \
1719:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1720:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             of ADC internal channel connected to VrefInt: Internal 
1721:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             converted by group injected only.
1722:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             On STM32H563xx/573xx, ADC channel available only on ADC
1723:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CH_VREFINT_REG_INJ      ((LL_ADC_CHANNEL_VREFINT    & ADC_CHANNEL_ID_MASK) \
1724:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1725:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1726:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC internal channel connected to VrefInt: Internal v
1727:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            converted by either group regular or injected.
1728:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            On STM32H563xx/573xx, ADC channel available only on ADC 
1729:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CH_TEMPSENSOR_REG       ((LL_ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_ID_MASK) \
1730:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1731:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC internal channel connected to internal temperatur
1732:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            converted by group regular only.
1733:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            On STM32H563xx/573xx, ADC channel available only on ADC 
1734:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CH_TEMPSENSOR_INJ       ((LL_ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_ID_MASK) \
1735:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1736:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC internal channel connected to internal temperatur
1737:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            converted by group injected only.
1738:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            On STM32H563xx/573xx, ADC channel available only on ADC 
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 32


1739:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CH_TEMPSENSOR_REG_INJ   ((LL_ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_ID_MASK) \
1740:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1741:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1742:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC internal channel connected to internal temperatur
1743:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            converted by either group regular or injected.
1744:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            On STM32H563xx/573xx, ADC channel available only on ADC 
1745:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CH_VBAT_REG             ((LL_ADC_CHANNEL_VBAT       & ADC_CHANNEL_ID_MASK) \
1746:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1747:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC internal channel connected to Vbat/4: Vbat voltag
1748:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            a divider ladder of factor 1/4 to have channel voltage a
1749:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            converted by group regular only.
1750:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            On STM32H563xx/573xx, ADC channel available only on ADC 
1751:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CH_VBAT_INJ             ((LL_ADC_CHANNEL_VBAT       & ADC_CHANNEL_ID_MASK) \
1752:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1753:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC internal channel connected to Vbat/4: Vbat voltag
1754:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            a divider ladder of factor 1/4 to have channel voltage a
1755:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            converted by group injected only.
1756:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            On STM32H563xx/573xx, ADC channel available only on ADC 
1757:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CH_VBAT_REG_INJ         ((LL_ADC_CHANNEL_VBAT       & ADC_CHANNEL_ID_MASK) \
1758:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1759:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1760:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC internal channel connected to Vbat/4: Vbat voltag
1761:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            a divider ladder of factor 1/4 to have channel voltage a
1762:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            On STM32H563xx/573xx, ADC channel available only on ADC 
1763:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CH_VDDCORE_REG          ((LL_ADC_CHANNEL_VDDCORE    & ADC_CHANNEL_ID_MASK) \
1764:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)    /*!< ADC analo
1765:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC internal channel connected to Vddcore, converted 
1766:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            On STM32H563xx/573xx, ADC channel available only on ADC 
1767:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CH_VDDCORE_INJ          ((LL_ADC_CHANNEL_VDDCORE    & ADC_CHANNEL_ID_MASK) \
1768:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)   /*!< ADC analo
1769:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC internal channel connected to Vddcore,
1770:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            converted by group injected only.
1771:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            On STM32H563xx/573xx, ADC channel available only on ADC 
1772:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CH_VDDCORE_REG_INJ      ((LL_ADC_CHANNEL_VDDCORE    & ADC_CHANNEL_ID_MASK) \
1773:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN \
1774:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR_AWD1SGL)                      /*!< ADC analo
1775:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            of ADC internal channel connected to Vddcore,
1776:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            converted by either group regular or injected.
1777:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            On STM32H563xx/573xx, ADC channel available only on ADC 
1778:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
1779:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Definitions for backward compatibility with legacy STM32 series */
1780:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CH_VCORE_REG            LL_ADC_AWD_CH_VDDCORE_REG
1781:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CH_VCORE_INJ            LL_ADC_AWD_CH_VDDCORE_INJ
1782:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_CH_VCORE_REG_INJ        LL_ADC_AWD_CH_VDDCORE_REG_INJ
1783:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
1784:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
1785:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1786:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
1787:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_AWD_THRESHOLDS  Analog watchdog - Thresholds
1788:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
1789:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1790:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_THRESHOLD_HIGH          (ADC_TR1_HT1)      /*!< ADC analog watchdog threshold hi
1791:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_THRESHOLD_LOW           (ADC_TR1_LT1)      /*!< ADC analog watchdog threshold lo
1792:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_THRESHOLDS_HIGH_LOW     (ADC_TR1_HT1 \
1793:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_TR1_LT1)     /*!< ADC analog watchdog both thresh
1794:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            concatenated into the same data */
1795:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 33


1796:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
1797:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1798:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
1799:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_AWD_FILTERING_CONFIG  Analog watchdog - filtering config
1800:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
1801:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1802:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_FILTERING_NONE          (0x00000000UL)                          /*!< ADC analog 
1803:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            one out-of-window sample is needed to raise flag or inte
1804:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_FILTERING_2SAMPLES      (ADC_TR1_AWDFILT_0)                     /*!< ADC analog 
1805:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            out-of-window samples are needed to raise flag or interr
1806:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_FILTERING_3SAMPLES      (ADC_TR1_AWDFILT_1)                     /*!< ADC analog 
1807:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            consecutives out-of-window samples are needed to raise f
1808:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_FILTERING_4SAMPLES      (ADC_TR1_AWDFILT_1 | ADC_TR1_AWDFILT_0) /*!< ADC analog 
1809:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            consecutives out-of-window samples are needed to raise f
1810:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_FILTERING_5SAMPLES      (ADC_TR1_AWDFILT_2)                     /*!< ADC analog 
1811:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            consecutives out-of-window samples are needed to raise f
1812:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_FILTERING_6SAMPLES      (ADC_TR1_AWDFILT_2 | ADC_TR1_AWDFILT_0) /*!< ADC analog 
1813:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            consecutives out-of-window samples are needed to raise f
1814:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_FILTERING_7SAMPLES      (ADC_TR1_AWDFILT_2 | ADC_TR1_AWDFILT_1) /*!< ADC analog 
1815:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            consecutives out-of-window samples are needed to raise f
1816:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_AWD_FILTERING_8SAMPLES      (ADC_TR1_AWDFILT_2 | ADC_TR1_AWDFILT_1 \
1817:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_TR1_AWDFILT_0)                    /*!< ADC analog
1818:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            consecutives out-of-window samples are needed to raise f
1819:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
1820:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
1821:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1822:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
1823:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OVS_SCOPE  Oversampling - Oversampling scope
1824:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
1825:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1826:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_OVS_DISABLE                 (0x00000000UL)                      /*!< ADC oversamplin
1827:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_OVS_GRP_REGULAR_CONTINUED   (ADC_CFGR2_ROVSE)                   /*!< ADC oversamplin
1828:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            ADC group regular. If group injected interrupts group re
1829:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            when ADC group injected is triggered, the oversampling o
1830:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            is temporary stopped and continued afterwards. */
1831:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_OVS_GRP_REGULAR_RESUMED     (ADC_CFGR2_ROVSM | ADC_CFGR2_ROVSE) /*!< ADC oversamplin
1832:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            ADC group regular. If group injected interrupts group re
1833:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            when ADC group injected is triggered, the oversampling o
1834:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            is resumed from start (oversampler buffer reset). */
1835:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_OVS_GRP_INJECTED            (ADC_CFGR2_JOVSE)                   /*!< ADC oversamplin
1836:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            ADC group injected. */
1837:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_OVS_GRP_INJ_REG_RESUMED     (ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSE) /*!< ADC oversamplin
1838:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            both ADC groups regular and injected. If group injected 
1839:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            regular: when ADC group injected is triggered, the overs
1840:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            regular is resumed from start (oversampler buffer reset)
1841:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
1842:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
1843:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1844:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
1845:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OVS_DISCONT_MODE  Oversampling - Discontinuous mode
1846:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
1847:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1848:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_OVS_REG_CONT                (0x00000000UL)     /*!< ADC oversampling discontinuous m
1849:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** (all conversions of oversampling ratio are done from 1 trigger) */
1850:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_OVS_REG_DISCONT             (ADC_CFGR2_TROVS)  /*!< ADC oversampling discontinuous m
1851:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            mode (each conversion of oversampling ratio needs a trig
1852:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 34


1853:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
1854:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1855:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
1856:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OVS_RATIO  Oversampling - Ratio
1857:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
1858:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1859:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_2                 (0x00000000UL)                        /*!< ADC oversampl
1860:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (sum of conversions data computed to result as oversampl
1861:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (before potential shift) */
1862:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_4                 (ADC_CFGR2_OVSR_0)                    /*!< ADC oversampl
1863:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (sum of conversions data computed to result as oversampl
1864:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (before potential shift) */
1865:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_8                 (ADC_CFGR2_OVSR_1)                    /*!< ADC oversampl
1866:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (sum of conversions data computed to result as oversampl
1867:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (before potential shift) */
1868:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_16                (ADC_CFGR2_OVSR_1 | ADC_CFGR2_OVSR_0) /*!< ADC oversampl
1869:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (sum of conversions data computed to result as oversampl
1870:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (before potential shift) */
1871:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_32                (ADC_CFGR2_OVSR_2)                    /*!< ADC oversampl
1872:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (sum of conversions data computed to result as oversampl
1873:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (before potential shift) */
1874:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_64                (ADC_CFGR2_OVSR_2 | ADC_CFGR2_OVSR_0) /*!< ADC oversampl
1875:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (sum of conversions data computed to result as oversampl
1876:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (before potential shift) */
1877:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_128               (ADC_CFGR2_OVSR_2 | ADC_CFGR2_OVSR_1) /*!< ADC oversampl
1878:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (sum of conversions data computed to result as oversampl
1879:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (before potential shift) */
1880:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_OVS_RATIO_256               (ADC_CFGR2_OVSR_2 | ADC_CFGR2_OVSR_1 \
1881:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR2_OVSR_0)                   /*!< ADC oversamp
1882:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (sum of conversions data computed to result as oversampl
1883:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (before potential shift) */
1884:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
1885:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
1886:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1887:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
1888:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_OVS_SHIFT  Oversampling - Data right shift
1889:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
1890:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1891:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_NONE              (0x00000000UL)                        /*!< ADC oversampl
1892:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (sum of the ADC conversions data is not divided to resul
1893:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            conversion data) */
1894:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_1           (ADC_CFGR2_OVSS_0)                    /*!< ADC oversampl
1895:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (sum of the ADC conversions data (after OVS ratio) is di
1896:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            to result as oversampling conversion data) */
1897:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_2           (ADC_CFGR2_OVSS_1)                    /*!< ADC oversampl
1898:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (sum of the ADC conversions data (after OVS ratio) is di
1899:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            to result as oversampling conversion data) */
1900:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_3           (ADC_CFGR2_OVSS_1 | ADC_CFGR2_OVSS_0) /*!< ADC oversampl
1901:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (sum of the ADC conversions data (after OVS ratio) is di
1902:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            to result as oversampling conversion data) */
1903:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_4           (ADC_CFGR2_OVSS_2)                    /*!< ADC oversampl
1904:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (sum of the ADC conversions data (after OVS ratio) is di
1905:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            to result as oversampling conversion data) */
1906:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_5           (ADC_CFGR2_OVSS_2 | ADC_CFGR2_OVSS_0) /*!< ADC oversampl
1907:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (sum of the ADC conversions data (after OVS ratio) is di
1908:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            to result as oversampling conversion data) */
1909:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_6           (ADC_CFGR2_OVSS_2 | ADC_CFGR2_OVSS_1) /*!< ADC oversampl
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 35


1910:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (sum of the ADC conversions data (after OVS ratio) is di
1911:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            to result as oversampling conversion data) */
1912:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_7           (ADC_CFGR2_OVSS_2 | ADC_CFGR2_OVSS_1 \
1913:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CFGR2_OVSS_0)                   /*!< ADC oversamp
1914:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (sum of the ADC conversions data (after OVS ratio) is di
1915:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            to result as oversampling conversion data) */
1916:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_OVS_SHIFT_RIGHT_8           (ADC_CFGR2_OVSS_3)                    /*!< ADC oversampl
1917:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            (sum of the ADC conversions data (after OVS ratio) is di
1918:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            to result as oversampling conversion data) */
1919:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
1920:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
1921:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1922:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
1923:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
1924:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_MULTI_MODE  Multimode - Mode
1925:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
1926:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1927:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_MULTI_INDEPENDENT           (0x00000000UL)                    /*!< ADC dual mode dis
1928:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            independent mode) */
1929:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_REG_SIMULT       (ADC_CCR_DUAL_2 | ADC_CCR_DUAL_1) /*!< ADC dual mode ena
1930:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            simultaneous */
1931:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_REG_INTERL       (ADC_CCR_DUAL_2 | ADC_CCR_DUAL_1 \
1932:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CCR_DUAL_0)                  /*!< ADC dual mode e
1933:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            regular interleaved */
1934:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_INJ_SIMULT       (ADC_CCR_DUAL_2 | ADC_CCR_DUAL_0) /*!< ADC dual mode ena
1935:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            simultaneous */
1936:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_INJ_ALTERN       (ADC_CCR_DUAL_3 | ADC_CCR_DUAL_0) /*!< ADC dual mode ena
1937:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            alternate trigger. Works only with external triggers (no
1938:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM  (ADC_CCR_DUAL_0)                  /*!< ADC dual mode ena
1939:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            regular simultaneous + group injected simultaneous */
1940:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT  (ADC_CCR_DUAL_1)                  /*!< ADC dual mode ena
1941:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            regular simultaneous + group injected alternate trigger 
1942:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM  (ADC_CCR_DUAL_1 | ADC_CCR_DUAL_0) /*!< ADC dual mode ena
1943:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            regular interleaved + group injected simultaneous */
1944:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
1945:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
1946:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1947:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
1948:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_MULTI_DMA_TRANSFER  Multimode - DMA transfer
1949:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
1950:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1951:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_MULTI_REG_DMA_EACH_ADC        (0x00000000UL)                    /*!< ADC multimode g
1952:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              conversions are transferred by DMA: each ADC uses its 
1953:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              with its individual DMA transfer settings */
1954:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_MULTI_REG_DMA_LIMIT_RES12_10B (ADC_CCR_MDMA_1)                  /*!< ADC multimode g
1955:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              conversions are transferred by DMA, one DMA channel fo
1956:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              ADC master), in limited mode (one shot mode): DMA tran
1957:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              are stopped when number of DMA data transfers (number 
1958:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              is reached. This ADC mode is intended to be used with 
1959:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              non-circular. Setting for ADC resolution of 12 and 10 
1960:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B   (ADC_CCR_MDMA_1 | ADC_CCR_MDMA_0) /*!< ADC multimode g
1961:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              conversions are transferred by DMA, one DMA channel fo
1962:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              ADC master), in limited mode (one shot mode): DMA tran
1963:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              are stopped when number of DMA data transfers (number 
1964:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              is reached. This ADC mode is intended to be used with 
1965:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              non-circular. Setting for ADC resolution of 8 and 6 bi
1966:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B (ADC_CCR_DMACFG | ADC_CCR_MDMA_1) /*!< ADC multimode g
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 36


1967:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              conversions are transferred by DMA, one DMA channel fo
1968:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              ADC master), in unlimited mode: DMA transfer requests 
1969:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              whatever number of DMA data transferred (number of ADC
1970:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              This ADC mode is intended to be used with DMA mode cir
1971:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              Setting for ADC resolution of 12 and 10 bits */
1972:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B   (ADC_CCR_DMACFG | ADC_CCR_MDMA_1 \
1973:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                               | ADC_CCR_MDMA_0)                 /*!< ADC multimode 
1974:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              conversions are transferred by DMA, one DMA channel fo
1975:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              ADC master), in unlimited mode: DMA transfer requests 
1976:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              whatever number of DMA data transferred (number of ADC
1977:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              This ADC mode is intended to be used with DMA mode cir
1978:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              Setting for ADC resolution of 8 and 6 bits */
1979:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
1980:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
1981:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1982:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
1983:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_MULTI_TWOSMP_DELAY  Multimode - Delay between two sampling phases
1984:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
1985:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
1986:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_1CYCLE   (0x00000000UL)                      /*!< ADC multimode d
1987:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            sampling phases: 1 ADC clock cycle */
1988:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_2CYCLES  (ADC_CCR_DELAY_0)                   /*!< ADC multimode d
1989:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            sampling phases: 2 ADC clock cycles */
1990:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_3CYCLES  (ADC_CCR_DELAY_1)                   /*!< ADC multimode d
1991:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            sampling phases: 3 ADC clock cycles */
1992:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_4CYCLES  (ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0) /*!< ADC multimode d
1993:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            sampling phases: 4 ADC clock cycles */
1994:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES  (ADC_CCR_DELAY_2)                   /*!< ADC multimode d
1995:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            sampling phases: 5 ADC clock cycles */
1996:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES  (ADC_CCR_DELAY_2 | ADC_CCR_DELAY_0) /*!< ADC multimode d
1997:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            sampling phases: 6 ADC clock cycles */
1998:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES  (ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1) /*!< ADC multimode d
1999:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            sampling phases: 7 ADC clock cycles */
2000:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES  (ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1 \
2001:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CCR_DELAY_0)                  /*!< ADC multimode 
2002:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            sampling phases: 8 ADC clock cycles */
2003:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES  (ADC_CCR_DELAY_3)                   /*!< ADC multimode d
2004:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            sampling phases: 9 ADC clock cycles */
2005:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_10CYCLES (ADC_CCR_DELAY_3 | ADC_CCR_DELAY_0) /*!< ADC multimode d
2006:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            sampling phases: 10 ADC clock cycles */
2007:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_11CYCLES (ADC_CCR_DELAY_3 | ADC_CCR_DELAY_1) /*!< ADC multimode d
2008:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            sampling phases: 11 ADC clock cycles */
2009:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_MULTI_TWOSMP_DELAY_12CYCLES (ADC_CCR_DELAY_3 | ADC_CCR_DELAY_1 \
2010:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CCR_DELAY_0)                  /*!< ADC multimode 
2011:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            sampling phases: 12 ADC clock cycles */
2012:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
2013:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
2014:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
2015:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
2016:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_MULTI_MASTER_SLAVE  Multimode - ADC master or slave
2017:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
2018:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
2019:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_MULTI_MASTER                (ADC_CDR_RDATA_MST) /*!< In multimode, selection among s
2020:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            instances: ADC master */
2021:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_MULTI_SLAVE                 (ADC_CDR_RDATA_SLV) /*!< In multimode, selection among s
2022:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            instances: ADC slave */
2023:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_MULTI_MASTER_SLAVE          (ADC_CDR_RDATA_SLV \
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 37


2024:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                             | ADC_CDR_RDATA_MST) /*!< In multimode, selection among
2025:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            instances: both ADC master and ADC slave */
2026:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
2027:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
2028:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
2029:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
2030:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
2031:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
2032:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_HELPER_MACRO  Definitions of constants used by helper macro
2033:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
2034:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
2035:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_TEMPERATURE_CALC_ERROR      ((int16_t)0x7FFF)  /* Temperature calculation error usin
2036:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                  @ref __LL_ADC_CALC_TEMPERATURE(), 
2037:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                  calibration parameters. This value
2038:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                  (to fit on signed word or double w
2039:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                  to an inconsistent temperature val
2040:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
2041:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
2042:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
2043:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
2044:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EC_HW_DELAYS  Definitions of ADC hardware constraints delays
2045:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Only ADC peripheral HW delays are defined in ADC LL driver driver,
2046:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         not timeout values.
2047:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         For details on delays values, refer to descriptions in source code
2048:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         above each literal definition.
2049:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
2050:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
2051:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
2052:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Note: Only ADC peripheral HW delays are defined in ADC LL driver driver,   */
2053:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /*       not timeout values.                                                  */
2054:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /*       Timeout values for ADC operations are dependent to device clock      */
2055:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /*       configuration (system clock versus ADC clock),                       */
2056:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /*       and therefore must be defined in user application.                   */
2057:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /*       Indications for estimation of ADC timeout delays, for this           */
2058:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /*       STM32 series:                                                        */
2059:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /*       - ADC calibration time: maximum delay is 112/fADC.                   */
2060:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /*         (refer to device datasheet, parameter "tCAL")                      */
2061:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /*       - ADC enable time: maximum delay is 1 conversion cycle.              */
2062:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /*         (refer to device datasheet, parameter "tSTAB")                     */
2063:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /*       - ADC disable time: maximum delay should be a few ADC clock cycles   */
2064:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /*       - ADC stop conversion time: maximum delay should be a few ADC clock  */
2065:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /*         cycles                                                             */
2066:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /*       - ADC conversion time: duration depending on ADC clock and ADC       */
2067:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /*         configuration.                                                     */
2068:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /*         (refer to device reference manual, section "Timing")               */
2069:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
2070:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Delay for ADC stabilization time (ADC voltage regulator start-up time)     */
2071:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Delay set to maximum value (refer to device datasheet,                     */
2072:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* parameter "tADCVREG_STUP").                                                */
2073:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Unit: us                                                                   */
2074:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_DELAY_INTERNAL_REGUL_STAB_US ( 20UL)           /*!< Delay for ADC stabilization time
2075:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                               regulator start-up time) */
2076:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
2077:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Delay for internal voltage reference stabilization time.                   */
2078:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Delay set to maximum value (refer to device datasheet,                     */
2079:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* parameter "tstart_vrefint").                                               */
2080:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Unit: us                                                                   */
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 38


2081:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_DELAY_VREFINT_STAB_US           ( 12UL)        /*!< Delay for internal voltage refer
2082:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                    time */
2083:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
2084:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Delay for temperature sensor stabilization time.                           */
2085:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Literal set to maximum value (refer to device datasheet,                   */
2086:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* parameter "tSTART").                                                       */
2087:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Unit: us                                                                   */
2088:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_DELAY_TEMPSENSOR_STAB_US        ( 26UL)        /*!< Delay for temperature sensor sta
2089:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US ( 26UL)        /*!< Delay for temperature sensor buf
2090:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                    time (starting from ADC enable, 
2091:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                    @ref LL_ADC_Enable()) */
2092:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
2093:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Delay required between ADC end of calibration and ADC enable.              */
2094:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Note: On this STM32 series, a minimum number of ADC clock cycles           */
2095:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /*       are required between ADC end of calibration and ADC enable.          */
2096:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /*       Wait time can be computed in user application by waiting for the     */
2097:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /*       equivalent number of CPU cycles, by taking into account              */
2098:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /*       ratio of CPU clock versus ADC clock prescalers.                      */
2099:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Unit: ADC clock cycles.                                                    */
2100:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_DELAY_CALIB_ENABLE_ADC_CYCLES   (  4UL)        /*!< Delay required between ADC end o
2101:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                    and ADC enable */
2102:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
2103:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
2104:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
2105:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
2106:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
2107:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
2108:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
2109:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
2110:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
2111:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
2112:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Exported macro ------------------------------------------------------------*/
2113:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_Exported_Macros ADC Exported Macros
2114:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
2115:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
2116:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
2117:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EM_WRITE_READ Common write and read registers Macros
2118:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
2119:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
2120:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
2121:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
2122:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Write a value in ADC register
2123:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __INSTANCE__ ADC Instance
2124:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __REG__ Register to be written
2125:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __VALUE__ Value to be written in the register
2126:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
2127:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
2128:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE
2129:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
2130:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
2131:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Read a value in ADC register
2132:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __INSTANCE__ ADC Instance
2133:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __REG__ Register to be read
2134:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Register value
2135:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
2136:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define LL_ADC_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
2137:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 39


2138:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
2139:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
2140:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
2141:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EM_HELPER_MACRO ADC helper macro
2142:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
2143:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
2144:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
2145:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
2146:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Helper macro to get ADC channel number in decimal format
2147:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         from literals LL_ADC_CHANNEL_x.
2148:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Example:
2149:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           __LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_CHANNEL_4)
2150:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           will return decimal number "4".
2151:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   The input can be a value from functions where a channel
2152:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         number is returned, either defined with number
2153:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         or with bitfield (only one bit must be set).
2154:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
2155:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0           (3)
2156:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1           (3)
2157:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2           (3)
2158:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3           (3)
2159:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4           (3)
2160:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5           (3)
2161:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
2162:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
2163:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
2164:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
2165:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
2166:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
2167:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
2168:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
2169:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
2170:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
2171:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
2172:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
2173:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
2174:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_19
2175:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
2176:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)
2177:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (2)
2178:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VDDCORE      (2)
2179:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *
2180:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (1) On STM32H563xx/573xx, parameter available only on ADC instance: ADC1.\n
2181:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (2) On STM32H563xx/573xx, parameter available only on ADC instance: ADC2.\n
2182:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (3) On STM32H5, fast channel allows: 2.5 (sampling) + 12.5 (conversion 12b) = 15 ADC cl
2183:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC c
2184:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Value between Min_Data=0 and Max_Data=18
2185:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
2186:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define __LL_ADC_CHANNEL_TO_DECIMAL_NB(__CHANNEL__)                                        \
2187:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   ((((__CHANNEL__) & ADC_CHANNEL_ID_BITFIELD_MASK) == 0UL) ?                               \
2188:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****    (                                                                                       \
2189:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****        ((__CHANNEL__) & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS \
2190:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****    )                                                                                       \
2191:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****    :                                                                                       \
2192:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****    (                                                                                       \
2193:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****        (uint32_t)POSITION_VAL((__CHANNEL__))                                               \
2194:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****    )                                                                                       \
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 40


2195:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   )
2196:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
2197:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
2198:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Helper macro to get ADC channel in literal format LL_ADC_CHANNEL_x
2199:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         from number in decimal format.
2200:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Example:
2201:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           __LL_ADC_DECIMAL_NB_TO_CHANNEL(4)
2202:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           will return a data equivalent to "LL_ADC_CHANNEL_4".
2203:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __DECIMAL_NB__ Value between Min_Data=0 and Max_Data=18
2204:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
2205:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0           (3)
2206:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1           (3)
2207:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2           (3)
2208:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3           (3)
2209:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4           (3)
2210:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5           (3)
2211:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
2212:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
2213:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
2214:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
2215:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
2216:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
2217:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
2218:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
2219:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
2220:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
2221:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
2222:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
2223:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
2224:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_19
2225:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)(4)
2226:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)(4)
2227:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (2)(4)
2228:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VDDCORE      (2)(4)
2229:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *
2230:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (1) On STM32H563xx/573xx, parameter available only on ADC instance: ADC1.\n
2231:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (2) On STM32H563xx/573xx, parameter available only on ADC instance: ADC2.\n
2232:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (3) On STM32H5, fast channel allows: 2.5 (sampling) + 12.5 (conversion 12b) = 15 ADC cl
2233:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC c
2234:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (4) For ADC channel read back from ADC register,
2235:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             comparison with internal channel parameter to be done
2236:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
2237:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
2238:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define __LL_ADC_DECIMAL_NB_TO_CHANNEL(__DECIMAL_NB__)                                             
2239:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   (((__DECIMAL_NB__) <= 9UL) ?                                                                     
2240:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****    (                                                                                               
2241:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****        ((__DECIMAL_NB__) << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)                             |     
2242:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****        (ADC_AWD2CR_AWD2CH_0 << (__DECIMAL_NB__))                                              |    
2243:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****        (ADC_SMPR1_REGOFFSET | (((3UL * (__DECIMAL_NB__))) << ADC_CHANNEL_SMPx_BITOFFSET_POS))      
2244:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****    )                                                                                               
2245:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****    :                                                                                               
2246:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****    (                                                                                               
2247:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****        ((__DECIMAL_NB__) << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)                                   
2248:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****        (ADC_AWD2CR_AWD2CH_0 << (__DECIMAL_NB__))                                                   
2249:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****        (ADC_SMPR2_REGOFFSET | (((3UL * ((__DECIMAL_NB__) - 10UL))) << ADC_CHANNEL_SMPx_BITOFFSET_PO
2250:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****    )                                                                                               
2251:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   )
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 41


2252:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
2253:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
2254:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Helper macro to determine whether the selected channel
2255:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         corresponds to literal definitions of driver.
2256:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   The different literal definitions of ADC channels are:
2257:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - ADC internal channel:
2258:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           LL_ADC_CHANNEL_VREFINT, LL_ADC_CHANNEL_TEMPSENSOR, ...
2259:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - ADC external channel (channel connected to a GPIO pin):
2260:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...
2261:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   The channel parameter must be a value defined from literal
2262:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         definition of a ADC internal channel (LL_ADC_CHANNEL_VREFINT,
2263:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         LL_ADC_CHANNEL_TEMPSENSOR, ...),
2264:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC external channel (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...),
2265:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         must not be a value from functions where a channel number is
2266:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         returned from ADC registers,
2267:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         because internal and external channels share the same channel
2268:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         number in ADC registers. The differentiation is made only with
2269:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         parameters definitions of driver.
2270:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
2271:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0           (3)
2272:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1           (3)
2273:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2           (3)
2274:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3           (3)
2275:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4           (3)
2276:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5           (3)
2277:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
2278:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
2279:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
2280:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
2281:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
2282:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
2283:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
2284:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
2285:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
2286:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
2287:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
2288:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
2289:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
2290:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_19
2291:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
2292:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)
2293:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (2)
2294:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VDDCORE      (2)
2295:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *
2296:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (1) On STM32H563xx/573xx, parameter available only on ADC instance: ADC1.\n
2297:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (2) On STM32H563xx/573xx, parameter available only on ADC instance: ADC2.\n
2298:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (3) On STM32H5, fast channel allows: 2.5 (sampling) + 12.5 (conversion 12b) = 15 ADC cl
2299:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC c
2300:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Value "0" if the channel corresponds to a parameter definition of a ADC external channe
2301:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                       connected to a GPIO pin).
2302:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Value "1" if the channel corresponds to a parameter definition of a ADC internal channe
2303:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
2304:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define __LL_ADC_IS_CHANNEL_INTERNAL(__CHANNEL__)                              \
2305:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   (((__CHANNEL__) & ADC_CHANNEL_ID_INTERNAL_CH_MASK) != 0UL)
2306:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
2307:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
2308:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Helper macro to convert a channel defined from parameter
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 42


2309:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         definition of a ADC internal channel (LL_ADC_CHANNEL_VREFINT,
2310:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         LL_ADC_CHANNEL_TEMPSENSOR, ...),
2311:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         to its equivalent parameter definition of a ADC external channel
2312:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...).
2313:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   The channel parameter can be, additionally to a value
2314:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         defined from parameter definition of a ADC internal channel
2315:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (LL_ADC_CHANNEL_VREFINT, LL_ADC_CHANNEL_TEMPSENSOR, ...),
2316:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         a value defined from parameter definition of
2317:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC external channel (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...)
2318:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         or a value from functions where a channel number is returned
2319:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         from ADC registers.
2320:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
2321:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0           (3)
2322:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1           (3)
2323:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2           (3)
2324:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3           (3)
2325:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4           (3)
2326:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5           (3)
2327:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
2328:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
2329:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
2330:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
2331:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
2332:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
2333:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
2334:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
2335:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
2336:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
2337:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
2338:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
2339:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
2340:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_19
2341:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
2342:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)
2343:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (2)
2344:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VDDCORE      (2)
2345:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *
2346:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (1) On STM32H563xx/573xx, parameter available only on ADC instance: ADC1.\n
2347:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (2) On STM32H563xx/573xx, parameter available only on ADC instance: ADC2.\n
2348:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (3) On STM32H5, fast channel allows: 2.5 (sampling) + 12.5 (conversion 12b) = 15 ADC cl
2349:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC c
2350:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
2351:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0
2352:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1
2353:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2
2354:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3
2355:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4
2356:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5
2357:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
2358:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
2359:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
2360:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
2361:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
2362:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
2363:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
2364:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
2365:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 43


2366:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
2367:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
2368:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
2369:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
2370:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_19
2371:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
2372:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL(__CHANNEL__)                     \
2373:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   ((__CHANNEL__) & ~ADC_CHANNEL_ID_INTERNAL_CH_MASK)
2374:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
2375:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
2376:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Helper macro to determine whether the internal channel
2377:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         selected is available on the ADC instance selected.
2378:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   The channel parameter must be a value defined from parameter
2379:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         definition of a ADC internal channel (LL_ADC_CHANNEL_VREFINT,
2380:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         LL_ADC_CHANNEL_TEMPSENSOR, ...),
2381:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         must not be a value defined from parameter definition of
2382:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC external channel (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...)
2383:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         or a value from functions where a channel number is
2384:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         returned from ADC registers,
2385:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         because internal and external channels share the same channel
2386:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         number in ADC registers. The differentiation is made only with
2387:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         parameters definitions of driver.
2388:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __ADC_INSTANCE__ ADC instance
2389:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
2390:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
2391:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)
2392:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (2)
2393:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VDDCORE      (2)
2394:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *
2395:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (1) On STM32H563xx/573xx, parameter available only on ADC instance: ADC1.
2396:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (2) On STM32H563xx/573xx, parameter available only on ADC instance: ADC2.
2397:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Value "0" if the internal channel selected is not available on the ADC instance selecte
2398:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Value "1" if the internal channel selected is available on the ADC instance selected.
2399:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
2400:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #if defined(ADC2)
2401:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__)  \
2402:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   ((((__ADC_INSTANCE__) == ADC1)                                               \
2403:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****     &&(((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR     ) ||                    \
2404:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT))                              \
2405:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****    )                                                                           \
2406:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****    ||                                                                          \
2407:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****    (((__ADC_INSTANCE__) == ADC2)                                               \
2408:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****     &&(((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)            ||                    \
2409:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****        ((__CHANNEL__) == LL_ADC_CHANNEL_VDDCORE))                              \
2410:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****    )                                                                           \
2411:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   )
2412:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #else
2413:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__)  \
2414:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   (((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)    ||                             \
2415:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****    ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR) ||                             \
2416:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****    ((__CHANNEL__) == LL_ADC_CHANNEL_VDDCORE)    ||                             \
2417:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****    ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)                                      \
2418:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   )
2419:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #endif /* ADC2 */
2420:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
2421:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
2422:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Helper macro to define ADC analog watchdog parameter:
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 44


2423:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         define a single channel to monitor with analog watchdog
2424:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         from sequencer channel and groups definition.
2425:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   To be used with function @ref LL_ADC_SetAnalogWDMonitChannels().
2426:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Example:
2427:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           LL_ADC_SetAnalogWDMonitChannels(
2428:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             ADC1, LL_ADC_AWD1,
2429:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             __LL_ADC_ANALOGWD_CHANNEL_GROUP(LL_ADC_CHANNEL4, LL_ADC_GROUP_REGULAR))
2430:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
2431:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0           (3)
2432:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1           (3)
2433:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2           (3)
2434:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3           (3)
2435:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4           (3)
2436:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5           (3)
2437:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
2438:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
2439:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
2440:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
2441:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
2442:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
2443:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
2444:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
2445:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
2446:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
2447:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
2448:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
2449:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
2450:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_19
2451:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)(4)
2452:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)(4)
2453:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (2)(4)
2454:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VDDCORE      (2)(4)
2455:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *
2456:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (1) On STM32H563xx/573xx, parameter available only on ADC instance: ADC1.\n
2457:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (2) On STM32H563xx/573xx, parameter available only on ADC instance: ADC2.\n
2458:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (3) On STM32H5, fast channel allows: 2.5 (sampling) + 12.5 (conversion 12b) = 15 ADC cl
2459:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC c
2460:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (4) For ADC channel read back from ADC register,
2461:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             comparison with internal channel parameter to be done
2462:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
2463:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __GROUP__ This parameter can be one of the following values:
2464:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_GROUP_REGULAR
2465:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_GROUP_INJECTED
2466:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_GROUP_REGULAR_INJECTED
2467:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
2468:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_DISABLE
2469:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG        (0)
2470:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_INJ        (0)
2471:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG_INJ
2472:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG           (0)
2473:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_INJ           (0)
2474:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG_INJ
2475:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG           (0)
2476:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_INJ           (0)
2477:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG_INJ
2478:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG           (0)
2479:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_INJ           (0)
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 45


2480:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG_INJ
2481:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG           (0)
2482:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_INJ           (0)
2483:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG_INJ
2484:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG           (0)
2485:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_INJ           (0)
2486:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG_INJ
2487:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG           (0)
2488:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_INJ           (0)
2489:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG_INJ
2490:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG           (0)
2491:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_INJ           (0)
2492:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG_INJ
2493:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG           (0)
2494:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_INJ           (0)
2495:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG_INJ
2496:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG           (0)
2497:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_INJ           (0)
2498:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG_INJ
2499:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG           (0)
2500:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_INJ           (0)
2501:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG_INJ
2502:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG          (0)
2503:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_INJ          (0)
2504:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG_INJ
2505:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG          (0)
2506:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_INJ          (0)
2507:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG_INJ
2508:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG          (0)
2509:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_INJ          (0)
2510:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG_INJ
2511:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG          (0)
2512:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_INJ          (0)
2513:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG_INJ
2514:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG          (0)
2515:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_INJ          (0)
2516:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG_INJ
2517:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG          (0)
2518:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_INJ          (0)
2519:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG_INJ
2520:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG          (0)
2521:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_INJ          (0)
2522:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG_INJ
2523:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG          (0)
2524:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_INJ          (0)
2525:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG_INJ
2526:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG          (0)
2527:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_INJ          (0)
2528:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG_INJ
2529:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_19_REG          (0)
2530:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_19_INJ          (0)
2531:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_19_REG_INJ
2532:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VREFINT_REG          (0)(1)
2533:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VREFINT_INJ          (0)(1)
2534:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VREFINT_REG_INJ         (1)
2535:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_REG       (0)(1)
2536:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_INJ       (0)(1)
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 46


2537:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_REG_INJ      (1)
2538:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_REG             (0)(2)
2539:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_INJ             (0)(2)
2540:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_REG_INJ            (2)
2541:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VDDCORE_REG          (0)(2)
2542:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VDDCORE_INJ          (0)(2)
2543:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VDDCORE_REG_INJ         (2)
2544:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *
2545:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (0) On STM32H5, parameter available only on analog watchdog number: AWD1.\n
2546:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (1) On STM32H563xx/573xx, parameter available only on ADC instance: ADC1.
2547:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (2) On STM32H563xx/573xx, parameter available only on ADC instance: ADC2.
2548:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
2549:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define __LL_ADC_ANALOGWD_CHANNEL_GROUP(__CHANNEL__, __GROUP__)                                    
2550:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   (((__GROUP__) == LL_ADC_GROUP_REGULAR)                                                           
2551:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****    ? (((__CHANNEL__) & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)                  
2552:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****    :                                                                                               
2553:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****    ((__GROUP__) == LL_ADC_GROUP_INJECTED)                                                          
2554:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****    ? (((__CHANNEL__) & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL)                 
2555:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****    :                                                                                               
2556:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****    (((__CHANNEL__) & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) 
2557:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   )
2558:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
2559:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
2560:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Helper macro to set the value of ADC analog watchdog threshold high
2561:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         or low in function of ADC resolution, when ADC resolution is
2562:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         different of 12 bits.
2563:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   To be used with function @ref LL_ADC_ConfigAnalogWDThresholds()
2564:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         or @ref LL_ADC_SetAnalogWDThresholds().
2565:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Example, with a ADC resolution of 8 bits, to set the value of
2566:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         analog watchdog threshold high (on 8 bits):
2567:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           LL_ADC_SetAnalogWDThresholds
2568:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *            (< ADCx param >,
2569:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION(LL_ADC_RESOLUTION_8B, <threshold_value_8
2570:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *            );
2571:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
2572:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2573:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2574:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2575:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2576:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __AWD_THRESHOLD__ Value between Min_Data=0x000 and Max_Data=0xFFF
2577:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
2578:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
2579:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__, __AWD_THRESHOLD__) \
2580:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   ((__AWD_THRESHOLD__) << ((__ADC_RESOLUTION__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1U )))
2581:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
2582:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
2583:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Helper macro to get the value of ADC analog watchdog threshold high
2584:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         or low in function of ADC resolution, when ADC resolution is
2585:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         different of 12 bits.
2586:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   To be used with function @ref LL_ADC_GetAnalogWDThresholds().
2587:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Example, with a ADC resolution of 8 bits, to get the value of
2588:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         analog watchdog threshold high (on 8 bits):
2589:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           < threshold_value_6_bits > = __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION
2590:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *            (LL_ADC_RESOLUTION_8B,
2591:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             LL_ADC_GetAnalogWDThresholds(<ADCx param>, LL_ADC_AWD_THRESHOLD_HIGH)
2592:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *            );
2593:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 47


2594:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2595:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2596:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2597:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2598:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __AWD_THRESHOLD_12_BITS__ Value between Min_Data=0x000 and Max_Data=0xFFF
2599:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
2600:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
2601:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__, __AWD_THRESHOLD_12_BITS__) \
2602:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   ((__AWD_THRESHOLD_12_BITS__) >> ((__ADC_RESOLUTION__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1U )))
2603:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
2604:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
2605:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Helper macro to get the ADC analog watchdog threshold high
2606:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         or low from raw value containing both thresholds concatenated.
2607:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   To be used with function @ref LL_ADC_GetAnalogWDThresholds().
2608:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Example, to get analog watchdog threshold high from the register raw value:
2609:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           __LL_ADC_ANALOGWD_THRESHOLDS_HIGH_LOW(LL_ADC_AWD_THRESHOLD_HIGH, <raw_value_with_both
2610:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __AWD_THRESHOLD_TYPE__ This parameter can be one of the following values:
2611:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLD_HIGH
2612:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLD_LOW
2613:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __AWD_THRESHOLDS__ Value between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
2614:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
2615:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
2616:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define __LL_ADC_ANALOGWD_THRESHOLDS_HIGH_LOW(__AWD_THRESHOLD_TYPE__, __AWD_THRESHOLDS__)          
2617:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   (((__AWD_THRESHOLDS__) >> (((__AWD_THRESHOLD_TYPE__) & ADC_AWD_TRX_BIT_HIGH_MASK) >> ADC_AWD_TRX_
2618:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****    & LL_ADC_AWD_THRESHOLD_LOW)
2619:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
2620:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
2621:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Helper macro to set the ADC calibration value with both single ended
2622:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         and differential modes calibration factors concatenated.
2623:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   To be used with function @ref LL_ADC_SetCalibrationFactor().
2624:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Example, to set calibration factors single ended to 0x55
2625:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         and differential ended to 0x2A:
2626:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           LL_ADC_SetCalibrationFactor(
2627:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             ADC1,
2628:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             __LL_ADC_CALIB_FACTOR_SINGLE_DIFF(0x55, 0x2A))
2629:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __CALIB_FACTOR_SINGLE_ENDED__ Value between Min_Data=0x00 and Max_Data=0x7F
2630:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __CALIB_FACTOR_DIFFERENTIAL__ Value between Min_Data=0x00 and Max_Data=0x7F
2631:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Value between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
2632:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
2633:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define __LL_ADC_CALIB_FACTOR_SINGLE_DIFF(__CALIB_FACTOR_SINGLE_ENDED__, __CALIB_FACTOR_DIFFERENTIA
2634:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   (((__CALIB_FACTOR_DIFFERENTIAL__) << ADC_CALFACT_CALFACT_D_Pos) | (__CALIB_FACTOR_SINGLE_ENDED__)
2635:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
2636:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
2637:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
2638:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Helper macro to get the ADC multimode conversion data of ADC master
2639:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         or ADC slave from raw value with both ADC conversion data concatenated.
2640:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   This macro is intended to be used when multimode transfer by DMA
2641:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         is enabled: refer to function @ref LL_ADC_SetMultiDMATransfer().
2642:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         In this case the transferred data need to processed with this macro
2643:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         to separate the conversion data of ADC master and ADC slave.
2644:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __ADC_MULTI_MASTER_SLAVE__ This parameter can be one of the following values:
2645:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_MASTER
2646:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_SLAVE
2647:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __ADC_MULTI_CONV_DATA__ Value between Min_Data=0x000 and Max_Data=0xFFF
2648:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
2649:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
2650:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE(__ADC_MULTI_MASTER_SLAVE__, __ADC_MULTI_CONV_DATA__) 
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 48


2651:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   (((__ADC_MULTI_CONV_DATA__) >> ((ADC_CDR_RDATA_SLV_Pos) & ~(__ADC_MULTI_MASTER_SLAVE__))) & ADC_C
2652:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
2653:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
2654:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
2655:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
2656:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Helper macro to select, from a ADC instance, to which ADC instance
2657:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         it has a dependence in multimode (ADC master of the corresponding
2658:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC common instance).
2659:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   In case of device with multimode available and a mix of
2660:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC instances compliant and not compliant with multimode feature,
2661:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC instances not compliant with multimode feature are
2662:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         considered as master instances (do not depend to
2663:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         any other ADC instance).
2664:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __ADCx__ ADC instance
2665:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval __ADCx__ ADC instance master of the corresponding ADC common instance
2666:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
2667:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define __LL_ADC_MULTI_INSTANCE_MASTER(__ADCx__) \
2668:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   ( ( ((__ADCx__) == ADC2)                                                     \
2669:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****     )?                                                                         \
2670:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****     (ADC1)                                                                     \
2671:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****     :                                                                          \
2672:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****     (__ADCx__)                                                                 \
2673:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   )
2674:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
2675:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
2676:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
2677:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Helper macro to select the ADC common instance
2678:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         to which is belonging the selected ADC instance.
2679:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   ADC common register instance can be used for:
2680:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - Set parameters common to several ADC instances
2681:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - Multimode (for devices with several ADC instances)
2682:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Refer to functions having argument "ADCxy_COMMON" as parameter.
2683:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __ADCx__ ADC instance
2684:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval ADC common register instance
2685:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
2686:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define __LL_ADC_COMMON_INSTANCE(__ADCx__)  (ADC12_COMMON)
2687:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
2688:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Helper macro to check if all ADC instances sharing the same
2689:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC common instance are disabled.
2690:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   This check is required by functions with setting conditioned to
2691:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
2692:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         All ADC instances of the ADC common group must be disabled.
2693:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Refer to functions having argument "ADCxy_COMMON" as parameter.
2694:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On devices with only 1 ADC common instance, parameter of this macro
2695:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         is useless and can be ignored (parameter kept for compatibility
2696:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         with devices featuring several ADC common instances).
2697:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __ADCXY_COMMON__ ADC common instance
2698:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
2699:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Value "0" if all ADC instances sharing the same ADC common instance
2700:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         are disabled.
2701:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Value "1" if at least one ADC instance sharing the same ADC common instance
2702:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         is enabled.
2703:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
2704:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #if defined(ADC2)
2705:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \
2706:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   (LL_ADC_IsEnabled(ADC1) | LL_ADC_IsEnabled(ADC2))
2707:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #else
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 49


2708:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)  (LL_ADC_IsEnabled(ADC1))
2709:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #endif /* ADC2 */
2710:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
2711:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
2712:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Helper macro to define the ADC conversion data full-scale digital
2713:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         value corresponding to the selected ADC resolution.
2714:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   ADC conversion data full-scale corresponds to voltage range
2715:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         determined by analog voltage references Vref+ and Vref-
2716:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (refer to reference manual).
2717:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
2718:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2719:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2720:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2721:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2722:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval ADC conversion data full-scale digital value (unit: digital value of ADC conversion dat
2723:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
2724:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__)                             \
2725:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   (0xFFFUL >> ((__ADC_RESOLUTION__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1UL)))
2726:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
2727:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
2728:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Helper macro to convert the ADC conversion data from
2729:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         a resolution to another resolution.
2730:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __DATA__ ADC conversion data to be converted
2731:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __ADC_RESOLUTION_CURRENT__ Resolution of the data to be converted
2732:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         This parameter can be one of the following values:
2733:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2734:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2735:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2736:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2737:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __ADC_RESOLUTION_TARGET__ Resolution of the data after conversion
2738:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         This parameter can be one of the following values:
2739:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2740:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2741:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2742:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2743:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval ADC conversion data to the requested resolution
2744:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
2745:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define __LL_ADC_CONVERT_DATA_RESOLUTION(__DATA__,\
2746:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                          __ADC_RESOLUTION_CURRENT__,\
2747:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                          __ADC_RESOLUTION_TARGET__)          \
2748:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** (((__DATA__)                                                                 \
2749:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   << ((__ADC_RESOLUTION_CURRENT__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1UL)))   \
2750:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****  >> ((__ADC_RESOLUTION_TARGET__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1UL))      \
2751:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** )
2752:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
2753:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
2754:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Helper macro to calculate the voltage (unit: mVolt)
2755:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         corresponding to a ADC conversion data (unit: digital value).
2756:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Analog reference voltage (Vref+) must be either known from
2757:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         user board environment or can be calculated using ADC measurement
2758:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         and ADC helper macro @ref __LL_ADC_CALC_VREFANALOG_VOLTAGE().
2759:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __VREFANALOG_VOLTAGE__ Analog reference voltage (unit: mV)
2760:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __ADC_DATA__ ADC conversion data (resolution 12 bits)
2761:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *                       (unit: digital value).
2762:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
2763:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2764:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 50


2765:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2766:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2767:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval ADC conversion data equivalent voltage value (unit: mVolt)
2768:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
2769:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define __LL_ADC_CALC_DATA_TO_VOLTAGE(__VREFANALOG_VOLTAGE__,\
2770:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                       __ADC_DATA__,\
2771:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                       __ADC_RESOLUTION__)                    \
2772:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** ((__ADC_DATA__) * (__VREFANALOG_VOLTAGE__)                                   \
2773:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****  / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__)                                \
2774:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** )
2775:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
2776:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
2777:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Helper macro to calculate the voltage (unit: mVolt)
2778:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         corresponding to a ADC conversion data (unit: digital value) in
2779:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         differential ended mode.
2780:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   ADC data from ADC data register is unsigned and centered around
2781:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         middle code in. Converted voltage can be positive or negative
2782:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         depending on differential input voltages.
2783:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Analog reference voltage (Vref+) must be either known from
2784:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         user board environment or can be calculated using ADC measurement
2785:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         and ADC helper macro @ref __LL_ADC_CALC_VREFANALOG_VOLTAGE().
2786:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __VREFANALOG_VOLTAGE__ Analog reference voltage (unit: mV)
2787:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __ADC_DATA__ ADC conversion data (unit: digital value).
2788:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
2789:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2790:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2791:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2792:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2793:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval ADC conversion data equivalent voltage value (unit: mVolt)
2794:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
2795:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define __LL_ADC_CALC_DIFF_DATA_TO_VOLTAGE(__VREFANALOG_VOLTAGE__,\
2796:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            __ADC_DATA__,\
2797:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                            __ADC_RESOLUTION__)\
2798:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** ((int32_t)((__ADC_DATA__) << 1U) * (int32_t)(__VREFANALOG_VOLTAGE__)\
2799:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****  / (int32_t)(__LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__))\
2800:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****  - (int32_t)(__VREFANALOG_VOLTAGE__))
2801:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
2802:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
2803:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Helper macro to calculate analog reference voltage (Vref+)
2804:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (unit: mVolt) from ADC conversion data of internal voltage
2805:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         reference VrefInt.
2806:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Computation is using VrefInt calibration value
2807:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         stored in system memory for each device during production.
2808:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   This voltage depends on user board environment: voltage level
2809:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         connected to pin Vref+.
2810:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         On devices with small package, the pin Vref+ is not present
2811:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         and internally bonded to pin Vdda.
2812:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, calibration data of internal voltage reference
2813:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         VrefInt corresponds to a resolution of 12 bits,
2814:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         this is the recommended ADC resolution to convert voltage of
2815:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         internal voltage reference VrefInt.
2816:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Otherwise, this macro performs the processing to scale
2817:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC conversion data to 12 bits.
2818:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __VREFINT_ADC_DATA__ ADC conversion data (resolution 12 bits)
2819:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         of internal voltage reference VrefInt (unit: digital value).
2820:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
2821:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 51


2822:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2823:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2824:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2825:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Analog reference voltage (unit: mV)
2826:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
2827:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define __LL_ADC_CALC_VREFANALOG_VOLTAGE(__VREFINT_ADC_DATA__,\
2828:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                          __ADC_RESOLUTION__)                 \
2829:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** (((uint32_t)(*VREFINT_CAL_ADDR) * VREFINT_CAL_VREF)                          \
2830:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****  / __LL_ADC_CONVERT_DATA_RESOLUTION((__VREFINT_ADC_DATA__),                  \
2831:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                     (__ADC_RESOLUTION__),                    \
2832:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                     LL_ADC_RESOLUTION_12B)                   \
2833:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** )
2834:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
2835:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
2836:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Helper macro to calculate the temperature (unit: degree Celsius)
2837:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         from ADC conversion data of internal temperature sensor.
2838:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Computation is using temperature sensor calibration values
2839:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         stored in system memory for each device during production.
2840:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Calculation formula:
2841:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           Temperature = ((TS_ADC_DATA - TS_CAL1)
2842:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *                           * (TS_CAL2_TEMP - TS_CAL1_TEMP))
2843:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *                         / (TS_CAL2 - TS_CAL1) + TS_CAL1_TEMP
2844:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           with TS_ADC_DATA = temperature sensor raw data measured by ADC
2845:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *                Avg_Slope = (TS_CAL2 - TS_CAL1)
2846:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *                            / (TS_CAL2_TEMP - TS_CAL1_TEMP)
2847:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *                TS_CAL1   = equivalent TS_ADC_DATA at temperature
2848:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *                            TEMP_DEGC_CAL1 (calibrated in factory)
2849:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *                TS_CAL2   = equivalent TS_ADC_DATA at temperature
2850:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *                            TEMP_DEGC_CAL2 (calibrated in factory)
2851:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Caution: Calculation relevancy under reserve that calibration
2852:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *                  parameters are correct (address and data).
2853:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *                  To calculate temperature using temperature sensor
2854:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *                  datasheet typical values (generic values less, therefore
2855:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *                  less accurate than calibrated values),
2856:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *                  use helper macro @ref __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS().
2857:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   As calculation input, the analog reference voltage (Vref+) must be
2858:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         defined as it impacts the ADC LSB equivalent voltage.
2859:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Analog reference voltage (Vref+) must be either known from
2860:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         user board environment or can be calculated using ADC measurement
2861:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         and ADC helper macro @ref __LL_ADC_CALC_VREFANALOG_VOLTAGE().
2862:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, calibration data of temperature sensor
2863:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         corresponds to a resolution of 12 bits,
2864:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         this is the recommended ADC resolution to convert voltage of
2865:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         temperature sensor.
2866:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Otherwise, this macro performs the processing to scale
2867:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC conversion data to 12 bits.
2868:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __VREFANALOG_VOLTAGE__  Analog reference voltage (unit: mV)
2869:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __TEMPSENSOR_ADC_DATA__ ADC conversion data of internal
2870:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *                                 temperature sensor (unit: digital value).
2871:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__      ADC resolution at which internal temperature
2872:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *                                 sensor voltage has been measured.
2873:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         This parameter can be one of the following values:
2874:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2875:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2876:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2877:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2878:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Temperature (unit: degree Celsius)
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 52


2879:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         In case or error, value LL_ADC_TEMPERATURE_CALC_ERROR is returned (inconsistent tempera
2880:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
2881:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define __LL_ADC_CALC_TEMPERATURE(__VREFANALOG_VOLTAGE__,\
2882:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                   __TEMPSENSOR_ADC_DATA__,\
2883:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                   __ADC_RESOLUTION__)\
2884:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** ((((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) != 0) ?       \
2885:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****  (((( ((int32_t)((__LL_ADC_CONVERT_DATA_RESOLUTION((__TEMPSENSOR_ADC_DATA__),     \
2886:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                    (__ADC_RESOLUTION__),          \
2887:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                    LL_ADC_RESOLUTION_12B)         \
2888:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                   * (__VREFANALOG_VOLTAGE__))                                     \
2889:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                  / TEMPSENSOR_CAL_VREFANALOG)                                     \
2890:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****        - (int32_t) *TEMPSENSOR_CAL1_ADDR)                                         \
2891:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****     ) * (int32_t)(TEMPSENSOR_CAL2_TEMP - TEMPSENSOR_CAL1_TEMP)                    \
2892:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****    ) / (int32_t)((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) \
2893:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   ) + TEMPSENSOR_CAL1_TEMP                                                        \
2894:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****  )                                                                                \
2895:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****  :                                                                                \
2896:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****  ((int32_t)LL_ADC_TEMPERATURE_CALC_ERROR)                                         \
2897:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** )
2898:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
2899:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
2900:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Helper macro to calculate the temperature (unit: degree Celsius)
2901:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         from ADC conversion data of internal temperature sensor.
2902:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Computation is using temperature sensor typical values
2903:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (refer to device datasheet).
2904:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Calculation formula:
2905:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           Temperature = (TS_TYP_CALx_VOLT(uV) - TS_ADC_DATA * Conversion_uV)
2906:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *                         / Avg_Slope + CALx_TEMP
2907:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           with TS_ADC_DATA      = temperature sensor raw data measured by ADC
2908:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *                                   (unit: digital value)
2909:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *                Avg_Slope        = temperature sensor slope
2910:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *                                   (unit: uV/Degree Celsius)
2911:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *                TS_TYP_CALx_VOLT = temperature sensor digital value at
2912:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *                                   temperature CALx_TEMP (unit: mV)
2913:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Caution: Calculation relevancy under reserve the temperature sensor
2914:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *                  of the current device has characteristics in line with
2915:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *                  datasheet typical values.
2916:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *                  If temperature sensor calibration values are available on
2917:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *                  on this device (presence of macro __LL_ADC_CALC_TEMPERATURE()),
2918:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *                  temperature calculation will be more accurate using
2919:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *                  helper macro @ref __LL_ADC_CALC_TEMPERATURE().
2920:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   As calculation input, the analog reference voltage (Vref+) must be
2921:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         defined as it impacts the ADC LSB equivalent voltage.
2922:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Analog reference voltage (Vref+) must be either known from
2923:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         user board environment or can be calculated using ADC measurement
2924:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         and ADC helper macro @ref __LL_ADC_CALC_VREFANALOG_VOLTAGE().
2925:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   ADC measurement data must correspond to a resolution of 12 bits
2926:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (full scale digital value 4095). If not the case, the data must be
2927:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         preliminarily rescaled to an equivalent resolution of 12 bits.
2928:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __TEMPSENSOR_TYP_AVGSLOPE__   Device datasheet data: Temperature sensor slope typical v
2929:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *                                       (unit: uV/DegCelsius).
2930:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *                                       On STM32H5, refer to device datasheet parameter "Avg_Slop
2931:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __TEMPSENSOR_TYP_CALX_V__     Device datasheet data: Temperature sensor voltage typical
2932:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *                                       (at temperature and Vref+ defined in parameters below) (u
2933:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *                                       On this STM32 series, refer to datasheet parameter "V30" 
2934:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *                                       to TS_CAL1).
2935:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __TEMPSENSOR_CALX_TEMP__      Device datasheet data: Temperature at which temperature s
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 53


2936:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *                                       (see parameter above) is corresponding (unit: mV)
2937:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __VREFANALOG_VOLTAGE__        Analog voltage reference (Vref+) value (unit: mV)
2938:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __TEMPSENSOR_ADC_DATA__       ADC conversion data of internal temperature sensor (unit:
2939:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  __ADC_RESOLUTION__            ADC resolution at which internal temperature sensor volta
2940:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         This parameter can be one of the following values:
2941:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
2942:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
2943:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
2944:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
2945:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Temperature (unit: degree Celsius)
2946:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
2947:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #define __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(__TEMPSENSOR_TYP_AVGSLOPE__,\
2948:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              __TEMPSENSOR_TYP_CALX_V__,\
2949:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              __TEMPSENSOR_CALX_TEMP__,\
2950:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              __VREFANALOG_VOLTAGE__,\
2951:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              __TEMPSENSOR_ADC_DATA__,\
2952:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              __ADC_RESOLUTION__)            \
2953:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** (((((int32_t)((((__TEMPSENSOR_ADC_DATA__) * (__VREFANALOG_VOLTAGE__))       \
2954:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__))                \
2955:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****               * 1000UL)                                                     \
2956:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****     -                                                                       \
2957:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****     (int32_t)(((__TEMPSENSOR_TYP_CALX_V__))                                 \
2958:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****               * 1000UL)                                                     \
2959:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****    )                                                                        \
2960:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   ) / (int32_t)(__TEMPSENSOR_TYP_AVGSLOPE__)                                \
2961:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****  ) + (int32_t)(__TEMPSENSOR_CALX_TEMP__)                                    \
2962:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** )
2963:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
2964:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
2965:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
2966:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
2967:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
2968:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
2969:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
2970:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
2971:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
2972:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
2973:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Exported functions --------------------------------------------------------*/
2974:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_Exported_Functions ADC Exported Functions
2975:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
2976:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
2977:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
2978:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EF_DMA_Management ADC DMA management
2979:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
2980:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
2981:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /* Note: LL ADC functions to set DMA transfer are located into sections of    */
2982:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /*       configuration of ADC instance, groups and multimode (if available):  */
2983:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /*       @ref LL_ADC_REG_SetDMATransfer(), ...                                */
2984:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
2985:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
2986:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Function to help to configure DMA transfer from ADC: retrieve the
2987:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC register address from ADC instance and a list of ADC registers
2988:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         intended to be used (most commonly) with DMA transfer.
2989:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   These ADC registers are data registers:
2990:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         when ADC conversion data is available in ADC data registers,
2991:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC generates a DMA transfer request.
2992:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   This macro is intended to be used with LL DMA driver, refer to
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 54


2993:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         function "LL_DMA_ConfigAddresses()".
2994:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Example:
2995:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           LL_DMA_ConfigAddresses(DMA1,
2996:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *                                  LL_DMA_CHANNEL_1,
2997:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *                                  LL_ADC_DMA_GetRegAddr(ADC1, LL_ADC_DMA_REG_REGULAR_DATA),
2998:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *                                  (uint32_t)&< array or variable >,
2999:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *                                  LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
3000:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   For devices with several ADC: in multimode, some devices
3001:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         use a different data register outside of ADC instance scope
3002:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (common data register). This macro manages this register difference,
3003:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         only ADC instance has to be set as parameter.
3004:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll DR       RDATA          LL_ADC_DMA_GetRegAddr\n
3005:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         CDR      RDATA_MST      LL_ADC_DMA_GetRegAddr\n
3006:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         CDR      RDATA_SLV      LL_ADC_DMA_GetRegAddr
3007:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
3008:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  Register This parameter can be one of the following values:
3009:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_DMA_REG_REGULAR_DATA
3010:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_DMA_REG_REGULAR_DATA_MULTI (1)
3011:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *
3012:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (1) Available on devices with several ADC instances.
3013:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval ADC register address
3014:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
3015:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
3016:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_DMA_GetRegAddr(const ADC_TypeDef *ADCx, uint32_t Register)
3017:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
3018:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   uint32_t data_reg_addr;
3019:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
3020:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   if (Register == LL_ADC_DMA_REG_REGULAR_DATA)
3021:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   {
3022:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****     /* Retrieve address of register DR */
3023:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****     data_reg_addr = (uint32_t) &(ADCx->DR);
3024:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   }
3025:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   else /* (Register == LL_ADC_DMA_REG_REGULAR_DATA_MULTI) */
3026:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   {
3027:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****     /* Retrieve address of register CDR */
3028:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****     data_reg_addr = (uint32_t) &((__LL_ADC_COMMON_INSTANCE(ADCx))->CDR);
3029:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   }
3030:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
3031:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return data_reg_addr;
3032:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
3033:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #else
3034:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_DMA_GetRegAddr(const ADC_TypeDef *ADCx, uint32_t Register)
3035:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
3036:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* Prevent unused argument(s) compilation warning */
3037:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   (void)(Register);
3038:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
3039:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* Retrieve address of register DR */
3040:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return (uint32_t) &(ADCx->DR);
3041:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
3042:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
3043:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
3044:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
3045:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
3046:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
3047:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
3048:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_Common Configuration of ADC hierarchical scope: common to
3049:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           ADC instances
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 55


3050:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
3051:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
3052:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
3053:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
3054:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Set parameter common to several ADC: Clock source and prescaler.
3055:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, if ADC group injected is used, some
3056:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         clock ratio constraints between ADC clock and AHB clock
3057:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         must be respected.
3058:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Refer to reference manual.
3059:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
3060:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
3061:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         All ADC instances of the ADC common group must be disabled.
3062:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         This check can be done with function @ref LL_ADC_IsEnabled() for each
3063:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC instance or by using helper macro helper macro
3064:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @ref __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE().
3065:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CCR      CKMODE         LL_ADC_SetCommonClock\n
3066:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         CCR      PRESC          LL_ADC_SetCommonClock
3067:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
3068:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
3069:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  CommonClock This parameter can be one of the following values:
3070:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV1
3071:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV2
3072:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV4
3073:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV1
3074:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV2
3075:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV4
3076:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV6
3077:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV8
3078:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV10
3079:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV12
3080:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV16
3081:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV32
3082:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV64
3083:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
3084:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
3085:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
3086:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
3087:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
3088:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
3089:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
3090:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
3091:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
3092:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
3093:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get parameter common to several ADC: Clock source and prescaler.
3094:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CCR      CKMODE         LL_ADC_GetCommonClock\n
3095:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         CCR      PRESC          LL_ADC_GetCommonClock
3096:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
3097:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
3098:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3099:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV1
3100:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV2
3101:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV4
3102:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV1
3103:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV2
3104:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV4
3105:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV6
3106:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV8
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 56


3107:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV10
3108:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV12
3109:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV16
3110:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV32
3111:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV64
3112:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
3113:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
3114:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
3115:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetCommonClock(const ADC_Common_TypeDef *ADCxy_COMMON)
3116:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
3117:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC));
3118:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
3119:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
3120:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
3121:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Set parameter common to several ADC: measurement path to
3122:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         internal channels (VrefInt, temperature sensor, ...).
3123:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Configure all paths (overwrite current configuration).
3124:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   One or several values can be selected.
3125:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Example: (LL_ADC_PATH_INTERNAL_VREFINT |
3126:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *                   LL_ADC_PATH_INTERNAL_TEMPSENSOR)
3127:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         The values not selected are removed from configuration.
3128:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Stabilization time of measurement path to internal channel:
3129:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         After enabling internal paths, before starting ADC conversion,
3130:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         a delay is required for internal voltage reference and
3131:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         temperature sensor stabilization time.
3132:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Refer to device datasheet.
3133:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Refer to literal @ref LL_ADC_DELAY_VREFINT_STAB_US.
3134:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Refer to literals @ref LL_ADC_DELAY_TEMPSENSOR_STAB_US,
3135:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @ref LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US.
3136:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   ADC internal channel sampling time constraint:
3137:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         For ADC conversion of internal channels,
3138:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         a sampling time minimum value is required.
3139:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Refer to device datasheet.
3140:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CCR      VREFEN         LL_ADC_SetCommonPathInternalCh\n
3141:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         CCR      TSEN           LL_ADC_SetCommonPathInternalCh\n
3142:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         CCR      VBATEN         LL_ADC_SetCommonPathInternalCh
3143:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
3144:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
3145:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  PathInternal This parameter can be a combination of the following values:
3146:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
3147:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
3148:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
3149:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
3150:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
3151:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
3152:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t Path
3153:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
3154:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
3155:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
3156:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
3157:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
3158:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Set parameter common to several ADC: measurement path to
3159:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         internal channels (VrefInt, temperature sensor, ...).
3160:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Add paths to the current configuration.
3161:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   One or several values can be selected.
3162:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Example: (LL_ADC_PATH_INTERNAL_VREFINT |
3163:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *                   LL_ADC_PATH_INTERNAL_TEMPSENSOR)
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 57


3164:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Stabilization time of measurement path to internal channel:
3165:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         After enabling internal paths, before starting ADC conversion,
3166:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         a delay is required for internal voltage reference and
3167:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         temperature sensor stabilization time.
3168:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Refer to device datasheet.
3169:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Refer to literal @ref LL_ADC_DELAY_VREFINT_STAB_US.
3170:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Refer to literals @ref LL_ADC_DELAY_TEMPSENSOR_STAB_US,
3171:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @ref LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US.
3172:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   ADC internal channel sampling time constraint:
3173:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         For ADC conversion of internal channels,
3174:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         a sampling time minimum value is required.
3175:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Refer to device datasheet.
3176:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CCR      VREFEN         LL_ADC_SetCommonPathInternalChAdd\n
3177:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         CCR      TSEN           LL_ADC_SetCommonPathInternalChAdd\n
3178:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         CCR      VBATEN         LL_ADC_SetCommonPathInternalChAdd
3179:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
3180:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
3181:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  PathInternal This parameter can be a combination of the following values:
3182:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
3183:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
3184:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
3185:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
3186:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
3187:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
3188:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetCommonPathInternalChAdd(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t P
3189:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
3190:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   SET_BIT(ADCxy_COMMON->CCR, PathInternal);
3191:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
3192:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
3193:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
3194:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Set parameter common to several ADC: measurement path to
3195:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         internal channels (VrefInt, temperature sensor, ...).
3196:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Remove paths to the current configuration.
3197:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   One or several values can be selected.
3198:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Example: (LL_ADC_PATH_INTERNAL_VREFINT |
3199:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *                   LL_ADC_PATH_INTERNAL_TEMPSENSOR)
3200:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CCR      VREFEN         LL_ADC_SetCommonPathInternalChRem\n
3201:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         CCR      TSEN           LL_ADC_SetCommonPathInternalChRem\n
3202:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         CCR      VBATEN         LL_ADC_SetCommonPathInternalChRem
3203:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
3204:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
3205:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  PathInternal This parameter can be a combination of the following values:
3206:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
3207:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
3208:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
3209:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
3210:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
3211:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
3212:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetCommonPathInternalChRem(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t P
3213:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
3214:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   CLEAR_BIT(ADCxy_COMMON->CCR, PathInternal);
3215:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
3216:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
3217:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
3218:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get parameter common to several ADC: measurement path to internal
3219:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         channels (VrefInt, temperature sensor, ...).
3220:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   One or several values can be selected.
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 58


3221:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Example: (LL_ADC_PATH_INTERNAL_VREFINT |
3222:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *                   LL_ADC_PATH_INTERNAL_TEMPSENSOR)
3223:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CCR      VREFEN         LL_ADC_GetCommonPathInternalCh\n
3224:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         CCR      TSEN           LL_ADC_GetCommonPathInternalCh\n
3225:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         CCR      VBATEN         LL_ADC_GetCommonPathInternalCh
3226:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
3227:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
3228:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Returned value can be a combination of the following values:
3229:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
3230:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
3231:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
3232:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
3233:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
3234:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
3235:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
3236:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
3237:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
3238:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
3239:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
3240:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
3241:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
3242:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
3243:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_Instance Configuration of ADC hierarchical scope: ADC ins
3244:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
3245:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
3246:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
3247:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #if defined (ADC2)
3248:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
3249:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Enable VddCore (internal digital core voltage) channel.
3250:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, VddCore channel is controlled via a specific register.
3251:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, VddCore channel is on ADC2 instance only.
3252:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll OR       OP0       LL_ADC_EnableChannelVDDcore
3253:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
3254:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
3255:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
3256:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_EnableChannelVDDcore(ADC_TypeDef *ADCx)
3257:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
3258:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   SET_BIT(ADCx->OR, ADC_OR_OP0);
3259:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
3260:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #else
3261:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
3262:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Enable VddCore (internal digital core voltage) channel.
3263:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, VddCore channel is controlled via a specific register.
3264:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll OR       OP1       LL_ADC_EnableChannelVDDcore
3265:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
3266:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
3267:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
3268:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_EnableChannelVDDcore(ADC_TypeDef *ADCx)
3269:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
3270:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   SET_BIT(ADCx->OR, ADC_OR_OP1);
3271:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
3272:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #endif /* ADC2 */
3273:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
3274:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #if defined (ADC2)
3275:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
3276:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Disable VddCore (internal digital core voltage) channel.
3277:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, VddCore channel is controlled via a specific register.
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 59


3278:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, VddCore channel is on ADC2 instance only.
3279:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll OR       OP0       LL_ADC_DisableChannelVDDcore
3280:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
3281:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
3282:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
3283:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_DisableChannelVDDcore(ADC_TypeDef *ADCx)
3284:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
3285:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   CLEAR_BIT(ADCx->OR, ADC_OR_OP0);
3286:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
3287:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #else
3288:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
3289:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Disable VddCore (internal digital core voltage) channel.
3290:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, VddCore channel is controlled via a specific register.
3291:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll OR       OP1       LL_ADC_DisableChannelVDDcore
3292:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
3293:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
3294:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
3295:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_DisableChannelVDDcore(ADC_TypeDef *ADCx)
3296:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
3297:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   CLEAR_BIT(ADCx->OR, ADC_OR_OP1);
3298:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
3299:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #endif /* ADC2 */
3300:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
3301:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
3302:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Enable Channel 0 GPIO switch control.
3303:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, Channel 0 channel connection to GPIO is controlled via specific r
3304:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, Channel 0 GPIO switch control must be enabled when INP0 is used.
3305:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll OR       OP0       LL_ADC_EnableChannel0_GPIO
3306:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
3307:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
3308:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
3309:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_EnableChannel0_GPIO(const ADC_TypeDef *ADCx)
3310:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
3311:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* Prevent unused argument(s) compilation warning */
3312:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   (void)(ADCx);
3313:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   SET_BIT(ADC1->OR, ADC_OR_OP0);
3314:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
3315:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
3316:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
3317:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Disable Channel 0 GPIO switch control.
3318:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, Channel 0 connection to GPIO is controlled via specific register.
3319:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll OR       OP0       LL_ADC_DisableChannel0_GPIO
3320:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
3321:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
3322:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
3323:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_DisableChannel0_GPIO(const ADC_TypeDef *ADCx)
3324:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
3325:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* Prevent unused argument(s) compilation warning */
3326:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   (void)(ADCx);
3327:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   CLEAR_BIT(ADC1->OR, ADC_OR_OP0);
3328:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
3329:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
3330:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
3331:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Set ADC calibration factor in the mode single-ended
3332:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         or differential (for devices with differential mode available).
3333:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   This function is intended to set calibration parameters
3334:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         without having to perform a new calibration using
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 60


3335:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @ref LL_ADC_StartCalibration().
3336:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   For devices with differential mode available:
3337:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Calibration of offset is specific to each of
3338:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         single-ended and differential modes
3339:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (calibration factor must be specified for each of these
3340:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         differential modes, if used afterwards and if the application
3341:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         requires their calibration).
3342:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   In case of setting calibration factors of both modes single ended
3343:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         and differential (parameter LL_ADC_BOTH_SINGLE_DIFF_ENDED):
3344:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         both calibration factors must be concatenated.
3345:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         To perform this processing, use helper macro
3346:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @ref __LL_ADC_CALIB_FACTOR_SINGLE_DIFF().
3347:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
3348:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
3349:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC must be enabled, without calibration on going, without conversion
3350:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         on going on group regular.
3351:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CALFACT  CALFACT_S      LL_ADC_SetCalibrationFactor\n
3352:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         CALFACT  CALFACT_D      LL_ADC_SetCalibrationFactor
3353:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
3354:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  SingleDiff This parameter can be one of the following values:
3355:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SINGLE_ENDED
3356:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
3357:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_BOTH_SINGLE_DIFF_ENDED
3358:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  CalibrationFactor Value between Min_Data=0x00 and Max_Data=0x7F
3359:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
3360:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
3361:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetCalibrationFactor(ADC_TypeDef *ADCx, uint32_t SingleDiff, uint32_t C
3362:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
  31              		.loc 2 3362 1 view -0
  32              		.cfi_startproc
  33              		@ args = 0, pretend = 0, frame = 0
  34              		@ frame_needed = 0, uses_anonymous_args = 0
  35              		@ link register save eliminated.
3363:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(ADCx->CALFACT,
  36              		.loc 2 3363 3 view .LVU1
  37 0000 D0F8B430 		ldr	r3, [r0, #180]
  38 0004 01F07F1C 		and	ip, r1, #8323199
  39 0008 23EA0C0C 		bic	ip, r3, ip
  40 000c 01F07F03 		and	r3, r1, #127
  41 0010 DB43     		mvns	r3, r3
  42 0012 03EA1133 		and	r3, r3, r1, lsr #12
  43 0016 03F01003 		and	r3, r3, #16
  44 001a 9A40     		lsls	r2, r2, r3
  45              	.LVL1:
  46              		.loc 2 3363 3 is_stmt 0 view .LVU2
  47 001c 4CEA0202 		orr	r2, ip, r2
  48 0020 C0F8B420 		str	r2, [r0, #180]
3364:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              SingleDiff & ADC_SINGLEDIFF_CALIB_FACTOR_MASK,
3365:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              CalibrationFactor << (((SingleDiff & ADC_SINGLEDIFF_CALIB_F_BIT_D_MASK)
3366:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                     >> ADC_SINGLEDIFF_CALIB_F_BIT_D_SHIFT4)
3367:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                    & ~(SingleDiff & ADC_CALFACT_CALFACT_S)));
3368:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
  49              		.loc 2 3368 1 view .LVU3
  50 0024 7047     		bx	lr
  51              		.cfi_endproc
  52              	.LFE168:
  54              		.section	.text.LL_ADC_SetChannelSamplingTime,"ax",%progbits
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 61


  55              		.align	1
  56              		.syntax unified
  57              		.thumb
  58              		.thumb_func
  60              	LL_ADC_SetChannelSamplingTime:
  61              	.LVL2:
  62              	.LFB222:
3369:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
3370:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
3371:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get ADC calibration factor in the mode single-ended
3372:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         or differential (for devices with differential mode available).
3373:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Calibration factors are set by hardware after performing
3374:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         a calibration run using function @ref LL_ADC_StartCalibration().
3375:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   For devices with differential mode available:
3376:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Calibration of offset is specific to each of
3377:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         single-ended and differential modes
3378:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CALFACT  CALFACT_S      LL_ADC_GetCalibrationFactor\n
3379:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         CALFACT  CALFACT_D      LL_ADC_GetCalibrationFactor
3380:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
3381:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  SingleDiff This parameter can be one of the following values:
3382:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SINGLE_ENDED
3383:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
3384:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0x7F
3385:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
3386:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetCalibrationFactor(const ADC_TypeDef *ADCx, uint32_t SingleDiff)
3387:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
3388:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* Retrieve bits with position in register depending on parameter           */
3389:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* "SingleDiff".                                                            */
3390:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* Parameter used with mask "ADC_SINGLEDIFF_CALIB_FACTOR_MASK" because      */
3391:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* containing other bits reserved for other purpose.                        */
3392:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CALFACT,
3393:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                              (SingleDiff & ADC_SINGLEDIFF_CALIB_FACTOR_MASK))
3394:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                     >> ((SingleDiff & ADC_SINGLEDIFF_CALIB_F_BIT_D_MASK) >>
3395:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                         ADC_SINGLEDIFF_CALIB_F_BIT_D_SHIFT4));
3396:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
3397:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
3398:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
3399:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Set ADC resolution.
3400:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Refer to reference manual for alignments formats
3401:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         dependencies to ADC resolutions.
3402:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
3403:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
3404:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3405:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         on either groups regular or injected.
3406:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CFGR     RES            LL_ADC_SetResolution
3407:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
3408:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  Resolution This parameter can be one of the following values:
3409:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
3410:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
3411:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
3412:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
3413:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
3414:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
3415:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetResolution(ADC_TypeDef *ADCx, uint32_t Resolution)
3416:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
3417:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_RES, Resolution);
3418:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 62


3419:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
3420:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
3421:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get ADC resolution.
3422:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Refer to reference manual for alignments formats
3423:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         dependencies to ADC resolutions.
3424:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CFGR     RES            LL_ADC_GetResolution
3425:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
3426:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3427:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_12B
3428:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_10B
3429:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_8B
3430:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_RESOLUTION_6B
3431:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
3432:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetResolution(const ADC_TypeDef *ADCx)
3433:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
3434:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_RES));
3435:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
3436:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
3437:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
3438:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Set ADC conversion data alignment.
3439:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Refer to reference manual for alignments formats
3440:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         dependencies to ADC resolutions.
3441:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
3442:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
3443:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3444:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         on either groups regular or injected.
3445:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CFGR     ALIGN          LL_ADC_SetDataAlignment
3446:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
3447:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  DataAlignment This parameter can be one of the following values:
3448:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_DATA_ALIGN_RIGHT
3449:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_DATA_ALIGN_LEFT
3450:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
3451:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
3452:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetDataAlignment(ADC_TypeDef *ADCx, uint32_t DataAlignment)
3453:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
3454:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_ALIGN, DataAlignment);
3455:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
3456:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
3457:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
3458:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get ADC conversion data alignment.
3459:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Refer to reference manual for alignments formats
3460:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         dependencies to ADC resolutions.
3461:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CFGR     ALIGN          LL_ADC_GetDataAlignment
3462:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
3463:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3464:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_DATA_ALIGN_RIGHT
3465:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_DATA_ALIGN_LEFT
3466:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
3467:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetDataAlignment(const ADC_TypeDef *ADCx)
3468:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
3469:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_ALIGN));
3470:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
3471:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
3472:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
3473:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Set ADC low power mode.
3474:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Description of ADC low power modes:
3475:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - ADC low power mode "auto wait": Dynamic low power mode,
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 63


3476:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           ADC conversions occurrences are limited to the minimum necessary
3477:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           in order to reduce power consumption.
3478:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           New ADC conversion starts only when the previous
3479:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           unitary conversion data (for ADC group regular)
3480:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           or previous sequence conversions data (for ADC group injected)
3481:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           has been retrieved by user software.
3482:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           In the meantime, ADC remains idle: does not performs any
3483:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           other conversion.
3484:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           This mode allows to automatically adapt the ADC conversions
3485:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           triggers to the speed of the software that reads the data.
3486:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           Moreover, this avoids risk of overrun for low frequency
3487:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           applications.
3488:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           How to use this low power mode:
3489:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           - It is not recommended to use with interruption or DMA
3490:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             since these modes have to clear immediately the EOC flag
3491:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             (by CPU to free the IRQ pending event or by DMA).
3492:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             Auto wait will work but fort a very short time, discarding
3493:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             its intended benefit (except specific case of high load of CPU
3494:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             or DMA transfers which can justify usage of auto wait).
3495:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           - Do use with polling: 1. Start conversion,
3496:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             2. Later on, when conversion data is needed: poll for end of
3497:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             conversion  to ensure that conversion is completed and
3498:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             retrieve ADC conversion data. This will trig another
3499:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             ADC conversion start.
3500:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   With ADC low power mode "auto wait", the ADC conversion data read
3501:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         is corresponding to previous ADC conversion start, independently
3502:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         of delay during which ADC was idle.
3503:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Therefore, the ADC conversion data may be outdated: does not
3504:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         correspond to the current voltage level on the selected
3505:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC channel.
3506:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
3507:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
3508:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3509:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         on either groups regular or injected.
3510:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CFGR     AUTDLY         LL_ADC_SetLowPowerMode
3511:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
3512:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  LowPowerMode This parameter can be one of the following values:
3513:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_LP_MODE_NONE
3514:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_LP_AUTOWAIT
3515:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
3516:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
3517:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetLowPowerMode(ADC_TypeDef *ADCx, uint32_t LowPowerMode)
3518:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
3519:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_AUTDLY, LowPowerMode);
3520:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
3521:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
3522:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
3523:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get ADC low power mode:
3524:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Description of ADC low power modes:
3525:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - ADC low power mode "auto wait": Dynamic low power mode,
3526:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           ADC conversions occurrences are limited to the minimum necessary
3527:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           in order to reduce power consumption.
3528:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           New ADC conversion starts only when the previous
3529:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           unitary conversion data (for ADC group regular)
3530:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           or previous sequence conversions data (for ADC group injected)
3531:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           has been retrieved by user software.
3532:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           In the meantime, ADC remains idle: does not performs any
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 64


3533:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           other conversion.
3534:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           This mode allows to automatically adapt the ADC conversions
3535:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           triggers to the speed of the software that reads the data.
3536:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           Moreover, this avoids risk of overrun for low frequency
3537:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           applications.
3538:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           How to use this low power mode:
3539:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           - It is not recommended to use with interruption or DMA
3540:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             since these modes have to clear immediately the EOC flag
3541:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             (by CPU to free the IRQ pending event or by DMA).
3542:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             Auto wait will work but fort a very short time, discarding
3543:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             its intended benefit (except specific case of high load of CPU
3544:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             or DMA transfers which can justify usage of auto wait).
3545:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           - Do use with polling: 1. Start conversion,
3546:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             2. Later on, when conversion data is needed: poll for end of
3547:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             conversion  to ensure that conversion is completed and
3548:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             retrieve ADC conversion data. This will trig another
3549:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             ADC conversion start.
3550:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   With ADC low power mode "auto wait", the ADC conversion data read
3551:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         is corresponding to previous ADC conversion start, independently
3552:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         of delay during which ADC was idle.
3553:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Therefore, the ADC conversion data may be outdated: does not
3554:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         correspond to the current voltage level on the selected
3555:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC channel.
3556:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CFGR     AUTDLY         LL_ADC_GetLowPowerMode
3557:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
3558:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3559:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_LP_MODE_NONE
3560:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_LP_AUTOWAIT
3561:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
3562:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetLowPowerMode(const ADC_TypeDef *ADCx)
3563:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
3564:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_AUTDLY));
3565:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
3566:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
3567:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
3568:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Set ADC selected offset instance 1, 2, 3 or 4.
3569:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   This function set the 2 items of offset configuration:
3570:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - ADC channel to which the offset programmed will be applied
3571:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           (independently of channel mapped on ADC group regular
3572:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           or group injected)
3573:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - Offset level (offset to be subtracted from the raw
3574:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           converted data).
3575:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Caution: Offset format is dependent to ADC resolution:
3576:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         offset has to be left-aligned on bit 11, the LSB (right bits)
3577:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         are set to 0.
3578:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   This function enables the offset, by default. It can be forced
3579:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         to disable state using function LL_ADC_SetOffsetState().
3580:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   If a channel is mapped on several offsets numbers, only the offset
3581:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         with the lowest value is considered for the subtraction.
3582:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
3583:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
3584:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3585:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         on either groups regular or injected.
3586:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On STM32H5, some fast channels are available: fast analog inputs
3587:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         coming from GPIO pads (ADC_IN0..5).
3588:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll OFR1     OFFSET1_CH     LL_ADC_SetOffset\n
3589:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         OFR1     OFFSET1        LL_ADC_SetOffset\n
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 65


3590:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         OFR1     OFFSET1_EN     LL_ADC_SetOffset\n
3591:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         OFR2     OFFSET2_CH     LL_ADC_SetOffset\n
3592:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         OFR2     OFFSET2        LL_ADC_SetOffset\n
3593:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         OFR2     OFFSET2_EN     LL_ADC_SetOffset\n
3594:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         OFR3     OFFSET3_CH     LL_ADC_SetOffset\n
3595:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         OFR3     OFFSET3        LL_ADC_SetOffset\n
3596:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         OFR3     OFFSET3_EN     LL_ADC_SetOffset\n
3597:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         OFR4     OFFSET4_CH     LL_ADC_SetOffset\n
3598:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         OFR4     OFFSET4        LL_ADC_SetOffset\n
3599:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         OFR4     OFFSET4_EN     LL_ADC_SetOffset
3600:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
3601:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3602:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3603:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3604:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3605:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3606:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
3607:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0           (3)
3608:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1           (3)
3609:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2           (3)
3610:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3           (3)
3611:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4           (3)
3612:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5           (3)
3613:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
3614:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
3615:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
3616:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
3617:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
3618:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
3619:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
3620:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
3621:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
3622:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
3623:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
3624:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
3625:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
3626:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_19
3627:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
3628:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)
3629:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (2)
3630:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VDDCORE      (2)
3631:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *
3632:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (1) On STM32H563xx/573xx, parameter available only on ADC instance: ADC1.\n
3633:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (2) On STM32H563xx/573xx, parameter available only on ADC instance: ADC2.\n
3634:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (3) On STM32H5, fast channel allows: 2.5 (sampling) + 12.5 (conversion 12b) = 15 ADC cl
3635:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC c
3636:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
3637:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
3638:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
3639:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32
3640:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
3641:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3642:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
3643:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(*preg,
3644:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
3645:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
3646:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 66


3647:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
3648:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
3649:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get for the ADC selected offset instance 1, 2, 3 or 4:
3650:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Channel to which the offset programmed will be applied
3651:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (independently of channel mapped on ADC group regular
3652:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         or group injected)
3653:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Usage of the returned channel number:
3654:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - To reinject this channel into another function LL_ADC_xxx:
3655:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           the returned channel number is only partly formatted on definition
3656:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared
3657:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           with parts of literals LL_ADC_CHANNEL_x or using
3658:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
3659:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           Then the selected literal LL_ADC_CHANNEL_x can be used
3660:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           as parameter for another function.
3661:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - To get the channel number in decimal format:
3662:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           process the returned value with the helper macro
3663:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
3664:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On STM32H5, some fast channels are available: fast analog inputs
3665:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         coming from GPIO pads (ADC_IN0..5).
3666:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll OFR1     OFFSET1_CH     LL_ADC_GetOffsetChannel\n
3667:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         OFR2     OFFSET2_CH     LL_ADC_GetOffsetChannel\n
3668:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         OFR3     OFFSET3_CH     LL_ADC_GetOffsetChannel\n
3669:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         OFR4     OFFSET4_CH     LL_ADC_GetOffsetChannel
3670:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
3671:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3672:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3673:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3674:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3675:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3676:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3677:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0           (3)
3678:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1           (3)
3679:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2           (3)
3680:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3           (3)
3681:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4           (3)
3682:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5           (3)
3683:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
3684:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
3685:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
3686:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
3687:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
3688:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
3689:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
3690:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
3691:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
3692:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
3693:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
3694:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
3695:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
3696:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_19
3697:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)(4)
3698:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)(4)
3699:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (2)(4)
3700:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VDDCORE      (2)(4)
3701:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *
3702:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (1) On STM32H563xx/573xx, parameter available only on ADC instance: ADC1.\n
3703:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (2) On STM32H563xx/573xx, parameter available only on ADC instance: ADC2.\n
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 67


3704:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (3) On STM32H5, fast channel allows: 2.5 (sampling) + 12.5 (conversion 12b) = 15 ADC cl
3705:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC c
3706:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (4) For ADC channel read back from ADC register,
3707:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             comparison with internal channel parameter to be done
3708:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
3709:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
3710:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
3711:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
3712:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3713:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
3714:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
3715:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
3716:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
3717:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
3718:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get for the ADC selected offset instance 1, 2, 3 or 4:
3719:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Offset level (offset to be subtracted from the raw
3720:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         converted data).
3721:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Caution: Offset format is dependent to ADC resolution:
3722:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         offset has to be left-aligned on bit 11, the LSB (right bits)
3723:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         are set to 0.
3724:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll OFR1     OFFSET1        LL_ADC_GetOffsetLevel\n
3725:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         OFR2     OFFSET2        LL_ADC_GetOffsetLevel\n
3726:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         OFR3     OFFSET3        LL_ADC_GetOffsetLevel\n
3727:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         OFR4     OFFSET4        LL_ADC_GetOffsetLevel
3728:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
3729:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3730:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3731:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3732:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3733:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3734:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
3735:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
3736:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOffsetLevel(const ADC_TypeDef *ADCx, uint32_t Offsety)
3737:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
3738:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3739:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
3740:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1);
3741:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
3742:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
3743:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
3744:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Set for the ADC selected offset instance 1, 2, 3 or 4:
3745:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         force offset state disable or enable
3746:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         without modifying offset channel or offset value.
3747:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   This function should be needed only in case of offset to be
3748:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         enabled-disabled dynamically, and should not be needed in other cases:
3749:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         function LL_ADC_SetOffset() automatically enables the offset.
3750:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
3751:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
3752:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3753:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         on either groups regular or injected.
3754:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll OFR1     OFFSET1_EN     LL_ADC_SetOffsetState\n
3755:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         OFR2     OFFSET2_EN     LL_ADC_SetOffsetState\n
3756:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         OFR3     OFFSET3_EN     LL_ADC_SetOffsetState\n
3757:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         OFR4     OFFSET4_EN     LL_ADC_SetOffsetState
3758:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
3759:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3760:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 68


3761:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3762:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3763:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3764:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  OffsetState This parameter can be one of the following values:
3765:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_DISABLE
3766:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_ENABLE
3767:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
3768:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
3769:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetStat
3770:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
3771:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3772:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
3773:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(*preg,
3774:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ADC_OFR1_OFFSET1_EN,
3775:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              OffsetState);
3776:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
3777:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
3778:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
3779:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get for the ADC selected offset instance 1, 2, 3 or 4:
3780:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         offset state disabled or enabled.
3781:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll OFR1     OFFSET1_EN     LL_ADC_GetOffsetState\n
3782:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         OFR2     OFFSET2_EN     LL_ADC_GetOffsetState\n
3783:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         OFR3     OFFSET3_EN     LL_ADC_GetOffsetState\n
3784:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         OFR4     OFFSET4_EN     LL_ADC_GetOffsetState
3785:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
3786:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3787:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3788:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3789:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3790:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3791:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3792:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_DISABLE
3793:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_ENABLE
3794:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
3795:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOffsetState(const ADC_TypeDef *ADCx, uint32_t Offsety)
3796:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
3797:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3798:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
3799:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_EN);
3800:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
3801:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
3802:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
3803:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Set for the ADC selected offset instance 1, 2, 3 or 4:
3804:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         choose offset sign.
3805:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
3806:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
3807:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3808:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         on either groups regular or injected.
3809:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll OFR1     OFFSETPOS      LL_ADC_SetOffsetSign\n
3810:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         OFR2     OFFSETPOS      LL_ADC_SetOffsetSign\n
3811:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         OFR3     OFFSETPOS      LL_ADC_SetOffsetSign\n
3812:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         OFR4     OFFSETPOS      LL_ADC_SetOffsetSign
3813:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
3814:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3815:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3816:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3817:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 69


3818:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3819:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  OffsetSign This parameter can be one of the following values:
3820:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
3821:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
3822:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
3823:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
3824:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
3825:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
3826:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3827:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
3828:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(*preg,
3829:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ADC_OFR1_OFFSETPOS,
3830:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              OffsetSign);
3831:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
3832:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
3833:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
3834:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get for the ADC selected offset instance 1, 2, 3 or 4:
3835:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         offset sign if positive or negative.
3836:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll OFR1     OFFSETPOS      LL_ADC_GetOffsetSign\n
3837:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         OFR2     OFFSETPOS      LL_ADC_GetOffsetSign\n
3838:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         OFR3     OFFSETPOS      LL_ADC_GetOffsetSign\n
3839:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         OFR4     OFFSETPOS      LL_ADC_GetOffsetSign
3840:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
3841:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3842:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3843:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3844:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3845:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3846:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3847:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
3848:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
3849:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
3850:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOffsetSign(const ADC_TypeDef *ADCx, uint32_t Offsety)
3851:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
3852:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3853:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
3854:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSETPOS);
3855:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
3856:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
3857:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
3858:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Set for the ADC selected offset instance 1, 2, 3 or 4:
3859:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         choose offset saturation mode.
3860:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
3861:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
3862:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3863:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         on either groups regular or injected.
3864:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll OFR1     SATEN          LL_ADC_SetOffsetSaturation\n
3865:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         OFR2     SATEN          LL_ADC_SetOffsetSaturation\n
3866:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         OFR3     SATEN          LL_ADC_SetOffsetSaturation\n
3867:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         OFR4     SATEN          LL_ADC_SetOffsetSaturation
3868:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
3869:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3870:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3871:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3872:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3873:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3874:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  OffsetSaturation This parameter can be one of the following values:
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 70


3875:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
3876:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
3877:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
3878:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
3879:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Offse
3880:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
3881:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3882:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
3883:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(*preg,
3884:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ADC_OFR1_SATEN,
3885:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              OffsetSaturation);
3886:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
3887:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
3888:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
3889:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get for the ADC selected offset instance 1, 2, 3 or 4:
3890:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         offset saturation if enabled or disabled.
3891:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll OFR1     SATEN          LL_ADC_GetOffsetSaturation\n
3892:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         OFR2     SATEN          LL_ADC_GetOffsetSaturation\n
3893:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         OFR3     SATEN          LL_ADC_GetOffsetSaturation\n
3894:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         OFR4     SATEN          LL_ADC_GetOffsetSaturation
3895:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
3896:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  Offsety This parameter can be one of the following values:
3897:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_1
3898:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_2
3899:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_3
3900:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_4
3901:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3902:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
3903:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
3904:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
3905:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOffsetSaturation(const ADC_TypeDef *ADCx, uint32_t Offsety)
3906:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
3907:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
3908:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
3909:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return (uint32_t) READ_BIT(*preg, ADC_OFR1_SATEN);
3910:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
3911:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
3912:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #if defined(ADC_SMPR1_SMPPLUS)
3913:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
3914:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Set ADC sampling time common configuration impacting
3915:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         settings of sampling time channel wise.
3916:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
3917:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
3918:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3919:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         on either groups regular or injected.
3920:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll SMPR1    SMPPLUS        LL_ADC_SetSamplingTimeCommonConfig
3921:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
3922:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  SamplingTimeCommonConfig This parameter can be one of the following values:
3923:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
3924:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
3925:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
3926:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
3927:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCom
3928:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
3929:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
3930:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
3931:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 71


3932:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
3933:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get ADC sampling time common configuration impacting
3934:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         settings of sampling time channel wise.
3935:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll SMPR1    SMPPLUS        LL_ADC_GetSamplingTimeCommonConfig
3936:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
3937:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
3938:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
3939:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
3940:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
3941:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonConfig(const ADC_TypeDef *ADCx)
3942:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
3943:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->SMPR1, ADC_SMPR1_SMPPLUS));
3944:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
3945:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #endif /* ADC_SMPR1_SMPPLUS */
3946:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
3947:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
3948:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
3949:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
3950:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
3951:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_Group_Regular Configuration of ADC hierarchical scope: gr
3952:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
3953:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
3954:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
3955:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
3956:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Set ADC group regular conversion trigger source:
3957:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         internal (SW start) or from external peripheral (timer event,
3958:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         external interrupt line).
3959:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting trigger source to external trigger
3960:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         also set trigger polarity to rising edge
3961:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (default setting for compatibility with some ADC on other
3962:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         STM32 series having this setting set by HW default value).
3963:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         In case of need to modify trigger edge, use
3964:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         function @ref LL_ADC_REG_SetTriggerEdge().
3965:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Availability of parameters of trigger sources from timer
3966:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         depends on timers availability on the selected device.
3967:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
3968:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
3969:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
3970:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         on group regular.
3971:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CFGR     EXTSEL         LL_ADC_REG_SetTriggerSource\n
3972:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         CFGR     EXTEN          LL_ADC_REG_SetTriggerSource
3973:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
3974:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  TriggerSource This parameter can be one of the following values:
3975:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_SOFTWARE
3976:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_TRGO
3977:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_TRGO2
3978:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH1
3979:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH2
3980:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH3
3981:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_TRGO
3982:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH2
3983:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_TRGO
3984:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_CH4
3985:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM4_TRGO        (1)
3986:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM4_CH4         (1)
3987:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM6_TRGO
3988:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM7_TRGO        (2)
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 72


3989:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_TRGO        (1)
3990:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_TRGO2       (1)
3991:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM15_TRGO       (1)
3992:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_LPTIM1_CH1
3993:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_LPTIM2_CH1
3994:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_EXTI_LINE11
3995:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_EXTI_LINE15
3996:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *
3997:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (1) On STM32H5 series, parameter specific to devices: STM32H563/H573xx.
3998:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (2) On STM32H5 series, parameter specific to devices: STM32H503xx.
3999:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
4000:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
4001:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetTriggerSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)
4002:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
4003:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_EXTEN | ADC_CFGR_EXTSEL, TriggerSource);
4004:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
4005:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
4006:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
4007:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get ADC group regular conversion trigger source:
4008:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         internal (SW start) or from external peripheral (timer event,
4009:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         external interrupt line).
4010:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   To determine whether group regular trigger source is
4011:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         internal (SW start) or external, without detail
4012:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         of which peripheral is selected as external trigger,
4013:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (equivalent to
4014:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         "if(LL_ADC_REG_GetTriggerSource(ADC1) == LL_ADC_REG_TRIG_SOFTWARE)")
4015:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         use function @ref LL_ADC_REG_IsTriggerSourceSWStart.
4016:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Availability of parameters of trigger sources from timer
4017:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         depends on timers availability on the selected device.
4018:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CFGR     EXTSEL         LL_ADC_REG_GetTriggerSource\n
4019:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         CFGR     EXTEN          LL_ADC_REG_GetTriggerSource
4020:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
4021:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4022:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_SOFTWARE
4023:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_TRGO
4024:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_TRGO2
4025:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH1
4026:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH2
4027:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH3
4028:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_TRGO
4029:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH2
4030:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_TRGO
4031:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_CH4
4032:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM4_TRGO        (1)
4033:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM4_CH4         (1)
4034:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM6_TRGO
4035:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM7_TRGO        (2)
4036:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_TRGO        (1)
4037:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_TRGO2       (1)
4038:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM15_TRGO       (1)
4039:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_LPTIM1_CH1
4040:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_LPTIM2_CH1
4041:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_EXTI_LINE11
4042:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_EXTI_LINE15
4043:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *
4044:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (1) On STM32H5 series, parameter specific to devices: STM32H563/H573xx.
4045:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (2) On STM32H5 series, parameter specific to devices: STM32H503xx.
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 73


4046:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
4047:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetTriggerSource(const ADC_TypeDef *ADCx)
4048:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
4049:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   __IO uint32_t trigger_source = READ_BIT(ADCx->CFGR, ADC_CFGR_EXTSEL | ADC_CFGR_EXTEN);
4050:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
4051:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* Value for shift of {0; 4; 8; 12} depending on value of bitfield          */
4052:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* corresponding to ADC_CFGR_EXTEN {0; 1; 2; 3}.                            */
4053:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   uint32_t shift_exten = ((trigger_source & ADC_CFGR_EXTEN) >> (ADC_REG_TRIG_EXTEN_BITOFFSET_POS - 
4054:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
4055:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* Set bitfield corresponding to ADC_CFGR_EXTEN and ADC_CFGR_EXTSEL         */
4056:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* to match with triggers literals definition.                              */
4057:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return ((trigger_source
4058:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****            & (ADC_REG_TRIG_SOURCE_MASK >> shift_exten) & ADC_CFGR_EXTSEL)
4059:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****           | ((ADC_REG_TRIG_EDGE_MASK >> shift_exten) & ADC_CFGR_EXTEN)
4060:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****          );
4061:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
4062:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
4063:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
4064:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get ADC group regular conversion trigger source internal (SW start)
4065:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         or external.
4066:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   In case of group regular trigger source set to external trigger,
4067:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         to determine which peripheral is selected as external trigger,
4068:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         use function @ref LL_ADC_REG_GetTriggerSource().
4069:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CFGR     EXTEN          LL_ADC_REG_IsTriggerSourceSWStart
4070:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
4071:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Value "0" if trigger source external trigger
4072:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Value "1" if trigger source SW start.
4073:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
4074:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
4075:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
4076:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1
4077:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
4078:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
4079:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
4080:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Set ADC group regular conversion trigger polarity.
4081:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Applicable only for trigger source set to external trigger.
4082:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
4083:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
4084:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4085:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         on group regular.
4086:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CFGR     EXTEN          LL_ADC_REG_SetTriggerEdge
4087:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
4088:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ExternalTriggerEdge This parameter can be one of the following values:
4089:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_RISING
4090:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_FALLING
4091:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_RISINGFALLING
4092:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
4093:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
4094:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetTriggerEdge(ADC_TypeDef *ADCx, uint32_t ExternalTriggerEdge)
4095:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
4096:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_EXTEN, ExternalTriggerEdge);
4097:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
4098:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
4099:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
4100:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get ADC group regular conversion trigger polarity.
4101:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Applicable only for trigger source set to external trigger.
4102:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CFGR     EXTEN          LL_ADC_REG_GetTriggerEdge
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 74


4103:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
4104:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4105:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_RISING
4106:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_FALLING
4107:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_TRIG_EXT_RISINGFALLING
4108:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
4109:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetTriggerEdge(const ADC_TypeDef *ADCx)
4110:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
4111:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN));
4112:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
4113:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
4114:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
4115:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Set ADC sampling mode.
4116:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   This function set the ADC conversion sampling mode
4117:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   This mode applies to regular group only.
4118:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Set sampling mode is applied to all conversion of regular group.
4119:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
4120:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
4121:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4122:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         on group regular.
4123:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CFGR2    BULB           LL_ADC_REG_SetSamplingMode\n
4124:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         CFGR2    SMPTRIG        LL_ADC_REG_SetSamplingMode
4125:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
4126:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  SamplingMode This parameter can be one of the following values:
4127:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SAMPLING_MODE_NORMAL
4128:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SAMPLING_MODE_BULB
4129:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SAMPLING_MODE_TRIGGER_CONTROLED
4130:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
4131:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
4132:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetSamplingMode(ADC_TypeDef *ADCx, uint32_t SamplingMode)
4133:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
4134:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, SamplingMode);
4135:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
4136:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
4137:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
4138:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get the ADC sampling mode
4139:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CFGR2    BULB           LL_ADC_REG_GetSamplingMode\n
4140:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         CFGR2    SMPTRIG        LL_ADC_REG_GetSamplingMode
4141:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
4142:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4143:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SAMPLING_MODE_NORMAL
4144:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SAMPLING_MODE_BULB
4145:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SAMPLING_MODE_TRIGGER_CONTROLED
4146:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
4147:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetSamplingMode(const ADC_TypeDef *ADCx)
4148:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
4149:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG));
4150:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
4151:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
4152:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
4153:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Set ADC group regular sequencer length and scan direction.
4154:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Description of ADC group regular sequencer features:
4155:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - For devices with sequencer fully configurable
4156:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           (function "LL_ADC_REG_SetSequencerRanks()" available):
4157:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           sequencer length and each rank affectation to a channel
4158:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           are configurable.
4159:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           This function performs configuration of:
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 75


4160:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           - Sequence length: Number of ranks in the scan sequence.
4161:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           - Sequence direction: Unless specified in parameters, sequencer
4162:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             scan direction is forward (from rank 1 to rank n).
4163:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           Sequencer ranks are selected using
4164:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           function "LL_ADC_REG_SetSequencerRanks()".
4165:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - For devices with sequencer not fully configurable
4166:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           (function "LL_ADC_REG_SetSequencerChannels()" available):
4167:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           sequencer length and each rank affectation to a channel
4168:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           are defined by channel number.
4169:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           This function performs configuration of:
4170:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           - Sequence length: Number of ranks in the scan sequence is
4171:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             defined by number of channels set in the sequence,
4172:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             rank of each channel is fixed by channel HW number.
4173:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...).
4174:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           - Sequence direction: Unless specified in parameters, sequencer
4175:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             scan direction is forward (from lowest channel number to
4176:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             highest channel number).
4177:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           Sequencer ranks are selected using
4178:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           function "LL_ADC_REG_SetSequencerChannels()".
4179:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Sequencer disabled is equivalent to sequencer of 1 rank:
4180:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC conversion on only 1 channel.
4181:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
4182:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
4183:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4184:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         on group regular.
4185:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll SQR1     L              LL_ADC_REG_SetSequencerLength
4186:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
4187:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  SequencerNbRanks This parameter can be one of the following values:
4188:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_DISABLE
4189:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS
4190:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS
4191:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS
4192:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS
4193:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS
4194:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS
4195:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS
4196:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS
4197:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS
4198:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS
4199:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS
4200:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS
4201:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS
4202:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS
4203:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS
4204:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
4205:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
4206:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetSequencerLength(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks)
4207:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
4208:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
4209:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
4210:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
4211:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
4212:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get ADC group regular sequencer length and scan direction.
4213:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Description of ADC group regular sequencer features:
4214:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - For devices with sequencer fully configurable
4215:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           (function "LL_ADC_REG_SetSequencerRanks()" available):
4216:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           sequencer length and each rank affectation to a channel
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 76


4217:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           are configurable.
4218:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           This function retrieves:
4219:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           - Sequence length: Number of ranks in the scan sequence.
4220:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           - Sequence direction: Unless specified in parameters, sequencer
4221:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             scan direction is forward (from rank 1 to rank n).
4222:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           Sequencer ranks are selected using
4223:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           function "LL_ADC_REG_SetSequencerRanks()".
4224:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - For devices with sequencer not fully configurable
4225:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           (function "LL_ADC_REG_SetSequencerChannels()" available):
4226:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           sequencer length and each rank affectation to a channel
4227:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           are defined by channel number.
4228:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           This function retrieves:
4229:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           - Sequence length: Number of ranks in the scan sequence is
4230:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             defined by number of channels set in the sequence,
4231:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             rank of each channel is fixed by channel HW number.
4232:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...).
4233:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           - Sequence direction: Unless specified in parameters, sequencer
4234:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             scan direction is forward (from lowest channel number to
4235:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             highest channel number).
4236:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           Sequencer ranks are selected using
4237:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           function "LL_ADC_REG_SetSequencerChannels()".
4238:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Sequencer disabled is equivalent to sequencer of 1 rank:
4239:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC conversion on only 1 channel.
4240:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll SQR1     L              LL_ADC_REG_GetSequencerLength
4241:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
4242:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4243:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_DISABLE
4244:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS
4245:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS
4246:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS
4247:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS
4248:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS
4249:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS
4250:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS
4251:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS
4252:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS
4253:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS
4254:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS
4255:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS
4256:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS
4257:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS
4258:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS
4259:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
4260:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerLength(const ADC_TypeDef *ADCx)
4261:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
4262:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->SQR1, ADC_SQR1_L));
4263:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
4264:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
4265:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
4266:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Set ADC group regular sequencer discontinuous mode:
4267:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         sequence subdivided and scan conversions interrupted every selected
4268:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         number of ranks.
4269:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   It is not possible to enable both ADC group regular
4270:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         continuous mode and sequencer discontinuous mode.
4271:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   It is not possible to enable both ADC auto-injected mode
4272:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         and ADC group regular sequencer discontinuous mode.
4273:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 77


4274:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
4275:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4276:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         on group regular.
4277:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CFGR     DISCEN         LL_ADC_REG_SetSequencerDiscont\n
4278:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         CFGR     DISCNUM        LL_ADC_REG_SetSequencerDiscont
4279:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
4280:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  SeqDiscont This parameter can be one of the following values:
4281:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_DISABLE
4282:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_1RANK
4283:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_2RANKS
4284:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_3RANKS
4285:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_4RANKS
4286:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_5RANKS
4287:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_6RANKS
4288:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_7RANKS
4289:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_8RANKS
4290:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
4291:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
4292:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetSequencerDiscont(ADC_TypeDef *ADCx, uint32_t SeqDiscont)
4293:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
4294:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_DISCEN | ADC_CFGR_DISCNUM, SeqDiscont);
4295:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
4296:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
4297:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
4298:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get ADC group regular sequencer discontinuous mode:
4299:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         sequence subdivided and scan conversions interrupted every selected
4300:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         number of ranks.
4301:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CFGR     DISCEN         LL_ADC_REG_GetSequencerDiscont\n
4302:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         CFGR     DISCNUM        LL_ADC_REG_GetSequencerDiscont
4303:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
4304:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4305:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_DISABLE
4306:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_1RANK
4307:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_2RANKS
4308:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_3RANKS
4309:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_4RANKS
4310:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_5RANKS
4311:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_6RANKS
4312:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_7RANKS
4313:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_SEQ_DISCONT_8RANKS
4314:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
4315:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerDiscont(const ADC_TypeDef *ADCx)
4316:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
4317:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_DISCEN | ADC_CFGR_DISCNUM));
4318:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
4319:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
4320:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
4321:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Set ADC group regular sequence: channel on the selected
4322:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         scan sequence rank.
4323:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   This function performs configuration of:
4324:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - Channels ordering into each rank of scan sequence:
4325:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           whatever channel can be placed into whatever rank.
4326:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, ADC group regular sequencer is
4327:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         fully configurable: sequencer length and each rank
4328:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         affectation to a channel are configurable.
4329:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Refer to description of function @ref LL_ADC_REG_SetSequencerLength().
4330:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Depending on devices and packages, some channels may not be available.
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 78


4331:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Refer to device datasheet for channels availability.
4332:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, to measure internal channels (VrefInt,
4333:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         TempSensor, ...), measurement paths to internal channels must be
4334:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         enabled separately.
4335:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         This can be done using function @ref LL_ADC_SetCommonPathInternalCh().
4336:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
4337:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
4338:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4339:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         on group regular.
4340:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll SQR1     SQ1            LL_ADC_REG_SetSequencerRanks\n
4341:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SQR1     SQ2            LL_ADC_REG_SetSequencerRanks\n
4342:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SQR1     SQ3            LL_ADC_REG_SetSequencerRanks\n
4343:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SQR1     SQ4            LL_ADC_REG_SetSequencerRanks\n
4344:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SQR2     SQ5            LL_ADC_REG_SetSequencerRanks\n
4345:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SQR2     SQ6            LL_ADC_REG_SetSequencerRanks\n
4346:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SQR2     SQ7            LL_ADC_REG_SetSequencerRanks\n
4347:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SQR2     SQ8            LL_ADC_REG_SetSequencerRanks\n
4348:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SQR2     SQ9            LL_ADC_REG_SetSequencerRanks\n
4349:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SQR3     SQ10           LL_ADC_REG_SetSequencerRanks\n
4350:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SQR3     SQ11           LL_ADC_REG_SetSequencerRanks\n
4351:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SQR3     SQ12           LL_ADC_REG_SetSequencerRanks\n
4352:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SQR3     SQ13           LL_ADC_REG_SetSequencerRanks\n
4353:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SQR3     SQ14           LL_ADC_REG_SetSequencerRanks\n
4354:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SQR4     SQ15           LL_ADC_REG_SetSequencerRanks\n
4355:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SQR4     SQ16           LL_ADC_REG_SetSequencerRanks
4356:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
4357:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
4358:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_1
4359:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_2
4360:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_3
4361:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_4
4362:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_5
4363:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_6
4364:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_7
4365:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_8
4366:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_9
4367:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_10
4368:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_11
4369:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_12
4370:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_13
4371:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_14
4372:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_15
4373:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_16
4374:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
4375:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0           (3)
4376:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1           (3)
4377:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2           (3)
4378:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3           (3)
4379:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4           (3)
4380:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5           (3)
4381:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
4382:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
4383:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
4384:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
4385:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
4386:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
4387:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 79


4388:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
4389:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
4390:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
4391:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
4392:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
4393:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
4394:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_19
4395:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
4396:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)
4397:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (2)
4398:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VDDCORE      (2)
4399:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *
4400:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (1) On STM32H563xx/573xx, parameter available only on ADC instance: ADC1.\n
4401:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (2) On STM32H563xx/573xx, parameter available only on ADC instance: ADC2.\n
4402:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (3) On STM32H5, fast channel allows: 2.5 (sampling) + 12.5 (conversion 12b) = 15 ADC cl
4403:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC c
4404:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
4405:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
4406:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channe
4407:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
4408:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* Set bits with content of parameter "Channel" with bits position          */
4409:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* in register and register position depending on parameter "Rank".         */
4410:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* Parameters "Rank" and "Channel" are used with masks because containing   */
4411:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* other bits reserved for other purpose.                                   */
4412:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
4413:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGO
4414:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
4415:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(*preg,
4416:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
4417:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
4418:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
4419:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
4420:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
4421:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
4422:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get ADC group regular sequence: channel on the selected
4423:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         scan sequence rank.
4424:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, ADC group regular sequencer is
4425:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         fully configurable: sequencer length and each rank
4426:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         affectation to a channel are configurable.
4427:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Refer to description of function @ref LL_ADC_REG_SetSequencerLength().
4428:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Depending on devices and packages, some channels may not be available.
4429:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Refer to device datasheet for channels availability.
4430:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Usage of the returned channel number:
4431:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - To reinject this channel into another function LL_ADC_xxx:
4432:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           the returned channel number is only partly formatted on definition
4433:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared
4434:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           with parts of literals LL_ADC_CHANNEL_x or using
4435:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
4436:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           Then the selected literal LL_ADC_CHANNEL_x can be used
4437:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           as parameter for another function.
4438:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - To get the channel number in decimal format:
4439:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           process the returned value with the helper macro
4440:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
4441:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll SQR1     SQ1            LL_ADC_REG_GetSequencerRanks\n
4442:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SQR1     SQ2            LL_ADC_REG_GetSequencerRanks\n
4443:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SQR1     SQ3            LL_ADC_REG_GetSequencerRanks\n
4444:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SQR1     SQ4            LL_ADC_REG_GetSequencerRanks\n
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 80


4445:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SQR2     SQ5            LL_ADC_REG_GetSequencerRanks\n
4446:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SQR2     SQ6            LL_ADC_REG_GetSequencerRanks\n
4447:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SQR2     SQ7            LL_ADC_REG_GetSequencerRanks\n
4448:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SQR2     SQ8            LL_ADC_REG_GetSequencerRanks\n
4449:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SQR2     SQ9            LL_ADC_REG_GetSequencerRanks\n
4450:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SQR3     SQ10           LL_ADC_REG_GetSequencerRanks\n
4451:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SQR3     SQ11           LL_ADC_REG_GetSequencerRanks\n
4452:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SQR3     SQ12           LL_ADC_REG_GetSequencerRanks\n
4453:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SQR3     SQ13           LL_ADC_REG_GetSequencerRanks\n
4454:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SQR3     SQ14           LL_ADC_REG_GetSequencerRanks\n
4455:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SQR4     SQ15           LL_ADC_REG_GetSequencerRanks\n
4456:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SQR4     SQ16           LL_ADC_REG_GetSequencerRanks
4457:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
4458:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
4459:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_1
4460:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_2
4461:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_3
4462:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_4
4463:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_5
4464:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_6
4465:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_7
4466:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_8
4467:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_9
4468:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_10
4469:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_11
4470:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_12
4471:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_13
4472:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_14
4473:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_15
4474:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_RANK_16
4475:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4476:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0           (3)
4477:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1           (3)
4478:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2           (3)
4479:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3           (3)
4480:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4           (3)
4481:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5           (3)
4482:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
4483:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
4484:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
4485:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
4486:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
4487:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
4488:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
4489:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
4490:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
4491:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
4492:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
4493:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
4494:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
4495:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_19
4496:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)(4)
4497:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)(4)
4498:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (2)(4)
4499:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VDDCORE      (2)(4)
4500:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *
4501:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (1) On STM32H563xx/573xx, parameter available only on ADC instance: ADC1.\n
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 81


4502:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (2) On STM32H563xx/573xx, parameter available only on ADC instance: ADC2.\n
4503:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (3) On STM32H5, fast channel allows: 2.5 (sampling) + 12.5 (conversion 12b) = 15 ADC cl
4504:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC c
4505:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (4) For ADC channel read back from ADC register,
4506:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             comparison with internal channel parameter to be done
4507:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
4508:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
4509:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerRanks(const ADC_TypeDef *ADCx, uint32_t Rank)
4510:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
4511:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
4512:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                    ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQR
4513:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
4514:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return (uint32_t)((READ_BIT(*preg,
4515:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                               ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MA
4516:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                      >> (Rank & ADC_REG_RANK_ID_SQRX_MASK)) << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS
4517:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                    );
4518:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
4519:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
4520:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
4521:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Set ADC continuous conversion mode on ADC group regular.
4522:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Description of ADC continuous conversion mode:
4523:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - single mode: one conversion per trigger
4524:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - continuous mode: after the first trigger, following
4525:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           conversions launched successively automatically.
4526:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   It is not possible to enable both ADC group regular
4527:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         continuous mode and sequencer discontinuous mode.
4528:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
4529:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
4530:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4531:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         on group regular.
4532:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CFGR     CONT           LL_ADC_REG_SetContinuousMode
4533:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
4534:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  Continuous This parameter can be one of the following values:
4535:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_CONV_SINGLE
4536:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_CONV_CONTINUOUS
4537:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
4538:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
4539:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetContinuousMode(ADC_TypeDef *ADCx, uint32_t Continuous)
4540:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
4541:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_CONT, Continuous);
4542:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
4543:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
4544:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
4545:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get ADC continuous conversion mode on ADC group regular.
4546:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Description of ADC continuous conversion mode:
4547:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - single mode: one conversion per trigger
4548:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - continuous mode: after the first trigger, following
4549:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           conversions launched successively automatically.
4550:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CFGR     CONT           LL_ADC_REG_GetContinuousMode
4551:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
4552:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4553:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_CONV_SINGLE
4554:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_CONV_CONTINUOUS
4555:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
4556:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetContinuousMode(const ADC_TypeDef *ADCx)
4557:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
4558:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_CONT));
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 82


4559:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
4560:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
4561:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
4562:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Set ADC group regular conversion data transfer: no transfer or
4563:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         transfer by DMA, and DMA requests mode.
4564:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   If transfer by DMA selected, specifies the DMA requests
4565:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         mode:
4566:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - Limited mode (One shot mode): DMA transfer requests are stopped
4567:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           when number of DMA data transfers (number of
4568:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           ADC conversions) is reached.
4569:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode non-circular.
4570:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - Unlimited mode: DMA transfer requests are unlimited,
4571:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           whatever number of DMA data transfers (number of
4572:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           ADC conversions).
4573:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode circular.
4574:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   If ADC DMA requests mode is set to unlimited and DMA is set to
4575:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         mode non-circular:
4576:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         when DMA transfers size will be reached, DMA will stop transfers of
4577:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC conversions data ADC will raise an overrun error
4578:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *        (overrun flag and interruption if enabled).
4579:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   For devices with several ADC instances: ADC multimode DMA
4580:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         settings are available using function @ref LL_ADC_SetMultiDMATransfer().
4581:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   To configure DMA source address (peripheral address),
4582:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         use function @ref LL_ADC_DMA_GetRegAddr().
4583:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
4584:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
4585:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4586:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         on either groups regular or injected.
4587:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CFGR     DMAEN          LL_ADC_REG_SetDMATransfer\n
4588:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         CFGR     DMACFG         LL_ADC_REG_SetDMATransfer
4589:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
4590:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  DMATransfer This parameter can be one of the following values:
4591:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
4592:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
4593:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
4594:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
4595:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
4596:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetDMATransfer(ADC_TypeDef *ADCx, uint32_t DMATransfer)
4597:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
4598:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMAEN | ADC_CFGR_DMACFG, DMATransfer);
4599:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
4600:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
4601:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
4602:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get ADC group regular conversion data transfer: no transfer or
4603:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         transfer by DMA, and DMA requests mode.
4604:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   If transfer by DMA selected, specifies the DMA requests
4605:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         mode:
4606:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - Limited mode (One shot mode): DMA transfer requests are stopped
4607:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           when number of DMA data transfers (number of
4608:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           ADC conversions) is reached.
4609:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode non-circular.
4610:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - Unlimited mode: DMA transfer requests are unlimited,
4611:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           whatever number of DMA data transfers (number of
4612:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           ADC conversions).
4613:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode circular.
4614:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   If ADC DMA requests mode is set to unlimited and DMA is set to
4615:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         mode non-circular:
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 83


4616:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         when DMA transfers size will be reached, DMA will stop transfers of
4617:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC conversions data ADC will raise an overrun error
4618:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (overrun flag and interruption if enabled).
4619:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   For devices with several ADC instances: ADC multimode DMA
4620:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         settings are available using function @ref LL_ADC_GetMultiDMATransfer().
4621:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   To configure DMA source address (peripheral address),
4622:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         use function @ref LL_ADC_DMA_GetRegAddr().
4623:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CFGR     DMAEN          LL_ADC_REG_GetDMATransfer\n
4624:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         CFGR     DMACFG         LL_ADC_REG_GetDMATransfer
4625:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
4626:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4627:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
4628:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
4629:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
4630:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
4631:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(const ADC_TypeDef *ADCx)
4632:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
4633:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_DMAEN | ADC_CFGR_DMACFG));
4634:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
4635:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
4636:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
4637:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Set ADC group regular behavior in case of overrun:
4638:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         data preserved or overwritten.
4639:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Compatibility with devices without feature overrun:
4640:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         other devices without this feature have a behavior
4641:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         equivalent to data overwritten.
4642:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         The default setting of overrun is data preserved.
4643:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Therefore, for compatibility with all devices, parameter
4644:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         overrun should be set to data overwritten.
4645:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
4646:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
4647:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
4648:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         on group regular.
4649:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CFGR     OVRMOD         LL_ADC_REG_SetOverrun
4650:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
4651:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  Overrun This parameter can be one of the following values:
4652:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_OVR_DATA_PRESERVED
4653:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_OVR_DATA_OVERWRITTEN
4654:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
4655:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
4656:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_SetOverrun(ADC_TypeDef *ADCx, uint32_t Overrun)
4657:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
4658:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_OVRMOD, Overrun);
4659:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
4660:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
4661:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
4662:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get ADC group regular behavior in case of overrun:
4663:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         data preserved or overwritten.
4664:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CFGR     OVRMOD         LL_ADC_REG_GetOverrun
4665:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
4666:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4667:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_OVR_DATA_PRESERVED
4668:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_REG_OVR_DATA_OVERWRITTEN
4669:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
4670:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_GetOverrun(const ADC_TypeDef *ADCx)
4671:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
4672:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_OVRMOD));
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 84


4673:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
4674:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
4675:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
4676:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
4677:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
4678:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
4679:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_Group_Injected Configuration of ADC hierarchical scope: g
4680:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
4681:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
4682:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
4683:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
4684:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Set ADC group injected conversion trigger source:
4685:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         internal (SW start) or from external peripheral (timer event,
4686:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         external interrupt line).
4687:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting trigger source to external trigger
4688:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         also set trigger polarity to rising edge
4689:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (default setting for compatibility with some ADC on other
4690:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         STM32 series having this setting set by HW default value).
4691:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         In case of need to modify trigger edge, use
4692:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         function @ref LL_ADC_INJ_SetTriggerEdge().
4693:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Availability of parameters of trigger sources from timer
4694:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         depends on timers availability on the selected device.
4695:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
4696:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
4697:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC must not be disabled. Can be enabled with or without conversion
4698:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         on going on either groups regular or injected.
4699:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll JSQR     JEXTSEL        LL_ADC_INJ_SetTriggerSource\n
4700:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         JSQR     JEXTEN         LL_ADC_INJ_SetTriggerSource
4701:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
4702:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  TriggerSource This parameter can be one of the following values:
4703:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_SOFTWARE
4704:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO
4705:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2
4706:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_CH4
4707:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_TRGO
4708:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_CH1
4709:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_TRGO
4710:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH1
4711:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH3
4712:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH4
4713:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_TRGO        (1)
4714:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM6_TRGO
4715:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM7_TRGO        (2)
4716:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_TRGO        (1)
4717:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2       (1)
4718:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH4         (1)
4719:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM15_TRGO       (1)
4720:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_LPTIM1_CH1
4721:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_LPTIM2_CH1
4722:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_EXTI_LINE15
4723:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *
4724:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (1) On STM32H5 series, parameter specific to devices: STM32H563/H573xx.
4725:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (2) On STM32H5 series, parameter specific to devices: STM32H503xx.
4726:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
4727:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
4728:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetTriggerSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)
4729:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 85


4730:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(ADCx->JSQR, ADC_JSQR_JEXTSEL | ADC_JSQR_JEXTEN, TriggerSource);
4731:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
4732:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
4733:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
4734:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get ADC group injected conversion trigger source:
4735:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         internal (SW start) or from external peripheral (timer event,
4736:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         external interrupt line).
4737:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   To determine whether group injected trigger source is
4738:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         internal (SW start) or external, without detail
4739:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         of which peripheral is selected as external trigger,
4740:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (equivalent to
4741:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         "if(LL_ADC_INJ_GetTriggerSource(ADC1) == LL_ADC_INJ_TRIG_SOFTWARE)")
4742:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         use function @ref LL_ADC_INJ_IsTriggerSourceSWStart.
4743:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Availability of parameters of trigger sources from timer
4744:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         depends on timers availability on the selected device.
4745:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll JSQR     JEXTSEL        LL_ADC_INJ_GetTriggerSource\n
4746:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         JSQR     JEXTEN         LL_ADC_INJ_GetTriggerSource
4747:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
4748:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4749:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_SOFTWARE
4750:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO
4751:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2
4752:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_CH4
4753:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_TRGO
4754:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_CH1
4755:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_TRGO
4756:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH1
4757:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH3
4758:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH4
4759:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_TRGO        (1)
4760:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM6_TRGO
4761:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM7_TRGO        (2)
4762:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_TRGO        (1)
4763:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2       (1)
4764:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH4         (1)
4765:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM15_TRGO       (1)
4766:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_LPTIM1_CH1
4767:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_LPTIM2_CH1
4768:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_EXTI_LINE15
4769:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *
4770:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (1) On STM32H5 series, parameter specific to devices: STM32H563/H573xx.
4771:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (2) On STM32H5 series, parameter specific to devices: STM32H503xx.
4772:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
4773:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetTriggerSource(const ADC_TypeDef *ADCx)
4774:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
4775:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   __IO uint32_t trigger_source = READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTSEL | ADC_JSQR_JEXTEN);
4776:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
4777:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* Value for shift of {0; 4; 8; 12} depending on value of bitfield          */
4778:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* corresponding to ADC_JSQR_JEXTEN {0; 1; 2; 3}.                           */
4779:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   uint32_t shift_jexten = ((trigger_source & ADC_JSQR_JEXTEN) >> (ADC_INJ_TRIG_EXTEN_BITOFFSET_POS 
4780:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
4781:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* Set bitfield corresponding to ADC_JSQR_JEXTEN and ADC_JSQR_JEXTSEL       */
4782:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* to match with triggers literals definition.                              */
4783:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return ((trigger_source
4784:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****            & (ADC_INJ_TRIG_SOURCE_MASK >> shift_jexten) & ADC_JSQR_JEXTSEL)
4785:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****           | ((ADC_INJ_TRIG_EDGE_MASK >> shift_jexten) & ADC_JSQR_JEXTEN)
4786:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****          );
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 86


4787:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
4788:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
4789:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
4790:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get ADC group injected conversion trigger source internal (SW start)
4791:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****             or external
4792:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   In case of group injected trigger source set to external trigger,
4793:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         to determine which peripheral is selected as external trigger,
4794:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         use function @ref LL_ADC_INJ_GetTriggerSource.
4795:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll JSQR     JEXTEN         LL_ADC_INJ_IsTriggerSourceSWStart
4796:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
4797:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Value "0" if trigger source external trigger
4798:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Value "1" if trigger source SW start.
4799:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
4800:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
4801:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
4802:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ?
4803:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
4804:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
4805:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
4806:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Set ADC group injected conversion trigger polarity.
4807:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Applicable only for trigger source set to external trigger.
4808:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
4809:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
4810:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC must not be disabled. Can be enabled with or without conversion
4811:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         on going on either groups regular or injected.
4812:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll JSQR     JEXTEN         LL_ADC_INJ_SetTriggerEdge
4813:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
4814:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ExternalTriggerEdge This parameter can be one of the following values:
4815:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISING
4816:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_FALLING
4817:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISINGFALLING
4818:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
4819:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
4820:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetTriggerEdge(ADC_TypeDef *ADCx, uint32_t ExternalTriggerEdge)
4821:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
4822:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(ADCx->JSQR, ADC_JSQR_JEXTEN, ExternalTriggerEdge);
4823:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
4824:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
4825:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
4826:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get ADC group injected conversion trigger polarity.
4827:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Applicable only for trigger source set to external trigger.
4828:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll JSQR     JEXTEN         LL_ADC_INJ_GetTriggerEdge
4829:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
4830:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4831:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISING
4832:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_FALLING
4833:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISINGFALLING
4834:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
4835:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetTriggerEdge(const ADC_TypeDef *ADCx)
4836:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
4837:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN));
4838:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
4839:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
4840:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
4841:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Set ADC group injected sequencer length and scan direction.
4842:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   This function performs configuration of:
4843:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - Sequence length: Number of ranks in the scan sequence.
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 87


4844:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - Sequence direction: Unless specified in parameters, sequencer
4845:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           scan direction is forward (from rank 1 to rank n).
4846:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Sequencer disabled is equivalent to sequencer of 1 rank:
4847:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC conversion on only 1 channel.
4848:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
4849:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
4850:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC must not be disabled. Can be enabled with or without conversion
4851:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         on going on either groups regular or injected.
4852:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll JSQR     JL             LL_ADC_INJ_SetSequencerLength
4853:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
4854:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  SequencerNbRanks This parameter can be one of the following values:
4855:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_DISABLE
4856:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS
4857:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS
4858:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS
4859:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
4860:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
4861:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetSequencerLength(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks)
4862:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
4863:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(ADCx->JSQR, ADC_JSQR_JL, SequencerNbRanks);
4864:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
4865:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
4866:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
4867:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get ADC group injected sequencer length and scan direction.
4868:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   This function retrieves:
4869:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - Sequence length: Number of ranks in the scan sequence.
4870:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - Sequence direction: Unless specified in parameters, sequencer
4871:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           scan direction is forward (from rank 1 to rank n).
4872:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Sequencer disabled is equivalent to sequencer of 1 rank:
4873:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC conversion on only 1 channel.
4874:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll JSQR     JL             LL_ADC_INJ_GetSequencerLength
4875:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
4876:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4877:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_DISABLE
4878:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS
4879:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS
4880:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS
4881:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
4882:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetSequencerLength(const ADC_TypeDef *ADCx)
4883:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
4884:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->JSQR, ADC_JSQR_JL));
4885:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
4886:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
4887:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
4888:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Set ADC group injected sequencer discontinuous mode:
4889:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         sequence subdivided and scan conversions interrupted every selected
4890:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         number of ranks.
4891:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   It is not possible to enable both ADC group injected
4892:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         auto-injected mode and sequencer discontinuous mode.
4893:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CFGR     JDISCEN        LL_ADC_INJ_SetSequencerDiscont
4894:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
4895:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  SeqDiscont This parameter can be one of the following values:
4896:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_DISCONT_DISABLE
4897:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_DISCONT_1RANK
4898:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
4899:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
4900:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetSequencerDiscont(ADC_TypeDef *ADCx, uint32_t SeqDiscont)
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 88


4901:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
4902:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_JDISCEN, SeqDiscont);
4903:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
4904:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
4905:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
4906:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get ADC group injected sequencer discontinuous mode:
4907:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         sequence subdivided and scan conversions interrupted every selected
4908:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         number of ranks.
4909:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CFGR     JDISCEN        LL_ADC_INJ_GetSequencerDiscont
4910:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
4911:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
4912:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_DISCONT_DISABLE
4913:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_DISCONT_1RANK
4914:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
4915:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetSequencerDiscont(const ADC_TypeDef *ADCx)
4916:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
4917:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JDISCEN));
4918:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
4919:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
4920:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
4921:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Set ADC group injected sequence: channel on the selected
4922:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         sequence rank.
4923:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Depending on devices and packages, some channels may not be available.
4924:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Refer to device datasheet for channels availability.
4925:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, to measure internal channels (VrefInt,
4926:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         TempSensor, ...), measurement paths to internal channels must be
4927:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         enabled separately.
4928:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         This can be done using function @ref LL_ADC_SetCommonPathInternalCh().
4929:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On STM32H5, some fast channels are available: fast analog inputs
4930:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         coming from GPIO pads (ADC_IN0..5).
4931:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
4932:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
4933:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC must not be disabled. Can be enabled with or without conversion
4934:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         on going on either groups regular or injected.
4935:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll JSQR     JSQ1           LL_ADC_INJ_SetSequencerRanks\n
4936:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         JSQR     JSQ2           LL_ADC_INJ_SetSequencerRanks\n
4937:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         JSQR     JSQ3           LL_ADC_INJ_SetSequencerRanks\n
4938:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         JSQR     JSQ4           LL_ADC_INJ_SetSequencerRanks
4939:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
4940:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
4941:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_1
4942:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_2
4943:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_3
4944:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_4
4945:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
4946:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0           (3)
4947:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1           (3)
4948:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2           (3)
4949:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3           (3)
4950:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4           (3)
4951:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5           (3)
4952:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
4953:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
4954:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
4955:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
4956:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
4957:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 89


4958:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
4959:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
4960:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
4961:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
4962:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
4963:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
4964:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
4965:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_19
4966:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
4967:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)
4968:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (2)
4969:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VDDCORE      (2)
4970:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *
4971:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (1) On STM32H563xx/573xx, parameter available only on ADC instance: ADC1.\n
4972:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (2) On STM32H563xx/573xx, parameter available only on ADC instance: ADC2.\n
4973:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (3) On STM32H5, fast channel allows: 2.5 (sampling) + 12.5 (conversion 12b) = 15 ADC cl
4974:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC c
4975:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
4976:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
4977:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channe
4978:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
4979:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* Set bits with content of parameter "Channel" with bits position          */
4980:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* in register depending on parameter "Rank".                               */
4981:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* Parameters "Rank" and "Channel" are used with masks because containing   */
4982:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* other bits reserved for other purpose.                                   */
4983:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(ADCx->JSQR,
4984:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              (ADC_CHANNEL_ID_NUMBER_MASK >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
4985:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              << (Rank & ADC_INJ_RANK_ID_JSQR_MASK),
4986:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
4987:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              << (Rank & ADC_INJ_RANK_ID_JSQR_MASK));
4988:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
4989:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
4990:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
4991:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get ADC group injected sequence: channel on the selected
4992:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         sequence rank.
4993:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Depending on devices and packages, some channels may not be available.
4994:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Refer to device datasheet for channels availability.
4995:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Usage of the returned channel number:
4996:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - To reinject this channel into another function LL_ADC_xxx:
4997:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           the returned channel number is only partly formatted on definition
4998:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared
4999:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           with parts of literals LL_ADC_CHANNEL_x or using
5000:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
5001:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           Then the selected literal LL_ADC_CHANNEL_x can be used
5002:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           as parameter for another function.
5003:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - To get the channel number in decimal format:
5004:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           process the returned value with the helper macro
5005:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
5006:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll JSQR     JSQ1           LL_ADC_INJ_GetSequencerRanks\n
5007:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         JSQR     JSQ2           LL_ADC_INJ_GetSequencerRanks\n
5008:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         JSQR     JSQ3           LL_ADC_INJ_GetSequencerRanks\n
5009:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         JSQR     JSQ4           LL_ADC_INJ_GetSequencerRanks
5010:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
5011:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  Rank This parameter can be one of the following values:
5012:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_1
5013:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_2
5014:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_3
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 90


5015:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_RANK_4
5016:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
5017:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0           (3)
5018:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1           (3)
5019:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2           (3)
5020:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3           (3)
5021:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4           (3)
5022:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5           (3)
5023:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
5024:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5025:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5026:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5027:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
5028:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5029:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
5030:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5031:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5032:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
5033:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
5034:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
5035:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
5036:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_19
5037:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)(4)
5038:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)(4)
5039:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (2)(4)
5040:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VDDCORE      (2)(4)
5041:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *
5042:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (1) On STM32H563xx/573xx, parameter available only on ADC instance: ADC1.\n
5043:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (2) On STM32H563xx/573xx, parameter available only on ADC instance: ADC2.\n
5044:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (3) On STM32H5, fast channel allows: 2.5 (sampling) + 12.5 (conversion 12b) = 15 ADC cl
5045:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC c
5046:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (4) For ADC channel read back from ADC register,
5047:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             comparison with internal channel parameter to be done
5048:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
5049:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
5050:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetSequencerRanks(const ADC_TypeDef *ADCx, uint32_t Rank)
5051:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
5052:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return (uint32_t)((READ_BIT(ADCx->JSQR,
5053:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                               (ADC_CHANNEL_ID_NUMBER_MASK >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
5054:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                               << (Rank & ADC_INJ_RANK_ID_JSQR_MASK))
5055:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                      >> (Rank & ADC_INJ_RANK_ID_JSQR_MASK)) << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS
5056:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                    );
5057:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
5058:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
5059:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
5060:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Set ADC group injected conversion trigger:
5061:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         independent or from ADC group regular.
5062:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   This mode can be used to extend number of data registers
5063:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         updated after one ADC conversion trigger and with data
5064:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         permanently kept (not erased by successive conversions of scan of
5065:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC sequencer ranks), up to 5 data registers:
5066:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         1 data register on ADC group regular, 4 data registers
5067:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         on ADC group injected.
5068:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   If ADC group injected injected trigger source is set to an
5069:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         external trigger, this feature must be must be set to
5070:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         independent trigger.
5071:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC group injected automatic trigger is compliant only with
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 91


5072:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         group injected trigger source set to SW start, without any
5073:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         further action on  ADC group injected conversion start or stop:
5074:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         in this case, ADC group injected is controlled only
5075:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         from ADC group regular.
5076:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   It is not possible to enable both ADC group injected
5077:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         auto-injected mode and sequencer discontinuous mode.
5078:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
5079:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
5080:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
5081:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         on either groups regular or injected.
5082:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CFGR     JAUTO          LL_ADC_INJ_SetTrigAuto
5083:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
5084:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  TrigAuto This parameter can be one of the following values:
5085:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_INDEPENDENT
5086:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_FROM_GRP_REGULAR
5087:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
5088:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
5089:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetTrigAuto(ADC_TypeDef *ADCx, uint32_t TrigAuto)
5090:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
5091:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_JAUTO, TrigAuto);
5092:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
5093:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
5094:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
5095:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get ADC group injected conversion trigger:
5096:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         independent or from ADC group regular.
5097:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CFGR     JAUTO          LL_ADC_INJ_GetTrigAuto
5098:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
5099:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
5100:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_INDEPENDENT
5101:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_FROM_GRP_REGULAR
5102:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
5103:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetTrigAuto(const ADC_TypeDef *ADCx)
5104:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
5105:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JAUTO));
5106:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
5107:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
5108:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
5109:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Set ADC group injected contexts queue mode.
5110:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   A context is a setting of group injected sequencer:
5111:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - group injected trigger
5112:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - sequencer length
5113:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - sequencer ranks
5114:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         If contexts queue is disabled:
5115:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - only 1 sequence can be configured
5116:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           and is active perpetually.
5117:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         If contexts queue is enabled:
5118:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - up to 2 contexts can be queued
5119:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           and are checked in and out as a FIFO stack (first-in, first-out).
5120:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - If a new context is set when queues is full, error is triggered
5121:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           by interruption "Injected Queue Overflow".
5122:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - Two behaviors are possible when all contexts have been processed:
5123:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           the contexts queue can maintain the last context active perpetually
5124:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           or can be empty and injected group triggers are disabled.
5125:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - Triggers can be only external (not internal SW start)
5126:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - Caution: The sequence must be fully configured in one time
5127:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           (one write of register JSQR makes a check-in of a new context
5128:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           into the queue).
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 92


5129:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           Therefore functions to set separately injected trigger and
5130:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           sequencer channels cannot be used, register JSQR must be set
5131:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           using function @ref LL_ADC_INJ_ConfigQueueContext().
5132:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   This parameter can be modified only when no conversion is on going
5133:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         on either groups regular or injected.
5134:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   A modification of the context mode (bit JQDIS) causes the contexts
5135:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         queue to be flushed and the register JSQR is cleared.
5136:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
5137:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
5138:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
5139:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         on either groups regular or injected.
5140:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CFGR     JQM            LL_ADC_INJ_SetQueueMode\n
5141:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         CFGR     JQDIS          LL_ADC_INJ_SetQueueMode
5142:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
5143:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  QueueMode This parameter can be one of the following values:
5144:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_QUEUE_DISABLE
5145:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_QUEUE_2CONTEXTS_LAST_ACTIVE
5146:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY
5147:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
5148:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
5149:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_SetQueueMode(ADC_TypeDef *ADCx, uint32_t QueueMode)
5150:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
5151:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR, ADC_CFGR_JQM | ADC_CFGR_JQDIS, QueueMode);
5152:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
5153:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
5154:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
5155:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get ADC group injected context queue mode.
5156:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CFGR     JQM            LL_ADC_INJ_GetQueueMode\n
5157:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         CFGR     JQDIS          LL_ADC_INJ_GetQueueMode
5158:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
5159:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
5160:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_QUEUE_DISABLE
5161:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_QUEUE_2CONTEXTS_LAST_ACTIVE
5162:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY
5163:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
5164:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_GetQueueMode(const ADC_TypeDef *ADCx)
5165:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
5166:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JQM | ADC_CFGR_JQDIS));
5167:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
5168:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
5169:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
5170:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Set one context on ADC group injected that will be checked in
5171:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         contexts queue.
5172:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   A context is a setting of group injected sequencer:
5173:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - group injected trigger
5174:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - sequencer length
5175:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - sequencer ranks
5176:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         This function is intended to be used when contexts queue is enabled,
5177:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         because the sequence must be fully configured in one time
5178:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (functions to set separately injected trigger and sequencer channels
5179:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         cannot be used):
5180:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Refer to function @ref LL_ADC_INJ_SetQueueMode().
5181:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   In the contexts queue, only the active context can be read.
5182:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         The parameters of this function can be read using functions:
5183:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_GetTriggerSource()
5184:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_GetTriggerEdge()
5185:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_GetSequencerRanks()
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 93


5186:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, to measure internal channels (VrefInt,
5187:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         TempSensor, ...), measurement paths to internal channels must be
5188:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         enabled separately.
5189:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         This can be done using function @ref LL_ADC_SetCommonPathInternalCh().
5190:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On STM32H5, some fast channels are available: fast analog inputs
5191:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         coming from GPIO pads (ADC_IN0..5).
5192:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
5193:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
5194:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC must not be disabled. Can be enabled with or without conversion
5195:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         on going on either groups regular or injected.
5196:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll JSQR     JEXTSEL        LL_ADC_INJ_ConfigQueueContext\n
5197:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         JSQR     JEXTEN         LL_ADC_INJ_ConfigQueueContext\n
5198:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         JSQR     JL             LL_ADC_INJ_ConfigQueueContext\n
5199:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         JSQR     JSQ1           LL_ADC_INJ_ConfigQueueContext\n
5200:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         JSQR     JSQ2           LL_ADC_INJ_ConfigQueueContext\n
5201:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         JSQR     JSQ3           LL_ADC_INJ_ConfigQueueContext\n
5202:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         JSQR     JSQ4           LL_ADC_INJ_ConfigQueueContext
5203:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
5204:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  TriggerSource This parameter can be one of the following values:
5205:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_SOFTWARE
5206:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO
5207:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2
5208:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_CH4
5209:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_TRGO
5210:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_CH1
5211:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_TRGO
5212:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH1
5213:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH3
5214:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH4
5215:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_TRGO        (1)
5216:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM6_TRGO
5217:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM7_TRGO        (2)
5218:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_TRGO        (1)
5219:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2       (1)
5220:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH4         (1)
5221:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM15_TRGO       (1)
5222:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_LPTIM1_CH1
5223:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_LPTIM2_CH1
5224:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_EXTI_LINE15
5225:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *
5226:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (1) On STM32H5 series, parameter specific to devices: STM32H563/H573xx.
5227:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (2) On STM32H5 series, parameter specific to devices: STM32H503xx.
5228:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ExternalTriggerEdge This parameter can be one of the following values:
5229:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISING
5230:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_FALLING
5231:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISINGFALLING
5232:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *
5233:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Note: This parameter is discarded in case of SW start:
5234:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *               parameter "TriggerSource" set to "LL_ADC_INJ_TRIG_SOFTWARE".
5235:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  SequencerNbRanks This parameter can be one of the following values:
5236:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_DISABLE
5237:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS
5238:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS
5239:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS
5240:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  Rank1_Channel This parameter can be one of the following values:
5241:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0           (3)
5242:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1           (3)
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 94


5243:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2           (3)
5244:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3           (3)
5245:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4           (3)
5246:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5           (3)
5247:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
5248:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5249:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5250:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5251:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
5252:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5253:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
5254:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5255:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5256:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
5257:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
5258:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
5259:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
5260:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_19
5261:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
5262:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)
5263:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (2)
5264:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VDDCORE      (2)
5265:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *
5266:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (1) On STM32H563xx/573xx, parameter available only on ADC instance: ADC1.\n
5267:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (2) On STM32H563xx/573xx, parameter available only on ADC instance: ADC2.\n
5268:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (3) On STM32H5, fast channel allows: 2.5 (sampling) + 12.5 (conversion 12b) = 15 ADC cl
5269:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC c
5270:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  Rank2_Channel This parameter can be one of the following values:
5271:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0           (3)
5272:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1           (3)
5273:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2           (3)
5274:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3           (3)
5275:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4           (3)
5276:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5           (3)
5277:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
5278:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5279:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5280:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5281:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
5282:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5283:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
5284:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5285:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5286:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
5287:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
5288:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
5289:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
5290:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_19
5291:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
5292:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)
5293:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (2)
5294:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VDDCORE      (2)
5295:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *
5296:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (1) On STM32H563xx/573xx, parameter available only on ADC instance: ADC1.\n
5297:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (2) On STM32H563xx/573xx, parameter available only on ADC instance: ADC2.\n
5298:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (3) On STM32H5, fast channel allows: 2.5 (sampling) + 12.5 (conversion 12b) = 15 ADC cl
5299:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC c
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 95


5300:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  Rank3_Channel This parameter can be one of the following values:
5301:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0           (3)
5302:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1           (3)
5303:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2           (3)
5304:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3           (3)
5305:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4           (3)
5306:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5           (3)
5307:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
5308:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5309:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5310:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5311:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
5312:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5313:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
5314:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5315:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5316:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
5317:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
5318:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
5319:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
5320:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_19
5321:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
5322:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)
5323:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (2)
5324:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VDDCORE      (2)
5325:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *
5326:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (1) On STM32H563xx/573xx, parameter available only on ADC instance: ADC1.\n
5327:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (2) On STM32H563xx/573xx, parameter available only on ADC instance: ADC2.\n
5328:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (3) On STM32H5, fast channel allows: 2.5 (sampling) + 12.5 (conversion 12b) = 15 ADC cl
5329:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC c
5330:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  Rank4_Channel This parameter can be one of the following values:
5331:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0           (3)
5332:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1           (3)
5333:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2           (3)
5334:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3           (3)
5335:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4           (3)
5336:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5           (3)
5337:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
5338:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5339:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5340:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5341:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
5342:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5343:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
5344:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5345:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5346:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
5347:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
5348:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
5349:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
5350:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_19
5351:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
5352:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)
5353:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (2)
5354:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VDDCORE      (2)
5355:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *
5356:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (1) On STM32H563xx/573xx, parameter available only on ADC instance: ADC1.\n
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 96


5357:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (2) On STM32H563xx/573xx, parameter available only on ADC instance: ADC2.\n
5358:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (3) On STM32H5, fast channel allows: 2.5 (sampling) + 12.5 (conversion 12b) = 15 ADC cl
5359:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC c
5360:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
5361:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
5362:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_ConfigQueueContext(ADC_TypeDef *ADCx,
5363:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                    uint32_t TriggerSource,
5364:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                    uint32_t ExternalTriggerEdge,
5365:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                    uint32_t SequencerNbRanks,
5366:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                    uint32_t Rank1_Channel,
5367:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                    uint32_t Rank2_Channel,
5368:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                    uint32_t Rank3_Channel,
5369:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                    uint32_t Rank4_Channel)
5370:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
5371:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* Set bits with content of parameter "Rankx_Channel" with bits position    */
5372:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* in register depending on literal "LL_ADC_INJ_RANK_x".                    */
5373:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* Parameters "Rankx_Channel" and "LL_ADC_INJ_RANK_x" are used with masks   */
5374:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* because containing other bits reserved for other purpose.                */
5375:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* If parameter "TriggerSource" is set to SW start, then parameter          */
5376:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* "ExternalTriggerEdge" is discarded.                                      */
5377:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   uint32_t is_trigger_not_sw = (uint32_t)((TriggerSource != LL_ADC_INJ_TRIG_SOFTWARE) ? 1UL : 0UL);
5378:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(ADCx->JSQR,
5379:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ADC_JSQR_JEXTSEL |
5380:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ADC_JSQR_JEXTEN  |
5381:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ADC_JSQR_JSQ4    |
5382:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ADC_JSQR_JSQ3    |
5383:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ADC_JSQR_JSQ2    |
5384:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ADC_JSQR_JSQ1    |
5385:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ADC_JSQR_JL,
5386:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              (TriggerSource & ADC_JSQR_JEXTSEL)          |
5387:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              (ExternalTriggerEdge * (is_trigger_not_sw)) |
5388:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              (((Rank4_Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
5389:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****               << (LL_ADC_INJ_RANK_4 & ADC_INJ_RANK_ID_JSQR_MASK)) |
5390:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              (((Rank3_Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
5391:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****               << (LL_ADC_INJ_RANK_3 & ADC_INJ_RANK_ID_JSQR_MASK)) |
5392:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              (((Rank2_Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
5393:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****               << (LL_ADC_INJ_RANK_2 & ADC_INJ_RANK_ID_JSQR_MASK)) |
5394:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              (((Rank1_Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
5395:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****               << (LL_ADC_INJ_RANK_1 & ADC_INJ_RANK_ID_JSQR_MASK)) |
5396:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              SequencerNbRanks
5397:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****             );
5398:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
5399:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
5400:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
5401:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
5402:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
5403:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
5404:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_Channels Configuration of ADC hierarchical scope: channels
5405:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
5406:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
5407:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
5408:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
5409:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Set sampling time of the selected ADC channel
5410:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Unit: ADC clock cycles.
5411:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this device, sampling time is on channel scope: independently
5412:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         of channel mapped on ADC group regular or injected.
5413:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   In case of internal channel (VrefInt, TempSensor, ...) to be
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 97


5414:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         converted:
5415:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         sampling time constraints must be respected (sampling time can be
5416:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         adjusted in function of ADC clock frequency and sampling time
5417:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         setting).
5418:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Refer to device datasheet for timings values (parameters TS_vrefint,
5419:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         TS_temp, ...).
5420:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Conversion time is the addition of sampling time and processing time.
5421:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         On this STM32 series, ADC processing time is:
5422:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - 12.5 ADC clock cycles at ADC resolution 12 bits
5423:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - 10.5 ADC clock cycles at ADC resolution 10 bits
5424:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - 8.5 ADC clock cycles at ADC resolution 8 bits
5425:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - 6.5 ADC clock cycles at ADC resolution 6 bits
5426:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   In case of ADC conversion of internal channel (VrefInt,
5427:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         temperature sensor, ...), a sampling time minimum value
5428:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         is required.
5429:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Refer to device datasheet.
5430:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
5431:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
5432:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
5433:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         on either groups regular or injected.
5434:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll SMPR1    SMP0           LL_ADC_SetChannelSamplingTime\n
5435:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SMPR1    SMP1           LL_ADC_SetChannelSamplingTime\n
5436:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SMPR1    SMP2           LL_ADC_SetChannelSamplingTime\n
5437:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SMPR1    SMP3           LL_ADC_SetChannelSamplingTime\n
5438:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SMPR1    SMP4           LL_ADC_SetChannelSamplingTime\n
5439:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SMPR1    SMP5           LL_ADC_SetChannelSamplingTime\n
5440:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SMPR1    SMP6           LL_ADC_SetChannelSamplingTime\n
5441:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SMPR1    SMP7           LL_ADC_SetChannelSamplingTime\n
5442:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SMPR1    SMP8           LL_ADC_SetChannelSamplingTime\n
5443:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SMPR1    SMP9           LL_ADC_SetChannelSamplingTime\n
5444:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SMPR2    SMP10          LL_ADC_SetChannelSamplingTime\n
5445:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SMPR2    SMP11          LL_ADC_SetChannelSamplingTime\n
5446:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SMPR2    SMP12          LL_ADC_SetChannelSamplingTime\n
5447:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SMPR2    SMP13          LL_ADC_SetChannelSamplingTime\n
5448:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SMPR2    SMP14          LL_ADC_SetChannelSamplingTime\n
5449:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SMPR2    SMP15          LL_ADC_SetChannelSamplingTime\n
5450:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SMPR2    SMP16          LL_ADC_SetChannelSamplingTime\n
5451:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SMPR2    SMP17          LL_ADC_SetChannelSamplingTime\n
5452:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SMPR2    SMP18          LL_ADC_SetChannelSamplingTime
5453:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
5454:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
5455:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0           (3)
5456:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1           (3)
5457:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2           (3)
5458:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3           (3)
5459:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4           (3)
5460:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5           (3)
5461:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
5462:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5463:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5464:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5465:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
5466:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5467:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
5468:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5469:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5470:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 98


5471:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
5472:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
5473:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
5474:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_19
5475:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
5476:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)
5477:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (2)
5478:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VDDCORE      (2)
5479:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *
5480:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (1) On STM32H563xx/573xx, parameter available only on ADC instance: ADC1.\n
5481:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (2) On STM32H563xx/573xx, parameter available only on ADC instance: ADC2.\n
5482:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (3) On STM32H5, fast channel allows: 2.5 (sampling) + 12.5 (conversion 12b) = 15 ADC cl
5483:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC c
5484:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  SamplingTime This parameter can be one of the following values:
5485:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_2CYCLES_5   (1)
5486:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_6CYCLES_5
5487:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_12CYCLES_5
5488:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_24CYCLES_5
5489:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_47CYCLES_5
5490:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_92CYCLES_5
5491:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5
5492:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5
5493:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *
5494:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (1) On some devices, ADC sampling time 2.5 ADC clock cycles
5495:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             can be replaced by 3.5 ADC clock cycles.
5496:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
5497:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
5498:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
5499:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t Sa
5500:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
  63              		.loc 2 5500 1 is_stmt 1 view -0
  64              		.cfi_startproc
  65              		@ args = 0, pretend = 0, frame = 0
  66              		@ frame_needed = 0, uses_anonymous_args = 0
  67              		@ link register save eliminated.
  68              		.loc 2 5500 1 is_stmt 0 view .LVU5
  69 0000 10B4     		push	{r4}
  70              	.LCFI0:
  71              		.cfi_def_cfa_offset 4
  72              		.cfi_offset 4, -4
5501:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* Set bits with content of parameter "SamplingTime" with bits position     */
5502:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* in register and register position depending on parameter "Channel".      */
5503:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* Parameter "Channel" is used with masks because containing                */
5504:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* other bits reserved for other purpose.                                   */
5505:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
  73              		.loc 2 5505 3 is_stmt 1 view .LVU6
  74              		.loc 2 5505 25 is_stmt 0 view .LVU7
  75 0002 1430     		adds	r0, r0, #20
  76              	.LVL3:
  77              		.loc 2 5505 25 view .LVU8
  78 0004 4B0E     		lsrs	r3, r1, #25
  79 0006 9B00     		lsls	r3, r3, #2
  80 0008 03F00403 		and	r3, r3, #4
  81              	.LVL4:
5506:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_S
5507:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
5508:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(*preg,
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 99


  82              		.loc 2 5508 3 is_stmt 1 view .LVU9
  83 000c C458     		ldr	r4, [r0, r3]
  84 000e C1F30451 		ubfx	r1, r1, #20, #5
  85              	.LVL5:
  86              		.loc 2 5508 3 is_stmt 0 view .LVU10
  87 0012 4FF0070C 		mov	ip, #7
  88 0016 0CFA01FC 		lsl	ip, ip, r1
  89 001a 24EA0C0C 		bic	ip, r4, ip
  90 001e 8A40     		lsls	r2, r2, r1
  91              	.LVL6:
  92              		.loc 2 5508 3 view .LVU11
  93 0020 4CEA0202 		orr	r2, ip, r2
  94 0024 C250     		str	r2, [r0, r3]
5509:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
5510:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BIT
5511:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
  95              		.loc 2 5511 1 view .LVU12
  96 0026 5DF8044B 		ldr	r4, [sp], #4
  97              	.LCFI1:
  98              		.cfi_restore 4
  99              		.cfi_def_cfa_offset 0
 100 002a 7047     		bx	lr
 101              		.cfi_endproc
 102              	.LFE222:
 104              		.section	.text.HAL_ADCEx_Calibration_Start,"ax",%progbits
 105              		.align	1
 106              		.global	HAL_ADCEx_Calibration_Start
 107              		.syntax unified
 108              		.thumb
 109              		.thumb_func
 111              	HAL_ADCEx_Calibration_Start:
 112              	.LVL7:
 113              	.LFB330:
   1:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /**
   2:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   ******************************************************************************
   3:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @file    stm32h5xx_hal_adc_ex.c
   4:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @author  MCD Application Team
   5:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @brief   This file provides firmware functions to manage the following
   6:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *          functionalities of the Analog to Digital Converter (ADC)
   7:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *          peripheral:
   8:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *           + Peripheral Control functions
   9:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *          Other functions (generic functions) are available in file
  10:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *          "stm32h5xx_hal_adc.c".
  11:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *
  12:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   ******************************************************************************
  13:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @attention
  14:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *
  15:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * Copyright (c) 2023 STMicroelectronics.
  16:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * All rights reserved.
  17:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *
  18:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * This software is licensed under terms that can be found in the LICENSE file
  19:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * in the root directory of this software component.
  20:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  21:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *
  22:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   ******************************************************************************
  23:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   @verbatim
  24:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   [..]
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 100


  25:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   (@) Sections "ADC peripheral features" and "How to use this driver" are
  26:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       available in file of generic functions "stm32h5xx_hal_adc.c".
  27:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   [..]
  28:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   @endverbatim
  29:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   ******************************************************************************
  30:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   */
  31:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
  32:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /* Includes ------------------------------------------------------------------*/
  33:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** #include "stm32h5xx_hal.h"
  34:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
  35:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /** @addtogroup STM32H5xx_HAL_Driver
  36:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @{
  37:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   */
  38:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
  39:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /** @defgroup ADCEx ADCEx
  40:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @brief ADC Extended HAL module driver
  41:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @{
  42:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   */
  43:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
  44:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** #ifdef HAL_ADC_MODULE_ENABLED
  45:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
  46:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /* Private typedef -----------------------------------------------------------*/
  47:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /* Private define ------------------------------------------------------------*/
  48:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
  49:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /** @defgroup ADCEx_Private_Constants ADC Extended Private Constants
  50:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @{
  51:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   */
  52:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
  53:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** #define ADC_JSQR_FIELDS      ((ADC_JSQR_JL | ADC_JSQR_JEXTSEL | ADC_JSQR_JEXTEN |\
  54:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                ADC_JSQR_JSQ1  | ADC_JSQR_JSQ2 |\
  55:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                ADC_JSQR_JSQ3 | ADC_JSQR_JSQ4 ))           /*!< ADC_JSQR fields of p
  56:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                              be updated anytime once the ADC is enabled */
  57:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
  58:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /* Fixed timeout value for ADC calibration.                                   */
  59:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /* Fixed timeout value for ADC calibration.                                     */
  60:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /* Values defined to be higher than worst cases: low clock frequency,           */
  61:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /* maximum prescalers.                                                          */
  62:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /* Ex of profile low frequency : f_ADC at 0.125 Mhz (minimum value              */
  63:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /* according to Data sheet), calibration_time MAX = 165010 / f_ADC              */
  64:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /*           165010 / 125000 = 1.32s                                            */
  65:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /* At maximum CPU speed (480 MHz), this means                                   */
  66:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /*    1.32 * 480 MHz = 633600000 CPU cycles                                     */
  67:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** #define ADC_CALIBRATION_TIMEOUT         (633600000UL)   /*!< ADC calibration time-out value */
  68:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
  69:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /**
  70:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @}
  71:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   */
  72:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
  73:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /* Private macro -------------------------------------------------------------*/
  74:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /* Private variables ---------------------------------------------------------*/
  75:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /* Private function prototypes -----------------------------------------------*/
  76:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /* Exported functions --------------------------------------------------------*/
  77:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
  78:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /** @defgroup ADCEx_Exported_Functions ADC Extended Exported Functions
  79:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @{
  80:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   */
  81:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 101


  82:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /** @defgroup ADCEx_Exported_Functions_Group1 Extended Input and Output operation functions
  83:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @brief    Extended IO operation functions
  84:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *
  85:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** @verbatim
  86:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****  ===============================================================================
  87:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                       ##### IO operation functions #####
  88:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****  ===============================================================================
  89:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     [..]  This section provides functions allowing to:
  90:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
  91:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       (+) Perform the ADC self-calibration for single or differential ending.
  92:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       (+) Get calibration factors for single or differential ending.
  93:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       (+) Set calibration factors for single or differential ending.
  94:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
  95:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       (+) Start conversion of ADC group injected.
  96:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       (+) Stop conversion of ADC group injected.
  97:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       (+) Poll for conversion complete on ADC group injected.
  98:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       (+) Get result of ADC group injected channel conversion.
  99:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       (+) Start conversion of ADC group injected and enable interruptions.
 100:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       (+) Stop conversion of ADC group injected and disable interruptions.
 101:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 102:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       (+) When multimode feature is available, start multimode and enable DMA transfer.
 103:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       (+) Stop multimode and disable ADC DMA transfer.
 104:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       (+) Get result of multimode conversion.
 105:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 106:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** @endverbatim
 107:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @{
 108:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   */
 109:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 110:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /**
 111:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @brief  Perform an ADC automatic self-calibration
 112:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         Calibration prerequisite: ADC must be disabled (execute this
 113:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         function before HAL_ADC_Start() or after HAL_ADC_Stop() ).
 114:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @param  hadc       ADC handle
 115:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @param  SingleDiff Selection of single-ended or differential input
 116:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         This parameter can be one of the following values:
 117:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
 118:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
 119:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @retval HAL status
 120:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   */
 121:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
 122:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** {
 114              		.loc 1 122 1 is_stmt 1 view -0
 115              		.cfi_startproc
 116              		@ args = 0, pretend = 0, frame = 8
 117              		@ frame_needed = 0, uses_anonymous_args = 0
 118              		.loc 1 122 1 is_stmt 0 view .LVU14
 119 0000 30B5     		push	{r4, r5, lr}
 120              	.LCFI2:
 121              		.cfi_def_cfa_offset 12
 122              		.cfi_offset 4, -12
 123              		.cfi_offset 5, -8
 124              		.cfi_offset 14, -4
 125 0002 83B0     		sub	sp, sp, #12
 126              	.LCFI3:
 127              		.cfi_def_cfa_offset 24
 123:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status;
 128              		.loc 1 123 3 is_stmt 1 view .LVU15
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 102


 124:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   __IO uint32_t wait_loop_index = 0UL;
 129              		.loc 1 124 3 view .LVU16
 130              		.loc 1 124 17 is_stmt 0 view .LVU17
 131 0004 0023     		movs	r3, #0
 132 0006 0193     		str	r3, [sp, #4]
 125:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 126:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Check the parameters */
 127:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 133              		.loc 1 127 3 is_stmt 1 view .LVU18
 128:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));
 134              		.loc 1 128 3 view .LVU19
 129:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 130:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Process locked */
 131:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   __HAL_LOCK(hadc);
 135              		.loc 1 131 3 view .LVU20
 136              		.loc 1 131 3 view .LVU21
 137 0008 90F85430 		ldrb	r3, [r0, #84]	@ zero_extendqisi2
 138 000c 012B     		cmp	r3, #1
 139 000e 41D0     		beq	.L11
 140 0010 0446     		mov	r4, r0
 141 0012 0D46     		mov	r5, r1
 142              		.loc 1 131 3 discriminator 2 view .LVU22
 143 0014 0123     		movs	r3, #1
 144 0016 80F85430 		strb	r3, [r0, #84]
 145              		.loc 1 131 3 view .LVU23
 132:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 133:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Calibration prerequisite: ADC must be disabled. */
 134:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 135:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Disable the ADC (if not already disabled) */
 136:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   tmp_hal_status = ADC_Disable(hadc);
 146              		.loc 1 136 3 view .LVU24
 147              		.loc 1 136 20 is_stmt 0 view .LVU25
 148 001a FFF7FEFF 		bl	ADC_Disable
 149              	.LVL8:
 137:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 138:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Check if ADC is effectively disabled */
 139:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   if (tmp_hal_status == HAL_OK)
 150              		.loc 1 139 3 is_stmt 1 view .LVU26
 151              		.loc 1 139 6 is_stmt 0 view .LVU27
 152 001e 80BB     		cbnz	r0, .L6
 140:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   {
 141:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Set ADC state */
 142:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     ADC_STATE_CLR_SET(hadc->State,
 153              		.loc 1 142 5 is_stmt 1 view .LVU28
 154 0020 A36D     		ldr	r3, [r4, #88]
 155 0022 23F48853 		bic	r3, r3, #4352
 156 0026 23F00203 		bic	r3, r3, #2
 157 002a 43F00203 		orr	r3, r3, #2
 158 002e A365     		str	r3, [r4, #88]
 143:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                       HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
 144:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                       HAL_ADC_STATE_BUSY_INTERNAL);
 145:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 146:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Start ADC calibration in mode single-ended or differential */
 147:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 159              		.loc 1 147 5 view .LVU29
 160 0030 2268     		ldr	r2, [r4]
 161              	.LVL9:
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 103


 162              	.LBB242:
 163              	.LBI242:
5512:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
5513:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
5514:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get sampling time of the selected ADC channel
5515:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Unit: ADC clock cycles.
5516:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this device, sampling time is on channel scope: independently
5517:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         of channel mapped on ADC group regular or injected.
5518:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Conversion time is the addition of sampling time and processing time.
5519:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         On this STM32 series, ADC processing time is:
5520:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - 12.5 ADC clock cycles at ADC resolution 12 bits
5521:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - 10.5 ADC clock cycles at ADC resolution 10 bits
5522:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - 8.5 ADC clock cycles at ADC resolution 8 bits
5523:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - 6.5 ADC clock cycles at ADC resolution 6 bits
5524:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll SMPR1    SMP0           LL_ADC_GetChannelSamplingTime\n
5525:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SMPR1    SMP1           LL_ADC_GetChannelSamplingTime\n
5526:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SMPR1    SMP2           LL_ADC_GetChannelSamplingTime\n
5527:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SMPR1    SMP3           LL_ADC_GetChannelSamplingTime\n
5528:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SMPR1    SMP4           LL_ADC_GetChannelSamplingTime\n
5529:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SMPR1    SMP5           LL_ADC_GetChannelSamplingTime\n
5530:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SMPR1    SMP6           LL_ADC_GetChannelSamplingTime\n
5531:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SMPR1    SMP7           LL_ADC_GetChannelSamplingTime\n
5532:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SMPR1    SMP8           LL_ADC_GetChannelSamplingTime\n
5533:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SMPR1    SMP9           LL_ADC_GetChannelSamplingTime\n
5534:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SMPR2    SMP10          LL_ADC_GetChannelSamplingTime\n
5535:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SMPR2    SMP11          LL_ADC_GetChannelSamplingTime\n
5536:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SMPR2    SMP12          LL_ADC_GetChannelSamplingTime\n
5537:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SMPR2    SMP13          LL_ADC_GetChannelSamplingTime\n
5538:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SMPR2    SMP14          LL_ADC_GetChannelSamplingTime\n
5539:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SMPR2    SMP15          LL_ADC_GetChannelSamplingTime\n
5540:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SMPR2    SMP16          LL_ADC_GetChannelSamplingTime\n
5541:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SMPR2    SMP17          LL_ADC_GetChannelSamplingTime\n
5542:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         SMPR2    SMP18          LL_ADC_GetChannelSamplingTime
5543:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
5544:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
5545:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_0           (3)
5546:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1           (3)
5547:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2           (3)
5548:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3           (3)
5549:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4           (3)
5550:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5           (3)
5551:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
5552:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5553:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5554:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5555:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
5556:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5557:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
5558:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5559:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5560:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
5561:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_16
5562:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_17
5563:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_18
5564:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_19
5565:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
5566:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 104


5567:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VBAT         (2)
5568:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_VDDCORE      (2)
5569:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *
5570:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (1) On STM32H563xx/573xx, parameter available only on ADC instance: ADC1.\n
5571:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (2) On STM32H563xx/573xx, parameter available only on ADC instance: ADC2.\n
5572:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (3) On STM32H5, fast channel allows: 2.5 (sampling) + 12.5 (conversion 12b) = 15 ADC cl
5573:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC c
5574:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
5575:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_2CYCLES_5   (1)
5576:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_6CYCLES_5
5577:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_12CYCLES_5
5578:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_24CYCLES_5
5579:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_47CYCLES_5
5580:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_92CYCLES_5
5581:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5
5582:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5
5583:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *
5584:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (1) On some devices, ADC sampling time 2.5 ADC clock cycles
5585:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             can be replaced by 3.5 ADC clock cycles.
5586:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
5587:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
5588:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetChannelSamplingTime(const ADC_TypeDef *ADCx, uint32_t Channel)
5589:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
5590:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOF
5591:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                                  >> ADC_SMPRX_REGOFFSET_POS));
5592:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
5593:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(*preg,
5594:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                              ADC_SMPR1_SMP0
5595:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                              << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BI
5596:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                     >> ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_P
5597:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                    );
5598:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
5599:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
5600:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
5601:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Set mode single-ended or differential input of the selected
5602:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC channel.
5603:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Channel ending is on channel scope: independently of channel mapped
5604:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         on ADC group regular or injected.
5605:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         In differential mode: Differential measurement is carried out
5606:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         between the selected channel 'i' (positive input) and
5607:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         channel 'i+1' (negative input). Only channel 'i' has to be
5608:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         configured, channel 'i+1' is configured automatically.
5609:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Refer to Reference Manual to ensure the selected channel is
5610:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         available in differential mode.
5611:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         For example, internal channels (VrefInt, TempSensor, ...) are
5612:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         not available in differential mode.
5613:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   When configuring a channel 'i' in differential mode,
5614:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         the channel 'i+1' is not usable separately.
5615:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   For ADC channels configured in differential mode, both inputs
5616:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         should be biased at (Vref+)/2 +/-200mV.
5617:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (Vref+ is the analog voltage reference)
5618:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
5619:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
5620:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC must be ADC disabled.
5621:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   One or several values can be selected.
5622:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Example: (LL_ADC_CHANNEL_4 | LL_ADC_CHANNEL_12 | ...)
5623:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll DIFSEL   DIFSEL         LL_ADC_SetChannelSingleDiff
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 105


5624:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
5625:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  Channel This parameter can be one of the following values:
5626:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1
5627:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2
5628:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3
5629:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4
5630:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5
5631:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
5632:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5633:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5634:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5635:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
5636:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5637:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
5638:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5639:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5640:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
5641:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  SingleDiff This parameter can be a combination of the following values:
5642:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SINGLE_ENDED
5643:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
5644:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
5645:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
5646:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t Sing
5647:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
5648:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* Bits of channels in single or differential mode are set only for         */
5649:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* differential mode (for single mode, mask of bits allowed to be set is    */
5650:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* shifted out of range of bits of channels in single or differential mode. */
5651:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(ADCx->DIFSEL,
5652:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
5653:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
5654:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
5655:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
5656:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
5657:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
5658:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get mode single-ended or differential input of the selected
5659:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC channel.
5660:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   When configuring a channel 'i' in differential mode,
5661:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         the channel 'i+1' is not usable separately.
5662:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Therefore, to ensure a channel is configured in single-ended mode,
5663:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         the configuration of channel itself and the channel 'i-1' must be
5664:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         read back (to ensure that the selected channel channel has not been
5665:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         configured in differential mode by the previous channel).
5666:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Refer to Reference Manual to ensure the selected channel is
5667:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         available in differential mode.
5668:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         For example, internal channels (VrefInt, TempSensor, ...) are
5669:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         not available in differential mode.
5670:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   When configuring a channel 'i' in differential mode,
5671:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         the channel 'i+1' is not usable separately.
5672:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   One or several values can be selected. In this case, the value
5673:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         returned is null if all channels are in single ended-mode.
5674:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Example: (LL_ADC_CHANNEL_4 | LL_ADC_CHANNEL_12 | ...)
5675:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll DIFSEL   DIFSEL         LL_ADC_GetChannelSingleDiff
5676:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
5677:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  Channel This parameter can be a combination of the following values:
5678:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_1
5679:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_2
5680:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_3
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 106


5681:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_4
5682:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_5
5683:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_6
5684:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_7
5685:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_8
5686:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_9
5687:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_10
5688:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_11
5689:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_12
5690:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_13
5691:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_14
5692:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_CHANNEL_15
5693:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval 0: channel in single-ended mode, else: channel in differential mode
5694:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
5695:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetChannelSingleDiff(const ADC_TypeDef *ADCx, uint32_t Channel)
5696:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
5697:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->DIFSEL, (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)));
5698:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
5699:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
5700:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
5701:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
5702:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
5703:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
5704:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_AnalogWatchdog Configuration of ADC transversal scope: an
5705:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
5706:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
5707:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
5708:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
5709:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Set ADC analog watchdog monitored channels:
5710:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         a single channel, multiple channels or all channels,
5711:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         on ADC groups regular and-or injected.
5712:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Once monitored channels are selected, analog watchdog
5713:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         is enabled.
5714:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   In case of need to define a single channel to monitor
5715:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         with analog watchdog from sequencer channel definition,
5716:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         use helper macro @ref __LL_ADC_ANALOGWD_CHANNEL_GROUP().
5717:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, there are 2 kinds of analog watchdog
5718:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         instance:
5719:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - AWD standard (instance AWD1):
5720:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           - channels monitored: can monitor 1 channel or all channels.
5721:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           - groups monitored: ADC groups regular and-or injected.
5722:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           - resolution: resolution is not limited (corresponds to
5723:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             ADC resolution configured).
5724:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - AWD flexible (instances AWD2, AWD3):
5725:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           - channels monitored: flexible on channels monitored, selection is
5726:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             channel wise, from from 1 to all channels.
5727:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             Specificity of this analog watchdog: Multiple channels can
5728:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             be selected. For example:
5729:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             (LL_ADC_AWD_CHANNEL4_REG_INJ | LL_ADC_AWD_CHANNEL5_REG_INJ | ...)
5730:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           - groups monitored: not selection possible (monitoring on both
5731:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             groups regular and injected).
5732:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             Channels selected are monitored on groups regular and injected:
5733:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG_INJ (do not use parameters
5734:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG and LL_ADC_AWD_CHANNELxx_INJ)
5735:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           - resolution: resolution is limited to 8 bits: if ADC resolution is
5736:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             12 bits the 4 LSB are ignored, if ADC resolution is 10 bits
5737:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             the 2 LSB are ignored.
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 107


5738:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
5739:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
5740:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
5741:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         on either groups regular or injected.
5742:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CFGR     AWD1CH         LL_ADC_SetAnalogWDMonitChannels\n
5743:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         CFGR     AWD1SGL        LL_ADC_SetAnalogWDMonitChannels\n
5744:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         CFGR     AWD1EN         LL_ADC_SetAnalogWDMonitChannels\n
5745:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         CFGR     JAWD1EN        LL_ADC_SetAnalogWDMonitChannels\n
5746:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         AWD2CR   AWD2CH         LL_ADC_SetAnalogWDMonitChannels\n
5747:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         AWD3CR   AWD3CH         LL_ADC_SetAnalogWDMonitChannels
5748:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
5749:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
5750:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
5751:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD2
5752:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD3
5753:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  AWDChannelGroup This parameter can be one of the following values:
5754:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_DISABLE
5755:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG        (0)
5756:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_INJ        (0)
5757:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG_INJ
5758:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG           (0)
5759:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_INJ           (0)
5760:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG_INJ
5761:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG           (0)
5762:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_INJ           (0)
5763:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG_INJ
5764:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG           (0)
5765:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_INJ           (0)
5766:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG_INJ
5767:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG           (0)
5768:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_INJ           (0)
5769:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG_INJ
5770:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG           (0)
5771:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_INJ           (0)
5772:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG_INJ
5773:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG           (0)
5774:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_INJ           (0)
5775:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG_INJ
5776:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG           (0)
5777:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_INJ           (0)
5778:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG_INJ
5779:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG           (0)
5780:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_INJ           (0)
5781:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG_INJ
5782:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG           (0)
5783:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_INJ           (0)
5784:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG_INJ
5785:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG           (0)
5786:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_INJ           (0)
5787:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG_INJ
5788:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG          (0)
5789:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_INJ          (0)
5790:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG_INJ
5791:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG          (0)
5792:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_INJ          (0)
5793:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG_INJ
5794:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG          (0)
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 108


5795:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_INJ          (0)
5796:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG_INJ
5797:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG          (0)
5798:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_INJ          (0)
5799:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG_INJ
5800:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG          (0)
5801:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_INJ          (0)
5802:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG_INJ
5803:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG          (0)
5804:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_INJ          (0)
5805:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG_INJ
5806:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG          (0)
5807:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_INJ          (0)
5808:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG_INJ
5809:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG          (0)
5810:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_INJ          (0)
5811:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG_INJ
5812:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG          (0)
5813:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_INJ          (0)
5814:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG_INJ
5815:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_19_REG          (0)
5816:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_19_INJ          (0)
5817:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_19_REG_INJ
5818:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VREFINT_REG          (0)(1)
5819:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VREFINT_INJ          (0)(1)
5820:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VREFINT_REG_INJ         (1)
5821:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_REG       (0)(1)
5822:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_INJ       (0)(1)
5823:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_REG_INJ      (1)
5824:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_REG             (0)(2)
5825:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_INJ             (0)(2)
5826:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VBAT_REG_INJ            (2)
5827:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VDDCORE_REG          (0)(2)
5828:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VDDCORE_INJ          (0)(2)
5829:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CH_VDDCORE_REG_INJ         (2)
5830:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *
5831:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (0) On STM32H5, parameter available only on analog watchdog number: AWD1.\n
5832:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (1) On STM32H563xx/573xx, parameter available only on ADC instance: ADC1.
5833:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (2) On STM32H563xx/573xx, parameter available only on ADC instance: ADC2.
5834:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
5835:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
5836:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWD
5837:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
5838:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* Set bits with content of parameter "AWDChannelGroup" with bits position  */
5839:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* in register and register position depending on parameter "AWDy".         */
5840:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* Parameters "AWDChannelGroup" and "AWDy" are used with masks because      */
5841:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* containing other bits reserved for other purpose.                        */
5842:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR,
5843:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_RE
5844:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              + ((AWDy & ADC_AWD_CR12_REGOFFSETGAP_MASK)
5845:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                 * ADC_AWD_CR12_REGOFFSETGAP_VAL));
5846:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
5847:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(*preg,
5848:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              (AWDy & ADC_AWD_CR_ALL_CHANNEL_MASK),
5849:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              AWDChannelGroup & AWDy);
5850:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
5851:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 109


5852:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
5853:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get ADC analog watchdog monitored channel.
5854:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Usage of the returned channel number:
5855:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - To reinject this channel into another function LL_ADC_xxx:
5856:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           the returned channel number is only partly formatted on definition
5857:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared
5858:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           with parts of literals LL_ADC_CHANNEL_x or using
5859:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
5860:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           Then the selected literal LL_ADC_CHANNEL_x can be used
5861:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           as parameter for another function.
5862:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - To get the channel number in decimal format:
5863:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           process the returned value with the helper macro
5864:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
5865:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           Applicable only when the analog watchdog is set to monitor
5866:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           one channel.
5867:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, there are 2 kinds of analog watchdog
5868:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         instance:
5869:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - AWD standard (instance AWD1):
5870:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           - channels monitored: can monitor 1 channel or all channels.
5871:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           - groups monitored: ADC groups regular and-or injected.
5872:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           - resolution: resolution is not limited (corresponds to
5873:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             ADC resolution configured).
5874:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - AWD flexible (instances AWD2, AWD3):
5875:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           - channels monitored: flexible on channels monitored, selection is
5876:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             channel wise, from from 1 to all channels.
5877:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             Specificity of this analog watchdog: Multiple channels can
5878:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             be selected. For example:
5879:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             (LL_ADC_AWD_CHANNEL4_REG_INJ | LL_ADC_AWD_CHANNEL5_REG_INJ | ...)
5880:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           - groups monitored: not selection possible (monitoring on both
5881:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             groups regular and injected).
5882:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             Channels selected are monitored on groups regular and injected:
5883:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG_INJ (do not use parameters
5884:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG and LL_ADC_AWD_CHANNELxx_INJ)
5885:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           - resolution: resolution is limited to 8 bits: if ADC resolution is
5886:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             12 bits the 4 LSB are ignored, if ADC resolution is 10 bits
5887:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             the 2 LSB are ignored.
5888:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
5889:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
5890:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
5891:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         on either groups regular or injected.
5892:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CFGR     AWD1CH         LL_ADC_GetAnalogWDMonitChannels\n
5893:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         CFGR     AWD1SGL        LL_ADC_GetAnalogWDMonitChannels\n
5894:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         CFGR     AWD1EN         LL_ADC_GetAnalogWDMonitChannels\n
5895:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         CFGR     JAWD1EN        LL_ADC_GetAnalogWDMonitChannels\n
5896:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         AWD2CR   AWD2CH         LL_ADC_GetAnalogWDMonitChannels\n
5897:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         AWD3CR   AWD3CH         LL_ADC_GetAnalogWDMonitChannels
5898:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
5899:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
5900:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
5901:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD2 (1)
5902:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD3 (1)
5903:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *
5904:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (1) On this AWD number, monitored channel can be retrieved
5905:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             if only 1 channel is programmed (or none or all channels).
5906:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             This function cannot retrieve monitored channel if
5907:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             multiple channels are programmed simultaneously
5908:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             by bitfield.
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 110


5909:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
5910:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_DISABLE
5911:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG        (0)
5912:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_INJ        (0)
5913:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG_INJ
5914:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG           (0)
5915:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_INJ           (0)
5916:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG_INJ
5917:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG           (0)
5918:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_INJ           (0)
5919:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG_INJ
5920:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG           (0)
5921:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_INJ           (0)
5922:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG_INJ
5923:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG           (0)
5924:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_INJ           (0)
5925:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG_INJ
5926:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG           (0)
5927:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_INJ           (0)
5928:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG_INJ
5929:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG           (0)
5930:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_INJ           (0)
5931:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG_INJ
5932:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG           (0)
5933:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_INJ           (0)
5934:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG_INJ
5935:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG           (0)
5936:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_INJ           (0)
5937:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG_INJ
5938:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG           (0)
5939:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_INJ           (0)
5940:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG_INJ
5941:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG           (0)
5942:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_INJ           (0)
5943:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG_INJ
5944:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG          (0)
5945:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_INJ          (0)
5946:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG_INJ
5947:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG          (0)
5948:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_INJ          (0)
5949:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG_INJ
5950:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG          (0)
5951:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_INJ          (0)
5952:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG_INJ
5953:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG          (0)
5954:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_INJ          (0)
5955:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG_INJ
5956:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG          (0)
5957:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_INJ          (0)
5958:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG_INJ
5959:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG          (0)
5960:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_INJ          (0)
5961:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG_INJ
5962:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG          (0)
5963:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_INJ          (0)
5964:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG_INJ
5965:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG          (0)
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 111


5966:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_INJ          (0)
5967:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG_INJ
5968:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG          (0)
5969:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_INJ          (0)
5970:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG_INJ
5971:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_19_REG          (0)
5972:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_19_INJ          (0)
5973:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_CHANNEL_19_REG_INJ
5974:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *
5975:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (0) On STM32H5, parameter available only on analog watchdog number: AWD1.
5976:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
5977:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetAnalogWDMonitChannels(const ADC_TypeDef *ADCx, uint32_t AWDy)
5978:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
5979:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR,
5980:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                    ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_
5981:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                    + ((AWDy & ADC_AWD_CR12_REGOFFSETGAP_MASK)
5982:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                       * ADC_AWD_CR12_REGOFFSETGAP_VAL));
5983:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
5984:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   uint32_t analog_wd_monit_channels = (READ_BIT(*preg, AWDy) & AWDy & ADC_AWD_CR_ALL_CHANNEL_MASK);
5985:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
5986:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* If "analog_wd_monit_channels" == 0, then the selected AWD is disabled       */
5987:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* (parameter value LL_ADC_AWD_DISABLE).                                    */
5988:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* Else, the selected AWD is enabled and is monitoring a group of channels  */
5989:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* or a single channel.                                                     */
5990:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   if (analog_wd_monit_channels != 0UL)
5991:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   {
5992:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****     if (AWDy == LL_ADC_AWD1)
5993:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****     {
5994:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****       if ((analog_wd_monit_channels & ADC_CFGR_AWD1SGL) == 0UL)
5995:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****       {
5996:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****         /* AWD monitoring a group of channels */
5997:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****         analog_wd_monit_channels = ((analog_wd_monit_channels
5998:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                      | (ADC_AWD_CR23_CHANNEL_MASK)
5999:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                     )
6000:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                     & (~(ADC_CFGR_AWD1CH))
6001:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                    );
6002:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****       }
6003:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****       else
6004:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****       {
6005:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****         /* AWD monitoring a single channel */
6006:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****         analog_wd_monit_channels = (analog_wd_monit_channels
6007:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                     | (ADC_AWD2CR_AWD2CH_0 << (analog_wd_monit_channels >> ADC_CFGR
6008:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                    );
6009:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****       }
6010:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****     }
6011:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****     else
6012:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****     {
6013:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****       if ((analog_wd_monit_channels & ADC_AWD_CR23_CHANNEL_MASK) == ADC_AWD_CR23_CHANNEL_MASK)
6014:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****       {
6015:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****         /* AWD monitoring a group of channels */
6016:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****         analog_wd_monit_channels = (ADC_AWD_CR23_CHANNEL_MASK
6017:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                     | ((ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN))
6018:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                    );
6019:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****       }
6020:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****       else
6021:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****       {
6022:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****         /* AWD monitoring a single channel */
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 112


6023:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****         /* AWD monitoring a group of channels */
6024:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****         analog_wd_monit_channels = (analog_wd_monit_channels
6025:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                     | (ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL)
6026:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                     | (__LL_ADC_CHANNEL_TO_DECIMAL_NB(analog_wd_monit_channels) << 
6027:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                    );
6028:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****       }
6029:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****     }
6030:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   }
6031:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
6032:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return analog_wd_monit_channels;
6033:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
6034:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
6035:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
6036:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Set ADC analog watchdog thresholds value of both thresholds
6037:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         high and low.
6038:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   If value of only one threshold high or low must be set,
6039:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         use function @ref LL_ADC_SetAnalogWDThresholds().
6040:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   In case of ADC resolution different of 12 bits,
6041:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         analog watchdog thresholds data require a specific shift.
6042:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Use helper macro @ref __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION().
6043:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, there are 2 kinds of analog watchdog
6044:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         instance:
6045:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - AWD standard (instance AWD1):
6046:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           - channels monitored: can monitor 1 channel or all channels.
6047:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           - groups monitored: ADC groups regular and-or injected.
6048:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           - resolution: resolution is not limited (corresponds to
6049:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             ADC resolution configured).
6050:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - AWD flexible (instances AWD2, AWD3):
6051:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           - channels monitored: flexible on channels monitored, selection is
6052:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             channel wise, from from 1 to all channels.
6053:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             Specificity of this analog watchdog: Multiple channels can
6054:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             be selected. For example:
6055:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             (LL_ADC_AWD_CHANNEL4_REG_INJ | LL_ADC_AWD_CHANNEL5_REG_INJ | ...)
6056:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           - groups monitored: not selection possible (monitoring on both
6057:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             groups regular and injected).
6058:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             Channels selected are monitored on groups regular and injected:
6059:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG_INJ (do not use parameters
6060:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG and LL_ADC_AWD_CHANNELxx_INJ)
6061:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           - resolution: resolution is limited to 8 bits: if ADC resolution is
6062:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             12 bits the 4 LSB are ignored, if ADC resolution is 10 bits
6063:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             the 2 LSB are ignored.
6064:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   If ADC oversampling is enabled, ADC analog watchdog thresholds are
6065:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         impacted: the comparison of analog watchdog thresholds is done on
6066:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         oversampling final computation (after ratio and shift application):
6067:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC data register bitfield [15:4] (12 most significant bits).
6068:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Examples:
6069:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - Oversampling ratio and shift selected to have ADC conversion data
6070:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           on 12 bits (ratio 16 and shift 4, or ratio 32 and shift 5, ...):
6071:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           ADC analog watchdog thresholds must be divided by 16.
6072:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - Oversampling ratio and shift selected to have ADC conversion data
6073:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           on 14 bits (ratio 16 and shift 2, or ratio 32 and shift 3, ...):
6074:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           ADC analog watchdog thresholds must be divided by 4.
6075:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - Oversampling ratio and shift selected to have ADC conversion data
6076:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           on 16 bits (ratio 16 and shift none, or ratio 32 and shift 1, ...):
6077:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           ADC analog watchdog thresholds match directly to ADC data register.
6078:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll TR1      HT1            LL_ADC_ConfigAnalogWDThresholds\n
6079:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         TR2      HT2            LL_ADC_ConfigAnalogWDThresholds\n
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 113


6080:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         TR3      HT3            LL_ADC_ConfigAnalogWDThresholds\n
6081:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         TR1      LT1            LL_ADC_ConfigAnalogWDThresholds\n
6082:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         TR2      LT2            LL_ADC_ConfigAnalogWDThresholds\n
6083:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         TR3      LT3            LL_ADC_ConfigAnalogWDThresholds
6084:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
6085:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
6086:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
6087:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD2
6088:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD3
6089:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  AWDThresholdHighValue Value between Min_Data=0x000 and Max_Data=0xFFF
6090:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  AWDThresholdLowValue Value between Min_Data=0x000 and Max_Data=0xFFF
6091:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
6092:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
6093:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ConfigAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWD
6094:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                      uint32_t AWDThresholdLowValue)
6095:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
6096:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* Set bits with content of parameter "AWDThresholdxxxValue" with bits      */
6097:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* position in register and register position depending on parameter        */
6098:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* "AWDy".                                                                  */
6099:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* Parameters "AWDy" and "AWDThresholdxxxValue" are used with masks because */
6100:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* containing other bits reserved for other purpose.                        */
6101:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->TR1,
6102:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              ((AWDy & ADC_AWD_TRX_REGOFFSET_MASK) >> ADC_AWD_TRX_RE
6103:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
6104:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(*preg,
6105:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ADC_TR1_HT1 | ADC_TR1_LT1,
6106:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              (AWDThresholdHighValue << ADC_TR1_HT1_BITOFFSET_POS) | AWDThresholdLowValue);
6107:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
6108:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
6109:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
6110:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Set ADC analog watchdog threshold value of threshold
6111:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         high or low.
6112:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   If values of both thresholds high or low must be set,
6113:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         use function @ref LL_ADC_ConfigAnalogWDThresholds().
6114:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   In case of ADC resolution different of 12 bits,
6115:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         analog watchdog thresholds data require a specific shift.
6116:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Use helper macro @ref __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION().
6117:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, there are 2 kinds of analog watchdog
6118:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         instance:
6119:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - AWD standard (instance AWD1):
6120:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           - channels monitored: can monitor 1 channel or all channels.
6121:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           - groups monitored: ADC groups regular and-or injected.
6122:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           - resolution: resolution is not limited (corresponds to
6123:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             ADC resolution configured).
6124:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - AWD flexible (instances AWD2, AWD3):
6125:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           - channels monitored: flexible on channels monitored, selection is
6126:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             channel wise, from from 1 to all channels.
6127:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             Specificity of this analog watchdog: Multiple channels can
6128:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             be selected. For example:
6129:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             (LL_ADC_AWD_CHANNEL4_REG_INJ | LL_ADC_AWD_CHANNEL5_REG_INJ | ...)
6130:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           - groups monitored: not selection possible (monitoring on both
6131:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             groups regular and injected).
6132:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             Channels selected are monitored on groups regular and injected:
6133:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG_INJ (do not use parameters
6134:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             LL_ADC_AWD_CHANNELxx_REG and LL_ADC_AWD_CHANNELxx_INJ)
6135:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           - resolution: resolution is limited to 8 bits: if ADC resolution is
6136:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             12 bits the 4 LSB are ignored, if ADC resolution is 10 bits
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 114


6137:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *             the 2 LSB are ignored.
6138:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   If ADC oversampling is enabled, ADC analog watchdog thresholds are
6139:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         impacted: the comparison of analog watchdog thresholds is done on
6140:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         oversampling final computation (after ratio and shift application):
6141:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC data register bitfield [15:4] (12 most significant bits).
6142:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Examples:
6143:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - Oversampling ratio and shift selected to have ADC conversion data
6144:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           on 12 bits (ratio 16 and shift 4, or ratio 32 and shift 5, ...):
6145:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           ADC analog watchdog thresholds must be divided by 16.
6146:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - Oversampling ratio and shift selected to have ADC conversion data
6147:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           on 14 bits (ratio 16 and shift 2, or ratio 32 and shift 3, ...):
6148:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           ADC analog watchdog thresholds must be divided by 4.
6149:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - Oversampling ratio and shift selected to have ADC conversion data
6150:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           on 16 bits (ratio 16 and shift none, or ratio 32 and shift 1, ...):
6151:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           ADC analog watchdog thresholds match directly to ADC data register.
6152:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is not conditioned to
6153:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
6154:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC can be disabled, enabled with or without conversion on going
6155:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         on either ADC groups regular or injected.
6156:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll TR1      HT1            LL_ADC_SetAnalogWDThresholds\n
6157:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         TR2      HT2            LL_ADC_SetAnalogWDThresholds\n
6158:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         TR3      HT3            LL_ADC_SetAnalogWDThresholds\n
6159:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         TR1      LT1            LL_ADC_SetAnalogWDThresholds\n
6160:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         TR2      LT2            LL_ADC_SetAnalogWDThresholds\n
6161:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         TR3      LT3            LL_ADC_SetAnalogWDThresholds
6162:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
6163:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
6164:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
6165:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD2
6166:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD3
6167:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  AWDThresholdsHighLow This parameter can be one of the following values:
6168:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLD_HIGH
6169:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLD_LOW
6170:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  AWDThresholdValue Value between Min_Data=0x000 and Max_Data=0xFFF
6171:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
6172:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
6173:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDThr
6174:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                   uint32_t AWDThresholdValue)
6175:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
6176:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* Set bits with content of parameter "AWDThresholdValue" with bits         */
6177:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* position in register and register position depending on parameters       */
6178:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* "AWDThresholdsHighLow" and "AWDy".                                       */
6179:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* Parameters "AWDy" and "AWDThresholdValue" are used with masks because    */
6180:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* containing other bits reserved for other purpose.                        */
6181:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->TR1,
6182:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                              ((AWDy & ADC_AWD_TRX_REGOFFSET_MASK) >> ADC_AWD_TRX_RE
6183:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
6184:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(*preg,
6185:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              AWDThresholdsHighLow,
6186:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              AWDThresholdValue << ((AWDThresholdsHighLow & ADC_AWD_TRX_BIT_HIGH_MASK) >> ADC_AWD_TR
6187:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
6188:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
6189:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
6190:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get ADC analog watchdog threshold value of threshold high,
6191:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         threshold low or raw data with ADC thresholds high and low
6192:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         concatenated.
6193:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   If raw data with ADC thresholds high and low is retrieved,
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 115


6194:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         the data of each threshold high or low can be isolated
6195:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         using helper macro:
6196:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @ref __LL_ADC_ANALOGWD_THRESHOLDS_HIGH_LOW().
6197:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   In case of ADC resolution different of 12 bits,
6198:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         analog watchdog thresholds data require a specific shift.
6199:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Use helper macro @ref __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION().
6200:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll TR1      HT1            LL_ADC_GetAnalogWDThresholds\n
6201:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         TR2      HT2            LL_ADC_GetAnalogWDThresholds\n
6202:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         TR3      HT3            LL_ADC_GetAnalogWDThresholds\n
6203:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         TR1      LT1            LL_ADC_GetAnalogWDThresholds\n
6204:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         TR2      LT2            LL_ADC_GetAnalogWDThresholds\n
6205:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         TR3      LT3            LL_ADC_GetAnalogWDThresholds
6206:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
6207:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
6208:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
6209:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD2
6210:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD3
6211:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  AWDThresholdsHighLow This parameter can be one of the following values:
6212:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLD_HIGH
6213:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLD_LOW
6214:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_THRESHOLDS_HIGH_LOW
6215:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
6216:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
6217:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetAnalogWDThresholds(const ADC_TypeDef *ADCx,
6218:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                       uint32_t AWDy, uint32_t AWDThresholdsHighLow)
6219:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
6220:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->TR1,
6221:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                    ((AWDy & ADC_AWD_TRX_REGOFFSET_MASK) >> ADC_AWD_
6222:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
6223:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(*preg,
6224:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                              (AWDThresholdsHighLow | ADC_TR1_LT1))
6225:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                     >> (((AWDThresholdsHighLow & ADC_AWD_TRX_BIT_HIGH_MASK) >> ADC_AWD_TRX_BIT_HIGH
6226:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                         & ~(AWDThresholdsHighLow & ADC_TR1_LT1)));
6227:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
6228:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
6229:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
6230:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Set ADC analog watchdog filtering configuration
6231:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6232:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
6233:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
6234:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         on either groups regular or injected.
6235:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, this feature is only available on first
6236:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         analog watchdog (AWD1)
6237:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll TR1      AWDFILT        LL_ADC_SetAWDFilteringConfiguration
6238:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
6239:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
6240:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
6241:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  FilteringConfig This parameter can be one of the following values:
6242:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_NONE
6243:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_2SAMPLES
6244:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_3SAMPLES
6245:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_4SAMPLES
6246:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_5SAMPLES
6247:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_6SAMPLES
6248:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_7SAMPLES
6249:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_8SAMPLES
6250:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 116


6251:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
6252:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetAWDFilteringConfiguration(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t
6253:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
6254:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* Prevent unused argument(s) compilation warning */
6255:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   (void)(AWDy);
6256:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(ADCx->TR1, ADC_TR1_AWDFILT, FilteringConfig);
6257:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
6258:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
6259:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
6260:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get ADC analog watchdog filtering configuration
6261:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, this feature is only available on first
6262:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         analog watchdog (AWD1)
6263:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll TR1      AWDFILT        LL_ADC_GetAWDFilteringConfiguration
6264:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
6265:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  AWDy This parameter can be one of the following values:
6266:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD1
6267:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Returned value can be:
6268:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_NONE
6269:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_2SAMPLES
6270:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_3SAMPLES
6271:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_4SAMPLES
6272:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_5SAMPLES
6273:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_6SAMPLES
6274:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_7SAMPLES
6275:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_AWD_FILTERING_8SAMPLES
6276:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
6277:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetAWDFilteringConfiguration(const ADC_TypeDef *ADCx, uint32_t AWDy
6278:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
6279:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* Prevent unused argument(s) compilation warning */
6280:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   (void)(AWDy);
6281:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->TR1, ADC_TR1_AWDFILT));
6282:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
6283:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
6284:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
6285:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
6286:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
6287:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
6288:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_oversampling Configuration of ADC transversal scope: over
6289:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
6290:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
6291:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
6292:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
6293:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Set ADC oversampling scope: ADC groups regular and-or injected
6294:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (availability of ADC group injected depends on STM32 series).
6295:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   If both groups regular and injected are selected,
6296:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         specify behavior of ADC group injected interrupting
6297:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         group regular: when ADC group injected is triggered,
6298:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         the oversampling on ADC group regular is either
6299:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         temporary stopped and continued, or resumed from start
6300:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (oversampler buffer reset).
6301:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6302:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
6303:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
6304:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         on either groups regular or injected.
6305:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CFGR2    ROVSE          LL_ADC_SetOverSamplingScope\n
6306:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         CFGR2    JOVSE          LL_ADC_SetOverSamplingScope\n
6307:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         CFGR2    ROVSM          LL_ADC_SetOverSamplingScope
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 117


6308:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
6309:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  OvsScope This parameter can be one of the following values:
6310:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_DISABLE
6311:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_REGULAR_CONTINUED
6312:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_REGULAR_RESUMED
6313:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_INJECTED
6314:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_INJ_REG_RESUMED
6315:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
6316:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
6317:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetOverSamplingScope(ADC_TypeDef *ADCx, uint32_t OvsScope)
6318:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
6319:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_ROVSE | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSM, OvsScope);
6320:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
6321:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
6322:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
6323:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get ADC oversampling scope: ADC groups regular and-or injected
6324:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (availability of ADC group injected depends on STM32 series).
6325:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   If both groups regular and injected are selected,
6326:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         specify behavior of ADC group injected interrupting
6327:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         group regular: when ADC group injected is triggered,
6328:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         the oversampling on ADC group regular is either
6329:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         temporary stopped and continued, or resumed from start
6330:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (oversampler buffer reset).
6331:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CFGR2    ROVSE          LL_ADC_GetOverSamplingScope\n
6332:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         CFGR2    JOVSE          LL_ADC_GetOverSamplingScope\n
6333:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         CFGR2    ROVSM          LL_ADC_GetOverSamplingScope
6334:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
6335:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
6336:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_DISABLE
6337:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_REGULAR_CONTINUED
6338:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_REGULAR_RESUMED
6339:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_INJECTED
6340:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_GRP_INJ_REG_RESUMED
6341:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
6342:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOverSamplingScope(const ADC_TypeDef *ADCx)
6343:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
6344:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_ROVSE | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSM));
6345:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
6346:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
6347:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
6348:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Set ADC oversampling discontinuous mode (triggered mode)
6349:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         on the selected ADC group.
6350:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Number of oversampled conversions are done either in:
6351:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - continuous mode (all conversions of oversampling ratio
6352:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           are done from 1 trigger)
6353:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - discontinuous mode (each conversion of oversampling ratio
6354:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           needs a trigger)
6355:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6356:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
6357:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
6358:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         on group regular.
6359:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, oversampling discontinuous mode
6360:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (triggered mode) can be used only when oversampling is
6361:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         set on group regular only and in resumed mode.
6362:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CFGR2    TROVS          LL_ADC_SetOverSamplingDiscont
6363:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
6364:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  OverSamplingDiscont This parameter can be one of the following values:
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 118


6365:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_REG_CONT
6366:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_REG_DISCONT
6367:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
6368:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
6369:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetOverSamplingDiscont(ADC_TypeDef *ADCx, uint32_t OverSamplingDiscont)
6370:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
6371:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_TROVS, OverSamplingDiscont);
6372:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
6373:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
6374:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
6375:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get ADC oversampling discontinuous mode (triggered mode)
6376:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         on the selected ADC group.
6377:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   Number of oversampled conversions are done either in:
6378:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - continuous mode (all conversions of oversampling ratio
6379:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           are done from 1 trigger)
6380:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - discontinuous mode (each conversion of oversampling ratio
6381:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           needs a trigger)
6382:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CFGR2    TROVS          LL_ADC_GetOverSamplingDiscont
6383:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
6384:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
6385:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_REG_CONT
6386:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_REG_DISCONT
6387:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
6388:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOverSamplingDiscont(const ADC_TypeDef *ADCx)
6389:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
6390:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_TROVS));
6391:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
6392:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
6393:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
6394:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Set ADC oversampling
6395:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (impacting both ADC groups regular and injected)
6396:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   This function set the 2 items of oversampling configuration:
6397:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - ratio
6398:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - shift
6399:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6400:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
6401:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC must be disabled or enabled without conversion on going
6402:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         on either groups regular or injected.
6403:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CFGR2    OVSS           LL_ADC_ConfigOverSamplingRatioShift\n
6404:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         CFGR2    OVSR           LL_ADC_ConfigOverSamplingRatioShift
6405:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
6406:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  Ratio This parameter can be one of the following values:
6407:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_2
6408:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_4
6409:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_8
6410:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_16
6411:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_32
6412:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_64
6413:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_128
6414:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_256
6415:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  Shift This parameter can be one of the following values:
6416:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_NONE
6417:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_1
6418:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_2
6419:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_3
6420:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_4
6421:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_5
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 119


6422:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_6
6423:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_7
6424:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_8
6425:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
6426:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
6427:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_ConfigOverSamplingRatioShift(ADC_TypeDef *ADCx, uint32_t Ratio, uint32_
6428:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
6429:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_OVSS | ADC_CFGR2_OVSR), (Shift | Ratio));
6430:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
6431:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
6432:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
6433:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get ADC oversampling ratio
6434:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *        (impacting both ADC groups regular and injected)
6435:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CFGR2    OVSR           LL_ADC_GetOverSamplingRatio
6436:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
6437:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Ratio This parameter can be one of the following values:
6438:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_2
6439:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_4
6440:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_8
6441:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_16
6442:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_32
6443:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_64
6444:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_128
6445:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_RATIO_256
6446:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
6447:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOverSamplingRatio(const ADC_TypeDef *ADCx)
6448:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
6449:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_OVSR));
6450:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
6451:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
6452:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
6453:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get ADC oversampling shift
6454:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *        (impacting both ADC groups regular and injected)
6455:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CFGR2    OVSS           LL_ADC_GetOverSamplingShift
6456:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
6457:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Shift This parameter can be one of the following values:
6458:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_NONE
6459:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_1
6460:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_2
6461:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_3
6462:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_4
6463:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_5
6464:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_6
6465:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_7
6466:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_OVS_SHIFT_RIGHT_8
6467:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
6468:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetOverSamplingShift(const ADC_TypeDef *ADCx)
6469:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
6470:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_OVSS));
6471:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
6472:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
6473:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
6474:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
6475:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
6476:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
6477:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Configuration_ADC_Multimode Configuration of ADC hierarchical scope: multim
6478:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 120


6479:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
6480:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
6481:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
6482:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
6483:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Set ADC multimode configuration to operate in independent mode
6484:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         or multimode (for devices with several ADC instances).
6485:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   If multimode configuration: the selected ADC instance is
6486:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         either master or slave depending on hardware.
6487:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Refer to reference manual.
6488:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6489:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
6490:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         All ADC instances of the ADC common group must be disabled.
6491:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         This check can be done with function @ref LL_ADC_IsEnabled() for each
6492:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC instance or by using helper macro
6493:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @ref __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE().
6494:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CCR      DUAL           LL_ADC_SetMultimode
6495:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
6496:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
6497:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  Multimode This parameter can be one of the following values:
6498:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_INDEPENDENT
6499:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIMULT
6500:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_INTERL
6501:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_INJ_SIMULT
6502:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_INJ_ALTERN
6503:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
6504:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
6505:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
6506:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
6507:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
6508:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetMultimode(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t Multimode)
6509:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
6510:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_DUAL, Multimode);
6511:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
6512:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
6513:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
6514:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get ADC multimode configuration to operate in independent mode
6515:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         or multimode (for devices with several ADC instances).
6516:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   If multimode configuration: the selected ADC instance is
6517:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         either master or slave depending on hardware.
6518:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Refer to reference manual.
6519:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CCR      DUAL           LL_ADC_GetMultimode
6520:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
6521:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
6522:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
6523:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_INDEPENDENT
6524:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIMULT
6525:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_INTERL
6526:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_INJ_SIMULT
6527:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_INJ_ALTERN
6528:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
6529:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
6530:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
6531:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
6532:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
6533:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
6534:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
6535:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 121


6536:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
6537:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
6538:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Set ADC multimode conversion data transfer: no transfer
6539:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         or transfer by DMA.
6540:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   If ADC multimode transfer by DMA is not selected:
6541:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         each ADC uses its own DMA channel, with its individual
6542:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         DMA transfer settings.
6543:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         If ADC multimode transfer by DMA is selected:
6544:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         One DMA channel is used for both ADC (DMA of ADC master)
6545:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Specifies the DMA requests mode:
6546:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - Limited mode (One shot mode): DMA transfer requests are stopped
6547:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           when number of DMA data transfers (number of
6548:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           ADC conversions) is reached.
6549:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode non-circular.
6550:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - Unlimited mode: DMA transfer requests are unlimited,
6551:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           whatever number of DMA data transfers (number of
6552:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           ADC conversions).
6553:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode circular.
6554:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   If ADC DMA requests mode is set to unlimited and DMA is set to
6555:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         mode non-circular:
6556:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         when DMA transfers size will be reached, DMA will stop transfers of
6557:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC conversions data ADC will raise an overrun error
6558:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (overrun flag and interruption if enabled).
6559:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   How to retrieve multimode conversion data:
6560:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Whatever multimode transfer by DMA setting: using function
6561:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @ref LL_ADC_REG_ReadMultiConversionData32().
6562:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         If ADC multimode transfer by DMA is selected: conversion data
6563:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         is a raw data with ADC master and slave concatenated.
6564:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         A macro is available to get the conversion data of
6565:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC master or ADC slave: see helper macro
6566:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @ref __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE().
6567:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6568:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
6569:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         All ADC instances of the ADC common group must be disabled
6570:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         or enabled without conversion on going on group regular.
6571:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CCR      MDMA           LL_ADC_SetMultiDMATransfer\n
6572:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         CCR      DMACFG         LL_ADC_SetMultiDMATransfer
6573:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
6574:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
6575:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  MultiDMATransfer This parameter can be one of the following values:
6576:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
6577:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES12_10B
6578:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
6579:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
6580:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
6581:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
6582:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
6583:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t MultiDMA
6584:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
6585:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG, MultiDMATransfer);
6586:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
6587:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
6588:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
6589:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get ADC multimode conversion data transfer: no transfer
6590:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         or transfer by DMA.
6591:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   If ADC multimode transfer by DMA is not selected:
6592:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         each ADC uses its own DMA channel, with its individual
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 122


6593:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         DMA transfer settings.
6594:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         If ADC multimode transfer by DMA is selected:
6595:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         One DMA channel is used for both ADC (DMA of ADC master)
6596:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Specifies the DMA requests mode:
6597:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - Limited mode (One shot mode): DMA transfer requests are stopped
6598:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           when number of DMA data transfers (number of
6599:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           ADC conversions) is reached.
6600:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode non-circular.
6601:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - Unlimited mode: DMA transfer requests are unlimited,
6602:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           whatever number of DMA data transfers (number of
6603:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           ADC conversions).
6604:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           This ADC mode is intended to be used with DMA mode circular.
6605:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   If ADC DMA requests mode is set to unlimited and DMA is set to
6606:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         mode non-circular:
6607:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         when DMA transfers size will be reached, DMA will stop transfers of
6608:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC conversions data ADC will raise an overrun error
6609:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (overrun flag and interruption if enabled).
6610:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   How to retrieve multimode conversion data:
6611:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Whatever multimode transfer by DMA setting: using function
6612:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @ref LL_ADC_REG_ReadMultiConversionData32().
6613:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         If ADC multimode transfer by DMA is selected: conversion data
6614:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         is a raw data with ADC master and slave concatenated.
6615:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         A macro is available to get the conversion data of
6616:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC master or ADC slave: see helper macro
6617:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @ref __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE().
6618:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CCR      MDMA           LL_ADC_GetMultiDMATransfer\n
6619:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         CCR      DMACFG         LL_ADC_GetMultiDMATransfer
6620:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
6621:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
6622:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
6623:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
6624:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES12_10B
6625:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
6626:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
6627:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
6628:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
6629:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
6630:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
6631:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
6632:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
6633:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
6634:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
6635:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Set ADC multimode delay between 2 sampling phases.
6636:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   The sampling delay range depends on ADC resolution:
6637:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - ADC resolution 12 bits can have maximum delay of 12 cycles.
6638:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - ADC resolution 10 bits can have maximum delay of 10 cycles.
6639:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - ADC resolution  8 bits can have maximum delay of  8 cycles.
6640:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - ADC resolution  6 bits can have maximum delay of  6 cycles.
6641:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6642:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
6643:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         All ADC instances of the ADC common group must be disabled.
6644:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         This check can be done with function @ref LL_ADC_IsEnabled() for each
6645:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC instance or by using helper macro helper macro
6646:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @ref __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE().
6647:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CCR      DELAY          LL_ADC_SetMultiTwoSamplingDelay
6648:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
6649:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 123


6650:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  MultiTwoSamplingDelay This parameter can be one of the following values:
6651:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_1CYCLE
6652:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_2CYCLES
6653:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_3CYCLES
6654:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_4CYCLES
6655:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES
6656:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES  (1)
6657:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES  (1)
6658:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES  (2)
6659:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES  (2)
6660:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_10CYCLES (2)
6661:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_11CYCLES (3)
6662:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_12CYCLES (3)
6663:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *
6664:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (1) Parameter available only if ADC resolution is 12, 10 or 8 bits.\n
6665:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (2) Parameter available only if ADC resolution is 12 or 10 bits.\n
6666:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (3) Parameter available only if ADC resolution is 12 bits.
6667:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
6668:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
6669:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_SetMultiTwoSamplingDelay(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t Mul
6670:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
6671:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_DELAY, MultiTwoSamplingDelay);
6672:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
6673:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
6674:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
6675:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get ADC multimode delay between 2 sampling phases.
6676:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CCR      DELAY          LL_ADC_GetMultiTwoSamplingDelay
6677:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
6678:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
6679:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Returned value can be one of the following values:
6680:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_1CYCLE
6681:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_2CYCLES
6682:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_3CYCLES
6683:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_4CYCLES
6684:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES
6685:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES  (1)
6686:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES  (1)
6687:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES  (2)
6688:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES  (2)
6689:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_10CYCLES (2)
6690:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_11CYCLES (3)
6691:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_12CYCLES (3)
6692:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *
6693:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (1) Parameter available only if ADC resolution is 12, 10 or 8 bits.\n
6694:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (2) Parameter available only if ADC resolution is 12 or 10 bits.\n
6695:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (3) Parameter available only if ADC resolution is 12 bits.
6696:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
6697:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_GetMultiTwoSamplingDelay(const ADC_Common_TypeDef *ADCxy_COMMON)
6698:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
6699:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DELAY));
6700:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
6701:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
6702:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
6703:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
6704:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
6705:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
6706:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Operation_ADC_Instance Operation on ADC hierarchical scope: ADC instance
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 124


6707:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
6708:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
6709:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
6710:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
6711:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Put ADC instance in deep power down state.
6712:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   In case of ADC calibration necessary: When ADC is in deep-power-down
6713:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         state, the internal analog calibration is lost. After exiting from
6714:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         deep power down, calibration must be relaunched or calibration factor
6715:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (preliminarily saved) must be set back into calibration register.
6716:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6717:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
6718:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC must be ADC disabled.
6719:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CR       DEEPPWD        LL_ADC_EnableDeepPowerDown
6720:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
6721:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
6722:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
6723:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_EnableDeepPowerDown(ADC_TypeDef *ADCx)
6724:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
6725:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6726:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6727:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6728:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
6729:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
6730:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ADC_CR_DEEPPWD);
6731:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
6732:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
6733:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
6734:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Disable ADC deep power down mode.
6735:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   In case of ADC calibration necessary: When ADC is in deep-power-down
6736:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         state, the internal analog calibration is lost. After exiting from
6737:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         deep power down, calibration must be relaunched or calibration factor
6738:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (preliminarily saved) must be set back into calibration register.
6739:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6740:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
6741:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC must be ADC disabled.
6742:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
6743:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
6744:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
6745:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
6746:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
6747:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
6748:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6749:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6750:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6751:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
6752:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
6753:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
6754:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
6755:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get the selected ADC instance deep power down state.
6756:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
6757:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
6758:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval 0: deep power down is disabled, 1: deep power down is enabled.
6759:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
6760:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
6761:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
6762:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
6763:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 125


6764:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
6765:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
6766:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Enable ADC instance internal voltage regulator.
6767:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, after ADC internal voltage regulator enable,
6768:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         a delay for ADC internal voltage regulator stabilization
6769:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         is required before performing a ADC calibration or ADC enable.
6770:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Refer to device datasheet, parameter tADCVREG_STUP.
6771:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Refer to literal @ref LL_ADC_DELAY_INTERNAL_REGUL_STAB_US.
6772:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6773:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
6774:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC must be ADC disabled.
6775:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
6776:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
6777:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
6778:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
6779:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
6780:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
6781:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6782:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6783:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6784:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
6785:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
6786:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ADC_CR_ADVREGEN);
6787:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
6788:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
6789:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
6790:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Disable ADC internal voltage regulator.
6791:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6792:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
6793:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC must be ADC disabled.
6794:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CR       ADVREGEN       LL_ADC_DisableInternalRegulator
6795:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
6796:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
6797:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
6798:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_DisableInternalRegulator(ADC_TypeDef *ADCx)
6799:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
6800:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
6801:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
6802:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
6803:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
6804:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get the selected ADC instance internal voltage regulator state.
6805:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
6806:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
6807:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
6808:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
6809:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
6810:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
6811:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
6812:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
6813:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
6814:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
6815:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Enable the selected ADC instance.
6816:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, after ADC enable, a delay for
6817:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC internal analog stabilization is required before performing a
6818:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC conversion start.
6819:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Refer to device datasheet, parameter tSTAB.
6820:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, flag LL_ADC_FLAG_ADRDY is raised when the ADC
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 126


6821:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         is enabled and when conversion clock is active.
6822:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (not only core clock: this ADC has a dual clock domain)
6823:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6824:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
6825:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC must be ADC disabled and ADC internal voltage regulator enabled.
6826:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CR       ADEN           LL_ADC_Enable
6827:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
6828:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
6829:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
6830:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
6831:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
6832:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6833:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6834:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6835:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
6836:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
6837:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ADC_CR_ADEN);
6838:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
6839:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
6840:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
6841:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Disable the selected ADC instance.
6842:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6843:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
6844:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC must be not disabled. Must be enabled without conversion on going
6845:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         on either groups regular or injected.
6846:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CR       ADDIS          LL_ADC_Disable
6847:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
6848:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
6849:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
6850:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
6851:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
6852:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6853:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6854:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6855:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
6856:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
6857:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ADC_CR_ADDIS);
6858:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
6859:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
6860:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
6861:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get the selected ADC instance enable state.
6862:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, flag LL_ADC_FLAG_ADRDY is raised when the ADC
6863:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         is enabled and when conversion clock is active.
6864:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (not only core clock: this ADC has a dual clock domain)
6865:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CR       ADEN           LL_ADC_IsEnabled
6866:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
6867:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval 0: ADC is disabled, 1: ADC is enabled.
6868:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
6869:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
6870:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
6871:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
6872:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
6873:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
6874:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
6875:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get the selected ADC instance disable state.
6876:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
6877:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 127


6878:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval 0: no ADC disable command on going.
6879:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
6880:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
6881:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
6882:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
6883:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
6884:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
6885:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
6886:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Start ADC calibration in the mode single-ended
6887:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         or differential (for devices with differential mode available).
6888:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, a minimum number of ADC clock cycles
6889:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         are required between ADC end of calibration and ADC enable.
6890:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Refer to literal @ref LL_ADC_DELAY_CALIB_ENABLE_ADC_CYCLES.
6891:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   For devices with differential mode available:
6892:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         Calibration of offset is specific to each of
6893:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         single-ended and differential modes
6894:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (calibration run must be performed for each of these
6895:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         differential modes, if used afterwards and if the application
6896:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         requires their calibration).
6897:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6898:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
6899:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC must be ADC disabled.
6900:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CR       ADCAL          LL_ADC_StartCalibration\n
6901:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         CR       ADCALDIF       LL_ADC_StartCalibration
6902:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
6903:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  SingleDiff This parameter can be one of the following values:
6904:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_SINGLE_ENDED
6905:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
6906:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
6907:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
6908:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx, uint32_t SingleDiff)
 164              		.loc 2 6908 22 view .LVU30
 165              	.LBB243:
6909:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
6910:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6911:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6912:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6913:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
 166              		.loc 2 6913 3 view .LVU31
 167 0032 9368     		ldr	r3, [r2, #8]
 168 0034 23F04043 		bic	r3, r3, #-1073741824
 169 0038 23F03F03 		bic	r3, r3, #63
 170 003c 05F08045 		and	r5, r5, #1073741824
 171              	.LVL10:
 172              		.loc 2 6913 3 is_stmt 0 view .LVU32
 173 0040 2B43     		orrs	r3, r3, r5
 174 0042 43F00043 		orr	r3, r3, #-2147483648
 175 0046 9360     		str	r3, [r2, #8]
 176              	.LVL11:
 177              		.loc 2 6913 3 view .LVU33
 178              	.LBE243:
 179              	.LBE242:
 148:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 149:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Wait for calibration completion */
 150:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 180              		.loc 1 150 5 is_stmt 1 view .LVU34
 181              	.L7:
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 128


 182              		.loc 1 150 56 view .LVU35
 183              		.loc 1 150 44 is_stmt 0 view .LVU36
 184 0048 2368     		ldr	r3, [r4]
 185              	.LVL12:
 186              	.LBB244:
 187              	.LBI244:
6914:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ADC_CR_ADCALDIF | ADC_CR_BITS_PROPERTY_RS,
6915:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ADC_CR_ADCAL | (SingleDiff & ADC_SINGLEDIFF_CALIB_START_MASK));
6916:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
6917:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
6918:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
6919:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get ADC calibration state.
6920:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CR       ADCAL          LL_ADC_IsCalibrationOnGoing
6921:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
6922:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval 0: calibration complete, 1: calibration in progress.
6923:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
6924:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_IsCalibrationOnGoing(const ADC_TypeDef *ADCx)
 188              		.loc 2 6924 26 is_stmt 1 view .LVU37
 189              	.LBB245:
6925:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
6926:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 190              		.loc 2 6926 3 view .LVU38
 191              		.loc 2 6926 12 is_stmt 0 view .LVU39
 192 004a 9B68     		ldr	r3, [r3, #8]
 193              	.LVL13:
 194              		.loc 2 6926 70 view .LVU40
 195 004c 002B     		cmp	r3, #0
 196 004e 06DB     		blt	.L13
 197              	.LVL14:
 198              		.loc 2 6926 70 view .LVU41
 199              	.LBE245:
 200              	.LBE244:
 151:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
 152:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       wait_loop_index++;
 153:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 154:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 155:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         /* Update ADC state machine to error */
 156:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         ADC_STATE_CLR_SET(hadc->State,
 157:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                           HAL_ADC_STATE_BUSY_INTERNAL,
 158:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                           HAL_ADC_STATE_ERROR_INTERNAL);
 159:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 160:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         /* Process unlocked */
 161:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         __HAL_UNLOCK(hadc);
 162:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 163:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         return HAL_ERROR;
 164:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
 165:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
 166:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 167:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Set ADC state */
 168:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     ADC_STATE_CLR_SET(hadc->State,
 201              		.loc 1 168 5 is_stmt 1 view .LVU42
 202 0050 A36D     		ldr	r3, [r4, #88]
 203 0052 23F00303 		bic	r3, r3, #3
 204 0056 43F00103 		orr	r3, r3, #1
 205 005a A365     		str	r3, [r4, #88]
 206 005c 15E0     		b	.L10
 207              	.LVL15:
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 129


 208              	.L13:
 152:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 209              		.loc 1 152 7 view .LVU43
 152:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 210              		.loc 1 152 22 is_stmt 0 view .LVU44
 211 005e 019B     		ldr	r3, [sp, #4]
 212 0060 0133     		adds	r3, r3, #1
 213 0062 0193     		str	r3, [sp, #4]
 153:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 214              		.loc 1 153 7 is_stmt 1 view .LVU45
 153:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 215              		.loc 1 153 27 is_stmt 0 view .LVU46
 216 0064 019A     		ldr	r2, [sp, #4]
 153:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 217              		.loc 1 153 10 view .LVU47
 218 0066 0C4B     		ldr	r3, .L14
 219 0068 9A42     		cmp	r2, r3
 220 006a EDD3     		bcc	.L7
 156:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                           HAL_ADC_STATE_BUSY_INTERNAL,
 221              		.loc 1 156 9 is_stmt 1 view .LVU48
 222 006c A36D     		ldr	r3, [r4, #88]
 223 006e 23F01203 		bic	r3, r3, #18
 224 0072 43F01003 		orr	r3, r3, #16
 225 0076 A365     		str	r3, [r4, #88]
 161:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 226              		.loc 1 161 9 view .LVU49
 161:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 227              		.loc 1 161 9 view .LVU50
 228 0078 0023     		movs	r3, #0
 229 007a 84F85430 		strb	r3, [r4, #84]
 161:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 230              		.loc 1 161 9 view .LVU51
 163:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
 231              		.loc 1 163 9 view .LVU52
 163:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
 232              		.loc 1 163 16 is_stmt 0 view .LVU53
 233 007e 0120     		movs	r0, #1
 234              	.LVL16:
 163:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
 235              		.loc 1 163 16 view .LVU54
 236 0080 06E0     		b	.L5
 237              	.LVL17:
 238              	.L6:
 169:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                       HAL_ADC_STATE_BUSY_INTERNAL,
 170:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                       HAL_ADC_STATE_READY);
 171:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
 172:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   else
 173:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   {
 174:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 239              		.loc 1 174 5 is_stmt 1 view .LVU55
 240 0082 A36D     		ldr	r3, [r4, #88]
 241 0084 43F01003 		orr	r3, r3, #16
 242 0088 A365     		str	r3, [r4, #88]
 243              	.LVL18:
 244              	.L10:
 175:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 176:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Note: No need to update variable "tmp_hal_status" here: already set    */
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 130


 177:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /*       to state "HAL_ERROR" by function disabling the ADC.              */
 178:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
 179:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 180:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Process unlocked */
 181:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   __HAL_UNLOCK(hadc);
 245              		.loc 1 181 3 view .LVU56
 246              		.loc 1 181 3 view .LVU57
 247 008a 0023     		movs	r3, #0
 248 008c 84F85430 		strb	r3, [r4, #84]
 249              		.loc 1 181 3 view .LVU58
 182:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 183:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Return function status */
 184:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   return tmp_hal_status;
 250              		.loc 1 184 3 view .LVU59
 251              	.LVL19:
 252              	.L5:
 185:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** }
 253              		.loc 1 185 1 is_stmt 0 view .LVU60
 254 0090 03B0     		add	sp, sp, #12
 255              	.LCFI4:
 256              		.cfi_remember_state
 257              		.cfi_def_cfa_offset 12
 258              		@ sp needed
 259 0092 30BD     		pop	{r4, r5, pc}
 260              	.LVL20:
 261              	.L11:
 262              	.LCFI5:
 263              		.cfi_restore_state
 131:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 264              		.loc 1 131 3 discriminator 1 view .LVU61
 265 0094 0220     		movs	r0, #2
 266              	.LVL21:
 131:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 267              		.loc 1 131 3 discriminator 1 view .LVU62
 268 0096 FBE7     		b	.L5
 269              	.L15:
 270              		.align	2
 271              	.L14:
 272 0098 00F8C325 		.word	633600000
 273              		.cfi_endproc
 274              	.LFE330:
 276              		.section	.text.HAL_ADCEx_Calibration_GetValue,"ax",%progbits
 277              		.align	1
 278              		.global	HAL_ADCEx_Calibration_GetValue
 279              		.syntax unified
 280              		.thumb
 281              		.thumb_func
 283              	HAL_ADCEx_Calibration_GetValue:
 284              	.LVL22:
 285              	.LFB331:
 186:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 187:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /**
 188:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @brief  Get the calibration factor.
 189:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @param hadc ADC handle.
 190:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @param SingleDiff This parameter can be only:
 191:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
 192:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 131


 193:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @retval Calibration value.
 194:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   */
 195:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** uint32_t HAL_ADCEx_Calibration_GetValue(const ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
 196:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** {
 286              		.loc 1 196 1 is_stmt 1 view -0
 287              		.cfi_startproc
 288              		@ args = 0, pretend = 0, frame = 0
 289              		@ frame_needed = 0, uses_anonymous_args = 0
 290              		@ link register save eliminated.
 197:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Check the parameters */
 198:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 291              		.loc 1 198 3 view .LVU64
 199:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));
 292              		.loc 1 199 3 view .LVU65
 200:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 201:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Return the selected ADC calibration value */
 202:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   return LL_ADC_GetCalibrationFactor(hadc->Instance, SingleDiff);
 293              		.loc 1 202 3 view .LVU66
 294              		.loc 1 202 42 is_stmt 0 view .LVU67
 295 0000 0368     		ldr	r3, [r0]
 296              	.LVL23:
 297              	.LBB246:
 298              	.LBI246:
3386:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 299              		.loc 2 3386 26 is_stmt 1 view .LVU68
 300              	.LBB247:
3392:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                              (SingleDiff & ADC_SINGLEDIFF_CALIB_FACTOR_MASK))
 301              		.loc 2 3392 3 view .LVU69
3392:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                              (SingleDiff & ADC_SINGLEDIFF_CALIB_FACTOR_MASK))
 302              		.loc 2 3392 21 is_stmt 0 view .LVU70
 303 0002 D3F8B400 		ldr	r0, [r3, #180]
 304              	.LVL24:
3392:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                              (SingleDiff & ADC_SINGLEDIFF_CALIB_FACTOR_MASK))
 305              		.loc 2 3392 21 view .LVU71
 306 0006 0840     		ands	r0, r0, r1
 307 0008 00F07F10 		and	r0, r0, #8323199
3394:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                         ADC_SINGLEDIFF_CALIB_F_BIT_D_SHIFT4));
 308              		.loc 2 3394 74 view .LVU72
 309 000c 090B     		lsrs	r1, r1, #12
 310              	.LVL25:
3394:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                         ADC_SINGLEDIFF_CALIB_F_BIT_D_SHIFT4));
 311              		.loc 2 3394 74 view .LVU73
 312 000e 01F01001 		and	r1, r1, #16
 313              	.LVL26:
3394:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                         ADC_SINGLEDIFF_CALIB_F_BIT_D_SHIFT4));
 314              		.loc 2 3394 74 view .LVU74
 315              	.LBE247:
 316              	.LBE246:
 203:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** }
 317              		.loc 1 203 1 view .LVU75
 318 0012 C840     		lsrs	r0, r0, r1
 319 0014 7047     		bx	lr
 320              		.cfi_endproc
 321              	.LFE331:
 323              		.section	.text.HAL_ADCEx_Calibration_SetValue,"ax",%progbits
 324              		.align	1
 325              		.global	HAL_ADCEx_Calibration_SetValue
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 132


 326              		.syntax unified
 327              		.thumb
 328              		.thumb_func
 330              	HAL_ADCEx_Calibration_SetValue:
 331              	.LVL27:
 332              	.LFB332:
 204:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 205:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /**
 206:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @brief  Set the calibration factor to overwrite automatic conversion result.
 207:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         ADC must be enabled and no conversion is ongoing.
 208:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @param hadc ADC handle
 209:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @param SingleDiff This parameter can be only:
 210:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
 211:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
 212:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @param CalibrationFactor Calibration factor (coded on 7 bits maximum)
 213:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @retval HAL state
 214:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   */
 215:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** HAL_StatusTypeDef HAL_ADCEx_Calibration_SetValue(ADC_HandleTypeDef *hadc, uint32_t SingleDiff,
 216:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                                  uint32_t CalibrationFactor)
 217:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** {
 333              		.loc 1 217 1 is_stmt 1 view -0
 334              		.cfi_startproc
 335              		@ args = 0, pretend = 0, frame = 0
 336              		@ frame_needed = 0, uses_anonymous_args = 0
 218:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 337              		.loc 1 218 3 view .LVU77
 219:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   uint32_t tmp_adc_is_conversion_on_going_regular;
 338              		.loc 1 219 3 view .LVU78
 220:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   uint32_t tmp_adc_is_conversion_on_going_injected;
 339              		.loc 1 220 3 view .LVU79
 221:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 222:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Check the parameters */
 223:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 340              		.loc 1 223 3 view .LVU80
 224:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));
 341              		.loc 1 224 3 view .LVU81
 225:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   assert_param(IS_ADC_CALFACT(CalibrationFactor));
 342              		.loc 1 225 3 view .LVU82
 226:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 227:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Process locked */
 228:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   __HAL_LOCK(hadc);
 343              		.loc 1 228 3 view .LVU83
 344              		.loc 1 228 3 view .LVU84
 345 0000 90F85430 		ldrb	r3, [r0, #84]	@ zero_extendqisi2
 346 0004 012B     		cmp	r3, #1
 347 0006 26D0     		beq	.L23
 217:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 348              		.loc 1 217 1 is_stmt 0 view .LVU85
 349 0008 70B5     		push	{r4, r5, r6, lr}
 350              	.LCFI6:
 351              		.cfi_def_cfa_offset 16
 352              		.cfi_offset 4, -16
 353              		.cfi_offset 5, -12
 354              		.cfi_offset 6, -8
 355              		.cfi_offset 14, -4
 356 000a 0446     		mov	r4, r0
 357              		.loc 1 228 3 is_stmt 1 discriminator 2 view .LVU86
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 133


 358 000c 0123     		movs	r3, #1
 359 000e 80F85430 		strb	r3, [r0, #84]
 360              		.loc 1 228 3 view .LVU87
 229:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 230:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Verification of hardware constraints before modifying the calibration    */
 231:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* factors register: ADC must be enabled, no conversion on going.           */
 232:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 361              		.loc 1 232 3 view .LVU88
 362              		.loc 1 232 79 is_stmt 0 view .LVU89
 363 0012 0068     		ldr	r0, [r0]
 364              	.LVL28:
 365              	.LBB248:
 366              	.LBI248:
6927:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
6928:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
6929:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
6930:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
6931:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
6932:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
6933:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Operation_ADC_Group_Regular Operation on ADC hierarchical scope: group regu
6934:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
6935:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
6936:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
6937:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
6938:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Start ADC group regular conversion.
6939:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, this function is relevant for both
6940:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         internal trigger (SW start) and external trigger:
6941:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - If ADC trigger has been set to software start, ADC conversion
6942:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           starts immediately.
6943:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - If ADC trigger has been set to external trigger, ADC conversion
6944:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           will start at next trigger event (on the selected trigger edge)
6945:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           following the ADC start conversion command.
6946:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6947:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
6948:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC must be enabled without conversion on going on group regular,
6949:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         without conversion stop command on going on group regular,
6950:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         without ADC disable command on going.
6951:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
6952:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
6953:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
6954:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
6955:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
6956:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
6957:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6958:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6959:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6960:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
6961:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
6962:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ADC_CR_ADSTART);
6963:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
6964:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
6965:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
6966:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Stop ADC group regular conversion.
6967:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
6968:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
6969:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC must be enabled with conversion on going on group regular,
6970:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         without ADC disable command on going.
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 134


6971:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
6972:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
6973:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
6974:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
6975:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
6976:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
6977:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
6978:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
6979:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
6980:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
6981:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
6982:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ADC_CR_ADSTP);
6983:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
6984:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
6985:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
6986:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get ADC group regular conversion state.
6987:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
6988:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
6989:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval 0: no conversion is on going on ADC group regular.
6990:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
6991:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
 367              		.loc 2 6991 26 is_stmt 1 view .LVU90
 368              	.LBB249:
6992:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
6993:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 369              		.loc 2 6993 3 view .LVU91
 370              		.loc 2 6993 12 is_stmt 0 view .LVU92
 371 0014 8368     		ldr	r3, [r0, #8]
 372              		.loc 2 6993 74 view .LVU93
 373 0016 13F00403 		ands	r3, r3, #4
 374 001a 00D0     		beq	.L19
 375              		.loc 2 6993 74 discriminator 1 view .LVU94
 376 001c 0123     		movs	r3, #1
 377              	.L19:
 378              	.LVL29:
 379              		.loc 2 6993 74 discriminator 1 view .LVU95
 380              	.LBE249:
 381              	.LBE248:
 233:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 382              		.loc 1 233 3 is_stmt 1 view .LVU96
 383              	.LBB250:
 384              	.LBI250:
6994:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
6995:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
6996:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
6997:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get ADC group regular command of conversion stop state
6998:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CR       ADSTP          LL_ADC_REG_IsStopConversionOngoing
6999:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
7000:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval 0: no command of conversion stop is on going on ADC group regular.
7001:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
7002:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_IsStopConversionOngoing(const ADC_TypeDef *ADCx)
7003:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
7004:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_ADSTP) == (ADC_CR_ADSTP)) ? 1UL : 0UL);
7005:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
7006:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
7007:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
7008:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Start ADC sampling phase for sampling time trigger mode
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 135


7009:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   This function is relevant only when
7010:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - @ref LL_ADC_REG_SAMPLING_MODE_TRIGGER_CONTROLED has been set
7011:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           using @ref LL_ADC_REG_SetSamplingMode
7012:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - @ref LL_ADC_REG_TRIG_SOFTWARE is used as trigger source
7013:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
7014:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
7015:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC must be enabled without conversion on going on group regular,
7016:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         without conversion stop command on going on group regular,
7017:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         without ADC disable command on going.
7018:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CFGR2    SWTRIG         LL_ADC_REG_StartSamplingPhase
7019:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
7020:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
7021:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
7022:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_StartSamplingPhase(ADC_TypeDef *ADCx)
7023:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
7024:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   SET_BIT(ADCx->CFGR2, ADC_CFGR2_SWTRIG);
7025:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
7026:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
7027:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
7028:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Stop ADC sampling phase for sampling time trigger mode and start conversion
7029:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   This function is relevant only when
7030:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - @ref LL_ADC_REG_SAMPLING_MODE_TRIGGER_CONTROLED has been set
7031:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           using @ref LL_ADC_REG_SetSamplingMode
7032:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - @ref LL_ADC_REG_TRIG_SOFTWARE is used as trigger source
7033:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - @ref LL_ADC_REG_StartSamplingPhase has been called to start
7034:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           the sampling phase
7035:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
7036:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
7037:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC must be enabled without conversion on going on group regular,
7038:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         without conversion stop command on going on group regular,
7039:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         without ADC disable command on going.
7040:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CFGR2    SWTRIG         LL_ADC_REG_StopSamplingPhase
7041:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
7042:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
7043:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
7044:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_REG_StopSamplingPhase(ADC_TypeDef *ADCx)
7045:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
7046:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   CLEAR_BIT(ADCx->CFGR2, ADC_CFGR2_SWTRIG);
7047:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
7048:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
7049:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
7050:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get ADC group regular conversion data, range fit for
7051:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         all ADC configurations: all ADC resolutions and
7052:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         all oversampling increased data width (for devices
7053:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         with feature oversampling).
7054:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData32
7055:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
7056:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Value between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
7057:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
7058:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_ReadConversionData32(const ADC_TypeDef *ADCx)
7059:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
7060:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
7061:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
7062:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
7063:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
7064:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get ADC group regular conversion data, range fit for
7065:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC resolution 12 bits.
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 136


7066:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   For devices with feature oversampling: Oversampling
7067:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         can increase data width, function for extended range
7068:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         may be needed: @ref LL_ADC_REG_ReadConversionData32.
7069:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData12
7070:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
7071:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
7072:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
7073:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12(const ADC_TypeDef *ADCx)
7074:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
7075:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
7076:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
7077:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
7078:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
7079:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get ADC group regular conversion data, range fit for
7080:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC resolution 10 bits.
7081:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   For devices with feature oversampling: Oversampling
7082:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         can increase data width, function for extended range
7083:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         may be needed: @ref LL_ADC_REG_ReadConversionData32.
7084:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData10
7085:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
7086:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Value between Min_Data=0x000 and Max_Data=0x3FF
7087:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
7088:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData10(const ADC_TypeDef *ADCx)
7089:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
7090:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
7091:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
7092:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
7093:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
7094:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get ADC group regular conversion data, range fit for
7095:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC resolution 8 bits.
7096:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   For devices with feature oversampling: Oversampling
7097:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         can increase data width, function for extended range
7098:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         may be needed: @ref LL_ADC_REG_ReadConversionData32.
7099:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData8
7100:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
7101:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0xFF
7102:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
7103:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint8_t LL_ADC_REG_ReadConversionData8(const ADC_TypeDef *ADCx)
7104:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
7105:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return (uint8_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
7106:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
7107:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
7108:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
7109:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get ADC group regular conversion data, range fit for
7110:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC resolution 6 bits.
7111:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   For devices with feature oversampling: Oversampling
7112:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         can increase data width, function for extended range
7113:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         may be needed: @ref LL_ADC_REG_ReadConversionData32.
7114:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData6
7115:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
7116:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0x3F
7117:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
7118:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint8_t LL_ADC_REG_ReadConversionData6(const ADC_TypeDef *ADCx)
7119:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
7120:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return (uint8_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
7121:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
7122:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 137


7123:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #if defined(ADC_MULTIMODE_SUPPORT)
7124:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
7125:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get ADC multimode conversion data of ADC master, ADC slave
7126:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         or raw data with ADC master and slave concatenated.
7127:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   If raw data with ADC master and slave concatenated is retrieved,
7128:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         a macro is available to get the conversion data of
7129:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC master or ADC slave: see helper macro
7130:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @ref __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE().
7131:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (however this macro is mainly intended for multimode
7132:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         transfer by DMA, because this function can do the same
7133:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         by getting multimode conversion data of ADC master or ADC slave
7134:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         separately).
7135:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CDR      RDATA_MST      LL_ADC_REG_ReadMultiConversionData32\n
7136:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         CDR      RDATA_SLV      LL_ADC_REG_ReadMultiConversionData32
7137:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCxy_COMMON ADC common instance
7138:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMO
7139:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ConversionData This parameter can be one of the following values:
7140:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_MASTER
7141:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_SLAVE
7142:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         @arg @ref LL_ADC_MULTI_MASTER_SLAVE
7143:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval Value between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
7144:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
7145:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_REG_ReadMultiConversionData32(const ADC_Common_TypeDef *ADCxy_COMMO
7146:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                                                               uint32_t ConversionData)
7147:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
7148:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return (uint32_t)(READ_BIT(ADCxy_COMMON->CDR,
7149:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                              ConversionData)
7150:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                     >> (POSITION_VAL(ConversionData) & 0x1FUL)
7151:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****                    );
7152:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
7153:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #endif /* ADC_MULTIMODE_SUPPORT */
7154:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
7155:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
7156:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @}
7157:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
7158:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
7159:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /** @defgroup ADC_LL_EF_Operation_ADC_Group_Injected Operation on ADC hierarchical scope: group inj
7160:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @{
7161:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
7162:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
7163:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
7164:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Start ADC group injected conversion.
7165:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, this function is relevant for both
7166:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         internal trigger (SW start) and external trigger:
7167:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - If ADC trigger has been set to software start, ADC conversion
7168:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           starts immediately.
7169:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         - If ADC trigger has been set to external trigger, ADC conversion
7170:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           will start at next trigger event (on the selected trigger edge)
7171:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *           following the ADC start conversion command.
7172:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
7173:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
7174:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC must be enabled without conversion on going on group injected,
7175:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         without conversion stop command on going on group injected,
7176:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         without ADC disable command on going.
7177:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CR       JADSTART       LL_ADC_INJ_StartConversion
7178:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
7179:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 138


7180:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
7181:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_StartConversion(ADC_TypeDef *ADCx)
7182:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
7183:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
7184:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
7185:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
7186:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
7187:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
7188:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ADC_CR_JADSTART);
7189:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
7190:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
7191:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
7192:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Stop ADC group injected conversion.
7193:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @note   On this STM32 series, setting of this feature is conditioned to
7194:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC state:
7195:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         ADC must be enabled with conversion on going on group injected,
7196:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   *         without ADC disable command on going.
7197:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
7198:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
7199:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval None
7200:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
7201:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
7202:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
7203:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /* Note: Write register with some additional bits forced to state reset     */
7204:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /*       instead of modifying only the selected bit for this function,      */
7205:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   /*       to not interfere with bits with HW property "rs".                  */
7206:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   MODIFY_REG(ADCx->CR,
7207:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
7208:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ADC_CR_JADSTP);
7209:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
7210:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
7211:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** /**
7212:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @brief  Get ADC group injected conversion state.
7213:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
7214:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @param  ADCx ADC instance
7215:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   * @retval 0: no conversion is on going on ADC group injected.
7216:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   */
7217:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** __STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
 385              		.loc 2 7217 26 view .LVU97
 386              	.LBB251:
7218:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
7219:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 387              		.loc 2 7219 3 view .LVU98
 388              		.loc 2 7219 12 is_stmt 0 view .LVU99
 389 001e 8568     		ldr	r5, [r0, #8]
 390              		.loc 2 7219 76 view .LVU100
 391 0020 15F00805 		ands	r5, r5, #8
 392 0024 00D0     		beq	.L20
 393              		.loc 2 7219 76 discriminator 1 view .LVU101
 394 0026 0125     		movs	r5, #1
 395              	.L20:
 396              	.LVL30:
 397              		.loc 2 7219 76 discriminator 1 view .LVU102
 398              	.LBE251:
 399              	.LBE250:
 234:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 235:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 139


 400              		.loc 1 235 3 is_stmt 1 view .LVU103
 401              	.LBB252:
 402              	.LBI252:
6869:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 403              		.loc 2 6869 26 view .LVU104
 404              	.LBB253:
6871:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 405              		.loc 2 6871 3 view .LVU105
6871:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 406              		.loc 2 6871 12 is_stmt 0 view .LVU106
 407 0028 8668     		ldr	r6, [r0, #8]
6871:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 408              		.loc 2 6871 68 view .LVU107
 409 002a 16F0010F 		tst	r6, #1
 410 002e 01D0     		beq	.L21
 411              	.LVL31:
6871:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 412              		.loc 2 6871 68 view .LVU108
 413              	.LBE253:
 414              	.LBE252:
 236:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       && (tmp_adc_is_conversion_on_going_regular == 0UL)
 415              		.loc 1 236 7 view .LVU109
 416 0030 03B9     		cbnz	r3, .L21
 237:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       && (tmp_adc_is_conversion_on_going_injected == 0UL)
 417              		.loc 1 237 7 view .LVU110
 418 0032 65B1     		cbz	r5, .L28
 419              	.L21:
 238:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****      )
 239:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   {
 240:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Set the selected ADC calibration value */
 241:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     LL_ADC_SetCalibrationFactor(hadc->Instance, SingleDiff, CalibrationFactor);
 242:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
 243:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   else
 244:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   {
 245:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Update ADC state machine */
 246:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 420              		.loc 1 246 5 is_stmt 1 view .LVU111
 421 0034 A36D     		ldr	r3, [r4, #88]
 422              	.LVL32:
 423              		.loc 1 246 5 is_stmt 0 view .LVU112
 424 0036 43F02003 		orr	r3, r3, #32
 425 003a A365     		str	r3, [r4, #88]
 247:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Update ADC error code */
 248:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 426              		.loc 1 248 5 is_stmt 1 view .LVU113
 427 003c E36D     		ldr	r3, [r4, #92]
 428 003e 43F00103 		orr	r3, r3, #1
 429 0042 E365     		str	r3, [r4, #92]
 249:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 250:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Update ADC state machine to error */
 251:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     tmp_hal_status = HAL_ERROR;
 430              		.loc 1 251 5 view .LVU114
 431              	.LVL33:
 432              		.loc 1 251 20 is_stmt 0 view .LVU115
 433 0044 0120     		movs	r0, #1
 434              	.LVL34:
 435              	.L22:
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 140


 252:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
 253:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 254:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Process unlocked */
 255:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   __HAL_UNLOCK(hadc);
 436              		.loc 1 255 3 is_stmt 1 view .LVU116
 437              		.loc 1 255 3 view .LVU117
 438 0046 0023     		movs	r3, #0
 439 0048 84F85430 		strb	r3, [r4, #84]
 440              		.loc 1 255 3 view .LVU118
 256:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 257:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Return function status */
 258:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   return tmp_hal_status;
 441              		.loc 1 258 3 view .LVU119
 259:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** }
 442              		.loc 1 259 1 is_stmt 0 view .LVU120
 443 004c 70BD     		pop	{r4, r5, r6, pc}
 444              	.LVL35:
 445              	.L28:
 241:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
 446              		.loc 1 241 5 is_stmt 1 view .LVU121
 447 004e FFF7FEFF 		bl	LL_ADC_SetCalibrationFactor
 448              	.LVL36:
 218:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   uint32_t tmp_adc_is_conversion_on_going_regular;
 449              		.loc 1 218 21 is_stmt 0 view .LVU122
 450 0052 0020     		movs	r0, #0
 241:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
 451              		.loc 1 241 5 view .LVU123
 452 0054 F7E7     		b	.L22
 453              	.LVL37:
 454              	.L23:
 455              	.LCFI7:
 456              		.cfi_def_cfa_offset 0
 457              		.cfi_restore 4
 458              		.cfi_restore 5
 459              		.cfi_restore 6
 460              		.cfi_restore 14
 228:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 461              		.loc 1 228 3 discriminator 1 view .LVU124
 462 0056 0220     		movs	r0, #2
 463              	.LVL38:
 464              		.loc 1 259 1 view .LVU125
 465 0058 7047     		bx	lr
 466              		.cfi_endproc
 467              	.LFE332:
 469              		.section	.text.HAL_ADCEx_InjectedStart,"ax",%progbits
 470              		.align	1
 471              		.global	HAL_ADCEx_InjectedStart
 472              		.syntax unified
 473              		.thumb
 474              		.thumb_func
 476              	HAL_ADCEx_InjectedStart:
 477              	.LVL39:
 478              	.LFB333:
 260:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 261:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /**
 262:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @brief  Enable ADC, start conversion of injected group.
 263:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @note   Interruptions enabled in this function: None.
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 141


 264:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @note   Case of multimode enabled when multimode feature is available:
 265:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         HAL_ADCEx_InjectedStart() API must be called for ADC slave first,
 266:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         then for ADC master.
 267:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         For ADC slave, ADC is enabled only (conversion is not started).
 268:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         For ADC master, ADC is enabled and multimode conversion is started.
 269:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @param hadc ADC handle.
 270:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @retval HAL status
 271:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   */
 272:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** HAL_StatusTypeDef HAL_ADCEx_InjectedStart(ADC_HandleTypeDef *hadc)
 273:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** {
 479              		.loc 1 273 1 is_stmt 1 view -0
 480              		.cfi_startproc
 481              		@ args = 0, pretend = 0, frame = 0
 482              		@ frame_needed = 0, uses_anonymous_args = 0
 274:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status;
 483              		.loc 1 274 3 view .LVU127
 275:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   uint32_t tmp_config_injected_queue;
 484              		.loc 1 275 3 view .LVU128
 276:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** #if defined(ADC_MULTIMODE_SUPPORT)
 277:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 278:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** #endif /* ADC_MULTIMODE_SUPPORT */
 279:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 280:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Check the parameters */
 281:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 485              		.loc 1 281 3 view .LVU129
 282:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 283:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 486              		.loc 1 283 3 view .LVU130
 487              		.loc 1 283 42 is_stmt 0 view .LVU131
 488 0000 0368     		ldr	r3, [r0]
 489              	.LVL40:
 490              	.LBB254:
 491              	.LBI254:
7217:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 492              		.loc 2 7217 26 is_stmt 1 view .LVU132
 493              	.LBB255:
 494              		.loc 2 7219 3 view .LVU133
 495              		.loc 2 7219 12 is_stmt 0 view .LVU134
 496 0002 9A68     		ldr	r2, [r3, #8]
 497              		.loc 2 7219 76 view .LVU135
 498 0004 12F0080F 		tst	r2, #8
 499 0008 44D1     		bne	.L36
 500              	.LBE255:
 501              	.LBE254:
 273:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status;
 502              		.loc 1 273 1 view .LVU136
 503 000a 10B5     		push	{r4, lr}
 504              	.LCFI8:
 505              		.cfi_def_cfa_offset 8
 506              		.cfi_offset 4, -8
 507              		.cfi_offset 14, -4
 508 000c 0446     		mov	r4, r0
 509              	.LVL41:
 284:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   {
 285:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     return HAL_BUSY;
 286:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
 287:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   else
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 142


 288:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   {
 289:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* In case of software trigger detection enabled, JQDIS must be set
 290:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       (which can be done only if ADSTART and JADSTART are both cleared).
 291:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****        If JQDIS is not set at that point, returns an error
 292:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****        - since software trigger detection is disabled. User needs to
 293:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****        resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
 294:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****        - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
 295:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****          the queue is empty */
 296:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 510              		.loc 1 296 5 is_stmt 1 view .LVU137
 511              		.loc 1 296 33 is_stmt 0 view .LVU138
 512 000e DA68     		ldr	r2, [r3, #12]
 513              	.LVL42:
 297:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 298:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL)
 514              		.loc 1 298 5 is_stmt 1 view .LVU139
 515              		.loc 1 298 10 is_stmt 0 view .LVU140
 516 0010 DB6C     		ldr	r3, [r3, #76]
 517              		.loc 1 298 8 view .LVU141
 518 0012 13F4C07F 		tst	r3, #384
 519 0016 01D1     		bne	.L31
 299:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         && (tmp_config_injected_queue == 0UL)
 520              		.loc 1 299 9 view .LVU142
 521 0018 002A     		cmp	r2, #0
 522 001a 2EDA     		bge	.L42
 523              	.L31:
 300:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****        )
 301:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
 302:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 303:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       return HAL_ERROR;
 304:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
 305:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 306:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Process locked */
 307:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     __HAL_LOCK(hadc);
 524              		.loc 1 307 5 is_stmt 1 view .LVU143
 525              		.loc 1 307 5 view .LVU144
 526 001c 94F85430 		ldrb	r3, [r4, #84]	@ zero_extendqisi2
 527 0020 012B     		cmp	r3, #1
 528 0022 39D0     		beq	.L37
 529              		.loc 1 307 5 discriminator 2 view .LVU145
 530 0024 0123     		movs	r3, #1
 531 0026 84F85430 		strb	r3, [r4, #84]
 532              		.loc 1 307 5 view .LVU146
 308:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 309:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Enable the ADC peripheral */
 310:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     tmp_hal_status = ADC_Enable(hadc);
 533              		.loc 1 310 5 view .LVU147
 534              		.loc 1 310 22 is_stmt 0 view .LVU148
 535 002a 2046     		mov	r0, r4
 536              	.LVL43:
 537              		.loc 1 310 22 view .LVU149
 538 002c FFF7FEFF 		bl	ADC_Enable
 539              	.LVL44:
 311:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 312:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Start conversion if ADC is effectively enabled */
 313:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     if (tmp_hal_status == HAL_OK)
 540              		.loc 1 313 5 is_stmt 1 view .LVU150
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 143


 541              		.loc 1 313 8 is_stmt 0 view .LVU151
 542 0030 60BB     		cbnz	r0, .L32
 314:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
 315:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Check if a regular conversion is ongoing */
 316:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL)
 543              		.loc 1 316 7 is_stmt 1 view .LVU152
 544              		.loc 1 316 16 is_stmt 0 view .LVU153
 545 0032 A36D     		ldr	r3, [r4, #88]
 546              		.loc 1 316 10 view .LVU154
 547 0034 13F4807F 		tst	r3, #256
 548 0038 25D0     		beq	.L33
 317:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 318:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         /* Reset ADC error code field related to injected conversions only */
 319:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 549              		.loc 1 319 9 is_stmt 1 view .LVU155
 550 003a E36D     		ldr	r3, [r4, #92]
 551 003c 23F00803 		bic	r3, r3, #8
 552 0040 E365     		str	r3, [r4, #92]
 553              	.L34:
 320:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
 321:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       else
 322:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 323:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         /* Set ADC error code to none */
 324:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         ADC_CLEAR_ERRORCODE(hadc);
 325:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
 326:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 327:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Set ADC state                                                        */
 328:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* - Clear state bitfield related to injected group conversion results  */
 329:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* - Set state bitfield related to injected operation                   */
 330:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       ADC_STATE_CLR_SET(hadc->State,
 554              		.loc 1 330 7 view .LVU156
 555 0042 A36D     		ldr	r3, [r4, #88]
 556 0044 23F44053 		bic	r3, r3, #12288
 557 0048 23F00103 		bic	r3, r3, #1
 558 004c 43F48053 		orr	r3, r3, #4096
 559 0050 A365     		str	r3, [r4, #88]
 331:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                         HAL_ADC_STATE_READY | HAL_ADC_STATE_INJ_EOC,
 332:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                         HAL_ADC_STATE_INJ_BUSY);
 333:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 334:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** #if defined(ADC_MULTIMODE_SUPPORT)
 335:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
 336:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         - if ADC instance is master or if multimode feature is not available
 337:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         - if multimode setting is disabled (ADC instance slave in independent mode) */
 338:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 339:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 340:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****          )
 341:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 342:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 343:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
 344:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** #endif /* ADC_MULTIMODE_SUPPORT */
 345:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 346:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Clear ADC group injected group conversion flag */
 347:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* (To ensure of no unknown state from potential previous ADC operations) */
 348:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 560              		.loc 1 348 7 view .LVU157
 561 0052 2368     		ldr	r3, [r4]
 562 0054 6022     		movs	r2, #96
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 144


 563 0056 1A60     		str	r2, [r3]
 349:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 350:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Process unlocked */
 351:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Unlock before starting ADC conversions: in case of potential         */
 352:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* interruption, to let the process to ADC IRQ Handler.                 */
 353:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       __HAL_UNLOCK(hadc);
 564              		.loc 1 353 7 view .LVU158
 565              		.loc 1 353 7 view .LVU159
 566 0058 0023     		movs	r3, #0
 567 005a 84F85430 		strb	r3, [r4, #84]
 568              		.loc 1 353 7 view .LVU160
 354:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 355:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Enable conversion of injected group, if automatic injected conversion  */
 356:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* is disabled.                                                           */
 357:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* If software start has been selected, conversion starts immediately.    */
 358:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* If external trigger has been selected, conversion will start at next   */
 359:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* trigger event.                                                         */
 360:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Case of multimode enabled (when multimode feature is available):       */
 361:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* if ADC is slave,                                                       */
 362:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /*    - ADC is enabled only (conversion is not started),                  */
 363:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /*    - if multimode only concerns regular conversion, ADC is enabled     */
 364:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /*     and conversion is started.                                         */
 365:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* If ADC is master or independent,                                       */
 366:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /*    - ADC is enabled and conversion is started.                         */
 367:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** #if defined(ADC_MULTIMODE_SUPPORT)
 368:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 369:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 370:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 371:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 372:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****          )
 373:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 374:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         /* ADC instance is not a multimode slave instance with multimode injected conversions enabl
 375:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 376:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         {
 377:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           LL_ADC_INJ_StartConversion(hadc->Instance);
 378:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         }
 379:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
 380:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       else
 381:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 382:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         /* ADC instance is not a multimode slave instance with multimode injected conversions enabl
 383:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 384:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
 385:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** #else
 386:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 569              		.loc 1 386 7 view .LVU161
 570              		.loc 1 386 38 is_stmt 0 view .LVU162
 571 005e 2268     		ldr	r2, [r4]
 572              	.LVL45:
 573              	.LBB256:
 574              	.LBI256:
5103:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 575              		.loc 2 5103 26 is_stmt 1 view .LVU163
 576              	.LBB257:
5105:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 577              		.loc 2 5105 3 view .LVU164
5105:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 578              		.loc 2 5105 21 is_stmt 0 view .LVU165
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 145


 579 0060 D368     		ldr	r3, [r2, #12]
 580              	.LVL46:
5105:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 581              		.loc 2 5105 21 view .LVU166
 582              	.LBE257:
 583              	.LBE256:
 584              		.loc 1 386 10 discriminator 1 view .LVU167
 585 0062 13F0007F 		tst	r3, #33554432
 586 0066 18D1     		bne	.L30
 387:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 388:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         /* Start ADC group injected conversion */
 389:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         LL_ADC_INJ_StartConversion(hadc->Instance);
 587              		.loc 1 389 9 is_stmt 1 view .LVU168
 588              	.LVL47:
 589              	.LBB258:
 590              	.LBI258:
7181:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 591              		.loc 2 7181 22 view .LVU169
 592              	.LBB259:
7186:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
 593              		.loc 2 7186 3 view .LVU170
 594 0068 9368     		ldr	r3, [r2, #8]
 595 006a 23F00043 		bic	r3, r3, #-2147483648
 596 006e 23F03F03 		bic	r3, r3, #63
 597 0072 43F00803 		orr	r3, r3, #8
 598 0076 9360     		str	r3, [r2, #8]
 599              	.LVL48:
7189:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 600              		.loc 2 7189 1 is_stmt 0 view .LVU171
 601 0078 0FE0     		b	.L30
 602              	.LVL49:
 603              	.L42:
7189:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 604              		.loc 2 7189 1 view .LVU172
 605              	.LBE259:
 606              	.LBE258:
 302:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       return HAL_ERROR;
 607              		.loc 1 302 7 is_stmt 1 view .LVU173
 608 007a 836D     		ldr	r3, [r0, #88]
 609 007c 43F02003 		orr	r3, r3, #32
 610 0080 8365     		str	r3, [r0, #88]
 303:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
 611              		.loc 1 303 7 view .LVU174
 303:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
 612              		.loc 1 303 14 is_stmt 0 view .LVU175
 613 0082 0120     		movs	r0, #1
 614              	.LVL50:
 303:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
 615              		.loc 1 303 14 view .LVU176
 616 0084 09E0     		b	.L30
 617              	.LVL51:
 618              	.L33:
 324:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
 619              		.loc 1 324 9 is_stmt 1 view .LVU177
 620 0086 0023     		movs	r3, #0
 621 0088 E365     		str	r3, [r4, #92]
 622 008a DAE7     		b	.L34
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 146


 623              	.L32:
 390:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
 391:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** #endif /* ADC_MULTIMODE_SUPPORT */
 392:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 393:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
 394:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     else
 395:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
 396:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Process unlocked */
 397:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       __HAL_UNLOCK(hadc);
 624              		.loc 1 397 7 view .LVU178
 625              		.loc 1 397 7 view .LVU179
 626 008c 0023     		movs	r3, #0
 627 008e 84F85430 		strb	r3, [r4, #84]
 628              		.loc 1 397 7 discriminator 1 view .LVU180
 398:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
 399:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 400:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Return function status */
 401:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     return tmp_hal_status;
 629              		.loc 1 401 5 view .LVU181
 630              		.loc 1 401 12 is_stmt 0 view .LVU182
 631 0092 02E0     		b	.L30
 632              	.LVL52:
 633              	.L36:
 634              	.LCFI9:
 635              		.cfi_def_cfa_offset 0
 636              		.cfi_restore 4
 637              		.cfi_restore 14
 285:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
 638              		.loc 1 285 12 view .LVU183
 639 0094 0220     		movs	r0, #2
 640              	.LVL53:
 402:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
 403:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** }
 641              		.loc 1 403 1 view .LVU184
 642 0096 7047     		bx	lr
 643              	.LVL54:
 644              	.L37:
 645              	.LCFI10:
 646              		.cfi_def_cfa_offset 8
 647              		.cfi_offset 4, -8
 648              		.cfi_offset 14, -4
 307:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 649              		.loc 1 307 5 discriminator 1 view .LVU185
 650 0098 0220     		movs	r0, #2
 651              	.LVL55:
 652              	.L30:
 653              		.loc 1 403 1 view .LVU186
 654 009a 10BD     		pop	{r4, pc}
 655              		.loc 1 403 1 view .LVU187
 656              		.cfi_endproc
 657              	.LFE333:
 659              		.section	.text.HAL_ADCEx_InjectedStop,"ax",%progbits
 660              		.align	1
 661              		.global	HAL_ADCEx_InjectedStop
 662              		.syntax unified
 663              		.thumb
 664              		.thumb_func
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 147


 666              	HAL_ADCEx_InjectedStop:
 667              	.LVL56:
 668              	.LFB334:
 404:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 405:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /**
 406:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @brief  Stop conversion of injected channels. Disable ADC peripheral if
 407:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         no regular conversion is on going.
 408:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @note   If ADC must be disabled and if conversion is on going on
 409:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         regular group, function HAL_ADC_Stop must be used to stop both
 410:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         injected and regular groups, and disable the ADC.
 411:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @note   If injected group mode auto-injection is enabled,
 412:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         function HAL_ADC_Stop must be used.
 413:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @note   In case of multimode enabled (when multimode feature is available),
 414:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         HAL_ADCEx_InjectedStop() must be called for ADC master first, then for ADC slave.
 415:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         For ADC master, conversion is stopped and ADC is disabled.
 416:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         For ADC slave, ADC is disabled only (conversion stop of ADC master
 417:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         has already stopped conversion of ADC slave).
 418:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @param hadc ADC handle.
 419:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @retval HAL status
 420:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   */
 421:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** HAL_StatusTypeDef HAL_ADCEx_InjectedStop(ADC_HandleTypeDef *hadc)
 422:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** {
 669              		.loc 1 422 1 is_stmt 1 view -0
 670              		.cfi_startproc
 671              		@ args = 0, pretend = 0, frame = 0
 672              		@ frame_needed = 0, uses_anonymous_args = 0
 423:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status;
 673              		.loc 1 423 3 view .LVU189
 424:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 425:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Check the parameters */
 426:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 674              		.loc 1 426 3 view .LVU190
 427:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 428:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Process locked */
 429:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   __HAL_LOCK(hadc);
 675              		.loc 1 429 3 view .LVU191
 676              		.loc 1 429 3 view .LVU192
 677 0000 90F85430 		ldrb	r3, [r0, #84]	@ zero_extendqisi2
 678 0004 012B     		cmp	r3, #1
 679 0006 23D0     		beq	.L47
 422:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status;
 680              		.loc 1 422 1 is_stmt 0 view .LVU193
 681 0008 10B5     		push	{r4, lr}
 682              	.LCFI11:
 683              		.cfi_def_cfa_offset 8
 684              		.cfi_offset 4, -8
 685              		.cfi_offset 14, -4
 686 000a 0446     		mov	r4, r0
 687              		.loc 1 429 3 is_stmt 1 discriminator 2 view .LVU194
 688 000c 0123     		movs	r3, #1
 689 000e 80F85430 		strb	r3, [r0, #84]
 690              		.loc 1 429 3 view .LVU195
 430:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 431:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* 1. Stop potential conversion on going on injected group only. */
 432:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   tmp_hal_status = ADC_ConversionStop(hadc, ADC_INJECTED_GROUP);
 691              		.loc 1 432 3 view .LVU196
 692              		.loc 1 432 20 is_stmt 0 view .LVU197
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 148


 693 0012 0221     		movs	r1, #2
 694 0014 FFF7FEFF 		bl	ADC_ConversionStop
 695              	.LVL57:
 433:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 434:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Disable ADC peripheral if injected conversions are effectively stopped   */
 435:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* and if no conversion on regular group is on-going                       */
 436:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   if (tmp_hal_status == HAL_OK)
 696              		.loc 1 436 3 is_stmt 1 view .LVU198
 697              		.loc 1 436 6 is_stmt 0 view .LVU199
 698 0018 40B9     		cbnz	r0, .L45
 437:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   {
 438:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 699              		.loc 1 438 5 is_stmt 1 view .LVU200
 700              		.loc 1 438 44 is_stmt 0 view .LVU201
 701 001a 2368     		ldr	r3, [r4]
 702              	.LVL58:
 703              	.LBB260:
 704              	.LBI260:
6991:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 705              		.loc 2 6991 26 is_stmt 1 view .LVU202
 706              	.LBB261:
6993:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 707              		.loc 2 6993 3 view .LVU203
6993:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 708              		.loc 2 6993 12 is_stmt 0 view .LVU204
 709 001c 9B68     		ldr	r3, [r3, #8]
 710              	.LVL59:
6993:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 711              		.loc 2 6993 74 view .LVU205
 712 001e 13F0040F 		tst	r3, #4
 713 0022 07D0     		beq	.L46
 714              	.LVL60:
6993:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 715              		.loc 2 6993 74 view .LVU206
 716              	.LBE261:
 717              	.LBE260:
 439:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
 440:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* 2. Disable the ADC peripheral */
 441:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       tmp_hal_status = ADC_Disable(hadc);
 442:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 443:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Check if ADC is effectively disabled */
 444:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       if (tmp_hal_status == HAL_OK)
 445:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 446:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         /* Set ADC state */
 447:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         ADC_STATE_CLR_SET(hadc->State,
 448:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                           HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
 449:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                           HAL_ADC_STATE_READY);
 450:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
 451:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
 452:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Conversion on injected group is stopped, but ADC not disabled since    */
 453:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* conversion on regular group is still running.                          */
 454:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     else
 455:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
 456:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Set ADC state */
 457:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 718              		.loc 1 457 7 is_stmt 1 view .LVU207
 719 0024 A36D     		ldr	r3, [r4, #88]
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 149


 720 0026 23F48053 		bic	r3, r3, #4096
 721 002a A365     		str	r3, [r4, #88]
 722              	.L45:
 458:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
 459:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
 460:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 461:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Process unlocked */
 462:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   __HAL_UNLOCK(hadc);
 723              		.loc 1 462 3 view .LVU208
 724              		.loc 1 462 3 view .LVU209
 725 002c 0023     		movs	r3, #0
 726 002e 84F85430 		strb	r3, [r4, #84]
 727              		.loc 1 462 3 view .LVU210
 463:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 464:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Return function status */
 465:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   return tmp_hal_status;
 728              		.loc 1 465 3 view .LVU211
 466:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** }
 729              		.loc 1 466 1 is_stmt 0 view .LVU212
 730 0032 10BD     		pop	{r4, pc}
 731              	.LVL61:
 732              	.L46:
 441:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 733              		.loc 1 441 7 is_stmt 1 view .LVU213
 441:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 734              		.loc 1 441 24 is_stmt 0 view .LVU214
 735 0034 2046     		mov	r0, r4
 736              	.LVL62:
 441:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 737              		.loc 1 441 24 view .LVU215
 738 0036 FFF7FEFF 		bl	ADC_Disable
 739              	.LVL63:
 444:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 740              		.loc 1 444 7 is_stmt 1 view .LVU216
 444:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 741              		.loc 1 444 10 is_stmt 0 view .LVU217
 742 003a 0028     		cmp	r0, #0
 743 003c F6D1     		bne	.L45
 447:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                           HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
 744              		.loc 1 447 9 is_stmt 1 view .LVU218
 745 003e A36D     		ldr	r3, [r4, #88]
 746 0040 23F48853 		bic	r3, r3, #4352
 747 0044 23F00103 		bic	r3, r3, #1
 748 0048 43F00103 		orr	r3, r3, #1
 749 004c A365     		str	r3, [r4, #88]
 750 004e EDE7     		b	.L45
 751              	.LVL64:
 752              	.L47:
 753              	.LCFI12:
 754              		.cfi_def_cfa_offset 0
 755              		.cfi_restore 4
 756              		.cfi_restore 14
 429:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 757              		.loc 1 429 3 is_stmt 0 discriminator 1 view .LVU219
 758 0050 0220     		movs	r0, #2
 759              	.LVL65:
 760              		.loc 1 466 1 view .LVU220
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 150


 761 0052 7047     		bx	lr
 762              		.cfi_endproc
 763              	.LFE334:
 765              		.section	.text.HAL_ADCEx_InjectedPollForConversion,"ax",%progbits
 766              		.align	1
 767              		.global	HAL_ADCEx_InjectedPollForConversion
 768              		.syntax unified
 769              		.thumb
 770              		.thumb_func
 772              	HAL_ADCEx_InjectedPollForConversion:
 773              	.LVL66:
 774              	.LFB335:
 467:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 468:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /**
 469:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @brief  Wait for injected group conversion to be completed.
 470:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @param hadc ADC handle
 471:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @param Timeout Timeout value in millisecond.
 472:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @note   Depending on hadc->Init.EOCSelection, JEOS or JEOC is
 473:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         checked and cleared depending on AUTDLY bit status.
 474:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @retval HAL status
 475:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   */
 476:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** HAL_StatusTypeDef HAL_ADCEx_InjectedPollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
 477:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** {
 775              		.loc 1 477 1 is_stmt 1 view -0
 776              		.cfi_startproc
 777              		@ args = 0, pretend = 0, frame = 0
 778              		@ frame_needed = 0, uses_anonymous_args = 0
 779              		.loc 1 477 1 is_stmt 0 view .LVU222
 780 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 781              	.LCFI13:
 782              		.cfi_def_cfa_offset 24
 783              		.cfi_offset 3, -24
 784              		.cfi_offset 4, -20
 785              		.cfi_offset 5, -16
 786              		.cfi_offset 6, -12
 787              		.cfi_offset 7, -8
 788              		.cfi_offset 14, -4
 789 0002 0446     		mov	r4, r0
 790 0004 0D46     		mov	r5, r1
 478:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   uint32_t tickstart;
 791              		.loc 1 478 3 is_stmt 1 view .LVU223
 479:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   uint32_t tmp_flag_end;
 792              		.loc 1 479 3 view .LVU224
 480:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   uint32_t tmp_adc_inj_is_trigger_source_sw_start;
 793              		.loc 1 480 3 view .LVU225
 481:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   uint32_t tmp_adc_reg_is_trigger_source_sw_start;
 794              		.loc 1 481 3 view .LVU226
 482:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   uint32_t tmp_cfgr;
 795              		.loc 1 482 3 view .LVU227
 483:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** #if defined(ADC_MULTIMODE_SUPPORT)
 484:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   const ADC_TypeDef *tmpADC_Master;
 485:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 486:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** #endif /* ADC_MULTIMODE_SUPPORT */
 487:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 488:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Check the parameters */
 489:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 796              		.loc 1 489 3 view .LVU228
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 151


 490:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 491:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* If end of sequence selected */
 492:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 797              		.loc 1 492 3 view .LVU229
 798              		.loc 1 492 17 is_stmt 0 view .LVU230
 799 0006 4369     		ldr	r3, [r0, #20]
 800              		.loc 1 492 6 view .LVU231
 801 0008 082B     		cmp	r3, #8
 802 000a 1ED0     		beq	.L69
 493:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   {
 494:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     tmp_flag_end = ADC_FLAG_JEOS;
 495:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
 496:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   else /* end of conversion selected */
 497:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   {
 498:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     tmp_flag_end = ADC_FLAG_JEOC;
 803              		.loc 1 498 18 view .LVU232
 804 000c 2026     		movs	r6, #32
 805              	.L53:
 806              	.LVL67:
 499:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
 500:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 501:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Get timeout */
 502:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   tickstart = HAL_GetTick();
 807              		.loc 1 502 3 is_stmt 1 view .LVU233
 808              		.loc 1 502 15 is_stmt 0 view .LVU234
 809 000e FFF7FEFF 		bl	HAL_GetTick
 810              	.LVL68:
 811              		.loc 1 502 15 view .LVU235
 812 0012 0746     		mov	r7, r0
 813              	.LVL69:
 503:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 504:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Wait until End of Conversion or Sequence flag is raised */
 505:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 814              		.loc 1 505 3 is_stmt 1 view .LVU236
 815              	.L55:
 816              		.loc 1 505 47 view .LVU237
 817              		.loc 1 505 15 is_stmt 0 view .LVU238
 818 0014 2368     		ldr	r3, [r4]
 819              		.loc 1 505 25 view .LVU239
 820 0016 1A68     		ldr	r2, [r3]
 821              		.loc 1 505 47 view .LVU240
 822 0018 3242     		tst	r2, r6
 823 001a 18D1     		bne	.L70
 506:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   {
 507:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Check if timeout is disabled (set to infinite wait) */
 508:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     if (Timeout != HAL_MAX_DELAY)
 824              		.loc 1 508 5 is_stmt 1 view .LVU241
 825              		.loc 1 508 8 is_stmt 0 view .LVU242
 826 001c B5F1FF3F 		cmp	r5, #-1
 827 0020 F8D0     		beq	.L55
 509:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
 510:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 828              		.loc 1 510 7 is_stmt 1 view .LVU243
 829              		.loc 1 510 13 is_stmt 0 view .LVU244
 830 0022 FFF7FEFF 		bl	HAL_GetTick
 831              	.LVL70:
 832              		.loc 1 510 27 discriminator 1 view .LVU245
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 152


 833 0026 C31B     		subs	r3, r0, r7
 834              		.loc 1 510 10 discriminator 1 view .LVU246
 835 0028 AB42     		cmp	r3, r5
 836 002a 01D8     		bhi	.L56
 837              		.loc 1 510 51 discriminator 1 view .LVU247
 838 002c 002D     		cmp	r5, #0
 839 002e F1D1     		bne	.L55
 840              	.L56:
 511:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 512:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         /* New check to avoid false timeout detection in case of preemption */
 513:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 841              		.loc 1 513 9 is_stmt 1 view .LVU248
 842              		.loc 1 513 18 is_stmt 0 view .LVU249
 843 0030 2368     		ldr	r3, [r4]
 844              		.loc 1 513 28 view .LVU250
 845 0032 1B68     		ldr	r3, [r3]
 846              		.loc 1 513 12 view .LVU251
 847 0034 3342     		tst	r3, r6
 848 0036 EDD1     		bne	.L55
 514:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         {
 515:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           /* Update ADC state machine to timeout */
 516:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 849              		.loc 1 516 11 is_stmt 1 view .LVU252
 850 0038 A36D     		ldr	r3, [r4, #88]
 851 003a 43F00403 		orr	r3, r3, #4
 852 003e A365     		str	r3, [r4, #88]
 517:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 518:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           /* Process unlocked */
 519:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           __HAL_UNLOCK(hadc);
 853              		.loc 1 519 11 view .LVU253
 854              		.loc 1 519 11 view .LVU254
 855 0040 0023     		movs	r3, #0
 856 0042 84F85430 		strb	r3, [r4, #84]
 857              		.loc 1 519 11 view .LVU255
 520:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 521:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           return HAL_TIMEOUT;
 858              		.loc 1 521 11 view .LVU256
 859              		.loc 1 521 18 is_stmt 0 view .LVU257
 860 0046 0320     		movs	r0, #3
 861 0048 30E0     		b	.L57
 862              	.LVL71:
 863              	.L69:
 494:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
 864              		.loc 1 494 18 view .LVU258
 865 004a 4026     		movs	r6, #64
 866 004c DFE7     		b	.L53
 867              	.LVL72:
 868              	.L70:
 522:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         }
 523:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
 524:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
 525:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
 526:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 527:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Retrieve ADC configuration */
 528:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 869              		.loc 1 528 3 is_stmt 1 view .LVU259
 870              	.LBB262:
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 153


 871              	.LBI262:
4800:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 872              		.loc 2 4800 26 view .LVU260
 873              	.LBB263:
4802:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 874              		.loc 2 4802 3 view .LVU261
4802:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 875              		.loc 2 4802 12 is_stmt 0 view .LVU262
 876 004e DA6C     		ldr	r2, [r3, #76]
4802:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 877              		.loc 2 4802 105 view .LVU263
 878 0050 12F4C07F 		tst	r2, #384
 879 0054 2BD1     		bne	.L65
4802:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 880              		.loc 2 4802 105 discriminator 1 view .LVU264
 881 0056 0120     		movs	r0, #1
 882              	.L59:
 883              	.LVL73:
4802:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 884              		.loc 2 4802 105 discriminator 1 view .LVU265
 885              	.LBE263:
 886              	.LBE262:
 529:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 887              		.loc 1 529 3 is_stmt 1 view .LVU266
 888              	.LBB265:
 889              	.LBI265:
4074:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 890              		.loc 2 4074 26 view .LVU267
 891              	.LBB266:
4076:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 892              		.loc 2 4076 3 view .LVU268
4076:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 893              		.loc 2 4076 12 is_stmt 0 view .LVU269
 894 0058 DA68     		ldr	r2, [r3, #12]
4076:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 895              		.loc 2 4076 103 view .LVU270
 896 005a 12F4406F 		tst	r2, #3072
 897 005e 28D1     		bne	.L66
4076:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 898              		.loc 2 4076 103 discriminator 1 view .LVU271
 899 0060 0125     		movs	r5, #1
 900              	.LVL74:
 901              	.L60:
4076:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 902              		.loc 2 4076 103 discriminator 1 view .LVU272
 903              	.LBE266:
 904              	.LBE265:
 530:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Get relevant register CFGR in ADC instance of ADC master or slave  */
 531:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* in function of multimode state (for devices with multimode         */
 532:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* available).                                                        */
 533:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** #if defined(ADC_MULTIMODE_SUPPORT)
 534:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 535:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 536:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 537:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 538:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****      )
 539:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   {
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 154


 540:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 541:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
 542:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   else
 543:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   {
 544:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 545:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 546:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
 547:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** #else
 548:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 905              		.loc 1 548 3 is_stmt 1 view .LVU273
 906              		.loc 1 548 12 is_stmt 0 view .LVU274
 907 0062 D968     		ldr	r1, [r3, #12]
 908              	.LVL75:
 549:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** #endif /* ADC_MULTIMODE_SUPPORT */
 550:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 551:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Update ADC state machine */
 552:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 909              		.loc 1 552 3 is_stmt 1 view .LVU275
 910 0064 A26D     		ldr	r2, [r4, #88]
 911 0066 42F40052 		orr	r2, r2, #8192
 912 006a A265     		str	r2, [r4, #88]
 553:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 554:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Determine whether any further conversion upcoming on group injected      */
 555:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* by external trigger or by automatic injected conversion                  */
 556:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* from group regular.                                                      */
 557:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   if ((tmp_adc_inj_is_trigger_source_sw_start != 0UL)            ||
 913              		.loc 1 557 3 view .LVU276
 914              		.loc 1 557 6 is_stmt 0 view .LVU277
 915 006c 30B9     		cbnz	r0, .L61
 916              		.loc 1 557 66 discriminator 1 view .LVU278
 917 006e 11F0007F 		tst	r1, #33554432
 918 0072 16D1     		bne	.L62
 558:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL)      &&
 919              		.loc 1 558 57 view .LVU279
 920 0074 ADB1     		cbz	r5, .L62
 559:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****        ((tmp_adc_reg_is_trigger_source_sw_start != 0UL)  &&
 921              		.loc 1 559 58 view .LVU280
 922 0076 11F4005F 		tst	r1, #8192
 923 007a 12D1     		bne	.L62
 924              	.L61:
 560:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL))))
 561:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   {
 562:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Check whether end of sequence is reached */
 563:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 925              		.loc 1 563 5 is_stmt 1 view .LVU281
 926              		.loc 1 563 9 is_stmt 0 view .LVU282
 927 007c 1A68     		ldr	r2, [r3]
 928              		.loc 1 563 8 view .LVU283
 929 007e 12F0400F 		tst	r2, #64
 930 0082 0ED0     		beq	.L62
 564:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
 565:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Particular case if injected contexts queue is enabled:             */
 566:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* when the last context has been fully processed, JSQR is reset      */
 567:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* by the hardware. Even if no injected conversion is planned to come */
 568:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* (queue empty, triggers are ignored), it can start again            */
 569:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* immediately after setting a new context (JADSTART is still set).   */
 570:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Therefore, state of HAL ADC injected group is kept to busy.        */
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 155


 571:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 931              		.loc 1 571 7 is_stmt 1 view .LVU284
 932              		.loc 1 571 10 is_stmt 0 view .LVU285
 933 0084 11F4001F 		tst	r1, #2097152
 934 0088 0BD1     		bne	.L62
 572:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 573:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         /* Set ADC state */
 574:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 935              		.loc 1 574 9 is_stmt 1 view .LVU286
 936 008a A26D     		ldr	r2, [r4, #88]
 937 008c 22F48052 		bic	r2, r2, #4096
 938 0090 A265     		str	r2, [r4, #88]
 575:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 576:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 939              		.loc 1 576 9 view .LVU287
 940              		.loc 1 576 18 is_stmt 0 view .LVU288
 941 0092 A26D     		ldr	r2, [r4, #88]
 942              		.loc 1 576 12 view .LVU289
 943 0094 12F4807F 		tst	r2, #256
 944 0098 03D1     		bne	.L62
 577:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         {
 578:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 945              		.loc 1 578 11 is_stmt 1 view .LVU290
 946 009a A26D     		ldr	r2, [r4, #88]
 947 009c 42F00102 		orr	r2, r2, #1
 948 00a0 A265     		str	r2, [r4, #88]
 949              	.L62:
 579:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         }
 580:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
 581:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
 582:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
 583:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 584:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Clear polled flag */
 585:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   if (tmp_flag_end == ADC_FLAG_JEOS)
 950              		.loc 1 585 3 view .LVU291
 951              		.loc 1 585 6 is_stmt 0 view .LVU292
 952 00a2 402E     		cmp	r6, #64
 953 00a4 07D0     		beq	.L71
 586:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   {
 587:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Clear end of sequence JEOS flag of injected group if low power feature */
 588:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* "LowPowerAutoWait " is disabled, to not interfere with this feature.   */
 589:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* For injected groups, no new conversion will start before JEOS is       */
 590:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* cleared.                                                               */
 591:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 592:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
 593:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 594:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
 595:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
 596:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   else
 597:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   {
 598:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC);
 954              		.loc 1 598 5 is_stmt 1 view .LVU293
 955 00a6 2022     		movs	r2, #32
 956 00a8 1A60     		str	r2, [r3]
 599:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
 600:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 601:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Return API HAL status */
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 156


 602:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   return HAL_OK;
 957              		.loc 1 602 10 is_stmt 0 view .LVU294
 958 00aa 0020     		movs	r0, #0
 959              	.LVL76:
 960              	.L57:
 603:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** }
 961              		.loc 1 603 1 view .LVU295
 962 00ac F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 963              	.LVL77:
 964              	.L65:
 965              	.LBB268:
 966              	.LBB264:
4802:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 967              		.loc 2 4802 105 discriminator 2 view .LVU296
 968 00ae 0020     		movs	r0, #0
 969 00b0 D2E7     		b	.L59
 970              	.LVL78:
 971              	.L66:
4802:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 972              		.loc 2 4802 105 discriminator 2 view .LVU297
 973              	.LBE264:
 974              	.LBE268:
 975              	.LBB269:
 976              	.LBB267:
4076:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 977              		.loc 2 4076 103 discriminator 2 view .LVU298
 978 00b2 0025     		movs	r5, #0
 979              	.LVL79:
4076:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 980              		.loc 2 4076 103 discriminator 2 view .LVU299
 981 00b4 D5E7     		b	.L60
 982              	.LVL80:
 983              	.L71:
4076:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 984              		.loc 2 4076 103 discriminator 2 view .LVU300
 985              	.LBE267:
 986              	.LBE269:
 591:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
 987              		.loc 1 591 5 is_stmt 1 view .LVU301
 591:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
 988              		.loc 1 591 8 is_stmt 0 view .LVU302
 989 00b6 11F4804F 		tst	r1, #16384
 990 00ba 03D1     		bne	.L67
 593:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
 991              		.loc 1 593 7 is_stmt 1 view .LVU303
 992 00bc 6022     		movs	r2, #96
 993 00be 1A60     		str	r2, [r3]
 602:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** }
 994              		.loc 1 602 10 is_stmt 0 view .LVU304
 995 00c0 0020     		movs	r0, #0
 996              	.LVL81:
 602:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** }
 997              		.loc 1 602 10 view .LVU305
 998 00c2 F3E7     		b	.L57
 999              	.LVL82:
 1000              	.L67:
 602:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** }
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 157


 1001              		.loc 1 602 10 view .LVU306
 1002 00c4 0020     		movs	r0, #0
 1003              	.LVL83:
 602:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** }
 1004              		.loc 1 602 10 view .LVU307
 1005 00c6 F1E7     		b	.L57
 1006              		.cfi_endproc
 1007              	.LFE335:
 1009              		.section	.text.HAL_ADCEx_InjectedStart_IT,"ax",%progbits
 1010              		.align	1
 1011              		.global	HAL_ADCEx_InjectedStart_IT
 1012              		.syntax unified
 1013              		.thumb
 1014              		.thumb_func
 1016              	HAL_ADCEx_InjectedStart_IT:
 1017              	.LVL84:
 1018              	.LFB336:
 604:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 605:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /**
 606:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @brief  Enable ADC, start conversion of injected group with interruption.
 607:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @note   Interruptions enabled in this function according to initialization
 608:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         setting : JEOC (end of conversion) or JEOS (end of sequence)
 609:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @note   Case of multimode enabled (when multimode feature is enabled):
 610:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         HAL_ADCEx_InjectedStart_IT() API must be called for ADC slave first,
 611:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         then for ADC master.
 612:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         For ADC slave, ADC is enabled only (conversion is not started).
 613:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         For ADC master, ADC is enabled and multimode conversion is started.
 614:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @param hadc ADC handle.
 615:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @retval HAL status.
 616:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   */
 617:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef *hadc)
 618:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** {
 1019              		.loc 1 618 1 is_stmt 1 view -0
 1020              		.cfi_startproc
 1021              		@ args = 0, pretend = 0, frame = 0
 1022              		@ frame_needed = 0, uses_anonymous_args = 0
 619:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status;
 1023              		.loc 1 619 3 view .LVU309
 620:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   uint32_t tmp_config_injected_queue;
 1024              		.loc 1 620 3 view .LVU310
 621:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** #if defined(ADC_MULTIMODE_SUPPORT)
 622:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 623:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** #endif /* ADC_MULTIMODE_SUPPORT */
 624:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 625:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Check the parameters */
 626:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 1025              		.loc 1 626 3 view .LVU311
 627:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 628:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 1026              		.loc 1 628 3 view .LVU312
 1027              		.loc 1 628 42 is_stmt 0 view .LVU313
 1028 0000 0368     		ldr	r3, [r0]
 1029              	.LVL85:
 1030              	.LBB270:
 1031              	.LBI270:
7217:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 1032              		.loc 2 7217 26 is_stmt 1 view .LVU314
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 158


 1033              	.LBB271:
 1034              		.loc 2 7219 3 view .LVU315
 1035              		.loc 2 7219 12 is_stmt 0 view .LVU316
 1036 0002 9A68     		ldr	r2, [r3, #8]
 1037              		.loc 2 7219 76 view .LVU317
 1038 0004 12F0080F 		tst	r2, #8
 1039 0008 66D1     		bne	.L82
 1040              	.LBE271:
 1041              	.LBE270:
 618:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status;
 1042              		.loc 1 618 1 view .LVU318
 1043 000a 10B5     		push	{r4, lr}
 1044              	.LCFI14:
 1045              		.cfi_def_cfa_offset 8
 1046              		.cfi_offset 4, -8
 1047              		.cfi_offset 14, -4
 1048 000c 0446     		mov	r4, r0
 1049              	.LVL86:
 629:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   {
 630:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     return HAL_BUSY;
 631:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
 632:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   else
 633:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   {
 634:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* In case of software trigger detection enabled, JQDIS must be set
 635:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       (which can be done only if ADSTART and JADSTART are both cleared).
 636:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****        If JQDIS is not set at that point, returns an error
 637:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****        - since software trigger detection is disabled. User needs to
 638:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****        resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
 639:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****        - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
 640:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****          the queue is empty */
 641:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 1050              		.loc 1 641 5 is_stmt 1 view .LVU319
 1051              		.loc 1 641 33 is_stmt 0 view .LVU320
 1052 000e DA68     		ldr	r2, [r3, #12]
 1053              	.LVL87:
 642:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 643:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL)
 1054              		.loc 1 643 5 is_stmt 1 view .LVU321
 1055              		.loc 1 643 10 is_stmt 0 view .LVU322
 1056 0010 DB6C     		ldr	r3, [r3, #76]
 1057              		.loc 1 643 8 view .LVU323
 1058 0012 13F4C07F 		tst	r3, #384
 1059 0016 01D1     		bne	.L74
 644:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         && (tmp_config_injected_queue == 0UL)
 1060              		.loc 1 644 9 view .LVU324
 1061 0018 002A     		cmp	r2, #0
 1062 001a 45DA     		bge	.L88
 1063              	.L74:
 645:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****        )
 646:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
 647:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 648:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       return HAL_ERROR;
 649:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
 650:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 651:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Process locked */
 652:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     __HAL_LOCK(hadc);
 1064              		.loc 1 652 5 is_stmt 1 view .LVU325
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 159


 1065              		.loc 1 652 5 view .LVU326
 1066 001c 94F85430 		ldrb	r3, [r4, #84]	@ zero_extendqisi2
 1067 0020 012B     		cmp	r3, #1
 1068 0022 5BD0     		beq	.L83
 1069              		.loc 1 652 5 discriminator 2 view .LVU327
 1070 0024 0123     		movs	r3, #1
 1071 0026 84F85430 		strb	r3, [r4, #84]
 1072              		.loc 1 652 5 view .LVU328
 653:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 654:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Enable the ADC peripheral */
 655:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     tmp_hal_status = ADC_Enable(hadc);
 1073              		.loc 1 655 5 view .LVU329
 1074              		.loc 1 655 22 is_stmt 0 view .LVU330
 1075 002a 2046     		mov	r0, r4
 1076              	.LVL88:
 1077              		.loc 1 655 22 view .LVU331
 1078 002c FFF7FEFF 		bl	ADC_Enable
 1079              	.LVL89:
 656:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 657:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Start conversion if ADC is effectively enabled */
 658:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     if (tmp_hal_status == HAL_OK)
 1080              		.loc 1 658 5 is_stmt 1 view .LVU332
 1081              		.loc 1 658 8 is_stmt 0 view .LVU333
 1082 0030 0028     		cmp	r0, #0
 1083 0032 4DD1     		bne	.L75
 659:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
 660:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Check if a regular conversion is ongoing */
 661:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL)
 1084              		.loc 1 661 7 is_stmt 1 view .LVU334
 1085              		.loc 1 661 16 is_stmt 0 view .LVU335
 1086 0034 A36D     		ldr	r3, [r4, #88]
 1087              		.loc 1 661 10 view .LVU336
 1088 0036 13F4807F 		tst	r3, #256
 1089 003a 3BD0     		beq	.L76
 662:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 663:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         /* Reset ADC error code field related to injected conversions only */
 664:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 1090              		.loc 1 664 9 is_stmt 1 view .LVU337
 1091 003c E36D     		ldr	r3, [r4, #92]
 1092 003e 23F00803 		bic	r3, r3, #8
 1093 0042 E365     		str	r3, [r4, #92]
 1094              	.L77:
 665:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
 666:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       else
 667:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 668:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         /* Set ADC error code to none */
 669:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         ADC_CLEAR_ERRORCODE(hadc);
 670:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
 671:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 672:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Set ADC state                                                        */
 673:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* - Clear state bitfield related to injected group conversion results  */
 674:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* - Set state bitfield related to injected operation                   */
 675:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       ADC_STATE_CLR_SET(hadc->State,
 1095              		.loc 1 675 7 view .LVU338
 1096 0044 A36D     		ldr	r3, [r4, #88]
 1097 0046 23F44053 		bic	r3, r3, #12288
 1098 004a 23F00103 		bic	r3, r3, #1
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 160


 1099 004e 43F48053 		orr	r3, r3, #4096
 1100 0052 A365     		str	r3, [r4, #88]
 676:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                         HAL_ADC_STATE_READY | HAL_ADC_STATE_INJ_EOC,
 677:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                         HAL_ADC_STATE_INJ_BUSY);
 678:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 679:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** #if defined(ADC_MULTIMODE_SUPPORT)
 680:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
 681:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         - if ADC instance is master or if multimode feature is not available
 682:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         - if multimode setting is disabled (ADC instance slave in independent mode) */
 683:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 684:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 685:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****          )
 686:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 687:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 688:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
 689:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** #endif /* ADC_MULTIMODE_SUPPORT */
 690:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 691:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Clear ADC group injected group conversion flag */
 692:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* (To ensure of no unknown state from potential previous ADC operations) */
 693:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 1101              		.loc 1 693 7 view .LVU339
 1102 0054 2368     		ldr	r3, [r4]
 1103 0056 6022     		movs	r2, #96
 1104 0058 1A60     		str	r2, [r3]
 694:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 695:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Process unlocked */
 696:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Unlock before starting ADC conversions: in case of potential         */
 697:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* interruption, to let the process to ADC IRQ Handler.                 */
 698:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       __HAL_UNLOCK(hadc);
 1105              		.loc 1 698 7 view .LVU340
 1106              		.loc 1 698 7 view .LVU341
 1107 005a 0023     		movs	r3, #0
 1108 005c 84F85430 		strb	r3, [r4, #84]
 1109              		.loc 1 698 7 view .LVU342
 699:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 700:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Enable ADC Injected context queue overflow interrupt if this feature   */
 701:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* is enabled.                                                            */
 702:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       if ((hadc->Instance->CFGR & ADC_CFGR_JQM) != 0UL)
 1110              		.loc 1 702 7 view .LVU343
 1111              		.loc 1 702 16 is_stmt 0 view .LVU344
 1112 0060 2368     		ldr	r3, [r4]
 1113              		.loc 1 702 26 view .LVU345
 1114 0062 DA68     		ldr	r2, [r3, #12]
 1115              		.loc 1 702 10 view .LVU346
 1116 0064 12F4001F 		tst	r2, #2097152
 1117 0068 03D0     		beq	.L78
 703:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 704:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         __HAL_ADC_ENABLE_IT(hadc, ADC_FLAG_JQOVF);
 1118              		.loc 1 704 9 is_stmt 1 view .LVU347
 1119 006a 5A68     		ldr	r2, [r3, #4]
 1120 006c 42F48062 		orr	r2, r2, #1024
 1121 0070 5A60     		str	r2, [r3, #4]
 1122              	.L78:
 705:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
 706:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 707:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Enable ADC end of conversion interrupt */
 708:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       switch (hadc->Init.EOCSelection)
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 161


 1123              		.loc 1 708 7 view .LVU348
 1124              		.loc 1 708 25 is_stmt 0 view .LVU349
 1125 0072 6369     		ldr	r3, [r4, #20]
 1126              		.loc 1 708 7 view .LVU350
 1127 0074 082B     		cmp	r3, #8
 1128 0076 20D0     		beq	.L89
 709:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 710:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         case ADC_EOC_SEQ_CONV:
 711:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 712:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 713:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           break;
 714:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         /* case ADC_EOC_SINGLE_CONV */
 715:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         default:
 716:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 1129              		.loc 1 716 11 is_stmt 1 view .LVU351
 1130 0078 2268     		ldr	r2, [r4]
 1131 007a 5368     		ldr	r3, [r2, #4]
 1132 007c 23F04003 		bic	r3, r3, #64
 1133 0080 5360     		str	r3, [r2, #4]
 717:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 1134              		.loc 1 717 11 view .LVU352
 1135 0082 2268     		ldr	r2, [r4]
 1136 0084 5368     		ldr	r3, [r2, #4]
 1137 0086 43F02003 		orr	r3, r3, #32
 1138 008a 5360     		str	r3, [r2, #4]
 718:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           break;
 1139              		.loc 1 718 11 view .LVU353
 1140              	.L80:
 719:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
 720:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 721:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Enable conversion of injected group, if automatic injected conversion  */
 722:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* is disabled.                                                           */
 723:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* If software start has been selected, conversion starts immediately.    */
 724:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* If external trigger has been selected, conversion will start at next   */
 725:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* trigger event.                                                         */
 726:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Case of multimode enabled (when multimode feature is available):       */
 727:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* if ADC is slave,                                                       */
 728:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /*    - ADC is enabled only (conversion is not started),                  */
 729:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /*    - if multimode only concerns regular conversion, ADC is enabled     */
 730:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /*     and conversion is started.                                         */
 731:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* If ADC is master or independent,                                       */
 732:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /*    - ADC is enabled and conversion is started.                         */
 733:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** #if defined(ADC_MULTIMODE_SUPPORT)
 734:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 735:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 736:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 737:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 738:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****          )
 739:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 740:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         /* ADC instance is not a multimode slave instance with multimode injected conversions enabl
 741:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 742:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         {
 743:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           LL_ADC_INJ_StartConversion(hadc->Instance);
 744:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         }
 745:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
 746:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       else
 747:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 162


 748:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         /* ADC instance is not a multimode slave instance with multimode injected conversions enabl
 749:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 750:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
 751:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** #else
 752:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 1141              		.loc 1 752 7 view .LVU354
 1142              		.loc 1 752 38 is_stmt 0 view .LVU355
 1143 008c 2268     		ldr	r2, [r4]
 1144              	.LVL90:
 1145              	.LBB272:
 1146              	.LBI272:
5103:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 1147              		.loc 2 5103 26 is_stmt 1 view .LVU356
 1148              	.LBB273:
5105:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 1149              		.loc 2 5105 3 view .LVU357
5105:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 1150              		.loc 2 5105 21 is_stmt 0 view .LVU358
 1151 008e D368     		ldr	r3, [r2, #12]
 1152              	.LVL91:
5105:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 1153              		.loc 2 5105 21 view .LVU359
 1154              	.LBE273:
 1155              	.LBE272:
 1156              		.loc 1 752 10 discriminator 1 view .LVU360
 1157 0090 13F0007F 		tst	r3, #33554432
 1158 0094 23D1     		bne	.L73
 753:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 754:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         /* Start ADC group injected conversion */
 755:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         LL_ADC_INJ_StartConversion(hadc->Instance);
 1159              		.loc 1 755 9 is_stmt 1 view .LVU361
 1160              	.LVL92:
 1161              	.LBB274:
 1162              	.LBI274:
7181:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 1163              		.loc 2 7181 22 view .LVU362
 1164              	.LBB275:
7186:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
 1165              		.loc 2 7186 3 view .LVU363
 1166 0096 9368     		ldr	r3, [r2, #8]
 1167 0098 23F00043 		bic	r3, r3, #-2147483648
 1168 009c 23F03F03 		bic	r3, r3, #63
 1169 00a0 43F00803 		orr	r3, r3, #8
 1170 00a4 9360     		str	r3, [r2, #8]
 1171              	.LVL93:
7189:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 1172              		.loc 2 7189 1 is_stmt 0 view .LVU364
 1173 00a6 1AE0     		b	.L73
 1174              	.LVL94:
 1175              	.L88:
7189:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 1176              		.loc 2 7189 1 view .LVU365
 1177              	.LBE275:
 1178              	.LBE274:
 647:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       return HAL_ERROR;
 1179              		.loc 1 647 7 is_stmt 1 view .LVU366
 1180 00a8 836D     		ldr	r3, [r0, #88]
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 163


 1181 00aa 43F02003 		orr	r3, r3, #32
 1182 00ae 8365     		str	r3, [r0, #88]
 648:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
 1183              		.loc 1 648 7 view .LVU367
 648:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
 1184              		.loc 1 648 14 is_stmt 0 view .LVU368
 1185 00b0 0120     		movs	r0, #1
 1186              	.LVL95:
 648:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
 1187              		.loc 1 648 14 view .LVU369
 1188 00b2 14E0     		b	.L73
 1189              	.LVL96:
 1190              	.L76:
 669:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
 1191              		.loc 1 669 9 is_stmt 1 view .LVU370
 1192 00b4 0023     		movs	r3, #0
 1193 00b6 E365     		str	r3, [r4, #92]
 1194 00b8 C4E7     		b	.L77
 1195              	.L89:
 711:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 1196              		.loc 1 711 11 view .LVU371
 1197 00ba 2268     		ldr	r2, [r4]
 1198 00bc 5368     		ldr	r3, [r2, #4]
 1199 00be 23F02003 		bic	r3, r3, #32
 1200 00c2 5360     		str	r3, [r2, #4]
 712:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           break;
 1201              		.loc 1 712 11 view .LVU372
 1202 00c4 2268     		ldr	r2, [r4]
 1203 00c6 5368     		ldr	r3, [r2, #4]
 1204 00c8 43F04003 		orr	r3, r3, #64
 1205 00cc 5360     		str	r3, [r2, #4]
 713:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         /* case ADC_EOC_SINGLE_CONV */
 1206              		.loc 1 713 11 view .LVU373
 1207 00ce DDE7     		b	.L80
 1208              	.L75:
 756:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
 757:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** #endif /* ADC_MULTIMODE_SUPPORT */
 758:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 759:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
 760:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     else
 761:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
 762:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Process unlocked */
 763:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       __HAL_UNLOCK(hadc);
 1209              		.loc 1 763 7 view .LVU374
 1210              		.loc 1 763 7 view .LVU375
 1211 00d0 0023     		movs	r3, #0
 1212 00d2 84F85430 		strb	r3, [r4, #84]
 1213              		.loc 1 763 7 discriminator 1 view .LVU376
 764:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
 765:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 766:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Return function status */
 767:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     return tmp_hal_status;
 1214              		.loc 1 767 5 view .LVU377
 1215              		.loc 1 767 12 is_stmt 0 view .LVU378
 1216 00d6 02E0     		b	.L73
 1217              	.LVL97:
 1218              	.L82:
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 164


 1219              	.LCFI15:
 1220              		.cfi_def_cfa_offset 0
 1221              		.cfi_restore 4
 1222              		.cfi_restore 14
 630:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
 1223              		.loc 1 630 12 view .LVU379
 1224 00d8 0220     		movs	r0, #2
 1225              	.LVL98:
 768:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
 769:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** }
 1226              		.loc 1 769 1 view .LVU380
 1227 00da 7047     		bx	lr
 1228              	.LVL99:
 1229              	.L83:
 1230              	.LCFI16:
 1231              		.cfi_def_cfa_offset 8
 1232              		.cfi_offset 4, -8
 1233              		.cfi_offset 14, -4
 652:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 1234              		.loc 1 652 5 discriminator 1 view .LVU381
 1235 00dc 0220     		movs	r0, #2
 1236              	.LVL100:
 1237              	.L73:
 1238              		.loc 1 769 1 view .LVU382
 1239 00de 10BD     		pop	{r4, pc}
 1240              		.loc 1 769 1 view .LVU383
 1241              		.cfi_endproc
 1242              	.LFE336:
 1244              		.section	.text.HAL_ADCEx_InjectedStop_IT,"ax",%progbits
 1245              		.align	1
 1246              		.global	HAL_ADCEx_InjectedStop_IT
 1247              		.syntax unified
 1248              		.thumb
 1249              		.thumb_func
 1251              	HAL_ADCEx_InjectedStop_IT:
 1252              	.LVL101:
 1253              	.LFB337:
 770:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 771:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /**
 772:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @brief  Stop conversion of injected channels, disable interruption of
 773:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         end-of-conversion. Disable ADC peripheral if no regular conversion
 774:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         is on going.
 775:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @note   If ADC must be disabled and if conversion is on going on
 776:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         regular group, function HAL_ADC_Stop must be used to stop both
 777:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         injected and regular groups, and disable the ADC.
 778:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @note   If injected group mode auto-injection is enabled,
 779:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         function HAL_ADC_Stop must be used.
 780:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @note   Case of multimode enabled (when multimode feature is available):
 781:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         HAL_ADCEx_InjectedStop_IT() API must be called for ADC master first,
 782:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         then for ADC slave.
 783:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         For ADC master, conversion is stopped and ADC is disabled.
 784:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         For ADC slave, ADC is disabled only (conversion stop of ADC master
 785:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         has already stopped conversion of ADC slave).
 786:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @note   In case of auto-injection mode, HAL_ADC_Stop() must be used.
 787:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @param hadc ADC handle
 788:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @retval HAL status
 789:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   */
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 165


 790:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** HAL_StatusTypeDef HAL_ADCEx_InjectedStop_IT(ADC_HandleTypeDef *hadc)
 791:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** {
 1254              		.loc 1 791 1 is_stmt 1 view -0
 1255              		.cfi_startproc
 1256              		@ args = 0, pretend = 0, frame = 0
 1257              		@ frame_needed = 0, uses_anonymous_args = 0
 792:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status;
 1258              		.loc 1 792 3 view .LVU385
 793:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 794:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Check the parameters */
 795:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 1259              		.loc 1 795 3 view .LVU386
 796:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 797:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Process locked */
 798:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   __HAL_LOCK(hadc);
 1260              		.loc 1 798 3 view .LVU387
 1261              		.loc 1 798 3 view .LVU388
 1262 0000 90F85430 		ldrb	r3, [r0, #84]	@ zero_extendqisi2
 1263 0004 012B     		cmp	r3, #1
 1264 0006 28D0     		beq	.L94
 791:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status;
 1265              		.loc 1 791 1 is_stmt 0 view .LVU389
 1266 0008 10B5     		push	{r4, lr}
 1267              	.LCFI17:
 1268              		.cfi_def_cfa_offset 8
 1269              		.cfi_offset 4, -8
 1270              		.cfi_offset 14, -4
 1271 000a 0446     		mov	r4, r0
 1272              		.loc 1 798 3 is_stmt 1 discriminator 2 view .LVU390
 1273 000c 0123     		movs	r3, #1
 1274 000e 80F85430 		strb	r3, [r0, #84]
 1275              		.loc 1 798 3 view .LVU391
 799:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 800:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* 1. Stop potential conversion on going on injected group only. */
 801:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   tmp_hal_status = ADC_ConversionStop(hadc, ADC_INJECTED_GROUP);
 1276              		.loc 1 801 3 view .LVU392
 1277              		.loc 1 801 20 is_stmt 0 view .LVU393
 1278 0012 0221     		movs	r1, #2
 1279 0014 FFF7FEFF 		bl	ADC_ConversionStop
 1280              	.LVL102:
 802:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 803:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Disable ADC peripheral if injected conversions are effectively stopped   */
 804:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* and if no conversion on the other group (regular group) is intended to   */
 805:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* continue.                                                                */
 806:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   if (tmp_hal_status == HAL_OK)
 1281              		.loc 1 806 3 is_stmt 1 view .LVU394
 1282              		.loc 1 806 6 is_stmt 0 view .LVU395
 1283 0018 68B9     		cbnz	r0, .L92
 807:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   {
 808:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Disable ADC end of conversion interrupt for injected channels */
 809:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_JEOC | ADC_IT_JEOS | ADC_FLAG_JQOVF));
 1284              		.loc 1 809 5 is_stmt 1 view .LVU396
 1285 001a 2268     		ldr	r2, [r4]
 1286 001c 5368     		ldr	r3, [r2, #4]
 1287 001e 23F48C63 		bic	r3, r3, #1120
 1288 0022 5360     		str	r3, [r2, #4]
 810:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 166


 811:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 1289              		.loc 1 811 5 view .LVU397
 1290              		.loc 1 811 44 is_stmt 0 view .LVU398
 1291 0024 2368     		ldr	r3, [r4]
 1292              	.LVL103:
 1293              	.LBB276:
 1294              	.LBI276:
6991:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 1295              		.loc 2 6991 26 is_stmt 1 view .LVU399
 1296              	.LBB277:
6993:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 1297              		.loc 2 6993 3 view .LVU400
6993:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 1298              		.loc 2 6993 12 is_stmt 0 view .LVU401
 1299 0026 9B68     		ldr	r3, [r3, #8]
 1300              	.LVL104:
6993:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 1301              		.loc 2 6993 74 view .LVU402
 1302 0028 13F0040F 		tst	r3, #4
 1303 002c 07D0     		beq	.L93
 1304              	.LVL105:
6993:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 1305              		.loc 2 6993 74 view .LVU403
 1306              	.LBE277:
 1307              	.LBE276:
 812:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
 813:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* 2. Disable the ADC peripheral */
 814:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       tmp_hal_status = ADC_Disable(hadc);
 815:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 816:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Check if ADC is effectively disabled */
 817:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       if (tmp_hal_status == HAL_OK)
 818:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 819:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         /* Set ADC state */
 820:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         ADC_STATE_CLR_SET(hadc->State,
 821:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                           HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
 822:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                           HAL_ADC_STATE_READY);
 823:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
 824:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
 825:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Conversion on injected group is stopped, but ADC not disabled since    */
 826:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* conversion on regular group is still running.                          */
 827:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     else
 828:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
 829:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Set ADC state */
 830:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 1308              		.loc 1 830 7 is_stmt 1 view .LVU404
 1309 002e A36D     		ldr	r3, [r4, #88]
 1310 0030 23F48053 		bic	r3, r3, #4096
 1311 0034 A365     		str	r3, [r4, #88]
 1312              	.L92:
 831:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
 832:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
 833:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 834:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Process unlocked */
 835:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   __HAL_UNLOCK(hadc);
 1313              		.loc 1 835 3 view .LVU405
 1314              		.loc 1 835 3 view .LVU406
 1315 0036 0023     		movs	r3, #0
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 167


 1316 0038 84F85430 		strb	r3, [r4, #84]
 1317              		.loc 1 835 3 view .LVU407
 836:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 837:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Return function status */
 838:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   return tmp_hal_status;
 1318              		.loc 1 838 3 view .LVU408
 839:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** }
 1319              		.loc 1 839 1 is_stmt 0 view .LVU409
 1320 003c 10BD     		pop	{r4, pc}
 1321              	.LVL106:
 1322              	.L93:
 814:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 1323              		.loc 1 814 7 is_stmt 1 view .LVU410
 814:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 1324              		.loc 1 814 24 is_stmt 0 view .LVU411
 1325 003e 2046     		mov	r0, r4
 1326              	.LVL107:
 814:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 1327              		.loc 1 814 24 view .LVU412
 1328 0040 FFF7FEFF 		bl	ADC_Disable
 1329              	.LVL108:
 817:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 1330              		.loc 1 817 7 is_stmt 1 view .LVU413
 817:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 1331              		.loc 1 817 10 is_stmt 0 view .LVU414
 1332 0044 0028     		cmp	r0, #0
 1333 0046 F6D1     		bne	.L92
 820:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                           HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
 1334              		.loc 1 820 9 is_stmt 1 view .LVU415
 1335 0048 A36D     		ldr	r3, [r4, #88]
 1336 004a 23F48853 		bic	r3, r3, #4352
 1337 004e 23F00103 		bic	r3, r3, #1
 1338 0052 43F00103 		orr	r3, r3, #1
 1339 0056 A365     		str	r3, [r4, #88]
 1340 0058 EDE7     		b	.L92
 1341              	.LVL109:
 1342              	.L94:
 1343              	.LCFI18:
 1344              		.cfi_def_cfa_offset 0
 1345              		.cfi_restore 4
 1346              		.cfi_restore 14
 798:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 1347              		.loc 1 798 3 is_stmt 0 discriminator 1 view .LVU416
 1348 005a 0220     		movs	r0, #2
 1349              	.LVL110:
 1350              		.loc 1 839 1 view .LVU417
 1351 005c 7047     		bx	lr
 1352              		.cfi_endproc
 1353              	.LFE337:
 1355              		.section	.text.HAL_ADCEx_InjectedGetValue,"ax",%progbits
 1356              		.align	1
 1357              		.global	HAL_ADCEx_InjectedGetValue
 1358              		.syntax unified
 1359              		.thumb
 1360              		.thumb_func
 1362              	HAL_ADCEx_InjectedGetValue:
 1363              	.LVL111:
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 168


 1364              	.LFB338:
 840:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 841:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** #if defined(ADC_MULTIMODE_SUPPORT)
 842:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /**
 843:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @brief  Enable ADC, start MultiMode conversion and transfer regular results through DMA.
 844:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @note   Multimode must have been previously configured using
 845:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         HAL_ADCEx_MultiModeConfigChannel() function.
 846:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         Interruptions enabled in this function:
 847:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *          overrun, DMA half transfer, DMA transfer complete.
 848:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         Each of these interruptions has its dedicated callback function.
 849:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @note   State field of Slave ADC handle is not updated in this configuration:
 850:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *          user should not rely on it for information related to Slave regular
 851:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         conversions.
 852:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @param hadc ADC handle of ADC master (handle of ADC slave must not be used)
 853:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @param pData Destination Buffer address.
 854:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @param Length Length of data to be transferred from ADC peripheral to memory (in bytes).
 855:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @retval HAL status
 856:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   */
 857:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** HAL_StatusTypeDef HAL_ADCEx_MultiModeStart_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t L
 858:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** {
 859:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status;
 860:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   ADC_HandleTypeDef tmp_hadc_slave;
 861:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   ADC_Common_TypeDef *tmpADC_Common;
 862:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   uint32_t length_bytes;
 863:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   DMA_NodeConfTypeDef node_conf;
 864:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 865:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Check the parameters */
 866:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
 867:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 868:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 869:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 870:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 871:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 872:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   {
 873:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     return HAL_BUSY;
 874:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
 875:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   else
 876:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   {
 877:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Process locked */
 878:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     __HAL_LOCK(hadc);
 879:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 880:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Temporary handle minimum initialization */
 881:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 882:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 883:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 884:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Set a temporary handle of the ADC slave associated to the ADC master   */
 885:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 886:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 887:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     if (tmp_hadc_slave.Instance == NULL)
 888:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
 889:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Set ADC state */
 890:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 891:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 892:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Process unlocked */
 893:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       __HAL_UNLOCK(hadc);
 894:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 895:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       return HAL_ERROR;
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 169


 896:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
 897:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 898:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Enable the ADC peripherals: master and slave (in case if not already   */
 899:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* enabled previously)                                                    */
 900:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     tmp_hal_status = ADC_Enable(hadc);
 901:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     if (tmp_hal_status == HAL_OK)
 902:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
 903:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       tmp_hal_status = ADC_Enable(&tmp_hadc_slave);
 904:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
 905:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 906:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Start multimode conversion of ADCs pair */
 907:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     if (tmp_hal_status == HAL_OK)
 908:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
 909:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Set ADC state */
 910:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       ADC_STATE_CLR_SET(hadc->State,
 911:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                         (HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_
 912:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                         HAL_ADC_STATE_REG_BUSY);
 913:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 914:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Set ADC error code to none */
 915:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       ADC_CLEAR_ERRORCODE(hadc);
 916:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 917:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Set the DMA transfer complete callback */
 918:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 919:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 920:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Set the DMA half transfer complete callback */
 921:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 922:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 923:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Set the DMA error callback */
 924:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       hadc->DMA_Handle->XferErrorCallback = ADC_DMAError ;
 925:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 926:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Pointer to the common control register  */
 927:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 928:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 929:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
 930:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* start (in case of SW start):                                           */
 931:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 932:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Clear regular group conversion flag and overrun flag */
 933:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* (To ensure of no unknown state from potential previous ADC operations) */
 934:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 935:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 936:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Process unlocked */
 937:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Unlock before starting ADC conversions: in case of potential         */
 938:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* interruption, to let the process to ADC IRQ Handler.                 */
 939:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       __HAL_UNLOCK(hadc);
 940:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 941:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Enable ADC overrun interrupt */
 942:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 943:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 944:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Check linkedlist mode */
 945:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       if ((hadc->DMA_Handle->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 946:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 947:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         if ((hadc->DMA_Handle->LinkedListQueue != NULL) && (hadc->DMA_Handle->LinkedListQueue->Head
 948:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         {
 949:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           /* Length should be converted to number of bytes */
 950:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           if (HAL_DMAEx_List_GetNodeConfig(&node_conf, hadc->DMA_Handle->LinkedListQueue->Head) != 
 951:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           {
 952:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****             return HAL_ERROR;
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 170


 953:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           }
 954:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 955:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           /* Length should be converted to number of bytes */
 956:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           if (node_conf.Init.SrcDataWidth == DMA_SRC_DATAWIDTH_WORD)
 957:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           {
 958:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****             /* Word -> Bytes */
 959:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****             length_bytes = Length * 4U;
 960:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           }
 961:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           else if (node_conf.Init.SrcDataWidth == DMA_SRC_DATAWIDTH_HALFWORD)
 962:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           {
 963:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****             /* Halfword -> Bytes */
 964:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****             length_bytes = Length * 2U;
 965:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           }
 966:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           else /* Bytes */
 967:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           {
 968:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****             /* Same size already expressed in Bytes */
 969:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****             length_bytes = Length;
 970:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           }
 971:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 972:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           hadc->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = (uint3
 973:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           hadc->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] =       
 974:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****               (uint32_t)&tmpADC_Common->CDR;
 975:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           hadc->DMA_Handle->LinkedListQueue->Head->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = (uint3
 976:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           tmp_hal_status = HAL_DMAEx_List_Start_IT(hadc->DMA_Handle);
 977:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         }
 978:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         else
 979:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         {
 980:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           return HAL_ERROR;
 981:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         }
 982:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
 983:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       else
 984:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 985:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         /* Length should be converted to number of bytes */
 986:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         if (hadc->DMA_Handle->Init.SrcDataWidth == DMA_SRC_DATAWIDTH_WORD)
 987:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         {
 988:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           /* Word -> Bytes */
 989:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           length_bytes = Length * 4U;
 990:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         }
 991:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         else if (hadc->DMA_Handle->Init.SrcDataWidth == DMA_SRC_DATAWIDTH_HALFWORD)
 992:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         {
 993:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           /* Halfword -> Bytes */
 994:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           length_bytes = Length * 2U;
 995:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         }
 996:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         else /* Bytes */
 997:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         {
 998:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           /* Same size already expressed in Bytes */
 999:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           length_bytes = Length;
1000:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         }
1001:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1002:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         /* Start the DMA channel */
1003:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_
1004:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                           length_bytes);
1005:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
1006:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1007:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Enable conversion of regular group.                                    */
1008:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* If software start has been selected, conversion starts immediately.    */
1009:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* If external trigger has been selected, conversion will start at next   */
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 171


1010:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* trigger event.                                                         */
1011:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Start ADC group regular conversion */
1012:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       LL_ADC_REG_StartConversion(hadc->Instance);
1013:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
1014:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     else
1015:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
1016:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Process unlocked */
1017:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       __HAL_UNLOCK(hadc);
1018:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
1019:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1020:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Return function status */
1021:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     return tmp_hal_status;
1022:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
1023:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** }
1024:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1025:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /**
1026:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @brief  Stop multimode ADC conversion, disable ADC DMA transfer, disable ADC peripheral.
1027:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @note   Multimode is kept enabled after this function. MultiMode DMA bits
1028:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         (MDMA and DMACFG bits of common CCR register) are maintained. To disable
1029:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         Multimode (set with HAL_ADCEx_MultiModeConfigChannel()), ADC must be
1030:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         reinitialized using HAL_ADC_Init() or HAL_ADC_DeInit(), or the user can
1031:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         resort to HAL_ADCEx_DisableMultiMode() API.
1032:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @note   In case of DMA configured in circular mode, function
1033:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         HAL_ADC_Stop_DMA() must be called after this function with handle of
1034:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         ADC slave, to properly disable the DMA channel.
1035:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @param hadc ADC handle of ADC master (handle of ADC slave must not be used)
1036:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @retval HAL status
1037:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   */
1038:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** HAL_StatusTypeDef HAL_ADCEx_MultiModeStop_DMA(ADC_HandleTypeDef *hadc)
1039:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** {
1040:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status;
1041:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   uint32_t tickstart;
1042:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   ADC_HandleTypeDef tmp_hadc_slave;
1043:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   uint32_t tmp_hadc_slave_conversion_on_going;
1044:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hadc_slave_disable_status;
1045:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1046:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Check the parameters */
1047:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
1048:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1049:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Process locked */
1050:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   __HAL_LOCK(hadc);
1051:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1052:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* 1. Stop potential multimode conversion on going, on regular and injected groups */
1053:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
1054:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1055:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Disable ADC peripheral if conversions are effectively stopped */
1056:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   if (tmp_hal_status == HAL_OK)
1057:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   {
1058:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Temporary handle minimum initialization */
1059:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
1060:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
1061:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1062:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Set a temporary handle of the ADC slave associated to the ADC master   */
1063:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
1064:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1065:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     if (tmp_hadc_slave.Instance == NULL)
1066:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 172


1067:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Update ADC state machine to error */
1068:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
1069:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1070:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Process unlocked */
1071:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       __HAL_UNLOCK(hadc);
1072:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1073:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       return HAL_ERROR;
1074:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
1075:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1076:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Procedure to disable the ADC peripheral: wait for conversions          */
1077:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* effectively stopped (ADC master and ADC slave), then disable ADC       */
1078:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1079:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* 1. Wait for ADC conversion completion for ADC master and ADC slave */
1080:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     tickstart = HAL_GetTick();
1081:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1082:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance
1083:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     while ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 1UL)
1084:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****            || (tmp_hadc_slave_conversion_on_going == 1UL)
1085:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           )
1086:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
1087:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
1088:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
1089:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         /* New check to avoid false timeout detection in case of preemption */
1090:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Inst
1091:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 1UL)
1092:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****             || (tmp_hadc_slave_conversion_on_going == 1UL)
1093:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****            )
1094:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         {
1095:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           /* Update ADC state machine to error */
1096:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
1097:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1098:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           /* Process unlocked */
1099:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           __HAL_UNLOCK(hadc);
1100:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1101:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           return HAL_ERROR;
1102:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         }
1103:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
1104:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1105:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instan
1106:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
1107:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1108:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Disable the DMA channel (in case of DMA in circular mode or stop       */
1109:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* while DMA transfer is on going)                                        */
1110:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Note: DMA channel of ADC slave should be stopped after this function   */
1111:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /*       with HAL_ADC_Stop_DMA() API.                                     */
1112:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
1113:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1114:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Check if DMA channel effectively disabled */
1115:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     if (tmp_hal_status == HAL_ERROR)
1116:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
1117:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Update ADC state machine to error */
1118:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
1119:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
1120:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1121:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Disable ADC overrun interrupt */
1122:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
1123:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 173


1124:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* 2. Disable the ADC peripherals: master and slave */
1125:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Update "tmp_hal_status" only if DMA channel disabling passed, to keep in */
1126:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* memory a potential failing status.                                     */
1127:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     if (tmp_hal_status == HAL_OK)
1128:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
1129:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       tmp_hadc_slave_disable_status = ADC_Disable(&tmp_hadc_slave);
1130:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       if ((ADC_Disable(hadc) == HAL_OK)           &&
1131:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           (tmp_hadc_slave_disable_status == HAL_OK))
1132:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
1133:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         tmp_hal_status = HAL_OK;
1134:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
1135:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
1136:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     else
1137:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
1138:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* In case of error, attempt to disable ADC master and slave without status assert */
1139:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       (void) ADC_Disable(hadc);
1140:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       (void) ADC_Disable(&tmp_hadc_slave);
1141:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
1142:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1143:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Set ADC state (ADC master) */
1144:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     ADC_STATE_CLR_SET(hadc->State,
1145:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                       HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
1146:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                       HAL_ADC_STATE_READY);
1147:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
1148:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1149:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Process unlocked */
1150:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   __HAL_UNLOCK(hadc);
1151:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1152:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Return function status */
1153:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   return tmp_hal_status;
1154:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** }
1155:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1156:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /**
1157:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @brief  Return the last ADC Master and Slave regular conversions results when in multimode conf
1158:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @param hadc ADC handle of ADC Master (handle of ADC Slave must not be used)
1159:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @retval The converted data values.
1160:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   */
1161:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** uint32_t HAL_ADCEx_MultiModeGetValue(const ADC_HandleTypeDef *hadc)
1162:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** {
1163:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   const ADC_Common_TypeDef *tmpADC_Common;
1164:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1165:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Check the parameters */
1166:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
1167:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1168:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Prevent unused argument(s) compilation warning if no assert_param check */
1169:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* and possible no usage in __LL_ADC_COMMON_INSTANCE() below               */
1170:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   UNUSED(hadc);
1171:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1172:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Pointer to the common control register  */
1173:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
1174:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1175:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Return the multi mode conversion value */
1176:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   return tmpADC_Common->CDR;
1177:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** }
1178:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** #endif /* ADC_MULTIMODE_SUPPORT */
1179:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1180:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /**
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 174


1181:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @brief  Get ADC injected group conversion result.
1182:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @note   Reading register JDRx automatically clears ADC flag JEOC
1183:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         (ADC group injected end of unitary conversion).
1184:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @note   This function does not clear ADC flag JEOS
1185:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         (ADC group injected end of sequence conversion)
1186:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         Occurrence of flag JEOS rising:
1187:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *          - If sequencer is composed of 1 rank, flag JEOS is equivalent
1188:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *            to flag JEOC.
1189:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *          - If sequencer is composed of several ranks, during the scan
1190:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *            sequence flag JEOC only is raised, at the end of the scan sequence
1191:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *            both flags JEOC and EOS are raised.
1192:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         Flag JEOS must not be cleared by this function because
1193:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         it would not be compliant with low power features
1194:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         (feature low power auto-wait, not available on all STM32 series).
1195:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         To clear this flag, either use function:
1196:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         in programming model IT: @ref HAL_ADC_IRQHandler(), in programming
1197:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         model polling: @ref HAL_ADCEx_InjectedPollForConversion()
1198:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_JEOS).
1199:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @param hadc ADC handle
1200:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @param InjectedRank the converted ADC injected rank.
1201:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *          This parameter can be one of the following values:
1202:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *            @arg @ref ADC_INJECTED_RANK_1 ADC group injected rank 1
1203:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *            @arg @ref ADC_INJECTED_RANK_2 ADC group injected rank 2
1204:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *            @arg @ref ADC_INJECTED_RANK_3 ADC group injected rank 3
1205:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *            @arg @ref ADC_INJECTED_RANK_4 ADC group injected rank 4
1206:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @retval ADC group injected conversion data
1207:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   */
1208:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** uint32_t HAL_ADCEx_InjectedGetValue(const ADC_HandleTypeDef *hadc, uint32_t InjectedRank)
1209:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** {
 1365              		.loc 1 1209 1 is_stmt 1 view -0
 1366              		.cfi_startproc
 1367              		@ args = 0, pretend = 0, frame = 0
 1368              		@ frame_needed = 0, uses_anonymous_args = 0
 1369              		@ link register save eliminated.
1210:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   uint32_t tmp_jdr;
 1370              		.loc 1 1210 3 view .LVU419
1211:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1212:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Check the parameters */
1213:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 1371              		.loc 1 1213 3 view .LVU420
1214:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   assert_param(IS_ADC_INJECTED_RANK(InjectedRank));
 1372              		.loc 1 1214 3 view .LVU421
1215:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1216:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Get ADC converted value */
1217:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   switch (InjectedRank)
 1373              		.loc 1 1217 3 view .LVU422
 1374 0000 40F21523 		movw	r3, #533
 1375 0004 9942     		cmp	r1, r3
 1376 0006 0FD0     		beq	.L100
 1377 0008 40F21B33 		movw	r3, #795
 1378 000c 9942     		cmp	r1, r3
 1379 000e 07D0     		beq	.L101
 1380 0010 40F20F13 		movw	r3, #271
 1381 0014 9942     		cmp	r1, r3
 1382 0016 0BD0     		beq	.L102
1218:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   {
1219:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     case ADC_INJECTED_RANK_4:
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 175


1220:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       tmp_jdr = hadc->Instance->JDR4;
1221:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       break;
1222:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     case ADC_INJECTED_RANK_3:
1223:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       tmp_jdr = hadc->Instance->JDR3;
1224:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       break;
1225:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     case ADC_INJECTED_RANK_2:
1226:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       tmp_jdr = hadc->Instance->JDR2;
1227:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       break;
1228:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     case ADC_INJECTED_RANK_1:
1229:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     default:
1230:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       tmp_jdr = hadc->Instance->JDR1;
 1383              		.loc 1 1230 7 view .LVU423
 1384              		.loc 1 1230 21 is_stmt 0 view .LVU424
 1385 0018 0368     		ldr	r3, [r0]
 1386              		.loc 1 1230 15 view .LVU425
 1387 001a D3F88000 		ldr	r0, [r3, #128]
 1388              	.LVL112:
1231:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       break;
 1389              		.loc 1 1231 7 is_stmt 1 view .LVU426
1232:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
1233:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1234:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Return ADC converted value */
1235:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   return tmp_jdr;
 1390              		.loc 1 1235 3 view .LVU427
1236:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** }
 1391              		.loc 1 1236 1 is_stmt 0 view .LVU428
 1392 001e 7047     		bx	lr
 1393              	.LVL113:
 1394              	.L101:
1220:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       break;
 1395              		.loc 1 1220 7 is_stmt 1 view .LVU429
1220:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       break;
 1396              		.loc 1 1220 21 is_stmt 0 view .LVU430
 1397 0020 0368     		ldr	r3, [r0]
1220:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       break;
 1398              		.loc 1 1220 15 view .LVU431
 1399 0022 D3F88C00 		ldr	r0, [r3, #140]
 1400              	.LVL114:
1221:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     case ADC_INJECTED_RANK_3:
 1401              		.loc 1 1221 7 is_stmt 1 view .LVU432
 1402 0026 7047     		bx	lr
 1403              	.LVL115:
 1404              	.L100:
1223:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       break;
 1405              		.loc 1 1223 7 view .LVU433
1223:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       break;
 1406              		.loc 1 1223 21 is_stmt 0 view .LVU434
 1407 0028 0368     		ldr	r3, [r0]
1223:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       break;
 1408              		.loc 1 1223 15 view .LVU435
 1409 002a D3F88800 		ldr	r0, [r3, #136]
 1410              	.LVL116:
1224:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     case ADC_INJECTED_RANK_2:
 1411              		.loc 1 1224 7 is_stmt 1 view .LVU436
 1412 002e 7047     		bx	lr
 1413              	.LVL117:
 1414              	.L102:
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 176


1226:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       break;
 1415              		.loc 1 1226 7 view .LVU437
1226:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       break;
 1416              		.loc 1 1226 21 is_stmt 0 view .LVU438
 1417 0030 0368     		ldr	r3, [r0]
1226:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       break;
 1418              		.loc 1 1226 15 view .LVU439
 1419 0032 D3F88400 		ldr	r0, [r3, #132]
 1420              	.LVL118:
1227:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     case ADC_INJECTED_RANK_1:
 1421              		.loc 1 1227 7 is_stmt 1 view .LVU440
 1422 0036 7047     		bx	lr
 1423              		.cfi_endproc
 1424              	.LFE338:
 1426              		.section	.text.HAL_ADCEx_InjectedConvCpltCallback,"ax",%progbits
 1427              		.align	1
 1428              		.weak	HAL_ADCEx_InjectedConvCpltCallback
 1429              		.syntax unified
 1430              		.thumb
 1431              		.thumb_func
 1433              	HAL_ADCEx_InjectedConvCpltCallback:
 1434              	.LVL119:
 1435              	.LFB339:
1237:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1238:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /**
1239:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @brief  Injected conversion complete callback in non-blocking mode.
1240:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @param hadc ADC handle
1241:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @retval None
1242:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   */
1243:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** __weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
1244:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** {
 1436              		.loc 1 1244 1 view -0
 1437              		.cfi_startproc
 1438              		@ args = 0, pretend = 0, frame = 0
 1439              		@ frame_needed = 0, uses_anonymous_args = 0
 1440              		@ link register save eliminated.
1245:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Prevent unused argument(s) compilation warning */
1246:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   UNUSED(hadc);
 1441              		.loc 1 1246 3 view .LVU442
1247:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1248:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* NOTE : This function should not be modified. When the callback is needed,
1249:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****             function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
1250:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   */
1251:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** }
 1442              		.loc 1 1251 1 is_stmt 0 view .LVU443
 1443 0000 7047     		bx	lr
 1444              		.cfi_endproc
 1445              	.LFE339:
 1447              		.section	.text.HAL_ADCEx_InjectedQueueOverflowCallback,"ax",%progbits
 1448              		.align	1
 1449              		.weak	HAL_ADCEx_InjectedQueueOverflowCallback
 1450              		.syntax unified
 1451              		.thumb
 1452              		.thumb_func
 1454              	HAL_ADCEx_InjectedQueueOverflowCallback:
 1455              	.LVL120:
 1456              	.LFB340:
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 177


1252:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1253:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /**
1254:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @brief  Injected context queue overflow callback.
1255:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @note   This callback is called if injected context queue is enabled
1256:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****             (parameter "QueueInjectedContext" in injected channel configuration)
1257:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****             and if a new injected context is set when queue is full (maximum 2
1258:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****             contexts).
1259:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @param hadc ADC handle
1260:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @retval None
1261:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   */
1262:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** __weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
1263:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** {
 1457              		.loc 1 1263 1 is_stmt 1 view -0
 1458              		.cfi_startproc
 1459              		@ args = 0, pretend = 0, frame = 0
 1460              		@ frame_needed = 0, uses_anonymous_args = 0
 1461              		@ link register save eliminated.
1264:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Prevent unused argument(s) compilation warning */
1265:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   UNUSED(hadc);
 1462              		.loc 1 1265 3 view .LVU445
1266:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1267:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* NOTE : This function should not be modified. When the callback is needed,
1268:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****             function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
1269:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   */
1270:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** }
 1463              		.loc 1 1270 1 is_stmt 0 view .LVU446
 1464 0000 7047     		bx	lr
 1465              		.cfi_endproc
 1466              	.LFE340:
 1468              		.section	.text.HAL_ADCEx_LevelOutOfWindow2Callback,"ax",%progbits
 1469              		.align	1
 1470              		.weak	HAL_ADCEx_LevelOutOfWindow2Callback
 1471              		.syntax unified
 1472              		.thumb
 1473              		.thumb_func
 1475              	HAL_ADCEx_LevelOutOfWindow2Callback:
 1476              	.LVL121:
 1477              	.LFB341:
1271:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1272:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /**
1273:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @brief  Analog watchdog 2 callback in non-blocking mode.
1274:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @param hadc ADC handle
1275:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @retval None
1276:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   */
1277:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** __weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
1278:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** {
 1478              		.loc 1 1278 1 is_stmt 1 view -0
 1479              		.cfi_startproc
 1480              		@ args = 0, pretend = 0, frame = 0
 1481              		@ frame_needed = 0, uses_anonymous_args = 0
 1482              		@ link register save eliminated.
1279:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Prevent unused argument(s) compilation warning */
1280:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   UNUSED(hadc);
 1483              		.loc 1 1280 3 view .LVU448
1281:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1282:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* NOTE : This function should not be modified. When the callback is needed,
1283:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****             function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 178


1284:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   */
1285:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** }
 1484              		.loc 1 1285 1 is_stmt 0 view .LVU449
 1485 0000 7047     		bx	lr
 1486              		.cfi_endproc
 1487              	.LFE341:
 1489              		.section	.text.HAL_ADCEx_LevelOutOfWindow3Callback,"ax",%progbits
 1490              		.align	1
 1491              		.weak	HAL_ADCEx_LevelOutOfWindow3Callback
 1492              		.syntax unified
 1493              		.thumb
 1494              		.thumb_func
 1496              	HAL_ADCEx_LevelOutOfWindow3Callback:
 1497              	.LVL122:
 1498              	.LFB342:
1286:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1287:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /**
1288:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @brief  Analog watchdog 3 callback in non-blocking mode.
1289:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @param hadc ADC handle
1290:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @retval None
1291:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   */
1292:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** __weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
1293:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** {
 1499              		.loc 1 1293 1 is_stmt 1 view -0
 1500              		.cfi_startproc
 1501              		@ args = 0, pretend = 0, frame = 0
 1502              		@ frame_needed = 0, uses_anonymous_args = 0
 1503              		@ link register save eliminated.
1294:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Prevent unused argument(s) compilation warning */
1295:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   UNUSED(hadc);
 1504              		.loc 1 1295 3 view .LVU451
1296:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1297:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* NOTE : This function should not be modified. When the callback is needed,
1298:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****             function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
1299:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   */
1300:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** }
 1505              		.loc 1 1300 1 is_stmt 0 view .LVU452
 1506 0000 7047     		bx	lr
 1507              		.cfi_endproc
 1508              	.LFE342:
 1510              		.section	.text.HAL_ADCEx_EndOfSamplingCallback,"ax",%progbits
 1511              		.align	1
 1512              		.weak	HAL_ADCEx_EndOfSamplingCallback
 1513              		.syntax unified
 1514              		.thumb
 1515              		.thumb_func
 1517              	HAL_ADCEx_EndOfSamplingCallback:
 1518              	.LVL123:
 1519              	.LFB343:
1301:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1302:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1303:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /**
1304:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @brief  End Of Sampling callback in non-blocking mode.
1305:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @param hadc ADC handle
1306:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @retval None
1307:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   */
1308:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** __weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 179


1309:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** {
 1520              		.loc 1 1309 1 is_stmt 1 view -0
 1521              		.cfi_startproc
 1522              		@ args = 0, pretend = 0, frame = 0
 1523              		@ frame_needed = 0, uses_anonymous_args = 0
 1524              		@ link register save eliminated.
1310:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Prevent unused argument(s) compilation warning */
1311:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   UNUSED(hadc);
 1525              		.loc 1 1311 3 view .LVU454
1312:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1313:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* NOTE : This function should not be modified. When the callback is needed,
1314:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****             function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
1315:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   */
1316:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** }
 1526              		.loc 1 1316 1 is_stmt 0 view .LVU455
 1527 0000 7047     		bx	lr
 1528              		.cfi_endproc
 1529              	.LFE343:
 1531              		.section	.text.HAL_ADCEx_RegularStop,"ax",%progbits
 1532              		.align	1
 1533              		.global	HAL_ADCEx_RegularStop
 1534              		.syntax unified
 1535              		.thumb
 1536              		.thumb_func
 1538              	HAL_ADCEx_RegularStop:
 1539              	.LVL124:
 1540              	.LFB344:
1317:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1318:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /**
1319:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @brief  Stop ADC conversion of regular group (and injected channels in
1320:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         case of auto_injection mode), disable ADC peripheral if no
1321:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         conversion is on going on injected group.
1322:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @param hadc ADC handle
1323:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @retval HAL status.
1324:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   */
1325:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** HAL_StatusTypeDef HAL_ADCEx_RegularStop(ADC_HandleTypeDef *hadc)
1326:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** {
 1541              		.loc 1 1326 1 is_stmt 1 view -0
 1542              		.cfi_startproc
 1543              		@ args = 0, pretend = 0, frame = 0
 1544              		@ frame_needed = 0, uses_anonymous_args = 0
1327:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status;
 1545              		.loc 1 1327 3 view .LVU457
1328:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1329:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Check the parameters */
1330:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 1546              		.loc 1 1330 3 view .LVU458
1331:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1332:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Process locked */
1333:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   __HAL_LOCK(hadc);
 1547              		.loc 1 1333 3 view .LVU459
 1548              		.loc 1 1333 3 view .LVU460
 1549 0000 90F85430 		ldrb	r3, [r0, #84]	@ zero_extendqisi2
 1550 0004 012B     		cmp	r3, #1
 1551 0006 26D0     		beq	.L115
1326:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status;
 1552              		.loc 1 1326 1 is_stmt 0 view .LVU461
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 180


 1553 0008 10B5     		push	{r4, lr}
 1554              	.LCFI19:
 1555              		.cfi_def_cfa_offset 8
 1556              		.cfi_offset 4, -8
 1557              		.cfi_offset 14, -4
 1558 000a 0446     		mov	r4, r0
 1559              		.loc 1 1333 3 is_stmt 1 discriminator 2 view .LVU462
 1560 000c 0121     		movs	r1, #1
 1561 000e 80F85410 		strb	r1, [r0, #84]
 1562              		.loc 1 1333 3 view .LVU463
1334:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1335:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* 1. Stop potential regular conversion on going */
1336:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_GROUP);
 1563              		.loc 1 1336 3 view .LVU464
 1564              		.loc 1 1336 20 is_stmt 0 view .LVU465
 1565 0012 FFF7FEFF 		bl	ADC_ConversionStop
 1566              	.LVL125:
1337:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1338:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Disable ADC peripheral if regular conversions are effectively stopped
1339:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****      and if no injected conversions are on-going */
1340:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   if (tmp_hal_status == HAL_OK)
 1567              		.loc 1 1340 3 is_stmt 1 view .LVU466
 1568              		.loc 1 1340 6 is_stmt 0 view .LVU467
 1569 0016 60B9     		cbnz	r0, .L113
1341:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   {
1342:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Clear HAL_ADC_STATE_REG_BUSY bit */
1343:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 1570              		.loc 1 1343 5 is_stmt 1 view .LVU468
 1571 0018 A36D     		ldr	r3, [r4, #88]
 1572 001a 23F48073 		bic	r3, r3, #256
 1573 001e A365     		str	r3, [r4, #88]
1344:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1345:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 1574              		.loc 1 1345 5 view .LVU469
 1575              		.loc 1 1345 44 is_stmt 0 view .LVU470
 1576 0020 2368     		ldr	r3, [r4]
 1577              	.LVL126:
 1578              	.LBB278:
 1579              	.LBI278:
7217:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 1580              		.loc 2 7217 26 is_stmt 1 view .LVU471
 1581              	.LBB279:
 1582              		.loc 2 7219 3 view .LVU472
 1583              		.loc 2 7219 12 is_stmt 0 view .LVU473
 1584 0022 9B68     		ldr	r3, [r3, #8]
 1585              	.LVL127:
 1586              		.loc 2 7219 76 view .LVU474
 1587 0024 13F0080F 		tst	r3, #8
 1588 0028 07D0     		beq	.L114
 1589              	.LVL128:
 1590              		.loc 2 7219 76 view .LVU475
 1591              	.LBE279:
 1592              	.LBE278:
1346:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
1347:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* 2. Disable the ADC peripheral */
1348:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       tmp_hal_status = ADC_Disable(hadc);
1349:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 181


1350:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Check if ADC is effectively disabled */
1351:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       if (tmp_hal_status == HAL_OK)
1352:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
1353:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         /* Set ADC state */
1354:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         ADC_STATE_CLR_SET(hadc->State,
1355:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                           HAL_ADC_STATE_INJ_BUSY,
1356:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                           HAL_ADC_STATE_READY);
1357:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
1358:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
1359:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Conversion on injected group is stopped, but ADC not disabled since    */
1360:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* conversion on regular group is still running.                          */
1361:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     else
1362:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
1363:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       SET_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 1593              		.loc 1 1363 7 is_stmt 1 view .LVU476
 1594 002a A36D     		ldr	r3, [r4, #88]
 1595 002c 43F48053 		orr	r3, r3, #4096
 1596 0030 A365     		str	r3, [r4, #88]
 1597              	.L113:
1364:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
1365:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
1366:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1367:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Process unlocked */
1368:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   __HAL_UNLOCK(hadc);
 1598              		.loc 1 1368 3 view .LVU477
 1599              		.loc 1 1368 3 view .LVU478
 1600 0032 0023     		movs	r3, #0
 1601 0034 84F85430 		strb	r3, [r4, #84]
 1602              		.loc 1 1368 3 view .LVU479
1369:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1370:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Return function status */
1371:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   return tmp_hal_status;
 1603              		.loc 1 1371 3 view .LVU480
1372:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** }
 1604              		.loc 1 1372 1 is_stmt 0 view .LVU481
 1605 0038 10BD     		pop	{r4, pc}
 1606              	.LVL129:
 1607              	.L114:
1348:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 1608              		.loc 1 1348 7 is_stmt 1 view .LVU482
1348:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 1609              		.loc 1 1348 24 is_stmt 0 view .LVU483
 1610 003a 2046     		mov	r0, r4
 1611              	.LVL130:
1348:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 1612              		.loc 1 1348 24 view .LVU484
 1613 003c FFF7FEFF 		bl	ADC_Disable
 1614              	.LVL131:
1351:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 1615              		.loc 1 1351 7 is_stmt 1 view .LVU485
1351:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 1616              		.loc 1 1351 10 is_stmt 0 view .LVU486
 1617 0040 0028     		cmp	r0, #0
 1618 0042 F6D1     		bne	.L113
1354:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                           HAL_ADC_STATE_INJ_BUSY,
 1619              		.loc 1 1354 9 is_stmt 1 view .LVU487
 1620 0044 A36D     		ldr	r3, [r4, #88]
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 182


 1621 0046 23F48053 		bic	r3, r3, #4096
 1622 004a 23F00103 		bic	r3, r3, #1
 1623 004e 43F00103 		orr	r3, r3, #1
 1624 0052 A365     		str	r3, [r4, #88]
 1625 0054 EDE7     		b	.L113
 1626              	.LVL132:
 1627              	.L115:
 1628              	.LCFI20:
 1629              		.cfi_def_cfa_offset 0
 1630              		.cfi_restore 4
 1631              		.cfi_restore 14
1333:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 1632              		.loc 1 1333 3 is_stmt 0 discriminator 1 view .LVU488
 1633 0056 0220     		movs	r0, #2
 1634              	.LVL133:
 1635              		.loc 1 1372 1 view .LVU489
 1636 0058 7047     		bx	lr
 1637              		.cfi_endproc
 1638              	.LFE344:
 1640              		.section	.text.HAL_ADCEx_RegularStop_IT,"ax",%progbits
 1641              		.align	1
 1642              		.global	HAL_ADCEx_RegularStop_IT
 1643              		.syntax unified
 1644              		.thumb
 1645              		.thumb_func
 1647              	HAL_ADCEx_RegularStop_IT:
 1648              	.LVL134:
 1649              	.LFB345:
1373:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1374:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1375:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /**
1376:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @brief  Stop ADC conversion of ADC groups regular and injected,
1377:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         disable interrution of end-of-conversion,
1378:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         disable ADC peripheral if no conversion is on going
1379:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         on injected group.
1380:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @param hadc ADC handle
1381:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @retval HAL status.
1382:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   */
1383:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** HAL_StatusTypeDef HAL_ADCEx_RegularStop_IT(ADC_HandleTypeDef *hadc)
1384:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** {
 1650              		.loc 1 1384 1 is_stmt 1 view -0
 1651              		.cfi_startproc
 1652              		@ args = 0, pretend = 0, frame = 0
 1653              		@ frame_needed = 0, uses_anonymous_args = 0
1385:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status;
 1654              		.loc 1 1385 3 view .LVU491
1386:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1387:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Check the parameters */
1388:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 1655              		.loc 1 1388 3 view .LVU492
1389:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1390:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Process locked */
1391:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   __HAL_LOCK(hadc);
 1656              		.loc 1 1391 3 view .LVU493
 1657              		.loc 1 1391 3 view .LVU494
 1658 0000 90F85430 		ldrb	r3, [r0, #84]	@ zero_extendqisi2
 1659 0004 012B     		cmp	r3, #1
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 183


 1660 0006 2BD0     		beq	.L124
1384:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status;
 1661              		.loc 1 1384 1 is_stmt 0 view .LVU495
 1662 0008 10B5     		push	{r4, lr}
 1663              	.LCFI21:
 1664              		.cfi_def_cfa_offset 8
 1665              		.cfi_offset 4, -8
 1666              		.cfi_offset 14, -4
 1667 000a 0446     		mov	r4, r0
 1668              		.loc 1 1391 3 is_stmt 1 discriminator 2 view .LVU496
 1669 000c 0121     		movs	r1, #1
 1670 000e 80F85410 		strb	r1, [r0, #84]
 1671              		.loc 1 1391 3 view .LVU497
1392:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1393:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* 1. Stop potential regular conversion on going */
1394:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_GROUP);
 1672              		.loc 1 1394 3 view .LVU498
 1673              		.loc 1 1394 20 is_stmt 0 view .LVU499
 1674 0012 FFF7FEFF 		bl	ADC_ConversionStop
 1675              	.LVL135:
1395:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1396:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Disable ADC peripheral if conversions are effectively stopped
1397:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     and if no injected conversion is on-going */
1398:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   if (tmp_hal_status == HAL_OK)
 1676              		.loc 1 1398 3 is_stmt 1 view .LVU500
 1677              		.loc 1 1398 6 is_stmt 0 view .LVU501
 1678 0016 88B9     		cbnz	r0, .L122
1399:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   {
1400:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Clear HAL_ADC_STATE_REG_BUSY bit */
1401:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 1679              		.loc 1 1401 5 is_stmt 1 view .LVU502
 1680 0018 A36D     		ldr	r3, [r4, #88]
 1681 001a 23F48073 		bic	r3, r3, #256
 1682 001e A365     		str	r3, [r4, #88]
1402:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1403:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Disable all regular-related interrupts */
1404:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 1683              		.loc 1 1404 5 view .LVU503
 1684 0020 2268     		ldr	r2, [r4]
 1685 0022 5368     		ldr	r3, [r2, #4]
 1686 0024 23F01C03 		bic	r3, r3, #28
 1687 0028 5360     		str	r3, [r2, #4]
1405:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1406:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* 2. Disable ADC peripheral if no injected conversions are on-going */
1407:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 1688              		.loc 1 1407 5 view .LVU504
 1689              		.loc 1 1407 44 is_stmt 0 view .LVU505
 1690 002a 2368     		ldr	r3, [r4]
 1691              	.LVL136:
 1692              	.LBB280:
 1693              	.LBI280:
7217:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 1694              		.loc 2 7217 26 is_stmt 1 view .LVU506
 1695              	.LBB281:
 1696              		.loc 2 7219 3 view .LVU507
 1697              		.loc 2 7219 12 is_stmt 0 view .LVU508
 1698 002c 9B68     		ldr	r3, [r3, #8]
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 184


 1699              	.LVL137:
 1700              		.loc 2 7219 76 view .LVU509
 1701 002e 13F0080F 		tst	r3, #8
 1702 0032 07D0     		beq	.L123
 1703              	.LVL138:
 1704              		.loc 2 7219 76 view .LVU510
 1705              	.LBE281:
 1706              	.LBE280:
1408:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
1409:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       tmp_hal_status = ADC_Disable(hadc);
1410:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* if no issue reported */
1411:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       if (tmp_hal_status == HAL_OK)
1412:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
1413:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         /* Set ADC state */
1414:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         ADC_STATE_CLR_SET(hadc->State,
1415:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                           HAL_ADC_STATE_INJ_BUSY,
1416:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                           HAL_ADC_STATE_READY);
1417:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
1418:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
1419:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     else
1420:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
1421:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       SET_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 1707              		.loc 1 1421 7 is_stmt 1 view .LVU511
 1708 0034 A36D     		ldr	r3, [r4, #88]
 1709 0036 43F48053 		orr	r3, r3, #4096
 1710 003a A365     		str	r3, [r4, #88]
 1711              	.L122:
1422:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
1423:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
1424:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1425:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Process unlocked */
1426:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   __HAL_UNLOCK(hadc);
 1712              		.loc 1 1426 3 view .LVU512
 1713              		.loc 1 1426 3 view .LVU513
 1714 003c 0023     		movs	r3, #0
 1715 003e 84F85430 		strb	r3, [r4, #84]
 1716              		.loc 1 1426 3 view .LVU514
1427:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1428:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Return function status */
1429:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   return tmp_hal_status;
 1717              		.loc 1 1429 3 view .LVU515
1430:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** }
 1718              		.loc 1 1430 1 is_stmt 0 view .LVU516
 1719 0042 10BD     		pop	{r4, pc}
 1720              	.LVL139:
 1721              	.L123:
1409:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* if no issue reported */
 1722              		.loc 1 1409 7 is_stmt 1 view .LVU517
1409:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* if no issue reported */
 1723              		.loc 1 1409 24 is_stmt 0 view .LVU518
 1724 0044 2046     		mov	r0, r4
 1725              	.LVL140:
1409:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* if no issue reported */
 1726              		.loc 1 1409 24 view .LVU519
 1727 0046 FFF7FEFF 		bl	ADC_Disable
 1728              	.LVL141:
1411:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 185


 1729              		.loc 1 1411 7 is_stmt 1 view .LVU520
1411:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 1730              		.loc 1 1411 10 is_stmt 0 view .LVU521
 1731 004a 0028     		cmp	r0, #0
 1732 004c F6D1     		bne	.L122
1414:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                           HAL_ADC_STATE_INJ_BUSY,
 1733              		.loc 1 1414 9 is_stmt 1 view .LVU522
 1734 004e A36D     		ldr	r3, [r4, #88]
 1735 0050 23F48053 		bic	r3, r3, #4096
 1736 0054 23F00103 		bic	r3, r3, #1
 1737 0058 43F00103 		orr	r3, r3, #1
 1738 005c A365     		str	r3, [r4, #88]
 1739 005e EDE7     		b	.L122
 1740              	.LVL142:
 1741              	.L124:
 1742              	.LCFI22:
 1743              		.cfi_def_cfa_offset 0
 1744              		.cfi_restore 4
 1745              		.cfi_restore 14
1391:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 1746              		.loc 1 1391 3 is_stmt 0 discriminator 1 view .LVU523
 1747 0060 0220     		movs	r0, #2
 1748              	.LVL143:
 1749              		.loc 1 1430 1 view .LVU524
 1750 0062 7047     		bx	lr
 1751              		.cfi_endproc
 1752              	.LFE345:
 1754              		.section	.text.HAL_ADCEx_RegularStop_DMA,"ax",%progbits
 1755              		.align	1
 1756              		.global	HAL_ADCEx_RegularStop_DMA
 1757              		.syntax unified
 1758              		.thumb
 1759              		.thumb_func
 1761              	HAL_ADCEx_RegularStop_DMA:
 1762              	.LVL144:
 1763              	.LFB346:
1431:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1432:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /**
1433:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @brief  Stop ADC conversion of regular group (and injected group in
1434:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         case of auto_injection mode), disable ADC DMA transfer, disable
1435:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         ADC peripheral if no conversion is on going
1436:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         on injected group.
1437:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @note   HAL_ADCEx_RegularStop_DMA() function is dedicated to single-ADC mode only.
1438:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         For multimode (when multimode feature is available),
1439:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         HAL_ADCEx_RegularMultiModeStop_DMA() API must be used.
1440:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @param hadc ADC handle
1441:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @retval HAL status.
1442:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   */
1443:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** HAL_StatusTypeDef HAL_ADCEx_RegularStop_DMA(ADC_HandleTypeDef *hadc)
1444:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** {
 1764              		.loc 1 1444 1 is_stmt 1 view -0
 1765              		.cfi_startproc
 1766              		@ args = 0, pretend = 0, frame = 0
 1767              		@ frame_needed = 0, uses_anonymous_args = 0
 1768              		.loc 1 1444 1 is_stmt 0 view .LVU526
 1769 0000 38B5     		push	{r3, r4, r5, lr}
 1770              	.LCFI23:
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 186


 1771              		.cfi_def_cfa_offset 16
 1772              		.cfi_offset 3, -16
 1773              		.cfi_offset 4, -12
 1774              		.cfi_offset 5, -8
 1775              		.cfi_offset 14, -4
1445:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status;
 1776              		.loc 1 1445 3 is_stmt 1 view .LVU527
1446:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1447:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Check the parameters */
1448:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 1777              		.loc 1 1448 3 view .LVU528
1449:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1450:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Process locked */
1451:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   __HAL_LOCK(hadc);
 1778              		.loc 1 1451 3 view .LVU529
 1779              		.loc 1 1451 3 view .LVU530
 1780 0002 90F85430 		ldrb	r3, [r0, #84]	@ zero_extendqisi2
 1781 0006 012B     		cmp	r3, #1
 1782 0008 41D0     		beq	.L136
 1783 000a 0446     		mov	r4, r0
 1784              		.loc 1 1451 3 discriminator 2 view .LVU531
 1785 000c 0121     		movs	r1, #1
 1786 000e 80F85410 		strb	r1, [r0, #84]
 1787              		.loc 1 1451 3 view .LVU532
1452:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1453:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* 1. Stop potential regular conversion on going */
1454:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_GROUP);
 1788              		.loc 1 1454 3 view .LVU533
 1789              		.loc 1 1454 20 is_stmt 0 view .LVU534
 1790 0012 FFF7FEFF 		bl	ADC_ConversionStop
 1791              	.LVL145:
1455:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1456:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Disable ADC peripheral if conversions are effectively stopped
1457:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****      and if no injected conversion is on-going */
1458:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   if (tmp_hal_status == HAL_OK)
 1792              		.loc 1 1458 3 is_stmt 1 view .LVU535
 1793              		.loc 1 1458 6 is_stmt 0 view .LVU536
 1794 0016 0546     		mov	r5, r0
 1795 0018 20B1     		cbz	r0, .L138
 1796              	.LVL146:
 1797              	.L131:
1459:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   {
1460:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Clear HAL_ADC_STATE_REG_BUSY bit */
1461:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
1462:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1463:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Disable ADC DMA (ADC DMA configuration ADC_CFGR_DMACFG is kept) */
1464:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
1465:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1466:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Disable the DMA channel (in case of DMA in circular mode or stop while */
1467:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* while DMA transfer is on going)                                        */
1468:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
1469:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1470:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Check if DMA channel effectively disabled */
1471:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     if (tmp_hal_status != HAL_OK)
1472:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
1473:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Update ADC state machine to error */
1474:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 187


1475:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
1476:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1477:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Disable ADC overrun interrupt */
1478:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
1479:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1480:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* 2. Disable the ADC peripheral */
1481:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
1482:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* to keep in memory a potential failing status.                          */
1483:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
1484:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
1485:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       if (tmp_hal_status == HAL_OK)
1486:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
1487:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         tmp_hal_status = ADC_Disable(hadc);
1488:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
1489:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       else
1490:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
1491:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         (void)ADC_Disable(hadc);
1492:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
1493:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1494:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Check if ADC is effectively disabled */
1495:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       if (tmp_hal_status == HAL_OK)
1496:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
1497:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         /* Set ADC state */
1498:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         ADC_STATE_CLR_SET(hadc->State,
1499:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                           HAL_ADC_STATE_INJ_BUSY,
1500:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                           HAL_ADC_STATE_READY);
1501:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
1502:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
1503:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     else
1504:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
1505:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       SET_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
1506:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
1507:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
1508:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1509:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Process unlocked */
1510:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   __HAL_UNLOCK(hadc);
 1798              		.loc 1 1510 3 is_stmt 1 view .LVU537
 1799              		.loc 1 1510 3 view .LVU538
 1800 001a 0023     		movs	r3, #0
 1801 001c 84F85430 		strb	r3, [r4, #84]
 1802              		.loc 1 1510 3 view .LVU539
1511:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1512:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Return function status */
1513:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   return tmp_hal_status;
 1803              		.loc 1 1513 3 view .LVU540
 1804              	.LVL147:
 1805              	.L130:
1514:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** }
 1806              		.loc 1 1514 1 is_stmt 0 view .LVU541
 1807 0020 2846     		mov	r0, r5
 1808 0022 38BD     		pop	{r3, r4, r5, pc}
 1809              	.LVL148:
 1810              	.L138:
1461:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 1811              		.loc 1 1461 5 is_stmt 1 view .LVU542
 1812 0024 A36D     		ldr	r3, [r4, #88]
 1813 0026 23F48073 		bic	r3, r3, #256
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 188


 1814 002a A365     		str	r3, [r4, #88]
1464:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 1815              		.loc 1 1464 5 view .LVU543
 1816 002c 2268     		ldr	r2, [r4]
 1817 002e D368     		ldr	r3, [r2, #12]
 1818 0030 23F00103 		bic	r3, r3, #1
 1819 0034 D360     		str	r3, [r2, #12]
1468:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 1820              		.loc 1 1468 5 view .LVU544
1468:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 1821              		.loc 1 1468 22 is_stmt 0 view .LVU545
 1822 0036 206D     		ldr	r0, [r4, #80]
 1823              	.LVL149:
1468:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 1824              		.loc 1 1468 22 view .LVU546
 1825 0038 FFF7FEFF 		bl	HAL_DMA_Abort
 1826              	.LVL150:
1471:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
 1827              		.loc 1 1471 5 is_stmt 1 view .LVU547
1471:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
 1828              		.loc 1 1471 8 is_stmt 0 view .LVU548
 1829 003c 0546     		mov	r5, r0
 1830 003e 18B1     		cbz	r0, .L132
1474:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
 1831              		.loc 1 1474 7 is_stmt 1 view .LVU549
 1832 0040 A36D     		ldr	r3, [r4, #88]
 1833 0042 43F04003 		orr	r3, r3, #64
 1834 0046 A365     		str	r3, [r4, #88]
 1835              	.L132:
1478:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 1836              		.loc 1 1478 5 view .LVU550
 1837 0048 2268     		ldr	r2, [r4]
 1838 004a 5368     		ldr	r3, [r2, #4]
 1839 004c 23F01003 		bic	r3, r3, #16
 1840 0050 5360     		str	r3, [r2, #4]
1483:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
 1841              		.loc 1 1483 5 view .LVU551
1483:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
 1842              		.loc 1 1483 44 is_stmt 0 view .LVU552
 1843 0052 2368     		ldr	r3, [r4]
 1844              	.LVL151:
 1845              	.LBB282:
 1846              	.LBI282:
7217:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 1847              		.loc 2 7217 26 is_stmt 1 view .LVU553
 1848              	.LBB283:
 1849              		.loc 2 7219 3 view .LVU554
 1850              		.loc 2 7219 12 is_stmt 0 view .LVU555
 1851 0054 9B68     		ldr	r3, [r3, #8]
 1852              	.LVL152:
 1853              		.loc 2 7219 76 view .LVU556
 1854 0056 13F0080F 		tst	r3, #8
 1855 005a 04D0     		beq	.L133
 1856              	.LVL153:
 1857              		.loc 2 7219 76 view .LVU557
 1858              	.LBE283:
 1859              	.LBE282:
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 189


1505:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
 1860              		.loc 1 1505 7 is_stmt 1 view .LVU558
 1861 005c A36D     		ldr	r3, [r4, #88]
 1862 005e 43F48053 		orr	r3, r3, #4096
 1863 0062 A365     		str	r3, [r4, #88]
 1864 0064 D9E7     		b	.L131
 1865              	.LVL154:
 1866              	.L133:
1485:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 1867              		.loc 1 1485 7 view .LVU559
1485:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 1868              		.loc 1 1485 10 is_stmt 0 view .LVU560
 1869 0066 75B9     		cbnz	r5, .L134
1487:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
 1870              		.loc 1 1487 9 is_stmt 1 view .LVU561
1487:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
 1871              		.loc 1 1487 26 is_stmt 0 view .LVU562
 1872 0068 2046     		mov	r0, r4
 1873              	.LVL155:
1487:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
 1874              		.loc 1 1487 26 view .LVU563
 1875 006a FFF7FEFF 		bl	ADC_Disable
 1876              	.LVL156:
 1877 006e 0546     		mov	r5, r0
 1878              	.LVL157:
 1879              	.L135:
1495:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 1880              		.loc 1 1495 7 is_stmt 1 view .LVU564
1495:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 1881              		.loc 1 1495 10 is_stmt 0 view .LVU565
 1882 0070 002D     		cmp	r5, #0
 1883 0072 D2D1     		bne	.L131
1498:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                           HAL_ADC_STATE_INJ_BUSY,
 1884              		.loc 1 1498 9 is_stmt 1 view .LVU566
 1885 0074 A36D     		ldr	r3, [r4, #88]
 1886 0076 23F48053 		bic	r3, r3, #4096
 1887 007a 23F00103 		bic	r3, r3, #1
 1888 007e 43F00103 		orr	r3, r3, #1
 1889 0082 A365     		str	r3, [r4, #88]
 1890 0084 C9E7     		b	.L131
 1891              	.LVL158:
 1892              	.L134:
1491:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
 1893              		.loc 1 1491 9 view .LVU567
1491:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
 1894              		.loc 1 1491 15 is_stmt 0 view .LVU568
 1895 0086 2046     		mov	r0, r4
 1896              	.LVL159:
1491:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
 1897              		.loc 1 1491 15 view .LVU569
 1898 0088 FFF7FEFF 		bl	ADC_Disable
 1899              	.LVL160:
 1900 008c F0E7     		b	.L135
 1901              	.LVL161:
 1902              	.L136:
1451:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 1903              		.loc 1 1451 3 discriminator 1 view .LVU570
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 190


 1904 008e 0225     		movs	r5, #2
 1905 0090 C6E7     		b	.L130
 1906              		.cfi_endproc
 1907              	.LFE346:
 1909              		.section	.text.HAL_ADCEx_InjectedConfigChannel,"ax",%progbits
 1910              		.align	1
 1911              		.global	HAL_ADCEx_InjectedConfigChannel
 1912              		.syntax unified
 1913              		.thumb
 1914              		.thumb_func
 1916              	HAL_ADCEx_InjectedConfigChannel:
 1917              	.LVL162:
 1918              	.LFB347:
1515:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1516:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** #if defined(ADC_MULTIMODE_SUPPORT)
1517:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /**
1518:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @brief  Stop DMA-based multimode ADC conversion, disable ADC DMA transfer, disable ADC peripher
1519:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         conversion is on-going.
1520:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @note   Multimode is kept enabled after this function. Multimode DMA bits
1521:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         (MDMA and DMACFG bits of common CCR register) are maintained. To disable
1522:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         multimode (set with HAL_ADCEx_MultiModeConfigChannel()), ADC must be
1523:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         reinitialized using HAL_ADC_Init() or HAL_ADC_DeInit(), or the user can
1524:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         resort to HAL_ADCEx_DisableMultiMode() API.
1525:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @note   In case of DMA configured in circular mode, function
1526:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         HAL_ADCEx_RegularStop_DMA() must be called after this function with handle of
1527:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         ADC slave, to properly disable the DMA channel.
1528:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @param hadc ADC handle of ADC master (handle of ADC slave must not be used)
1529:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @retval HAL status
1530:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   */
1531:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** HAL_StatusTypeDef HAL_ADCEx_RegularMultiModeStop_DMA(ADC_HandleTypeDef *hadc)
1532:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** {
1533:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status;
1534:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   uint32_t tickstart;
1535:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   ADC_HandleTypeDef tmp_hadc_slave;
1536:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   uint32_t tmp_hadc_slave_conversion_on_going;
1537:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1538:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Check the parameters */
1539:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
1540:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1541:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Process locked */
1542:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   __HAL_LOCK(hadc);
1543:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1544:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1545:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* 1. Stop potential multimode conversion on going, on regular groups */
1546:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_GROUP);
1547:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1548:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Disable ADC peripheral if conversions are effectively stopped */
1549:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   if (tmp_hal_status == HAL_OK)
1550:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   {
1551:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Clear HAL_ADC_STATE_REG_BUSY bit */
1552:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
1553:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1554:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Temporary handle minimum initialization */
1555:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
1556:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
1557:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1558:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Set a temporary handle of the ADC slave associated to the ADC master   */
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 191


1559:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
1560:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1561:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     if (tmp_hadc_slave.Instance == NULL)
1562:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
1563:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Update ADC state machine to error */
1564:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
1565:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1566:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Process unlocked */
1567:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       __HAL_UNLOCK(hadc);
1568:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1569:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       return HAL_ERROR;
1570:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
1571:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1572:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Procedure to disable the ADC peripheral: wait for conversions          */
1573:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* effectively stopped (ADC master and ADC slave), then disable ADC       */
1574:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1575:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* 1. Wait for ADC conversion completion for ADC master and ADC slave */
1576:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     tickstart = HAL_GetTick();
1577:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1578:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance
1579:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     while ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 1UL)
1580:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****            || (tmp_hadc_slave_conversion_on_going == 1UL)
1581:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           )
1582:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
1583:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
1584:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
1585:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         /* New check to avoid false timeout detection in case of preemption */
1586:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Inst
1587:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 1UL)
1588:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****             || (tmp_hadc_slave_conversion_on_going == 1UL)
1589:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****            )
1590:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         {
1591:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           /* Update ADC state machine to error */
1592:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
1593:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1594:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           /* Process unlocked */
1595:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           __HAL_UNLOCK(hadc);
1596:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1597:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           return HAL_ERROR;
1598:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         }
1599:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
1600:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1601:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instan
1602:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
1603:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1604:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Disable the DMA channel (in case of DMA in circular mode or stop       */
1605:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* while DMA transfer is on going)                                        */
1606:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Note: DMA channel of ADC slave should be stopped after this function   */
1607:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* with HAL_ADCEx_RegularStop_DMA() API.                                  */
1608:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
1609:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1610:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Check if DMA channel effectively disabled */
1611:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     if (tmp_hal_status != HAL_OK)
1612:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
1613:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Update ADC state machine to error */
1614:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
1615:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 192


1616:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1617:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Disable ADC overrun interrupt */
1618:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
1619:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1620:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* 2. Disable the ADC peripherals: master and slave if no injected        */
1621:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /*   conversion is on-going.                                              */
1622:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Update "tmp_hal_status" only if DMA channel disabling passed, to keep in */
1623:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* memory a potential failing status.                                     */
1624:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     if (tmp_hal_status == HAL_OK)
1625:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
1626:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
1627:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
1628:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         tmp_hal_status =  ADC_Disable(hadc);
1629:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         if (tmp_hal_status == HAL_OK)
1630:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         {
1631:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           if (LL_ADC_INJ_IsConversionOngoing((&tmp_hadc_slave)->Instance) == 0UL)
1632:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           {
1633:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****             tmp_hal_status =  ADC_Disable(&tmp_hadc_slave);
1634:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           }
1635:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         }
1636:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
1637:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1638:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       if (tmp_hal_status == HAL_OK)
1639:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
1640:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         /* Both Master and Slave ADC's could be disabled. Update Master State */
1641:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         /* Clear HAL_ADC_STATE_INJ_BUSY bit, set HAL_ADC_STATE_READY bit */
1642:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY, HAL_ADC_STATE_READY);
1643:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
1644:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       else
1645:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
1646:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         /* injected (Master or Slave) conversions are still on-going,
1647:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****            no Master State change */
1648:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
1649:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
1650:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
1651:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1652:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Process unlocked */
1653:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   __HAL_UNLOCK(hadc);
1654:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1655:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Return function status */
1656:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   return tmp_hal_status;
1657:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** }
1658:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** #endif /* ADC_MULTIMODE_SUPPORT */
1659:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1660:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /**
1661:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @}
1662:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   */
1663:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1664:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /** @defgroup ADCEx_Exported_Functions_Group2 ADC Extended Peripheral Control functions
1665:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @brief    ADC Extended Peripheral Control functions
1666:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *
1667:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** @verbatim
1668:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****  ===============================================================================
1669:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****              ##### Peripheral Control functions #####
1670:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****  ===============================================================================
1671:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     [..]  This section provides functions allowing to:
1672:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       (+) Configure channels on injected group
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 193


1673:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       (+) Configure multimode when multimode feature is available
1674:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       (+) Enable or Disable Injected Queue
1675:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       (+) Disable ADC voltage regulator
1676:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       (+) Enter ADC deep-power-down mode
1677:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1678:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** @endverbatim
1679:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @{
1680:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   */
1681:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1682:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /**
1683:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @brief  Configure a channel to be assigned to ADC group injected.
1684:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @note   Possibility to update parameters on the fly:
1685:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         This function initializes injected group, following calls to this
1686:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         function can be used to reconfigure some parameters of structure
1687:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         "ADC_InjectionConfTypeDef" on the fly, without resetting the ADC.
1688:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         The setting of these parameters is conditioned to ADC state:
1689:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         Refer to comments of structure "ADC_InjectionConfTypeDef".
1690:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @note   In case of usage of internal measurement channels:
1691:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         Vbat/VrefInt/TempSensor.
1692:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         These internal paths can be disabled using function
1693:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         HAL_ADC_DeInit().
1694:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @note   Caution: For Injected Context Queue use, a context must be fully
1695:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         defined before start of injected conversion. All channels are configured
1696:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         consecutively for the same ADC instance. Therefore, the number of calls to
1697:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         HAL_ADCEx_InjectedConfigChannel() must be equal to the value of parameter
1698:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         InjectedNbrOfConversion for each context.
1699:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *  - Example 1: If 1 context is intended to be used (or if there is no use of the
1700:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *    Injected Queue Context feature) and if the context contains 3 injected ranks
1701:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *    (InjectedNbrOfConversion = 3), HAL_ADCEx_InjectedConfigChannel() must be
1702:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *    called once for each channel (i.e. 3 times) before starting a conversion.
1703:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *    This function must not be called to configure a 4th injected channel:
1704:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *    it would start a new context into context queue.
1705:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *  - Example 2: If 2 contexts are intended to be used and each of them contains
1706:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *    3 injected ranks (InjectedNbrOfConversion = 3),
1707:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *    HAL_ADCEx_InjectedConfigChannel() must be called once for each channel and
1708:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *    for each context (3 channels x 2 contexts = 6 calls). Conversion can
1709:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *    start once the 1st context is set, that is after the first three
1710:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *    HAL_ADCEx_InjectedConfigChannel() calls. The 2nd context can be set on the fly.
1711:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @param hadc ADC handle
1712:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @param pConfigInjected Structure of ADC injected group and ADC channel for
1713:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         injected group.
1714:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @retval HAL status
1715:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   */
1716:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc,
1717:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                                   const ADC_InjectionConfTypeDef *pConfigInjected)
1718:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** {
 1919              		.loc 1 1718 1 is_stmt 1 view -0
 1920              		.cfi_startproc
 1921              		@ args = 0, pretend = 0, frame = 8
 1922              		@ frame_needed = 0, uses_anonymous_args = 0
 1923              		.loc 1 1718 1 is_stmt 0 view .LVU572
 1924 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1925              	.LCFI24:
 1926              		.cfi_def_cfa_offset 20
 1927              		.cfi_offset 4, -20
 1928              		.cfi_offset 5, -16
 1929              		.cfi_offset 6, -12
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 194


 1930              		.cfi_offset 7, -8
 1931              		.cfi_offset 14, -4
 1932 0002 83B0     		sub	sp, sp, #12
 1933              	.LCFI25:
 1934              		.cfi_def_cfa_offset 32
1719:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 1935              		.loc 1 1719 3 is_stmt 1 view .LVU573
 1936              	.LVL163:
1720:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   uint32_t tmp_offset_shifted;
 1937              		.loc 1 1720 3 view .LVU574
1721:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   uint32_t tmp_config_internal_channel;
 1938              		.loc 1 1721 3 view .LVU575
1722:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   uint32_t tmp_adc_is_conversion_on_going_regular;
 1939              		.loc 1 1722 3 view .LVU576
1723:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   uint32_t tmp_adc_is_conversion_on_going_injected;
 1940              		.loc 1 1723 3 view .LVU577
1724:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   __IO uint32_t wait_loop_index = 0;
 1941              		.loc 1 1724 3 view .LVU578
 1942              		.loc 1 1724 17 is_stmt 0 view .LVU579
 1943 0004 0023     		movs	r3, #0
 1944 0006 0193     		str	r3, [sp, #4]
1725:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1726:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   uint32_t tmp_jsqr_context_queue_being_built = 0U;
 1945              		.loc 1 1726 3 is_stmt 1 view .LVU580
 1946              	.LVL164:
1727:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1728:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Check the parameters */
1729:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 1947              		.loc 1 1729 3 view .LVU581
1730:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   assert_param(IS_ADC_SAMPLE_TIME(pConfigInjected->InjectedSamplingTime));
 1948              		.loc 1 1730 3 view .LVU582
1731:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   assert_param(IS_ADC_SINGLE_DIFFERENTIAL(pConfigInjected->InjectedSingleDiff));
 1949              		.loc 1 1731 3 view .LVU583
1732:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   assert_param(IS_FUNCTIONAL_STATE(pConfigInjected->AutoInjectedConv));
 1950              		.loc 1 1732 3 view .LVU584
1733:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   assert_param(IS_FUNCTIONAL_STATE(pConfigInjected->QueueInjectedContext));
 1951              		.loc 1 1733 3 view .LVU585
1734:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   assert_param(IS_ADC_EXTTRIGINJEC_EDGE(pConfigInjected->ExternalTrigInjecConvEdge));
 1952              		.loc 1 1734 3 view .LVU586
1735:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   assert_param(IS_ADC_EXTTRIGINJEC(pConfigInjected->ExternalTrigInjecConv));
 1953              		.loc 1 1735 3 view .LVU587
1736:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   assert_param(IS_ADC_OFFSET_NUMBER(pConfigInjected->InjectedOffsetNumber));
 1954              		.loc 1 1736 3 view .LVU588
1737:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), pConfigInjected->InjectedOffset));
 1955              		.loc 1 1737 3 view .LVU589
1738:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   assert_param(IS_ADC_OFFSET_SIGN(pConfigInjected->InjectedOffsetSign));
 1956              		.loc 1 1738 3 view .LVU590
1739:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   assert_param(IS_FUNCTIONAL_STATE(pConfigInjected->InjectedOffsetSaturation));
 1957              		.loc 1 1739 3 view .LVU591
1740:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   assert_param(IS_FUNCTIONAL_STATE(pConfigInjected->InjecOversamplingMode));
 1958              		.loc 1 1740 3 view .LVU592
1741:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1742:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 1959              		.loc 1 1742 3 view .LVU593
1743:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   {
1744:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     assert_param(IS_ADC_INJECTED_RANK(pConfigInjected->InjectedRank));
 1960              		.loc 1 1744 5 view .LVU594
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 195


1745:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     assert_param(IS_ADC_INJECTED_NB_CONV(pConfigInjected->InjectedNbrOfConversion));
 1961              		.loc 1 1745 5 view .LVU595
1746:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     assert_param(IS_FUNCTIONAL_STATE(pConfigInjected->InjectedDiscontinuousConvMode));
 1962              		.loc 1 1746 5 view .LVU596
1747:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
1748:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1749:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1750:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* if JOVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
1751:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****      ignored (considered as reset) */
1752:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   assert_param(!((pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 1963              		.loc 1 1752 3 view .LVU597
1753:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                  && (pConfigInjected->InjecOversamplingMode == ENABLE)));
1754:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1755:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* JDISCEN and JAUTO bits can't be set at the same time  */
1756:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   assert_param(!((pConfigInjected->InjectedDiscontinuousConvMode == ENABLE)
 1964              		.loc 1 1756 3 view .LVU598
1757:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                  && (pConfigInjected->AutoInjectedConv == ENABLE)));
1758:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1759:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /*  DISCEN and JAUTO bits can't be set at the same time */
1760:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (pConfigInjected->AutoInjectedConv
 1965              		.loc 1 1760 3 view .LVU599
1761:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1762:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Verification of channel number */
1763:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   if (pConfigInjected->InjectedSingleDiff != ADC_DIFFERENTIAL_ENDED)
 1966              		.loc 1 1763 3 view .LVU600
1764:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   {
1765:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     assert_param(IS_ADC_CHANNEL(hadc, pConfigInjected->InjectedChannel));
 1967              		.loc 1 1765 5 view .LVU601
1766:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
1767:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   else
1768:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   {
1769:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfigInjected->InjectedChannel));
 1968              		.loc 1 1769 5 view .LVU602
1770:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
1771:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1772:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Process locked */
1773:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   __HAL_LOCK(hadc);
 1969              		.loc 1 1773 3 view .LVU603
 1970              		.loc 1 1773 3 view .LVU604
 1971 0008 90F85430 		ldrb	r3, [r0, #84]	@ zero_extendqisi2
 1972 000c 012B     		cmp	r3, #1
 1973 000e 00F0E782 		beq	.L210
 1974 0012 0446     		mov	r4, r0
 1975 0014 0D46     		mov	r5, r1
 1976              		.loc 1 1773 3 discriminator 2 view .LVU605
 1977 0016 0123     		movs	r3, #1
 1978 0018 80F85430 		strb	r3, [r0, #84]
 1979              		.loc 1 1773 3 view .LVU606
1774:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1775:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Configuration of injected group sequencer:                               */
1776:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Hardware constraint: Must fully define injected context register JSQR    */
1777:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* before make it entering into injected sequencer queue.                   */
1778:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /*                                                                          */
1779:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* - if scan mode is disabled:                                              */
1780:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /*    * Injected channels sequence length is set to 0x00: 1 channel         */
1781:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /*      converted (channel on injected rank 1)                              */
1782:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /*      Parameter "InjectedNbrOfConversion" is discarded.                   */
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 196


1783:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /*    * Injected context register JSQR setting is simple: register is fully */
1784:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /*      defined on one call of this function (for injected rank 1) and can  */
1785:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /*      be entered into queue directly.                                     */
1786:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* - if scan mode is enabled:                                               */
1787:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /*    * Injected channels sequence length is set to parameter               */
1788:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /*      "InjectedNbrOfConversion".                                          */
1789:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /*    * Injected context register JSQR setting more complex: register is    */
1790:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /*      fully defined over successive calls of this function, for each      */
1791:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /*      injected channel rank. It is entered into queue only when all       */
1792:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /*      injected ranks have been set.                                       */
1793:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /*   Note: Scan mode is not present by hardware on this device, but used    */
1794:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /*   by software for alignment over all STM32 devices.                      */
1795:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1796:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 1980              		.loc 1 1796 3 view .LVU607
 1981              		.loc 1 1796 18 is_stmt 0 view .LVU608
 1982 001c 0369     		ldr	r3, [r0, #16]
 1983              		.loc 1 1796 6 view .LVU609
 1984 001e ABB1     		cbz	r3, .L141
1797:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       (pConfigInjected->InjectedNbrOfConversion == 1U))
 1985              		.loc 1 1797 23 view .LVU610
 1986 0020 0B6A     		ldr	r3, [r1, #32]
1796:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       (pConfigInjected->InjectedNbrOfConversion == 1U))
 1987              		.loc 1 1796 54 discriminator 1 view .LVU611
 1988 0022 012B     		cmp	r3, #1
 1989 0024 12D0     		beq	.L141
1798:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   {
1799:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Configuration of context register JSQR:                                */
1800:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /*  - number of ranks in injected group sequencer: fixed to 1st rank      */
1801:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /*    (scan mode disabled, only rank 1 used)                              */
1802:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /*  - external trigger to start conversion                                */
1803:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /*  - external trigger polarity                                           */
1804:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /*  - channel set to rank 1 (scan mode disabled, only rank 1 can be used) */
1805:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1806:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
1807:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
1808:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Enable external trigger if trigger selection is different of         */
1809:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* software start.                                                      */
1810:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Note: This configuration keeps the hardware feature of parameter     */
1811:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
1812:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /*       software start.                                                */
1813:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
1814:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
1815:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJ
1816:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                               | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_
1817:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                               | pConfigInjected->ExternalTrigInjecConvEdge
1818:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                              );
1819:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
1820:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       else
1821:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
1822:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJ
1823:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
1824:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1825:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_jsqr_context_queue_being_built);
1826:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* For debug and informative reasons, hadc handle saves JSQR setting */
1827:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       hadc->InjectionConfig.ContextQueue = tmp_jsqr_context_queue_being_built;
1828:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 197


1829:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
1830:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
1831:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   else
1832:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   {
1833:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Case of scan mode enabled, several channels to set into injected group */
1834:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* sequencer.                                                             */
1835:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /*                                                                        */
1836:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Procedure to define injected context register JSQR over successive     */
1837:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* calls of this function, for each injected channel rank:                */
1838:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* 1. Start new context and set parameters related to all injected        */
1839:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /*    channels: injected sequence length and trigger.                     */
1840:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1841:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
1842:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /*   call of the context under setting                                    */
1843:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     if (hadc->InjectionConfig.ChannelCount == 0U)
 1990              		.loc 1 1843 5 is_stmt 1 view .LVU612
 1991              		.loc 1 1843 30 is_stmt 0 view .LVU613
 1992 0026 426E     		ldr	r2, [r0, #100]
 1993              		.loc 1 1843 8 view .LVU614
 1994 0028 002A     		cmp	r2, #0
 1995 002a 40F0BF80 		bne	.L211
1844:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
1845:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Initialize number of channels that will be configured on the context */
1846:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /*  being built                                                         */
1847:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       hadc->InjectionConfig.ChannelCount = pConfigInjected->InjectedNbrOfConversion;
 1996              		.loc 1 1847 7 is_stmt 1 view .LVU615
 1997              		.loc 1 1847 42 is_stmt 0 view .LVU616
 1998 002e 4366     		str	r3, [r0, #100]
1848:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Handle hadc saves the context under build up over each HAL_ADCEx_InjectedConfigChannel()
1849:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****          call, this context will be written in JSQR register at the last call.
1850:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****          At this point, the context is merely reset  */
1851:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       hadc->InjectionConfig.ContextQueue = 0x00000000U;
 1999              		.loc 1 1851 7 is_stmt 1 view .LVU617
 2000              		.loc 1 1851 42 is_stmt 0 view .LVU618
 2001 0030 0023     		movs	r3, #0
 2002 0032 0366     		str	r3, [r0, #96]
1852:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1853:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Configuration of context register JSQR:                              */
1854:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /*  - number of ranks in injected group sequencer                       */
1855:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /*  - external trigger to start conversion                              */
1856:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /*  - external trigger polarity                                         */
1857:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1858:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Enable external trigger if trigger selection is different of         */
1859:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* software start.                                                      */
1860:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Note: This configuration keeps the hardware feature of parameter     */
1861:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
1862:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /*       software start.                                                */
1863:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 2003              		.loc 1 1863 7 is_stmt 1 view .LVU619
 2004              		.loc 1 1863 26 is_stmt 0 view .LVU620
 2005 0034 8B6A     		ldr	r3, [r1, #40]
 2006              		.loc 1 1863 10 view .LVU621
 2007 0036 002B     		cmp	r3, #0
 2008 0038 00F0B580 		beq	.L147
1864:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
1865:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 2009              		.loc 1 1865 9 is_stmt 1 view .LVU622
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 198


 2010              		.loc 1 1865 63 is_stmt 0 view .LVU623
 2011 003c 0A6A     		ldr	r2, [r1, #32]
 2012              		.loc 1 1865 89 view .LVU624
 2013 003e 013A     		subs	r2, r2, #1
1866:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                               | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_
 2014              		.loc 1 1866 89 view .LVU625
 2015 0040 03F07C03 		and	r3, r3, #124
 2016              		.loc 1 1866 47 view .LVU626
 2017 0044 1A43     		orrs	r2, r2, r3
1867:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                               | pConfigInjected->ExternalTrigInjecConvEdge
 2018              		.loc 1 1867 64 view .LVU627
 2019 0046 CB6A     		ldr	r3, [r1, #44]
1865:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                               | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_
 2020              		.loc 1 1865 44 view .LVU628
 2021 0048 1A43     		orrs	r2, r2, r3
 2022              	.LVL165:
1865:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                               | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_
 2023              		.loc 1 1865 44 view .LVU629
 2024 004a B0E0     		b	.L146
 2025              	.LVL166:
 2026              	.L141:
1806:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
 2027              		.loc 1 1806 5 is_stmt 1 view .LVU630
1806:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
 2028              		.loc 1 1806 24 is_stmt 0 view .LVU631
 2029 004c 6B68     		ldr	r3, [r5, #4]
1806:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
 2030              		.loc 1 1806 8 view .LVU632
 2031 004e 092B     		cmp	r3, #9
 2032 0050 00F08980 		beq	.L226
 2033              	.LVL167:
 2034              	.L143:
1868:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                              );
1869:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
1870:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       else
1871:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
1872:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U));
1873:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
1874:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1875:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
1876:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1877:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* 2. Continue setting of context under definition with parameter       */
1878:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /*    related to each channel: channel rank sequence                    */
1879:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Clear the old JSQx bits for the selected rank */
1880:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     tmp_jsqr_context_queue_being_built &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, pConfigInjected->InjectedRank
1881:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1882:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Set the JSQx bits for the selected rank */
1883:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     tmp_jsqr_context_queue_being_built |= ADC_JSQR_RK(pConfigInjected->InjectedChannel, pConfigInje
1884:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1885:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Decrease channel count  */
1886:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     hadc->InjectionConfig.ChannelCount--;
1887:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1888:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* 3. tmp_jsqr_context_queue_being_built is fully built for this HAL_ADCEx_InjectedConfigChanne
1889:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           call, aggregate the setting to those already built during the previous
1890:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
1891:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
1892:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 199


1893:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* 4. End of context setting: if this is the last channel set, then write context
1894:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         into register JSQR and make it enter into queue                   */
1895:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     if (hadc->InjectionConfig.ChannelCount == 0U)
1896:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
1897:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
1898:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
1899:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
1900:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1901:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Parameters update conditioned to ADC state:                              */
1902:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Parameters that can be updated when ADC is disabled or enabled without   */
1903:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* conversion on going on injected group:                                   */
1904:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /*  - Injected context queue: Queue disable (active context is kept) or     */
1905:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /*    enable (context decremented, up to 2 contexts queued)                 */
1906:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
1907:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /*    mode is disabled.                                                     */
1908:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 2035              		.loc 1 1908 3 is_stmt 1 view .LVU633
 2036              		.loc 1 1908 42 is_stmt 0 view .LVU634
 2037 0054 2368     		ldr	r3, [r4]
 2038              	.LVL168:
 2039              	.LBB284:
 2040              	.LBI284:
7217:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 2041              		.loc 2 7217 26 is_stmt 1 view .LVU635
 2042              	.LBB285:
 2043              		.loc 2 7219 3 view .LVU636
 2044              		.loc 2 7219 12 is_stmt 0 view .LVU637
 2045 0056 9B68     		ldr	r3, [r3, #8]
 2046              	.LVL169:
 2047              		.loc 2 7219 76 view .LVU638
 2048 0058 13F0080F 		tst	r3, #8
 2049 005c 15D1     		bne	.L148
 2050              	.LVL170:
 2051              		.loc 2 7219 76 view .LVU639
 2052              	.LBE285:
 2053              	.LBE284:
1909:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   {
1910:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     if (pConfigInjected->InjectedChannel == ADC_CHANNEL_0)
 2054              		.loc 1 1910 5 is_stmt 1 view .LVU640
 2055              		.loc 1 1910 24 is_stmt 0 view .LVU641
 2056 005e 2B68     		ldr	r3, [r5]
 2057              		.loc 1 1910 8 view .LVU642
 2058 0060 012B     		cmp	r3, #1
 2059 0062 00F0C280 		beq	.L227
 2060              	.L149:
1911:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
1912:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       LL_ADC_EnableChannel0_GPIO(hadc->Instance);
1913:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
1914:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1915:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* If auto-injected mode is disabled: no constraint                       */
1916:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     if (pConfigInjected->AutoInjectedConv == DISABLE)
 2061              		.loc 1 1916 5 is_stmt 1 view .LVU643
 2062              		.loc 1 1916 24 is_stmt 0 view .LVU644
 2063 0066 95F82530 		ldrb	r3, [r5, #37]	@ zero_extendqisi2
 2064              		.loc 1 1916 8 view .LVU645
 2065 006a 002B     		cmp	r3, #0
 2066 006c 40F0C580 		bne	.L150
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 200


1917:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
1918:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       MODIFY_REG(hadc->Instance->CFGR,
 2067              		.loc 1 1918 7 is_stmt 1 view .LVU646
 2068 0070 2168     		ldr	r1, [r4]
 2069 0072 CB68     		ldr	r3, [r1, #12]
 2070 0074 23F44013 		bic	r3, r3, #3145728
 2071 0078 95F82600 		ldrb	r0, [r5, #38]	@ zero_extendqisi2
 2072              	.LVL171:
 2073              		.loc 1 1918 7 is_stmt 0 view .LVU647
 2074 007c 95F82420 		ldrb	r2, [r5, #36]	@ zero_extendqisi2
 2075 0080 1205     		lsls	r2, r2, #20
 2076 0082 42EA4052 		orr	r2, r2, r0, lsl #21
 2077 0086 1343     		orrs	r3, r3, r2
 2078 0088 CB60     		str	r3, [r1, #12]
 2079              	.L148:
1919:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                  ADC_CFGR_JQM | ADC_CFGR_JDISCEN,
1920:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                  ADC_CFGR_INJECT_CONTEXT_QUEUE((uint32_t)pConfigInjected->QueueInjectedContext)    
1921:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                  ADC_CFGR_INJECT_DISCCONTINUOUS((uint32_t)pConfigInjected->InjectedDiscontinuousCon
1922:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
1923:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* If auto-injected mode is enabled: Injected discontinuous setting is    */
1924:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* discarded.                                                             */
1925:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     else
1926:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
1927:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       MODIFY_REG(hadc->Instance->CFGR,
1928:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                  ADC_CFGR_JQM | ADC_CFGR_JDISCEN,
1929:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                  ADC_CFGR_INJECT_CONTEXT_QUEUE((uint32_t)pConfigInjected->QueueInjectedContext));
1930:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
1931:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1932:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
1933:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1934:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Parameters update conditioned to ADC state:                              */
1935:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Parameters that can be updated when ADC is disabled or enabled without   */
1936:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* conversion on going on regular and injected groups:                      */
1937:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /*  - Automatic injected conversion: can be enabled if injected group       */
1938:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /*    external triggers are disabled.                                       */
1939:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /*  - Channel sampling time                                                 */
1940:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /*  - Channel offset                                                        */
1941:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 2080              		.loc 1 1941 3 is_stmt 1 view .LVU648
 2081              		.loc 1 1941 79 is_stmt 0 view .LVU649
 2082 008a 2268     		ldr	r2, [r4]
 2083              	.LVL172:
 2084              	.LBB286:
 2085              	.LBI286:
6991:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 2086              		.loc 2 6991 26 is_stmt 1 view .LVU650
 2087              	.LBB287:
6993:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 2088              		.loc 2 6993 3 view .LVU651
6993:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 2089              		.loc 2 6993 12 is_stmt 0 view .LVU652
 2090 008c 9368     		ldr	r3, [r2, #8]
6993:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 2091              		.loc 2 6993 74 view .LVU653
 2092 008e 13F00403 		ands	r3, r3, #4
 2093 0092 00D0     		beq	.L151
6993:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 201


 2094              		.loc 2 6993 74 discriminator 1 view .LVU654
 2095 0094 0123     		movs	r3, #1
 2096              	.L151:
 2097              	.LVL173:
6993:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 2098              		.loc 2 6993 74 discriminator 1 view .LVU655
 2099              	.LBE287:
 2100              	.LBE286:
1942:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 2101              		.loc 1 1942 3 is_stmt 1 view .LVU656
 2102              	.LBB288:
 2103              	.LBI288:
7217:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 2104              		.loc 2 7217 26 view .LVU657
 2105              	.LBB289:
 2106              		.loc 2 7219 3 view .LVU658
 2107              		.loc 2 7219 12 is_stmt 0 view .LVU659
 2108 0096 9768     		ldr	r7, [r2, #8]
 2109              		.loc 2 7219 76 view .LVU660
 2110 0098 17F00807 		ands	r7, r7, #8
 2111 009c 00D0     		beq	.L152
 2112              		.loc 2 7219 76 discriminator 1 view .LVU661
 2113 009e 0127     		movs	r7, #1
 2114              	.L152:
 2115              	.LVL174:
 2116              		.loc 2 7219 76 discriminator 1 view .LVU662
 2117              	.LBE289:
 2118              	.LBE288:
1943:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1944:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 2119              		.loc 1 1944 3 is_stmt 1 view .LVU663
 2120              		.loc 1 1944 6 is_stmt 0 view .LVU664
 2121 00a0 002B     		cmp	r3, #0
 2122 00a2 40F04A81 		bne	.L212
1945:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       && (tmp_adc_is_conversion_on_going_injected == 0UL)
 2123              		.loc 1 1945 7 view .LVU665
 2124 00a6 002F     		cmp	r7, #0
 2125 00a8 40F08181 		bne	.L213
1946:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****      )
1947:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   {
1948:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* If injected group external triggers are disabled (set to injected      */
1949:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* software start): no constraint                                         */
1950:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     if ((pConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 2126              		.loc 1 1950 5 is_stmt 1 view .LVU666
 2127              		.loc 1 1950 25 is_stmt 0 view .LVU667
 2128 00ac AB6A     		ldr	r3, [r5, #40]
 2129              	.LVL175:
 2130              		.loc 1 1950 8 view .LVU668
 2131 00ae 1BB1     		cbz	r3, .L154
1951:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         || (pConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 2132              		.loc 1 1951 28 view .LVU669
 2133 00b0 EB6A     		ldr	r3, [r5, #44]
 2134              		.loc 1 1951 9 view .LVU670
 2135 00b2 002B     		cmp	r3, #0
 2136 00b4 40F0B180 		bne	.L155
 2137              	.L154:
1952:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 202


1953:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       if (pConfigInjected->AutoInjectedConv == ENABLE)
 2138              		.loc 1 1953 7 is_stmt 1 view .LVU671
 2139              		.loc 1 1953 26 is_stmt 0 view .LVU672
 2140 00b8 95F82530 		ldrb	r3, [r5, #37]	@ zero_extendqisi2
 2141              		.loc 1 1953 10 view .LVU673
 2142 00bc 012B     		cmp	r3, #1
 2143 00be 00F0A680 		beq	.L228
1954:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
1955:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
1956:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
1957:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       else
1958:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
1959:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 2144              		.loc 1 1959 9 is_stmt 1 view .LVU674
 2145 00c2 D368     		ldr	r3, [r2, #12]
 2146 00c4 23F00073 		bic	r3, r3, #33554432
 2147 00c8 D360     		str	r3, [r2, #12]
1719:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   uint32_t tmp_offset_shifted;
 2148              		.loc 1 1719 21 is_stmt 0 view .LVU675
 2149 00ca 0026     		movs	r6, #0
 2150              	.LVL176:
 2151              	.L157:
1960:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
1961:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
1962:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* If Automatic injected conversion was intended to be set and could not  */
1963:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* due to injected group external triggers enabled, error is reported.    */
1964:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     else
1965:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
1966:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       if (pConfigInjected->AutoInjectedConv == ENABLE)
1967:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
1968:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         /* Update ADC state machine to error */
1969:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
1970:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1971:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         tmp_hal_status = HAL_ERROR;
1972:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
1973:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       else
1974:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
1975:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
1976:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
1977:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
1978:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1979:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     if (pConfigInjected->InjecOversamplingMode == ENABLE)
 2152              		.loc 1 1979 5 is_stmt 1 view .LVU676
 2153              		.loc 1 1979 24 is_stmt 0 view .LVU677
 2154 00cc 95F83030 		ldrb	r3, [r5, #48]	@ zero_extendqisi2
 2155              		.loc 1 1979 8 view .LVU678
 2156 00d0 012B     		cmp	r3, #1
 2157 00d2 00F0B180 		beq	.L229
1980:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
1981:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       assert_param(IS_ADC_OVERSAMPLING_RATIO(pConfigInjected->InjecOversampling.Ratio));
1982:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       assert_param(IS_ADC_RIGHT_BIT_SHIFT(pConfigInjected->InjecOversampling.RightBitShift));
1983:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1984:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /*  JOVSE must be reset in case of triggered regular mode  */
1985:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       assert_param(!(READ_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE | ADC_CFGR2_TROVS)
1986:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                      == (ADC_CFGR2_ROVSE | ADC_CFGR2_TROVS)));
1987:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1988:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Configuration of Injected Oversampler:                                 */
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 203


1989:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /*  - Oversampling Ratio                                                  */
1990:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /*  - Right bit shift                                                     */
1991:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
1992:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Enable OverSampling mode */
1993:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       MODIFY_REG(hadc->Instance->CFGR2,
1994:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                  ADC_CFGR2_JOVSE |
1995:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                  ADC_CFGR2_OVSR  |
1996:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                  ADC_CFGR2_OVSS,
1997:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                  ADC_CFGR2_JOVSE                                  |
1998:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                  pConfigInjected->InjecOversampling.Ratio         |
1999:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                  pConfigInjected->InjecOversampling.RightBitShift
2000:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                 );
2001:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
2002:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     else
2003:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
2004:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Disable Regular OverSampling */
2005:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 2158              		.loc 1 2005 7 is_stmt 1 view .LVU679
 2159 00d6 2268     		ldr	r2, [r4]
 2160 00d8 1369     		ldr	r3, [r2, #16]
 2161 00da 23F00203 		bic	r3, r3, #2
 2162 00de 1361     		str	r3, [r2, #16]
 2163              	.L160:
2006:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
2007:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2008:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
2009:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     if (pConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 2164              		.loc 1 2009 5 view .LVU680
 2165              		.loc 1 2009 24 is_stmt 0 view .LVU681
 2166 00e0 AA68     		ldr	r2, [r5, #8]
 2167              		.loc 1 2009 8 view .LVU682
 2168 00e2 B2F1004F 		cmp	r2, #-2147483648
 2169 00e6 00F0B380 		beq	.L230
2010:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
2011:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Set sampling time of the selected ADC channel */
2012:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel, LL_ADC_SAMPLI
2013:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2014:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Set ADC sampling time common configuration */
2015:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
2016:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
2017:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     else
2018:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
2019:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Set sampling time of the selected ADC channel */
2020:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 2170              		.loc 1 2020 7 is_stmt 1 view .LVU683
 2171 00ea 2968     		ldr	r1, [r5]
 2172 00ec 2068     		ldr	r0, [r4]
 2173 00ee FFF7FEFF 		bl	LL_ADC_SetChannelSamplingTime
 2174              	.LVL177:
2021:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                     pConfigInjected->InjectedSamplingTime);
2022:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2023:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Set ADC sampling time common configuration */
2024:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 2175              		.loc 1 2024 7 view .LVU684
 2176 00f2 2268     		ldr	r2, [r4]
 2177              	.LVL178:
 2178              	.LBB290:
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 204


 2179              	.LBI290:
3927:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 2180              		.loc 2 3927 22 view .LVU685
 2181              	.LBB291:
3929:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 2182              		.loc 2 3929 3 view .LVU686
 2183 00f4 5369     		ldr	r3, [r2, #20]
 2184 00f6 23F00043 		bic	r3, r3, #-2147483648
 2185 00fa 5361     		str	r3, [r2, #20]
 2186              	.LVL179:
 2187              	.L162:
3929:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 2188              		.loc 2 3929 3 is_stmt 0 view .LVU687
 2189              	.LBE291:
 2190              	.LBE290:
2025:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
2026:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2027:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Configure the offset: offset enable/disable, channel, offset value */
2028:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2029:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Shift the offset with respect to the selected ADC resolution. */
2030:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
2031:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, pConfigInjected->InjectedOffset);
 2191              		.loc 1 2031 5 is_stmt 1 view .LVU688
 2192              		.loc 1 2031 26 is_stmt 0 view .LVU689
 2193 00fc 6A69     		ldr	r2, [r5, #20]
 2194 00fe 2168     		ldr	r1, [r4]
 2195 0100 CB68     		ldr	r3, [r1, #12]
 2196 0102 C3F3C103 		ubfx	r3, r3, #3, #2
 2197 0106 5B00     		lsls	r3, r3, #1
 2198              		.loc 1 2031 24 view .LVU690
 2199 0108 9A40     		lsls	r2, r2, r3
 2200              	.LVL180:
2032:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2033:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 2201              		.loc 1 2033 5 is_stmt 1 view .LVU691
 2202              		.loc 1 2033 24 is_stmt 0 view .LVU692
 2203 010a D5F810C0 		ldr	ip, [r5, #16]
 2204              		.loc 1 2033 8 view .LVU693
 2205 010e BCF1040F 		cmp	ip, #4
 2206 0112 00F0AB80 		beq	.L163
2034:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
2035:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Set ADC selected offset number */
2036:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       LL_ADC_SetOffset(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->Inje
 2207              		.loc 1 2036 7 is_stmt 1 view .LVU694
 2208              	.LVL181:
 2209              	.LBB292:
 2210              	.LBI292:
3639:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 2211              		.loc 2 3639 22 view .LVU695
 2212              	.LBB293:
3641:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 2213              		.loc 2 3641 3 view .LVU696
3641:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 2214              		.loc 2 3641 25 is_stmt 0 view .LVU697
 2215 0116 6031     		adds	r1, r1, #96
 2216              	.LVL182:
3643:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 205


 2217              		.loc 2 3643 3 is_stmt 1 view .LVU698
 2218 0118 51F82C00 		ldr	r0, [r1, ip, lsl #2]
 2219 011c A54B     		ldr	r3, .L241
 2220 011e 0340     		ands	r3, r3, r0
 2221 0120 2868     		ldr	r0, [r5]
 2222 0122 00F0F840 		and	r0, r0, #2080374784
 2223 0126 0243     		orrs	r2, r2, r0
 2224              	.LVL183:
3643:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
 2225              		.loc 2 3643 3 is_stmt 0 view .LVU699
 2226 0128 1343     		orrs	r3, r3, r2
 2227 012a 43F00043 		orr	r3, r3, #-2147483648
 2228 012e 41F82C30 		str	r3, [r1, ip, lsl #2]
 2229              	.LVL184:
3643:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
 2230              		.loc 2 3643 3 view .LVU700
 2231              	.LBE293:
 2232              	.LBE292:
2037:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                        tmp_offset_shifted);
2038:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2039:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Set ADC selected offset sign & saturation */
2040:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       LL_ADC_SetOffsetSign(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->
 2233              		.loc 1 2040 7 is_stmt 1 view .LVU701
 2234 0132 2368     		ldr	r3, [r4]
 2235              		.loc 1 2040 59 is_stmt 0 view .LVU702
 2236 0134 2869     		ldr	r0, [r5, #16]
 2237              		.loc 1 2040 98 view .LVU703
 2238 0136 AA69     		ldr	r2, [r5, #24]
 2239              	.LVL185:
 2240              	.LBB294:
 2241              	.LBI294:
3824:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 2242              		.loc 2 3824 22 is_stmt 1 view .LVU704
 2243              	.LBB295:
3826:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 2244              		.loc 2 3826 3 view .LVU705
3826:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 2245              		.loc 2 3826 25 is_stmt 0 view .LVU706
 2246 0138 6033     		adds	r3, r3, #96
 2247              	.LVL186:
3828:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ADC_OFR1_OFFSETPOS,
 2248              		.loc 2 3828 3 is_stmt 1 view .LVU707
 2249 013a 53F82010 		ldr	r1, [r3, r0, lsl #2]
 2250 013e 21F08071 		bic	r1, r1, #16777216
 2251 0142 0A43     		orrs	r2, r2, r1
 2252              	.LVL187:
3828:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ADC_OFR1_OFFSETPOS,
 2253              		.loc 2 3828 3 is_stmt 0 view .LVU708
 2254 0144 43F82020 		str	r2, [r3, r0, lsl #2]
 2255              	.LVL188:
3828:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ADC_OFR1_OFFSETPOS,
 2256              		.loc 2 3828 3 view .LVU709
 2257              	.LBE295:
 2258              	.LBE294:
2041:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 2259              		.loc 1 2041 7 is_stmt 1 view .LVU710
 2260 0148 2368     		ldr	r3, [r4]
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 206


 2261              		.loc 1 2041 65 is_stmt 0 view .LVU711
 2262 014a 2869     		ldr	r0, [r5, #16]
2042:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                  (pConfigInjected->InjectedOffsetSaturation == ENABLE) ?
 2263              		.loc 1 2042 50 view .LVU712
 2264 014c 2A7F     		ldrb	r2, [r5, #28]	@ zero_extendqisi2
2041:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 2265              		.loc 1 2041 7 view .LVU713
 2266 014e 012A     		cmp	r2, #1
 2267 0150 00F08980 		beq	.L231
 2268              	.LVL189:
 2269              	.L164:
 2270              	.LBB296:
 2271              	.LBI296:
3879:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 2272              		.loc 2 3879 22 is_stmt 1 view .LVU714
 2273              	.LBB297:
3881:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 2274              		.loc 2 3881 3 view .LVU715
3881:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 2275              		.loc 2 3881 25 is_stmt 0 view .LVU716
 2276 0154 6033     		adds	r3, r3, #96
 2277              	.LVL190:
3883:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ADC_OFR1_SATEN,
 2278              		.loc 2 3883 3 is_stmt 1 view .LVU717
 2279 0156 53F82020 		ldr	r2, [r3, r0, lsl #2]
 2280 015a 22F00072 		bic	r2, r2, #33554432
 2281 015e 3A43     		orrs	r2, r2, r7
 2282 0160 43F82020 		str	r2, [r3, r0, lsl #2]
 2283              	.LVL191:
3886:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 2284              		.loc 2 3886 1 is_stmt 0 view .LVU718
 2285 0164 EAE0     		b	.L153
 2286              	.LVL192:
 2287              	.L226:
3886:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 2288              		.loc 2 3886 1 view .LVU719
 2289              	.LBE297:
 2290              	.LBE296:
1813:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 2291              		.loc 1 1813 7 is_stmt 1 view .LVU720
1813:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 2292              		.loc 1 1813 26 is_stmt 0 view .LVU721
 2293 0166 AA6A     		ldr	r2, [r5, #40]
1813:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 2294              		.loc 1 1813 10 view .LVU722
 2295 0168 BAB1     		cbz	r2, .L144
1815:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                               | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_
 2296              		.loc 1 1815 9 is_stmt 1 view .LVU723
1815:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                               | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_
 2297              		.loc 1 1815 47 is_stmt 0 view .LVU724
 2298 016a 2B68     		ldr	r3, [r5]
 2299 016c 9B0E     		lsrs	r3, r3, #26
 2300 016e 5B02     		lsls	r3, r3, #9
 2301 0170 03F47853 		and	r3, r3, #15872
1816:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                               | pConfigInjected->ExternalTrigInjecConvEdge
 2302              		.loc 1 1816 89 view .LVU725
 2303 0174 02F07C02 		and	r2, r2, #124
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 207


1816:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                               | pConfigInjected->ExternalTrigInjecConvEdge
 2304              		.loc 1 1816 47 view .LVU726
 2305 0178 1343     		orrs	r3, r3, r2
1817:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                              );
 2306              		.loc 1 1817 64 view .LVU727
 2307 017a EA6A     		ldr	r2, [r5, #44]
1815:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                               | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_
 2308              		.loc 1 1815 44 view .LVU728
 2309 017c 1343     		orrs	r3, r3, r2
 2310              	.LVL193:
 2311              	.L145:
1825:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* For debug and informative reasons, hadc handle saves JSQR setting */
 2312              		.loc 1 1825 7 is_stmt 1 view .LVU729
 2313 017e 2168     		ldr	r1, [r4]
 2314              	.LVL194:
1825:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* For debug and informative reasons, hadc handle saves JSQR setting */
 2315              		.loc 1 1825 7 is_stmt 0 view .LVU730
 2316 0180 CA6C     		ldr	r2, [r1, #76]
 2317 0182 22F07B42 		bic	r2, r2, #-83886080
 2318 0186 22F46F02 		bic	r2, r2, #15663104
 2319 018a 22F43F42 		bic	r2, r2, #48896
 2320 018e 22F0FF02 		bic	r2, r2, #255
 2321 0192 1A43     		orrs	r2, r2, r3
 2322 0194 CA64     		str	r2, [r1, #76]
1827:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 2323              		.loc 1 1827 7 is_stmt 1 view .LVU731
1827:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 2324              		.loc 1 1827 42 is_stmt 0 view .LVU732
 2325 0196 2366     		str	r3, [r4, #96]
 2326 0198 5CE7     		b	.L143
 2327              	.LVL195:
 2328              	.L144:
1822:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
 2329              		.loc 1 1822 9 is_stmt 1 view .LVU733
1822:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
 2330              		.loc 1 1822 47 is_stmt 0 view .LVU734
 2331 019a 2B68     		ldr	r3, [r5]
 2332 019c 9B0E     		lsrs	r3, r3, #26
 2333 019e 5B02     		lsls	r3, r3, #9
1822:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
 2334              		.loc 1 1822 44 view .LVU735
 2335 01a0 03F47853 		and	r3, r3, #15872
 2336 01a4 EBE7     		b	.L145
 2337              	.L147:
1872:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
 2338              		.loc 1 1872 9 is_stmt 1 view .LVU736
1872:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
 2339              		.loc 1 1872 63 is_stmt 0 view .LVU737
 2340 01a6 0A6A     		ldr	r2, [r1, #32]
1872:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
 2341              		.loc 1 1872 44 view .LVU738
 2342 01a8 013A     		subs	r2, r2, #1
 2343              	.LVL196:
1872:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
 2344              		.loc 1 1872 44 view .LVU739
 2345 01aa 00E0     		b	.L146
 2346              	.LVL197:
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 208


 2347              	.L211:
1726:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 2348              		.loc 1 1726 12 view .LVU740
 2349 01ac 0022     		movs	r2, #0
 2350              	.LVL198:
 2351              	.L146:
1880:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 2352              		.loc 1 1880 5 is_stmt 1 view .LVU741
1883:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 2353              		.loc 1 1883 5 view .LVU742
1883:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 2354              		.loc 1 1883 43 is_stmt 0 view .LVU743
 2355 01ae 2B68     		ldr	r3, [r5]
 2356 01b0 C3F38463 		ubfx	r3, r3, #26, #5
 2357 01b4 6968     		ldr	r1, [r5, #4]
 2358              	.LVL199:
1883:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 2359              		.loc 1 1883 43 view .LVU744
 2360 01b6 01F01F01 		and	r1, r1, #31
 2361 01ba 8B40     		lsls	r3, r3, r1
1883:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 2362              		.loc 1 1883 40 view .LVU745
 2363 01bc 1343     		orrs	r3, r3, r2
 2364              	.LVL200:
1886:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 2365              		.loc 1 1886 5 is_stmt 1 view .LVU746
1886:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 2366              		.loc 1 1886 26 is_stmt 0 view .LVU747
 2367 01be 616E     		ldr	r1, [r4, #100]
1886:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 2368              		.loc 1 1886 39 view .LVU748
 2369 01c0 0139     		subs	r1, r1, #1
 2370 01c2 6166     		str	r1, [r4, #100]
1891:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 2371              		.loc 1 1891 5 is_stmt 1 view .LVU749
1891:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 2372              		.loc 1 1891 26 is_stmt 0 view .LVU750
 2373 01c4 226E     		ldr	r2, [r4, #96]
1891:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 2374              		.loc 1 1891 40 view .LVU751
 2375 01c6 1343     		orrs	r3, r3, r2
 2376              	.LVL201:
1891:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 2377              		.loc 1 1891 40 view .LVU752
 2378 01c8 2366     		str	r3, [r4, #96]
1895:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
 2379              		.loc 1 1895 5 is_stmt 1 view .LVU753
1895:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
 2380              		.loc 1 1895 8 is_stmt 0 view .LVU754
 2381 01ca 0029     		cmp	r1, #0
 2382 01cc 7FF442AF 		bne	.L143
1897:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
 2383              		.loc 1 1897 7 is_stmt 1 view .LVU755
 2384 01d0 2168     		ldr	r1, [r4]
 2385 01d2 CA6C     		ldr	r2, [r1, #76]
 2386 01d4 22F07B42 		bic	r2, r2, #-83886080
 2387 01d8 22F46F02 		bic	r2, r2, #15663104
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 209


 2388 01dc 22F43F42 		bic	r2, r2, #48896
 2389 01e0 22F0FF02 		bic	r2, r2, #255
 2390 01e4 1343     		orrs	r3, r3, r2
 2391 01e6 CB64     		str	r3, [r1, #76]
 2392 01e8 34E7     		b	.L143
 2393              	.LVL202:
 2394              	.L227:
1912:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
 2395              		.loc 1 1912 7 view .LVU756
 2396              	.LBB298:
 2397              	.LBI298:
3309:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 2398              		.loc 2 3309 22 view .LVU757
 2399              	.LBB299:
3312:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****   SET_BIT(ADC1->OR, ADC_OR_OP0);
 2400              		.loc 2 3312 3 view .LVU758
3313:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 2401              		.loc 2 3313 3 view .LVU759
 2402 01ea 734A     		ldr	r2, .L241+4
 2403 01ec D2F8C830 		ldr	r3, [r2, #200]
 2404 01f0 43F00103 		orr	r3, r3, #1
 2405 01f4 C2F8C830 		str	r3, [r2, #200]
 2406              	.LVL203:
3314:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 2407              		.loc 2 3314 1 is_stmt 0 view .LVU760
 2408 01f8 35E7     		b	.L149
 2409              	.L150:
3314:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 2410              		.loc 2 3314 1 view .LVU761
 2411              	.LBE299:
 2412              	.LBE298:
1927:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                  ADC_CFGR_JQM | ADC_CFGR_JDISCEN,
 2413              		.loc 1 1927 7 is_stmt 1 view .LVU762
 2414 01fa 2268     		ldr	r2, [r4]
 2415 01fc D368     		ldr	r3, [r2, #12]
 2416 01fe 23F44013 		bic	r3, r3, #3145728
 2417 0202 95F82610 		ldrb	r1, [r5, #38]	@ zero_extendqisi2
 2418 0206 43EA4153 		orr	r3, r3, r1, lsl #21
 2419 020a D360     		str	r3, [r2, #12]
 2420 020c 3DE7     		b	.L148
 2421              	.LVL204:
 2422              	.L228:
1955:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
 2423              		.loc 1 1955 9 view .LVU763
 2424 020e D368     		ldr	r3, [r2, #12]
 2425 0210 43F00073 		orr	r3, r3, #33554432
 2426 0214 D360     		str	r3, [r2, #12]
1719:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   uint32_t tmp_offset_shifted;
 2427              		.loc 1 1719 21 is_stmt 0 view .LVU764
 2428 0216 0026     		movs	r6, #0
 2429 0218 58E7     		b	.L157
 2430              	.L155:
1966:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 2431              		.loc 1 1966 7 is_stmt 1 view .LVU765
1966:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 2432              		.loc 1 1966 26 is_stmt 0 view .LVU766
 2433 021a 95F82560 		ldrb	r6, [r5, #37]	@ zero_extendqisi2
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 210


1966:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 2434              		.loc 1 1966 10 view .LVU767
 2435 021e 012E     		cmp	r6, #1
 2436 0220 05D0     		beq	.L232
1975:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
 2437              		.loc 1 1975 9 is_stmt 1 view .LVU768
 2438 0222 D368     		ldr	r3, [r2, #12]
 2439 0224 23F00073 		bic	r3, r3, #33554432
 2440 0228 D360     		str	r3, [r2, #12]
1719:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   uint32_t tmp_offset_shifted;
 2441              		.loc 1 1719 21 is_stmt 0 view .LVU769
 2442 022a 0026     		movs	r6, #0
 2443 022c 4EE7     		b	.L157
 2444              	.L232:
1969:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 2445              		.loc 1 1969 9 is_stmt 1 view .LVU770
 2446 022e A36D     		ldr	r3, [r4, #88]
 2447 0230 43F02003 		orr	r3, r3, #32
 2448 0234 A365     		str	r3, [r4, #88]
1971:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
 2449              		.loc 1 1971 9 view .LVU771
 2450              	.LVL205:
1971:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
 2451              		.loc 1 1971 9 is_stmt 0 view .LVU772
 2452 0236 49E7     		b	.L157
 2453              	.LVL206:
 2454              	.L229:
1981:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       assert_param(IS_ADC_RIGHT_BIT_SHIFT(pConfigInjected->InjecOversampling.RightBitShift));
 2455              		.loc 1 1981 7 is_stmt 1 view .LVU773
1982:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 2456              		.loc 1 1982 7 view .LVU774
1985:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                      == (ADC_CFGR2_ROVSE | ADC_CFGR2_TROVS)));
 2457              		.loc 1 1985 7 view .LVU775
1993:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                  ADC_CFGR2_JOVSE |
 2458              		.loc 1 1993 7 view .LVU776
 2459 0238 2168     		ldr	r1, [r4]
 2460 023a 0B69     		ldr	r3, [r1, #16]
 2461 023c 23F4FF73 		bic	r3, r3, #510
 2462 0240 6A6B     		ldr	r2, [r5, #52]
 2463 0242 A86B     		ldr	r0, [r5, #56]
 2464 0244 0243     		orrs	r2, r2, r0
 2465 0246 1343     		orrs	r3, r3, r2
 2466 0248 43F00203 		orr	r3, r3, #2
 2467 024c 0B61     		str	r3, [r1, #16]
 2468 024e 47E7     		b	.L160
 2469              	.L230:
2012:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 2470              		.loc 1 2012 7 view .LVU777
 2471 0250 0022     		movs	r2, #0
 2472 0252 2968     		ldr	r1, [r5]
 2473 0254 2068     		ldr	r0, [r4]
 2474 0256 FFF7FEFF 		bl	LL_ADC_SetChannelSamplingTime
 2475              	.LVL207:
2015:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
 2476              		.loc 1 2015 7 view .LVU778
 2477 025a 2268     		ldr	r2, [r4]
 2478              	.LVL208:
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 211


 2479              	.LBB300:
 2480              	.LBI300:
3927:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 2481              		.loc 2 3927 22 view .LVU779
 2482              	.LBB301:
3929:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 2483              		.loc 2 3929 3 view .LVU780
 2484 025c 5369     		ldr	r3, [r2, #20]
 2485 025e 43F00043 		orr	r3, r3, #-2147483648
 2486 0262 5361     		str	r3, [r2, #20]
 2487              	.LVL209:
3930:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 2488              		.loc 2 3930 1 is_stmt 0 view .LVU781
 2489 0264 4AE7     		b	.L162
 2490              	.LVL210:
 2491              	.L231:
3930:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 2492              		.loc 2 3930 1 view .LVU782
 2493              	.LBE301:
 2494              	.LBE300:
2041:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                  (pConfigInjected->InjectedOffsetSaturation == ENABLE) ?
 2495              		.loc 1 2041 7 discriminator 1 view .LVU783
 2496 0266 4FF00077 		mov	r7, #33554432
 2497              	.LVL211:
2041:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                  (pConfigInjected->InjectedOffsetSaturation == ENABLE) ?
 2498              		.loc 1 2041 7 discriminator 1 view .LVU784
 2499 026a 73E7     		b	.L164
 2500              	.LVL212:
 2501              	.L163:
2043:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                  LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE
2044:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
2045:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     else
2046:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
2047:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Scan each offset register to check if the selected channel is targeted. */
2048:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* If this is the case, the corresponding offset number is disabled.       */
2049:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 2502              		.loc 1 2049 7 is_stmt 1 view .LVU785
 2503              	.LBB302:
 2504              	.LBI302:
3710:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 2505              		.loc 2 3710 26 view .LVU786
 2506              	.LBB303:
3712:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 2507              		.loc 2 3712 3 view .LVU787
3714:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 2508              		.loc 2 3714 3 view .LVU788
3714:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 2509              		.loc 2 3714 10 is_stmt 0 view .LVU789
 2510 026c 0B6E     		ldr	r3, [r1, #96]
 2511              	.LVL213:
3714:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 2512              		.loc 2 3714 10 view .LVU790
 2513              	.LBE303:
 2514              	.LBE302:
 2515              	.LBB304:
 2516              	.LBI304:
3710:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 212


 2517              		.loc 2 3710 26 is_stmt 1 view .LVU791
 2518              	.LBB305:
3712:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 2519              		.loc 2 3712 3 view .LVU792
3714:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 2520              		.loc 2 3714 3 view .LVU793
3714:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 2521              		.loc 2 3714 10 is_stmt 0 view .LVU794
 2522 026e 0A6E     		ldr	r2, [r1, #96]
 2523              	.LVL214:
3714:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 2524              		.loc 2 3714 10 view .LVU795
 2525              	.LBE305:
 2526              	.LBE304:
 2527              		.loc 1 2049 11 discriminator 1 view .LVU796
 2528 0270 C2F38462 		ubfx	r2, r2, #26, #5
2050:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 2529              		.loc 1 2050 14 view .LVU797
 2530 0274 2B68     		ldr	r3, [r5]
 2531 0276 C3F31300 		ubfx	r0, r3, #0, #20
 2532 027a 78BB     		cbnz	r0, .L165
 2533              		.loc 1 2050 14 discriminator 1 view .LVU798
 2534 027c C3F38463 		ubfx	r3, r3, #26, #5
 2535              	.L166:
2049:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 2536              		.loc 1 2049 10 view .LVU799
 2537 0280 9A42     		cmp	r2, r3
 2538 0282 33D0     		beq	.L233
 2539              	.L168:
2051:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
2052:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
2053:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
2054:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 2540              		.loc 1 2054 7 is_stmt 1 view .LVU800
 2541              		.loc 1 2054 11 is_stmt 0 view .LVU801
 2542 0284 2168     		ldr	r1, [r4]
 2543              	.LVL215:
 2544              	.LBB306:
 2545              	.LBI306:
3710:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 2546              		.loc 2 3710 26 is_stmt 1 view .LVU802
 2547              	.LBB307:
3712:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 2548              		.loc 2 3712 3 view .LVU803
3714:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 2549              		.loc 2 3714 3 view .LVU804
3714:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 2550              		.loc 2 3714 10 is_stmt 0 view .LVU805
 2551 0286 4B6E     		ldr	r3, [r1, #100]
 2552              	.LVL216:
3714:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 2553              		.loc 2 3714 10 view .LVU806
 2554              	.LBE307:
 2555              	.LBE306:
 2556              	.LBB308:
 2557              	.LBI308:
3710:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 213


 2558              		.loc 2 3710 26 is_stmt 1 view .LVU807
 2559              	.LBB309:
3712:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 2560              		.loc 2 3712 3 view .LVU808
3714:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 2561              		.loc 2 3714 3 view .LVU809
3714:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 2562              		.loc 2 3714 10 is_stmt 0 view .LVU810
 2563 0288 4A6E     		ldr	r2, [r1, #100]
 2564              	.LVL217:
3714:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 2565              		.loc 2 3714 10 view .LVU811
 2566              	.LBE309:
 2567              	.LBE308:
 2568              		.loc 1 2054 11 discriminator 1 view .LVU812
 2569 028a C2F38462 		ubfx	r2, r2, #26, #5
2055:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 2570              		.loc 1 2055 14 view .LVU813
 2571 028e 2B68     		ldr	r3, [r5]
 2572 0290 C3F31300 		ubfx	r0, r3, #0, #20
 2573 0294 78BB     		cbnz	r0, .L169
 2574              		.loc 1 2055 14 discriminator 1 view .LVU814
 2575 0296 C3F38463 		ubfx	r3, r3, #26, #5
 2576              	.L170:
2054:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 2577              		.loc 1 2054 10 view .LVU815
 2578 029a 9A42     		cmp	r2, r3
 2579 029c 33D0     		beq	.L234
 2580              	.L172:
2056:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
2057:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
2058:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
2059:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 2581              		.loc 1 2059 7 is_stmt 1 view .LVU816
 2582              		.loc 1 2059 11 is_stmt 0 view .LVU817
 2583 029e 2168     		ldr	r1, [r4]
 2584              	.LVL218:
 2585              	.LBB310:
 2586              	.LBI310:
3710:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 2587              		.loc 2 3710 26 is_stmt 1 view .LVU818
 2588              	.LBB311:
3712:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 2589              		.loc 2 3712 3 view .LVU819
3714:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 2590              		.loc 2 3714 3 view .LVU820
3714:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 2591              		.loc 2 3714 10 is_stmt 0 view .LVU821
 2592 02a0 8B6E     		ldr	r3, [r1, #104]
 2593              	.LVL219:
3714:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 2594              		.loc 2 3714 10 view .LVU822
 2595              	.LBE311:
 2596              	.LBE310:
 2597              	.LBB312:
 2598              	.LBI312:
3710:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 214


 2599              		.loc 2 3710 26 is_stmt 1 view .LVU823
 2600              	.LBB313:
3712:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 2601              		.loc 2 3712 3 view .LVU824
3714:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 2602              		.loc 2 3714 3 view .LVU825
3714:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 2603              		.loc 2 3714 10 is_stmt 0 view .LVU826
 2604 02a2 8A6E     		ldr	r2, [r1, #104]
 2605              	.LVL220:
3714:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 2606              		.loc 2 3714 10 view .LVU827
 2607              	.LBE313:
 2608              	.LBE312:
 2609              		.loc 1 2059 11 discriminator 1 view .LVU828
 2610 02a4 C2F38462 		ubfx	r2, r2, #26, #5
2060:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 2611              		.loc 1 2060 14 view .LVU829
 2612 02a8 2B68     		ldr	r3, [r5]
 2613 02aa C3F31300 		ubfx	r0, r3, #0, #20
 2614 02ae 78BB     		cbnz	r0, .L173
 2615              		.loc 1 2060 14 discriminator 1 view .LVU830
 2616 02b0 C3F38463 		ubfx	r3, r3, #26, #5
 2617              	.L174:
2059:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 2618              		.loc 1 2059 10 view .LVU831
 2619 02b4 9A42     		cmp	r2, r3
 2620 02b6 33D0     		beq	.L235
 2621              	.L176:
2061:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
2062:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
2063:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
2064:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 2622              		.loc 1 2064 7 is_stmt 1 view .LVU832
 2623              		.loc 1 2064 11 is_stmt 0 view .LVU833
 2624 02b8 2168     		ldr	r1, [r4]
 2625              	.LVL221:
 2626              	.LBB314:
 2627              	.LBI314:
3710:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 2628              		.loc 2 3710 26 is_stmt 1 view .LVU834
 2629              	.LBB315:
3712:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 2630              		.loc 2 3712 3 view .LVU835
3714:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 2631              		.loc 2 3714 3 view .LVU836
3714:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 2632              		.loc 2 3714 10 is_stmt 0 view .LVU837
 2633 02ba CB6E     		ldr	r3, [r1, #108]
 2634              	.LVL222:
3714:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 2635              		.loc 2 3714 10 view .LVU838
 2636              	.LBE315:
 2637              	.LBE314:
 2638              	.LBB316:
 2639              	.LBI316:
3710:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 215


 2640              		.loc 2 3710 26 is_stmt 1 view .LVU839
 2641              	.LBB317:
3712:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 2642              		.loc 2 3712 3 view .LVU840
3714:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 2643              		.loc 2 3714 3 view .LVU841
3714:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 2644              		.loc 2 3714 10 is_stmt 0 view .LVU842
 2645 02bc CA6E     		ldr	r2, [r1, #108]
 2646              	.LVL223:
3714:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 2647              		.loc 2 3714 10 view .LVU843
 2648              	.LBE317:
 2649              	.LBE316:
 2650              		.loc 1 2064 11 discriminator 1 view .LVU844
 2651 02be C2F38462 		ubfx	r2, r2, #26, #5
2065:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 2652              		.loc 1 2065 14 view .LVU845
 2653 02c2 2B68     		ldr	r3, [r5]
 2654 02c4 C3F31300 		ubfx	r0, r3, #0, #20
 2655 02c8 78BB     		cbnz	r0, .L177
 2656              		.loc 1 2065 14 discriminator 1 view .LVU846
 2657 02ca C3F38463 		ubfx	r3, r3, #26, #5
 2658              	.L178:
2064:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 2659              		.loc 1 2064 10 view .LVU847
 2660 02ce 9A42     		cmp	r2, r3
 2661 02d0 34D1     		bne	.L153
2066:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
2067:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 2662              		.loc 1 2067 9 is_stmt 1 view .LVU848
 2663              	.LVL224:
 2664              	.LBB318:
 2665              	.LBI318:
3769:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 2666              		.loc 2 3769 22 view .LVU849
 2667              	.LBB319:
3771:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 2668              		.loc 2 3771 3 view .LVU850
3773:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ADC_OFR1_OFFSET1_EN,
 2669              		.loc 2 3773 3 view .LVU851
 2670 02d2 CB6E     		ldr	r3, [r1, #108]
 2671 02d4 23F00043 		bic	r3, r3, #-2147483648
 2672 02d8 CB66     		str	r3, [r1, #108]
 2673              	.LVL225:
3776:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 2674              		.loc 2 3776 1 is_stmt 0 view .LVU852
 2675 02da 2FE0     		b	.L153
 2676              	.L165:
 2677              	.LVL226:
3776:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 2678              		.loc 2 3776 1 view .LVU853
 2679              	.LBE319:
 2680              	.LBE318:
 2681              	.LBB320:
 2682              	.LBI320:
 2683              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 216


   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 217


  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 218


 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 219


 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 220


 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 221


 286:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 222


 343:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 355:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 2684              		.loc 3 373 31 is_stmt 1 view .LVU854
 2685              	.LBB321:
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 2686              		.loc 3 375 3 view .LVU855
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 2687              		.loc 3 380 4 view .LVU856
 2688              		.syntax unified
 2689              	@ 380 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2690 02dc 93FAA3F3 		rbit r3, r3
 2691              	@ 0 "" 2
 2692              	.LVL227:
 381:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 389:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 223


 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 2693              		.loc 3 393 3 view .LVU857
 2694              		.loc 3 393 3 is_stmt 0 view .LVU858
 2695              		.thumb
 2696              		.syntax unified
 2697              	.LBE321:
 2698              	.LBE320:
 2699              	.LBB322:
 2700              	.LBI322:
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 2701              		.loc 3 403 30 is_stmt 1 view .LVU859
 2702              	.LBB323:
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 2703              		.loc 3 414 3 view .LVU860
 2704              		.loc 3 414 6 is_stmt 0 view .LVU861
 2705 02e0 13B1     		cbz	r3, .L214
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 2706              		.loc 3 418 3 is_stmt 1 view .LVU862
 2707              		.loc 3 418 10 is_stmt 0 discriminator 1 view .LVU863
 2708 02e2 B3FA83F3 		clz	r3, r3
 2709              	.LVL228:
 2710              		.loc 3 418 10 view .LVU864
 2711 02e6 CBE7     		b	.L166
 2712              	.LVL229:
 2713              	.L214:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 2714              		.loc 3 416 12 view .LVU865
 2715 02e8 2023     		movs	r3, #32
 2716              	.LVL230:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 2717              		.loc 3 416 12 view .LVU866
 2718 02ea C9E7     		b	.L166
 2719              	.L233:
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 224


 2720              	.LBE323:
 2721              	.LBE322:
2052:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
 2722              		.loc 1 2052 9 is_stmt 1 view .LVU867
 2723              	.LVL231:
 2724              	.LBB324:
 2725              	.LBI324:
3769:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 2726              		.loc 2 3769 22 view .LVU868
 2727              	.LBB325:
3771:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 2728              		.loc 2 3771 3 view .LVU869
3773:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ADC_OFR1_OFFSET1_EN,
 2729              		.loc 2 3773 3 view .LVU870
 2730 02ec 0B6E     		ldr	r3, [r1, #96]
 2731 02ee 23F00043 		bic	r3, r3, #-2147483648
 2732 02f2 0B66     		str	r3, [r1, #96]
 2733              	.LVL232:
3776:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 2734              		.loc 2 3776 1 is_stmt 0 view .LVU871
 2735 02f4 C6E7     		b	.L168
 2736              	.L169:
 2737              	.LVL233:
3776:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 2738              		.loc 2 3776 1 view .LVU872
 2739              	.LBE325:
 2740              	.LBE324:
 2741              	.LBB326:
 2742              	.LBI326:
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2743              		.loc 3 373 31 is_stmt 1 view .LVU873
 2744              	.LBB327:
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2745              		.loc 3 375 3 view .LVU874
 380:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2746              		.loc 3 380 4 view .LVU875
 2747              		.syntax unified
 2748              	@ 380 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2749 02f6 93FAA3F3 		rbit r3, r3
 2750              	@ 0 "" 2
 2751              	.LVL234:
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2752              		.loc 3 393 3 view .LVU876
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2753              		.loc 3 393 3 is_stmt 0 view .LVU877
 2754              		.thumb
 2755              		.syntax unified
 2756              	.LBE327:
 2757              	.LBE326:
 2758              	.LBB328:
 2759              	.LBI328:
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2760              		.loc 3 403 30 is_stmt 1 view .LVU878
 2761              	.LBB329:
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 2762              		.loc 3 414 3 view .LVU879
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 225


 2763              		.loc 3 414 6 is_stmt 0 view .LVU880
 2764 02fa 13B1     		cbz	r3, .L215
 2765              		.loc 3 418 3 is_stmt 1 view .LVU881
 2766              		.loc 3 418 10 is_stmt 0 discriminator 1 view .LVU882
 2767 02fc B3FA83F3 		clz	r3, r3
 2768              	.LVL235:
 2769              		.loc 3 418 10 view .LVU883
 2770 0300 CBE7     		b	.L170
 2771              	.LVL236:
 2772              	.L215:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 2773              		.loc 3 416 12 view .LVU884
 2774 0302 2023     		movs	r3, #32
 2775              	.LVL237:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 2776              		.loc 3 416 12 view .LVU885
 2777 0304 C9E7     		b	.L170
 2778              	.L234:
 2779              	.LBE329:
 2780              	.LBE328:
2057:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
 2781              		.loc 1 2057 9 is_stmt 1 view .LVU886
 2782              	.LVL238:
 2783              	.LBB330:
 2784              	.LBI330:
3769:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 2785              		.loc 2 3769 22 view .LVU887
 2786              	.LBB331:
3771:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 2787              		.loc 2 3771 3 view .LVU888
3773:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ADC_OFR1_OFFSET1_EN,
 2788              		.loc 2 3773 3 view .LVU889
 2789 0306 4B6E     		ldr	r3, [r1, #100]
 2790 0308 23F00043 		bic	r3, r3, #-2147483648
 2791 030c 4B66     		str	r3, [r1, #100]
 2792              	.LVL239:
3776:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 2793              		.loc 2 3776 1 is_stmt 0 view .LVU890
 2794 030e C6E7     		b	.L172
 2795              	.L173:
 2796              	.LVL240:
3776:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 2797              		.loc 2 3776 1 view .LVU891
 2798              	.LBE331:
 2799              	.LBE330:
 2800              	.LBB332:
 2801              	.LBI332:
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2802              		.loc 3 373 31 is_stmt 1 view .LVU892
 2803              	.LBB333:
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2804              		.loc 3 375 3 view .LVU893
 380:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2805              		.loc 3 380 4 view .LVU894
 2806              		.syntax unified
 2807              	@ 380 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2808 0310 93FAA3F3 		rbit r3, r3
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 226


 2809              	@ 0 "" 2
 2810              	.LVL241:
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2811              		.loc 3 393 3 view .LVU895
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2812              		.loc 3 393 3 is_stmt 0 view .LVU896
 2813              		.thumb
 2814              		.syntax unified
 2815              	.LBE333:
 2816              	.LBE332:
 2817              	.LBB334:
 2818              	.LBI334:
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2819              		.loc 3 403 30 is_stmt 1 view .LVU897
 2820              	.LBB335:
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 2821              		.loc 3 414 3 view .LVU898
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 2822              		.loc 3 414 6 is_stmt 0 view .LVU899
 2823 0314 13B1     		cbz	r3, .L216
 2824              		.loc 3 418 3 is_stmt 1 view .LVU900
 2825              		.loc 3 418 10 is_stmt 0 discriminator 1 view .LVU901
 2826 0316 B3FA83F3 		clz	r3, r3
 2827              	.LVL242:
 2828              		.loc 3 418 10 view .LVU902
 2829 031a CBE7     		b	.L174
 2830              	.LVL243:
 2831              	.L216:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 2832              		.loc 3 416 12 view .LVU903
 2833 031c 2023     		movs	r3, #32
 2834              	.LVL244:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 2835              		.loc 3 416 12 view .LVU904
 2836 031e C9E7     		b	.L174
 2837              	.L235:
 2838              	.LBE335:
 2839              	.LBE334:
2062:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
 2840              		.loc 1 2062 9 is_stmt 1 view .LVU905
 2841              	.LVL245:
 2842              	.LBB336:
 2843              	.LBI336:
3769:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 2844              		.loc 2 3769 22 view .LVU906
 2845              	.LBB337:
3771:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 2846              		.loc 2 3771 3 view .LVU907
3773:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ADC_OFR1_OFFSET1_EN,
 2847              		.loc 2 3773 3 view .LVU908
 2848 0320 8B6E     		ldr	r3, [r1, #104]
 2849 0322 23F00043 		bic	r3, r3, #-2147483648
 2850 0326 8B66     		str	r3, [r1, #104]
 2851              	.LVL246:
3776:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 2852              		.loc 2 3776 1 is_stmt 0 view .LVU909
 2853 0328 C6E7     		b	.L176
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 227


 2854              	.L177:
 2855              	.LVL247:
3776:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 2856              		.loc 2 3776 1 view .LVU910
 2857              	.LBE337:
 2858              	.LBE336:
 2859              	.LBB338:
 2860              	.LBI338:
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2861              		.loc 3 373 31 is_stmt 1 view .LVU911
 2862              	.LBB339:
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2863              		.loc 3 375 3 view .LVU912
 380:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2864              		.loc 3 380 4 view .LVU913
 2865              		.syntax unified
 2866              	@ 380 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2867 032a 93FAA3F3 		rbit r3, r3
 2868              	@ 0 "" 2
 2869              	.LVL248:
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2870              		.loc 3 393 3 view .LVU914
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2871              		.loc 3 393 3 is_stmt 0 view .LVU915
 2872              		.thumb
 2873              		.syntax unified
 2874              	.LBE339:
 2875              	.LBE338:
 2876              	.LBB340:
 2877              	.LBI340:
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2878              		.loc 3 403 30 is_stmt 1 view .LVU916
 2879              	.LBB341:
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 2880              		.loc 3 414 3 view .LVU917
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 2881              		.loc 3 414 6 is_stmt 0 view .LVU918
 2882 032e 13B1     		cbz	r3, .L217
 2883              		.loc 3 418 3 is_stmt 1 view .LVU919
 2884              		.loc 3 418 10 is_stmt 0 discriminator 1 view .LVU920
 2885 0330 B3FA83F3 		clz	r3, r3
 2886              	.LVL249:
 2887              		.loc 3 418 10 view .LVU921
 2888 0334 CBE7     		b	.L178
 2889              	.LVL250:
 2890              	.L217:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 2891              		.loc 3 416 12 view .LVU922
 2892 0336 2023     		movs	r3, #32
 2893              	.LVL251:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 2894              		.loc 3 416 12 view .LVU923
 2895 0338 C9E7     		b	.L178
 2896              	.LVL252:
 2897              	.L212:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 2898              		.loc 3 416 12 view .LVU924
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 228


 2899              	.LBE341:
 2900              	.LBE340:
1719:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   uint32_t tmp_offset_shifted;
 2901              		.loc 1 1719 21 view .LVU925
 2902 033a 0026     		movs	r6, #0
 2903              	.LVL253:
 2904              	.L153:
2068:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
2069:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
2070:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2071:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
2072:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2073:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Parameters update conditioned to ADC state:                              */
2074:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Parameters that can be updated only when ADC is disabled:                */
2075:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /*  - Single or differential mode                                           */
2076:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 2905              		.loc 1 2076 3 is_stmt 1 view .LVU926
 2906              		.loc 1 2076 28 is_stmt 0 view .LVU927
 2907 033c 2168     		ldr	r1, [r4]
 2908              	.LVL254:
 2909              	.LBB342:
 2910              	.LBI342:
6869:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 2911              		.loc 2 6869 26 is_stmt 1 view .LVU928
 2912              	.LBB343:
6871:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 2913              		.loc 2 6871 3 view .LVU929
6871:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 2914              		.loc 2 6871 12 is_stmt 0 view .LVU930
 2915 033e 8B68     		ldr	r3, [r1, #8]
6871:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 2916              		.loc 2 6871 68 view .LVU931
 2917 0340 13F0010F 		tst	r3, #1
 2918 0344 15D1     		bne	.L180
 2919              	.LVL255:
6871:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 2920              		.loc 2 6871 68 view .LVU932
 2921              	.LBE343:
 2922              	.LBE342:
2077:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   {
2078:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Set mode single-ended or differential input of the selected ADC channel */
2079:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->
 2923              		.loc 1 2079 5 is_stmt 1 view .LVU933
 2924              		.loc 1 2079 64 is_stmt 0 view .LVU934
 2925 0346 2B68     		ldr	r3, [r5]
 2926              		.loc 1 2079 98 view .LVU935
 2927 0348 E868     		ldr	r0, [r5, #12]
 2928              	.LVL256:
 2929              	.LBB344:
 2930              	.LBI344:
5646:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 2931              		.loc 2 5646 22 is_stmt 1 view .LVU936
 2932              	.LBB345:
5651:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 2933              		.loc 2 5651 3 view .LVU937
 2934 034a D1F8B020 		ldr	r2, [r1, #176]
 2935 034e C3F31307 		ubfx	r7, r3, #0, #20
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 229


 2936 0352 22EA0702 		bic	r2, r2, r7
 2937 0356 00F01807 		and	r7, r0, #24
 2938 035a 1848     		ldr	r0, .L241+8
 2939              	.LVL257:
5651:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 2940              		.loc 2 5651 3 is_stmt 0 view .LVU938
 2941 035c F840     		lsrs	r0, r0, r7
 2942 035e 0340     		ands	r3, r3, r0
 2943              	.LVL258:
5651:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 2944              		.loc 2 5651 3 view .LVU939
 2945 0360 C3F31303 		ubfx	r3, r3, #0, #20
 2946 0364 1343     		orrs	r3, r3, r2
 2947 0366 C1F8B030 		str	r3, [r1, #176]
 2948              	.LVL259:
5651:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
 2949              		.loc 2 5651 3 view .LVU940
 2950              	.LBE345:
 2951              	.LBE344:
2080:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2081:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Configuration of differential mode */
2082:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range
2083:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     if (pConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 2952              		.loc 1 2083 5 is_stmt 1 view .LVU941
 2953              		.loc 1 2083 24 is_stmt 0 view .LVU942
 2954 036a EA68     		ldr	r2, [r5, #12]
 2955              		.loc 1 2083 8 view .LVU943
 2956 036c 144B     		ldr	r3, .L241+12
 2957 036e 9A42     		cmp	r2, r3
 2958 0370 34D0     		beq	.L236
 2959              	.L180:
2084:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
2085:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Set sampling time of the selected ADC channel */
2086:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       LL_ADC_SetChannelSamplingTime(hadc->Instance,
2087:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                     (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
2088:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                                  (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
2089:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                                     (uint32_t)pConfigInjected->InjectedChannel)
2090:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                                   + 1UL) & 0x1FUL)),
2091:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                     pConfigInjected->InjectedSamplingTime);
2092:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
2093:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2094:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
2095:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2096:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Management of internal measurement channels: Vbat/VrefInt/TempSensor   */
2097:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* internal measurement paths enable: If internal channel selected,       */
2098:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* enable dedicated internal buffers and path.                            */
2099:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Note: these internal measurement paths can be disabled using           */
2100:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* HAL_ADC_DeInit().                                                      */
2101:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2102:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfigInjected->InjectedChannel))
 2960              		.loc 1 2102 3 is_stmt 1 view .LVU944
 2961              		.loc 1 2102 7 is_stmt 0 view .LVU945
 2962 0372 2B68     		ldr	r3, [r5]
 2963              		.loc 1 2102 6 view .LVU946
 2964 0374 134A     		ldr	r2, .L241+16
 2965 0376 1342     		tst	r3, r2
 2966 0378 13D0     		beq	.L204
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 230


2103:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   {
2104:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Ins
 2967              		.loc 1 2104 5 is_stmt 1 view .LVU947
 2968              	.LVL260:
 2969              	.LBB346:
 2970              	.LBI346:
3234:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 2971              		.loc 2 3234 26 view .LVU948
 2972              	.LBB347:
3236:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 2973              		.loc 2 3236 3 view .LVU949
3236:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 2974              		.loc 2 3236 21 is_stmt 0 view .LVU950
 2975 037a 134A     		ldr	r2, .L241+20
 2976 037c 9268     		ldr	r2, [r2, #8]
3236:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 2977              		.loc 2 3236 10 view .LVU951
 2978 037e 02F0E070 		and	r0, r2, #29360128
 2979              	.LVL261:
3236:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 2980              		.loc 2 3236 10 view .LVU952
 2981              	.LBE347:
 2982              	.LBE346:
2105:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2106:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* If the requested internal measurement path has already been enabled,   */
2107:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* bypass the configuration processing.                                   */
2108:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR)
 2983              		.loc 1 2108 5 is_stmt 1 view .LVU953
 2984              		.loc 1 2108 8 is_stmt 0 view .LVU954
 2985 0382 1249     		ldr	r1, .L241+24
 2986 0384 8B42     		cmp	r3, r1
 2987 0386 00F0D880 		beq	.L237
 2988              	.L205:
2109:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
2110:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
2111:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
2112:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
2113:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
2114:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                        LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channe
2115:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2116:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         /* Delay for temperature sensor stabilization time */
2117:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         /* Wait loop initialization and execution */
2118:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         /* Note: Variable divided by 2 to compensate partially              */
2119:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         /*       CPU processing cycles, scaling in us split to not          */
2120:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         /*       exceed 32 bits register capacity and handle low frequency. */
2121:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
2122:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                            * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
2123:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         while (wait_loop_index != 0UL)
2124:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         {
2125:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****           wait_loop_index--;
2126:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         }
2127:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
2128:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
2129:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 2989              		.loc 1 2129 10 is_stmt 1 view .LVU955
 2990              		.loc 1 2129 13 is_stmt 0 view .LVU956
 2991 038a 1149     		ldr	r1, .L241+28
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 231


 2992 038c 8B42     		cmp	r3, r1
 2993 038e 00F0F780 		beq	.L238
 2994              	.L208:
2130:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****              && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
2131:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
2132:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
2133:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
2134:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
2135:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                        LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
2136:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
2137:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
2138:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 2995              		.loc 1 2138 10 is_stmt 1 view .LVU957
 2996              		.loc 1 2138 13 is_stmt 0 view .LVU958
 2997 0392 1049     		ldr	r1, .L241+32
 2998 0394 8B42     		cmp	r3, r1
 2999 0396 00F00581 		beq	.L239
 3000              	.L209:
2139:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****              && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
2140:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
2141:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       if (ADC_VREFINT_INSTANCE(hadc))
2142:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
2143:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
2144:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                        LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
2145:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
2146:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
2147:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     else if (pConfigInjected->InjectedChannel == ADC_CHANNEL_VDDCORE)
 3001              		.loc 1 2147 10 is_stmt 1 view .LVU959
 3002              		.loc 1 2147 13 is_stmt 0 view .LVU960
 3003 039a 0F4A     		ldr	r2, .L241+36
 3004 039c 9342     		cmp	r3, r2
 3005 039e 00F01381 		beq	.L240
 3006              	.LVL262:
 3007              	.L204:
2148:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
2149:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       if (ADC_VDDCORE_INSTANCE(hadc))
2150:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
2151:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         LL_ADC_EnableChannelVDDcore(hadc->Instance);
2152:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
2153:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
2154:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     else
2155:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
2156:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* nothing to do */
2157:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
 3008              		.loc 1 2157 5 is_stmt 1 view .LVU961
2158:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
2159:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2160:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Process unlocked */
2161:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   __HAL_UNLOCK(hadc);
 3009              		.loc 1 2161 3 view .LVU962
 3010              		.loc 1 2161 3 view .LVU963
 3011 03a2 0023     		movs	r3, #0
 3012 03a4 84F85430 		strb	r3, [r4, #84]
 3013              		.loc 1 2161 3 view .LVU964
2162:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2163:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Return function status */
2164:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   return tmp_hal_status;
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 232


 3014              		.loc 1 2164 3 view .LVU965
 3015              	.LVL263:
 3016              	.L140:
2165:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** }
 3017              		.loc 1 2165 1 is_stmt 0 view .LVU966
 3018 03a8 3046     		mov	r0, r6
 3019 03aa 03B0     		add	sp, sp, #12
 3020              	.LCFI26:
 3021              		.cfi_remember_state
 3022              		.cfi_def_cfa_offset 20
 3023              		@ sp needed
 3024 03ac F0BD     		pop	{r4, r5, r6, r7, pc}
 3025              	.LVL264:
 3026              	.L213:
 3027              	.LCFI27:
 3028              		.cfi_restore_state
1719:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   uint32_t tmp_offset_shifted;
 3029              		.loc 1 1719 21 view .LVU967
 3030 03ae 0026     		movs	r6, #0
 3031 03b0 C4E7     		b	.L153
 3032              	.L242:
 3033 03b2 00BF     		.align	2
 3034              	.L241:
 3035 03b4 00F0FF03 		.word	67104768
 3036 03b8 00800242 		.word	1107460096
 3037 03bc FFFF0F00 		.word	1048575
 3038 03c0 00007F40 		.word	1082064896
 3039 03c4 00000880 		.word	-2146959360
 3040 03c8 00830242 		.word	1107460864
 3041 03cc 000021C3 		.word	-1021247488
 3042 03d0 04006088 		.word	-2006974460
 3043 03d4 000052C7 		.word	-950927360
 3044 03d8 40002099 		.word	-1725956032
 3045              	.LVL265:
 3046              	.L236:
2086:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                     (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 3047              		.loc 1 2086 7 is_stmt 1 view .LVU968
 3048 03dc 2068     		ldr	r0, [r4]
2087:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                                  (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
 3049              		.loc 1 2087 48 is_stmt 0 view .LVU969
 3050 03de 2B68     		ldr	r3, [r5]
 3051 03e0 C3F31307 		ubfx	r7, r3, #0, #20
 3052 03e4 3FBB     		cbnz	r7, .L181
2087:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                                  (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
 3053              		.loc 1 2087 48 discriminator 1 view .LVU970
 3054 03e6 9A0E     		lsrs	r2, r3, #26
 3055 03e8 0132     		adds	r2, r2, #1
 3056 03ea 02F01F02 		and	r2, r2, #31
 3057 03ee 092A     		cmp	r2, #9
 3058 03f0 8CBF     		ite	hi
 3059 03f2 0022     		movhi	r2, #0
 3060 03f4 0122     		movls	r2, #1
 3061              	.L182:
2086:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                     (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 3062              		.loc 1 2086 7 view .LVU971
 3063 03f6 002A     		cmp	r2, #0
 3064 03f8 55D0     		beq	.L184
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 233


2087:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                                  (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
 3065              		.loc 1 2087 48 view .LVU972
 3066 03fa 5FBB     		cbnz	r7, .L185
2087:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                                  (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
 3067              		.loc 1 2087 48 discriminator 3 view .LVU973
 3068 03fc 990E     		lsrs	r1, r3, #26
 3069 03fe 0131     		adds	r1, r1, #1
 3070 0400 8906     		lsls	r1, r1, #26
 3071 0402 01F0F841 		and	r1, r1, #2080374784
 3072              	.L186:
2087:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                                  (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
 3073              		.loc 1 2087 48 discriminator 6 view .LVU974
 3074 0406 8FBB     		cbnz	r7, .L188
2087:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                                  (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
 3075              		.loc 1 2087 48 discriminator 7 view .LVU975
 3076 0408 4FEA936C 		lsr	ip, r3, #26
 3077 040c 0CF1010C 		add	ip, ip, #1
 3078 0410 0CF01F0C 		and	ip, ip, #31
 3079 0414 0122     		movs	r2, #1
 3080 0416 02FA0CF2 		lsl	r2, r2, ip
 3081              	.L189:
2087:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                                  (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
 3082              		.loc 1 2087 48 discriminator 10 view .LVU976
 3083 041a 1143     		orrs	r1, r1, r2
 3084 041c AFBB     		cbnz	r7, .L191
2087:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                                  (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
 3085              		.loc 1 2087 48 discriminator 11 view .LVU977
 3086 041e 9B0E     		lsrs	r3, r3, #26
 3087 0420 0133     		adds	r3, r3, #1
 3088 0422 03F01F03 		and	r3, r3, #31
 3089 0426 03EB4303 		add	r3, r3, r3, lsl #1
 3090 042a 1B05     		lsls	r3, r3, #20
 3091              	.L192:
2086:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                     (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 3092              		.loc 1 2086 7 view .LVU978
 3093 042c 1943     		orrs	r1, r1, r3
 3094              	.L194:
2086:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                     (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 3095              		.loc 1 2086 7 discriminator 1 view .LVU979
 3096 042e AA68     		ldr	r2, [r5, #8]
 3097 0430 FFF7FEFF 		bl	LL_ADC_SetChannelSamplingTime
 3098              	.LVL266:
 3099 0434 9DE7     		b	.L180
 3100              	.L181:
 3101              	.LVL267:
 3102              	.LBB348:
 3103              	.LBI348:
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3104              		.loc 3 373 31 is_stmt 1 view .LVU980
 3105              	.LBB349:
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 3106              		.loc 3 375 3 view .LVU981
 380:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3107              		.loc 3 380 4 view .LVU982
 3108              		.syntax unified
 3109              	@ 380 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3110 0436 93FAA3F2 		rbit r2, r3
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 234


 3111              	@ 0 "" 2
 3112              	.LVL268:
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3113              		.loc 3 393 3 view .LVU983
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3114              		.loc 3 393 3 is_stmt 0 view .LVU984
 3115              		.thumb
 3116              		.syntax unified
 3117              	.LBE349:
 3118              	.LBE348:
 3119              	.LBB350:
 3120              	.LBI350:
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3121              		.loc 3 403 30 is_stmt 1 view .LVU985
 3122              	.LBB351:
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 3123              		.loc 3 414 3 view .LVU986
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 3124              		.loc 3 414 6 is_stmt 0 view .LVU987
 3125 043a 4AB1     		cbz	r2, .L218
 3126              		.loc 3 418 3 is_stmt 1 view .LVU988
 3127              		.loc 3 418 10 is_stmt 0 discriminator 1 view .LVU989
 3128 043c B2FA82F2 		clz	r2, r2
 3129              	.LVL269:
 3130              	.L183:
 3131              		.loc 3 418 10 discriminator 1 view .LVU990
 3132              	.LBE351:
 3133              	.LBE350:
2087:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                                  (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
 3134              		.loc 1 2087 48 discriminator 2 view .LVU991
 3135 0440 0132     		adds	r2, r2, #1
 3136 0442 02F01F02 		and	r2, r2, #31
 3137 0446 092A     		cmp	r2, #9
 3138 0448 8CBF     		ite	hi
 3139 044a 0022     		movhi	r2, #0
 3140 044c 0122     		movls	r2, #1
 3141 044e D2E7     		b	.L182
 3142              	.LVL270:
 3143              	.L218:
 3144              	.LBB353:
 3145              	.LBB352:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 3146              		.loc 3 416 12 view .LVU992
 3147 0450 2022     		movs	r2, #32
 3148              	.LVL271:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 3149              		.loc 3 416 12 view .LVU993
 3150 0452 F5E7     		b	.L183
 3151              	.LVL272:
 3152              	.L185:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 3153              		.loc 3 416 12 view .LVU994
 3154              	.LBE352:
 3155              	.LBE353:
 3156              	.LBB354:
 3157              	.LBI354:
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 235


 3158              		.loc 3 373 31 is_stmt 1 view .LVU995
 3159              	.LBB355:
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 3160              		.loc 3 375 3 view .LVU996
 380:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3161              		.loc 3 380 4 view .LVU997
 3162              		.syntax unified
 3163              	@ 380 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3164 0454 93FAA3F1 		rbit r1, r3
 3165              	@ 0 "" 2
 3166              	.LVL273:
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3167              		.loc 3 393 3 view .LVU998
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3168              		.loc 3 393 3 is_stmt 0 view .LVU999
 3169              		.thumb
 3170              		.syntax unified
 3171              	.LBE355:
 3172              	.LBE354:
 3173              	.LBB356:
 3174              	.LBI356:
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3175              		.loc 3 403 30 is_stmt 1 view .LVU1000
 3176              	.LBB357:
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 3177              		.loc 3 414 3 view .LVU1001
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 3178              		.loc 3 414 6 is_stmt 0 view .LVU1002
 3179 0458 31B1     		cbz	r1, .L219
 3180              		.loc 3 418 3 is_stmt 1 view .LVU1003
 3181              		.loc 3 418 10 is_stmt 0 discriminator 1 view .LVU1004
 3182 045a B1FA81F1 		clz	r1, r1
 3183              	.LVL274:
 3184              	.L187:
 3185              		.loc 3 418 10 discriminator 1 view .LVU1005
 3186              	.LBE357:
 3187              	.LBE356:
2087:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                                  (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
 3188              		.loc 1 2087 48 discriminator 2 view .LVU1006
 3189 045e 0131     		adds	r1, r1, #1
 3190 0460 8906     		lsls	r1, r1, #26
 3191 0462 01F0F841 		and	r1, r1, #2080374784
 3192 0466 CEE7     		b	.L186
 3193              	.LVL275:
 3194              	.L219:
 3195              	.LBB359:
 3196              	.LBB358:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 3197              		.loc 3 416 12 view .LVU1007
 3198 0468 2021     		movs	r1, #32
 3199              	.LVL276:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 3200              		.loc 3 416 12 view .LVU1008
 3201 046a F8E7     		b	.L187
 3202              	.LVL277:
 3203              	.L188:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 236


 3204              		.loc 3 416 12 view .LVU1009
 3205              	.LBE358:
 3206              	.LBE359:
 3207              	.LBB360:
 3208              	.LBI360:
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3209              		.loc 3 373 31 is_stmt 1 view .LVU1010
 3210              	.LBB361:
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 3211              		.loc 3 375 3 view .LVU1011
 380:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3212              		.loc 3 380 4 view .LVU1012
 3213              		.syntax unified
 3214              	@ 380 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3215 046c 93FAA3F2 		rbit r2, r3
 3216              	@ 0 "" 2
 3217              	.LVL278:
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3218              		.loc 3 393 3 view .LVU1013
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3219              		.loc 3 393 3 is_stmt 0 view .LVU1014
 3220              		.thumb
 3221              		.syntax unified
 3222              	.LBE361:
 3223              	.LBE360:
 3224              	.LBB362:
 3225              	.LBI362:
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3226              		.loc 3 403 30 is_stmt 1 view .LVU1015
 3227              	.LBB363:
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 3228              		.loc 3 414 3 view .LVU1016
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 3229              		.loc 3 414 6 is_stmt 0 view .LVU1017
 3230 0470 4AB1     		cbz	r2, .L220
 3231              		.loc 3 418 3 is_stmt 1 view .LVU1018
 3232              		.loc 3 418 10 is_stmt 0 discriminator 1 view .LVU1019
 3233 0472 B2FA82F2 		clz	r2, r2
 3234              	.LVL279:
 3235              	.L190:
 3236              		.loc 3 418 10 discriminator 1 view .LVU1020
 3237              	.LBE363:
 3238              	.LBE362:
2087:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                                  (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
 3239              		.loc 1 2087 48 discriminator 2 view .LVU1021
 3240 0476 0132     		adds	r2, r2, #1
 3241 0478 02F01F02 		and	r2, r2, #31
 3242 047c 4FF0010C 		mov	ip, #1
 3243 0480 0CFA02F2 		lsl	r2, ip, r2
 3244 0484 C9E7     		b	.L189
 3245              	.LVL280:
 3246              	.L220:
 3247              	.LBB365:
 3248              	.LBB364:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 3249              		.loc 3 416 12 view .LVU1022
 3250 0486 2022     		movs	r2, #32
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 237


 3251              	.LVL281:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 3252              		.loc 3 416 12 view .LVU1023
 3253 0488 F5E7     		b	.L190
 3254              	.LVL282:
 3255              	.L191:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 3256              		.loc 3 416 12 view .LVU1024
 3257              	.LBE364:
 3258              	.LBE365:
 3259              	.LBB366:
 3260              	.LBI366:
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3261              		.loc 3 373 31 is_stmt 1 view .LVU1025
 3262              	.LBB367:
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 3263              		.loc 3 375 3 view .LVU1026
 380:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3264              		.loc 3 380 4 view .LVU1027
 3265              		.syntax unified
 3266              	@ 380 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3267 048a 93FAA3F3 		rbit r3, r3
 3268              	@ 0 "" 2
 3269              	.LVL283:
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3270              		.loc 3 393 3 view .LVU1028
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3271              		.loc 3 393 3 is_stmt 0 view .LVU1029
 3272              		.thumb
 3273              		.syntax unified
 3274              	.LBE367:
 3275              	.LBE366:
 3276              	.LBB368:
 3277              	.LBI368:
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3278              		.loc 3 403 30 is_stmt 1 view .LVU1030
 3279              	.LBB369:
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 3280              		.loc 3 414 3 view .LVU1031
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 3281              		.loc 3 414 6 is_stmt 0 view .LVU1032
 3282 048e 43B1     		cbz	r3, .L221
 3283              		.loc 3 418 3 is_stmt 1 view .LVU1033
 3284              		.loc 3 418 10 is_stmt 0 discriminator 1 view .LVU1034
 3285 0490 B3FA83F3 		clz	r3, r3
 3286              	.LVL284:
 3287              	.L193:
 3288              		.loc 3 418 10 discriminator 1 view .LVU1035
 3289              	.LBE369:
 3290              	.LBE368:
2087:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                                  (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
 3291              		.loc 1 2087 48 discriminator 2 view .LVU1036
 3292 0494 0133     		adds	r3, r3, #1
 3293 0496 03F01F03 		and	r3, r3, #31
 3294 049a 03EB4303 		add	r3, r3, r3, lsl #1
 3295 049e 1B05     		lsls	r3, r3, #20
 3296 04a0 C4E7     		b	.L192
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 238


 3297              	.LVL285:
 3298              	.L221:
 3299              	.LBB371:
 3300              	.LBB370:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 3301              		.loc 3 416 12 view .LVU1037
 3302 04a2 2023     		movs	r3, #32
 3303              	.LVL286:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 3304              		.loc 3 416 12 view .LVU1038
 3305 04a4 F6E7     		b	.L193
 3306              	.LVL287:
 3307              	.L184:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 3308              		.loc 3 416 12 view .LVU1039
 3309              	.LBE370:
 3310              	.LBE371:
2087:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                                  (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
 3311              		.loc 1 2087 48 view .LVU1040
 3312 04a6 E7B9     		cbnz	r7, .L195
2087:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                                  (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
 3313              		.loc 1 2087 48 discriminator 13 view .LVU1041
 3314 04a8 990E     		lsrs	r1, r3, #26
 3315 04aa 0131     		adds	r1, r1, #1
 3316 04ac 8906     		lsls	r1, r1, #26
 3317 04ae 01F0F841 		and	r1, r1, #2080374784
 3318              	.L196:
2087:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                                  (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
 3319              		.loc 1 2087 48 discriminator 16 view .LVU1042
 3320 04b2 17BB     		cbnz	r7, .L198
2087:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                                  (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
 3321              		.loc 1 2087 48 discriminator 17 view .LVU1043
 3322 04b4 4FEA936C 		lsr	ip, r3, #26
 3323 04b8 0CF1010C 		add	ip, ip, #1
 3324 04bc 0CF01F0C 		and	ip, ip, #31
 3325 04c0 0122     		movs	r2, #1
 3326 04c2 02FA0CF2 		lsl	r2, r2, ip
 3327              	.L199:
2087:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                                  (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
 3328              		.loc 1 2087 48 discriminator 20 view .LVU1044
 3329 04c6 1143     		orrs	r1, r1, r2
 3330 04c8 37BB     		cbnz	r7, .L201
2087:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                                  (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
 3331              		.loc 1 2087 48 discriminator 21 view .LVU1045
 3332 04ca 9B0E     		lsrs	r3, r3, #26
 3333 04cc 0133     		adds	r3, r3, #1
 3334 04ce 03F01F03 		and	r3, r3, #31
 3335 04d2 03EB4303 		add	r3, r3, r3, lsl #1
 3336 04d6 1E3B     		subs	r3, r3, #30
 3337 04d8 1B05     		lsls	r3, r3, #20
 3338 04da 43F00073 		orr	r3, r3, #33554432
 3339              	.L202:
2086:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                     (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 3340              		.loc 1 2086 7 discriminator 2 view .LVU1046
 3341 04de 1943     		orrs	r1, r1, r3
 3342 04e0 A5E7     		b	.L194
 3343              	.L195:
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 239


 3344              	.LVL288:
 3345              	.LBB372:
 3346              	.LBI372:
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3347              		.loc 3 373 31 is_stmt 1 view .LVU1047
 3348              	.LBB373:
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 3349              		.loc 3 375 3 view .LVU1048
 380:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3350              		.loc 3 380 4 view .LVU1049
 3351              		.syntax unified
 3352              	@ 380 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3353 04e2 93FAA3F1 		rbit r1, r3
 3354              	@ 0 "" 2
 3355              	.LVL289:
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3356              		.loc 3 393 3 view .LVU1050
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3357              		.loc 3 393 3 is_stmt 0 view .LVU1051
 3358              		.thumb
 3359              		.syntax unified
 3360              	.LBE373:
 3361              	.LBE372:
 3362              	.LBB374:
 3363              	.LBI374:
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3364              		.loc 3 403 30 is_stmt 1 view .LVU1052
 3365              	.LBB375:
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 3366              		.loc 3 414 3 view .LVU1053
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 3367              		.loc 3 414 6 is_stmt 0 view .LVU1054
 3368 04e6 31B1     		cbz	r1, .L222
 3369              		.loc 3 418 3 is_stmt 1 view .LVU1055
 3370              		.loc 3 418 10 is_stmt 0 discriminator 1 view .LVU1056
 3371 04e8 B1FA81F1 		clz	r1, r1
 3372              	.LVL290:
 3373              	.L197:
 3374              		.loc 3 418 10 discriminator 1 view .LVU1057
 3375              	.LBE375:
 3376              	.LBE374:
2087:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                                  (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
 3377              		.loc 1 2087 48 discriminator 2 view .LVU1058
 3378 04ec 0131     		adds	r1, r1, #1
 3379 04ee 8906     		lsls	r1, r1, #26
 3380 04f0 01F0F841 		and	r1, r1, #2080374784
 3381 04f4 DDE7     		b	.L196
 3382              	.LVL291:
 3383              	.L222:
 3384              	.LBB377:
 3385              	.LBB376:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 3386              		.loc 3 416 12 view .LVU1059
 3387 04f6 2021     		movs	r1, #32
 3388              	.LVL292:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 3389              		.loc 3 416 12 view .LVU1060
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 240


 3390 04f8 F8E7     		b	.L197
 3391              	.LVL293:
 3392              	.L198:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 3393              		.loc 3 416 12 view .LVU1061
 3394              	.LBE376:
 3395              	.LBE377:
 3396              	.LBB378:
 3397              	.LBI378:
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3398              		.loc 3 373 31 is_stmt 1 view .LVU1062
 3399              	.LBB379:
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 3400              		.loc 3 375 3 view .LVU1063
 380:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3401              		.loc 3 380 4 view .LVU1064
 3402              		.syntax unified
 3403              	@ 380 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3404 04fa 93FAA3F2 		rbit r2, r3
 3405              	@ 0 "" 2
 3406              	.LVL294:
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3407              		.loc 3 393 3 view .LVU1065
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3408              		.loc 3 393 3 is_stmt 0 view .LVU1066
 3409              		.thumb
 3410              		.syntax unified
 3411              	.LBE379:
 3412              	.LBE378:
 3413              	.LBB380:
 3414              	.LBI380:
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3415              		.loc 3 403 30 is_stmt 1 view .LVU1067
 3416              	.LBB381:
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 3417              		.loc 3 414 3 view .LVU1068
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 3418              		.loc 3 414 6 is_stmt 0 view .LVU1069
 3419 04fe 4AB1     		cbz	r2, .L223
 3420              		.loc 3 418 3 is_stmt 1 view .LVU1070
 3421              		.loc 3 418 10 is_stmt 0 discriminator 1 view .LVU1071
 3422 0500 B2FA82F2 		clz	r2, r2
 3423              	.LVL295:
 3424              	.L200:
 3425              		.loc 3 418 10 discriminator 1 view .LVU1072
 3426              	.LBE381:
 3427              	.LBE380:
2087:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                                  (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
 3428              		.loc 1 2087 48 discriminator 2 view .LVU1073
 3429 0504 0132     		adds	r2, r2, #1
 3430 0506 02F01F02 		and	r2, r2, #31
 3431 050a 4FF0010C 		mov	ip, #1
 3432 050e 0CFA02F2 		lsl	r2, ip, r2
 3433 0512 D8E7     		b	.L199
 3434              	.LVL296:
 3435              	.L223:
 3436              	.LBB383:
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 241


 3437              	.LBB382:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 3438              		.loc 3 416 12 view .LVU1074
 3439 0514 2022     		movs	r2, #32
 3440              	.LVL297:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 3441              		.loc 3 416 12 view .LVU1075
 3442 0516 F5E7     		b	.L200
 3443              	.LVL298:
 3444              	.L201:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 3445              		.loc 3 416 12 view .LVU1076
 3446              	.LBE382:
 3447              	.LBE383:
 3448              	.LBB384:
 3449              	.LBI384:
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3450              		.loc 3 373 31 is_stmt 1 view .LVU1077
 3451              	.LBB385:
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 3452              		.loc 3 375 3 view .LVU1078
 380:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3453              		.loc 3 380 4 view .LVU1079
 3454              		.syntax unified
 3455              	@ 380 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3456 0518 93FAA3F3 		rbit r3, r3
 3457              	@ 0 "" 2
 3458              	.LVL299:
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3459              		.loc 3 393 3 view .LVU1080
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3460              		.loc 3 393 3 is_stmt 0 view .LVU1081
 3461              		.thumb
 3462              		.syntax unified
 3463              	.LBE385:
 3464              	.LBE384:
 3465              	.LBB386:
 3466              	.LBI386:
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3467              		.loc 3 403 30 is_stmt 1 view .LVU1082
 3468              	.LBB387:
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 3469              		.loc 3 414 3 view .LVU1083
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 3470              		.loc 3 414 6 is_stmt 0 view .LVU1084
 3471 051c 5BB1     		cbz	r3, .L224
 3472              		.loc 3 418 3 is_stmt 1 view .LVU1085
 3473              		.loc 3 418 10 is_stmt 0 discriminator 1 view .LVU1086
 3474 051e B3FA83F3 		clz	r3, r3
 3475              	.LVL300:
 3476              	.L203:
 3477              		.loc 3 418 10 discriminator 1 view .LVU1087
 3478              	.LBE387:
 3479              	.LBE386:
2087:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                                  (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
 3480              		.loc 1 2087 48 discriminator 2 view .LVU1088
 3481 0522 0133     		adds	r3, r3, #1
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 242


 3482 0524 03F01F03 		and	r3, r3, #31
 3483 0528 03EB4303 		add	r3, r3, r3, lsl #1
 3484 052c 1E3B     		subs	r3, r3, #30
 3485 052e 1B05     		lsls	r3, r3, #20
 3486 0530 43F00073 		orr	r3, r3, #33554432
 3487 0534 D3E7     		b	.L202
 3488              	.LVL301:
 3489              	.L224:
 3490              	.LBB389:
 3491              	.LBB388:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 3492              		.loc 3 416 12 view .LVU1089
 3493 0536 2023     		movs	r3, #32
 3494              	.LVL302:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 3495              		.loc 3 416 12 view .LVU1090
 3496 0538 F3E7     		b	.L203
 3497              	.LVL303:
 3498              	.L237:
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 3499              		.loc 3 416 12 view .LVU1091
 3500              	.LBE388:
 3501              	.LBE389:
2109:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
 3502              		.loc 1 2109 9 view .LVU1092
 3503 053a 12F4000F 		tst	r2, #8388608
 3504 053e 7FF424AF 		bne	.L205
2111:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 3505              		.loc 1 2111 7 is_stmt 1 view .LVU1093
2111:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 3506              		.loc 1 2111 11 is_stmt 0 view .LVU1094
 3507 0542 2268     		ldr	r2, [r4]
2111:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 3508              		.loc 1 2111 10 view .LVU1095
 3509 0544 274B     		ldr	r3, .L243
 3510 0546 9A42     		cmp	r2, r3
 3511 0548 7FF42BAF 		bne	.L204
2113:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                        LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channe
 3512              		.loc 1 2113 9 is_stmt 1 view .LVU1096
 3513 054c 40F40000 		orr	r0, r0, #8388608
 3514              	.LVL304:
 3515              	.LBB390:
 3516              	.LBI390:
3152:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 3517              		.loc 2 3152 22 view .LVU1097
 3518              	.LBB391:
3154:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 3519              		.loc 2 3154 3 view .LVU1098
 3520 0550 254A     		ldr	r2, .L243+4
 3521 0552 9368     		ldr	r3, [r2, #8]
 3522 0554 23F0E073 		bic	r3, r3, #29360128
 3523 0558 1843     		orrs	r0, r0, r3
 3524              	.LVL305:
3154:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 3525              		.loc 2 3154 3 is_stmt 0 view .LVU1099
 3526 055a 9060     		str	r0, [r2, #8]
 3527              	.LVL306:
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 243


3154:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 3528              		.loc 2 3154 3 view .LVU1100
 3529              	.LBE391:
 3530              	.LBE390:
2121:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                            * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 3531              		.loc 1 2121 9 is_stmt 1 view .LVU1101
2122:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         while (wait_loop_index != 0UL)
 3532              		.loc 1 2122 49 is_stmt 0 view .LVU1102
 3533 055c 234B     		ldr	r3, .L243+8
 3534 055e 1B68     		ldr	r3, [r3]
 3535 0560 9B09     		lsrs	r3, r3, #6
 3536 0562 234A     		ldr	r2, .L243+12
 3537 0564 A2FB0323 		umull	r2, r3, r2, r3
 3538 0568 9B09     		lsrs	r3, r3, #6
2122:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         while (wait_loop_index != 0UL)
 3539              		.loc 1 2122 76 view .LVU1103
 3540 056a 0233     		adds	r3, r3, #2
2122:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         while (wait_loop_index != 0UL)
 3541              		.loc 1 2122 28 view .LVU1104
 3542 056c 5B00     		lsls	r3, r3, #1
2121:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                            * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 3543              		.loc 1 2121 25 view .LVU1105
 3544 056e 0193     		str	r3, [sp, #4]
2123:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         {
 3545              		.loc 1 2123 9 is_stmt 1 view .LVU1106
 3546              	.L206:
2123:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         {
 3547              		.loc 1 2123 32 view .LVU1107
 3548 0570 019B     		ldr	r3, [sp, #4]
 3549 0572 002B     		cmp	r3, #0
 3550 0574 3FF415AF 		beq	.L204
2125:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         }
 3551              		.loc 1 2125 11 view .LVU1108
2125:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         }
 3552              		.loc 1 2125 26 is_stmt 0 view .LVU1109
 3553 0578 019B     		ldr	r3, [sp, #4]
 3554 057a 013B     		subs	r3, r3, #1
 3555 057c 0193     		str	r3, [sp, #4]
 3556 057e F7E7     		b	.L206
 3557              	.LVL307:
 3558              	.L238:
2130:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
 3559              		.loc 1 2130 14 view .LVU1110
 3560 0580 12F0807F 		tst	r2, #16777216
 3561 0584 7FF405AF 		bne	.L208
2132:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 3562              		.loc 1 2132 7 is_stmt 1 view .LVU1111
2132:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 3563              		.loc 1 2132 11 is_stmt 0 view .LVU1112
 3564 0588 2268     		ldr	r2, [r4]
2132:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 3565              		.loc 1 2132 10 view .LVU1113
 3566 058a 164B     		ldr	r3, .L243
 3567 058c 9A42     		cmp	r2, r3
 3568 058e 7FF408AF 		bne	.L204
2134:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                        LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 3569              		.loc 1 2134 9 is_stmt 1 view .LVU1114
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 244


 3570 0592 40F08070 		orr	r0, r0, #16777216
 3571              	.LVL308:
 3572              	.LBB392:
 3573              	.LBI392:
3152:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 3574              		.loc 2 3152 22 view .LVU1115
 3575              	.LBB393:
3154:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 3576              		.loc 2 3154 3 view .LVU1116
 3577 0596 144A     		ldr	r2, .L243+4
 3578 0598 9368     		ldr	r3, [r2, #8]
 3579 059a 23F0E073 		bic	r3, r3, #29360128
 3580 059e 1843     		orrs	r0, r0, r3
 3581              	.LVL309:
3154:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 3582              		.loc 2 3154 3 is_stmt 0 view .LVU1117
 3583 05a0 9060     		str	r0, [r2, #8]
 3584              	.LVL310:
3155:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 3585              		.loc 2 3155 1 view .LVU1118
 3586 05a2 FEE6     		b	.L204
 3587              	.LVL311:
 3588              	.L239:
3155:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 3589              		.loc 2 3155 1 view .LVU1119
 3590              	.LBE393:
 3591              	.LBE392:
2139:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
 3592              		.loc 1 2139 14 view .LVU1120
 3593 05a4 12F4800F 		tst	r2, #4194304
 3594 05a8 7FF4F7AE 		bne	.L209
2141:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 3595              		.loc 1 2141 7 is_stmt 1 view .LVU1121
2141:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 3596              		.loc 1 2141 11 is_stmt 0 view .LVU1122
 3597 05ac 2268     		ldr	r2, [r4]
2141:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 3598              		.loc 1 2141 10 view .LVU1123
 3599 05ae 0D4B     		ldr	r3, .L243
 3600 05b0 9A42     		cmp	r2, r3
 3601 05b2 7FF4F6AE 		bne	.L204
2143:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                                        LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 3602              		.loc 1 2143 9 is_stmt 1 view .LVU1124
 3603 05b6 40F48003 		orr	r3, r0, #4194304
 3604              	.LVL312:
 3605              	.LBB394:
 3606              	.LBI394:
3152:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 3607              		.loc 2 3152 22 view .LVU1125
 3608              	.LBB395:
3154:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 3609              		.loc 2 3154 3 view .LVU1126
 3610 05ba 0B49     		ldr	r1, .L243+4
 3611 05bc 8A68     		ldr	r2, [r1, #8]
 3612 05be 22F0E072 		bic	r2, r2, #29360128
 3613 05c2 1343     		orrs	r3, r3, r2
 3614              	.LVL313:
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 245


3154:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 3615              		.loc 2 3154 3 is_stmt 0 view .LVU1127
 3616 05c4 8B60     		str	r3, [r1, #8]
 3617              	.LVL314:
3155:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 3618              		.loc 2 3155 1 view .LVU1128
 3619 05c6 ECE6     		b	.L204
 3620              	.L240:
3155:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** 
 3621              		.loc 2 3155 1 view .LVU1129
 3622              	.LBE395:
 3623              	.LBE394:
2149:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 3624              		.loc 1 2149 7 is_stmt 1 view .LVU1130
2149:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 3625              		.loc 1 2149 11 is_stmt 0 view .LVU1131
 3626 05c8 2368     		ldr	r3, [r4]
2149:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
 3627              		.loc 1 2149 10 view .LVU1132
 3628 05ca 064A     		ldr	r2, .L243
 3629 05cc 9342     		cmp	r3, r2
 3630 05ce 3FF4E8AE 		beq	.L204
2151:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
 3631              		.loc 1 2151 9 is_stmt 1 view .LVU1133
 3632              	.LVL315:
 3633              	.LBB396:
 3634              	.LBI396:
3268:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 3635              		.loc 2 3268 22 view .LVU1134
 3636              	.LBB397:
3270:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 3637              		.loc 2 3270 3 view .LVU1135
 3638 05d2 D3F8C820 		ldr	r2, [r3, #200]
 3639 05d6 42F00202 		orr	r2, r2, #2
 3640 05da C3F8C820 		str	r2, [r3, #200]
 3641              	.LVL316:
3271:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #endif /* ADC2 */
 3642              		.loc 2 3271 1 is_stmt 0 view .LVU1136
 3643 05de E0E6     		b	.L204
 3644              	.LVL317:
 3645              	.L210:
3271:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** #endif /* ADC2 */
 3646              		.loc 2 3271 1 view .LVU1137
 3647              	.LBE397:
 3648              	.LBE396:
1773:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
 3649              		.loc 1 1773 3 discriminator 1 view .LVU1138
 3650 05e0 0226     		movs	r6, #2
 3651 05e2 E1E6     		b	.L140
 3652              	.L244:
 3653              		.align	2
 3654              	.L243:
 3655 05e4 00800242 		.word	1107460096
 3656 05e8 00830242 		.word	1107460864
 3657 05ec 00000000 		.word	SystemCoreClock
 3658 05f0 632D3E05 		.word	87960931
 3659              		.cfi_endproc
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 246


 3660              	.LFE347:
 3662              		.section	.text.HAL_ADCEx_EnableInjectedQueue,"ax",%progbits
 3663              		.align	1
 3664              		.global	HAL_ADCEx_EnableInjectedQueue
 3665              		.syntax unified
 3666              		.thumb
 3667              		.thumb_func
 3669              	HAL_ADCEx_EnableInjectedQueue:
 3670              	.LVL318:
 3671              	.LFB348:
2166:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2167:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** #if defined(ADC_MULTIMODE_SUPPORT)
2168:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /**
2169:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @brief  Enable ADC multimode and configure multimode parameters
2170:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @note   Possibility to update parameters on the fly:
2171:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         This function initializes multimode parameters, following
2172:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         calls to this function can be used to reconfigure some parameters
2173:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         of structure "ADC_MultiModeTypeDef" on the fly, without resetting
2174:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         the ADCs.
2175:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         The setting of these parameters is conditioned to ADC state.
2176:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         For parameters constraints, see comments of structure
2177:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         "ADC_MultiModeTypeDef".
2178:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @note   To move back configuration from multimode to single mode, ADC must
2179:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         be reset (using function HAL_ADC_Init() ).
2180:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @param hadc Master ADC handle
2181:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @param pMultimode Structure of ADC multimode configuration
2182:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @retval HAL status
2183:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   */
2184:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeType
2185:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** {
2186:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status = HAL_OK;
2187:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   ADC_Common_TypeDef *tmpADC_Common;
2188:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   ADC_HandleTypeDef tmp_hadc_slave;
2189:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   uint32_t tmp_hadc_slave_conversion_on_going;
2190:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2191:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Check the parameters */
2192:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
2193:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   assert_param(IS_ADC_MULTIMODE(pMultimode->Mode));
2194:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
2195:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   {
2196:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
2197:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
2198:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
2199:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2200:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Process locked */
2201:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   __HAL_LOCK(hadc);
2202:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2203:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Temporary handle minimum initialization */
2204:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
2205:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
2206:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2207:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
2208:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2209:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   if (tmp_hadc_slave.Instance == NULL)
2210:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   {
2211:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Update ADC state machine to error */
2212:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 247


2213:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2214:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Process unlocked */
2215:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     __HAL_UNLOCK(hadc);
2216:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2217:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     return HAL_ERROR;
2218:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
2219:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2220:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Parameters update conditioned to ADC state:                              */
2221:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Parameters that can be updated when ADC is disabled or enabled without   */
2222:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* conversion on going on regular group:                                    */
2223:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /*  - Multimode DMA configuration                                           */
2224:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /*  - Multimode DMA mode                                                    */
2225:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
2226:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
2227:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       && (tmp_hadc_slave_conversion_on_going == 0UL))
2228:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   {
2229:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Pointer to the common control register */
2230:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
2231:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2232:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* If multimode is selected, configure all multimode parameters.          */
2233:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Otherwise, reset multimode parameters (can be used in case of          */
2234:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* transition from multimode to independent mode).                        */
2235:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
2236:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
2237:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
2238:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                  pMultimode->DMAAccessMode |
2239:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                  ADC_CCR_MULTI_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
2240:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2241:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Parameters that can be updated only when ADC is disabled:                */
2242:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /*  - Multimode mode selection                                              */
2243:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /*  - Multimode delay                                                       */
2244:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /*    Note: Delay range depends on selected resolution:                     */
2245:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /*      from 1 to 12 clock cycles for 12 bits                               */
2246:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /*      from 1 to 10 clock cycles for 10 bits,                              */
2247:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /*      from 1 to 8 clock cycles for 8 bits                                 */
2248:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /*      from 1 to 6 clock cycles for 6 bits                                 */
2249:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /*    If a higher delay is selected, it will be clipped to maximum delay    */
2250:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /*    range                                                                 */
2251:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
2252:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
2253:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         MODIFY_REG(tmpADC_Common->CCR,
2254:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                    ADC_CCR_DUAL |
2255:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                    ADC_CCR_DELAY,
2256:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                    pMultimode->Mode |
2257:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                    pMultimode->TwoSamplingDelay
2258:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****                   );
2259:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
2260:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
2261:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     else /* ADC_MODE_INDEPENDENT */
2262:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     {
2263:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
2264:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2265:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /* Parameters that can be updated only when ADC is disabled:                */
2266:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /*  - Multimode mode selection                                              */
2267:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       /*  - Multimode delay                                                       */
2268:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
2269:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       {
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 248


2270:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****         CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
2271:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       }
2272:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     }
2273:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
2274:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* If one of the ADC sharing the same common group is enabled, no update    */
2275:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* could be done on neither of the multimode structure parameters.          */
2276:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   else
2277:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   {
2278:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Update ADC state machine to error */
2279:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
2280:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2281:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     tmp_hal_status = HAL_ERROR;
2282:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
2283:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2284:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Process unlocked */
2285:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   __HAL_UNLOCK(hadc);
2286:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2287:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Return function status */
2288:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   return tmp_hal_status;
2289:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** }
2290:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** #endif /* ADC_MULTIMODE_SUPPORT */
2291:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2292:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /**
2293:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @brief  Enable Injected Queue
2294:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @note   This function resets CFGR register JQDIS bit in order to enable the
2295:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         Injected Queue. JQDIS can be written only when ADSTART and JDSTART
2296:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         are both equal to 0 to ensure that no regular nor injected
2297:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         conversion is ongoing.
2298:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @param hadc ADC handle
2299:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @retval HAL status
2300:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   */
2301:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** HAL_StatusTypeDef HAL_ADCEx_EnableInjectedQueue(ADC_HandleTypeDef *hadc)
2302:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** {
 3672              		.loc 1 2302 1 is_stmt 1 view -0
 3673              		.cfi_startproc
 3674              		@ args = 0, pretend = 0, frame = 0
 3675              		@ frame_needed = 0, uses_anonymous_args = 0
 3676              		@ link register save eliminated.
2303:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status;
 3677              		.loc 1 2303 3 view .LVU1140
2304:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   uint32_t tmp_adc_is_conversion_on_going_regular;
 3678              		.loc 1 2304 3 view .LVU1141
2305:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   uint32_t tmp_adc_is_conversion_on_going_injected;
 3679              		.loc 1 2305 3 view .LVU1142
2306:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2307:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Check the parameters */
2308:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 3680              		.loc 1 2308 3 view .LVU1143
2309:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2310:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 3681              		.loc 1 2310 3 view .LVU1144
 3682              		.loc 1 2310 79 is_stmt 0 view .LVU1145
 3683 0000 0168     		ldr	r1, [r0]
 3684              	.LVL319:
 3685              	.LBB398:
 3686              	.LBI398:
6991:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 249


 3687              		.loc 2 6991 26 is_stmt 1 view .LVU1146
 3688              	.LBB399:
6993:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 3689              		.loc 2 6993 3 view .LVU1147
6993:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 3690              		.loc 2 6993 12 is_stmt 0 view .LVU1148
 3691 0002 8B68     		ldr	r3, [r1, #8]
6993:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 3692              		.loc 2 6993 74 view .LVU1149
 3693 0004 13F00403 		ands	r3, r3, #4
 3694 0008 00D0     		beq	.L246
6993:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 3695              		.loc 2 6993 74 discriminator 1 view .LVU1150
 3696 000a 0123     		movs	r3, #1
 3697              	.L246:
 3698              	.LVL320:
6993:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 3699              		.loc 2 6993 74 discriminator 1 view .LVU1151
 3700              	.LBE399:
 3701              	.LBE398:
2311:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 3702              		.loc 1 2311 3 is_stmt 1 view .LVU1152
 3703              	.LBB400:
 3704              	.LBI400:
7217:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 3705              		.loc 2 7217 26 view .LVU1153
 3706              	.LBB401:
 3707              		.loc 2 7219 3 view .LVU1154
 3708              		.loc 2 7219 12 is_stmt 0 view .LVU1155
 3709 000c 8A68     		ldr	r2, [r1, #8]
 3710              		.loc 2 7219 76 view .LVU1156
 3711 000e 12F00802 		ands	r2, r2, #8
 3712 0012 00D0     		beq	.L247
 3713              		.loc 2 7219 76 discriminator 1 view .LVU1157
 3714 0014 0122     		movs	r2, #1
 3715              	.L247:
 3716              	.LVL321:
 3717              		.loc 2 7219 76 discriminator 1 view .LVU1158
 3718              	.LBE401:
 3719              	.LBE400:
2312:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2313:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Parameter can be set only if no conversion is on-going */
2314:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 3720              		.loc 1 2314 3 is_stmt 1 view .LVU1159
 3721              		.loc 1 2314 6 is_stmt 0 view .LVU1160
 3722 0016 53B9     		cbnz	r3, .L249
2315:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       && (tmp_adc_is_conversion_on_going_injected == 0UL)
 3723              		.loc 1 2315 7 view .LVU1161
 3724 0018 5AB9     		cbnz	r2, .L250
2316:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****      )
2317:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   {
2318:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 3725              		.loc 1 2318 5 is_stmt 1 view .LVU1162
 3726 001a CB68     		ldr	r3, [r1, #12]
 3727              	.LVL322:
 3728              		.loc 1 2318 5 is_stmt 0 view .LVU1163
 3729 001c 23F00043 		bic	r3, r3, #-2147483648
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 250


 3730 0020 CB60     		str	r3, [r1, #12]
2319:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2320:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     /* Update state, clear previous result related to injected queue overflow */
2321:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 3731              		.loc 1 2321 5 is_stmt 1 view .LVU1164
 3732 0022 836D     		ldr	r3, [r0, #88]
 3733 0024 23F48043 		bic	r3, r3, #16384
 3734 0028 8365     		str	r3, [r0, #88]
2322:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2323:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     tmp_hal_status = HAL_OK;
 3735              		.loc 1 2323 5 view .LVU1165
 3736              	.LVL323:
 3737              		.loc 1 2323 20 is_stmt 0 view .LVU1166
 3738 002a 0020     		movs	r0, #0
 3739              	.LVL324:
 3740              		.loc 1 2323 20 view .LVU1167
 3741 002c 7047     		bx	lr
 3742              	.LVL325:
 3743              	.L249:
2324:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
2325:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   else
2326:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   {
2327:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     tmp_hal_status = HAL_ERROR;
 3744              		.loc 1 2327 20 view .LVU1168
 3745 002e 0120     		movs	r0, #1
 3746              	.LVL326:
 3747              		.loc 1 2327 20 view .LVU1169
 3748 0030 7047     		bx	lr
 3749              	.LVL327:
 3750              	.L250:
 3751              		.loc 1 2327 20 view .LVU1170
 3752 0032 0120     		movs	r0, #1
 3753              	.LVL328:
2328:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
2329:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2330:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   return tmp_hal_status;
 3754              		.loc 1 2330 3 is_stmt 1 view .LVU1171
2331:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** }
 3755              		.loc 1 2331 1 is_stmt 0 view .LVU1172
 3756 0034 7047     		bx	lr
 3757              		.cfi_endproc
 3758              	.LFE348:
 3760              		.section	.text.HAL_ADCEx_DisableInjectedQueue,"ax",%progbits
 3761              		.align	1
 3762              		.global	HAL_ADCEx_DisableInjectedQueue
 3763              		.syntax unified
 3764              		.thumb
 3765              		.thumb_func
 3767              	HAL_ADCEx_DisableInjectedQueue:
 3768              	.LVL329:
 3769              	.LFB349:
2332:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2333:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /**
2334:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @brief  Disable Injected Queue
2335:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @note   This function sets CFGR register JQDIS bit in order to disable the
2336:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         Injected Queue. JQDIS can be written only when ADSTART and JDSTART
2337:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         are both equal to 0 to ensure that no regular nor injected
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 251


2338:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         conversion is ongoing.
2339:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @param hadc ADC handle
2340:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @retval HAL status
2341:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   */
2342:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** HAL_StatusTypeDef HAL_ADCEx_DisableInjectedQueue(ADC_HandleTypeDef *hadc)
2343:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** {
 3770              		.loc 1 2343 1 is_stmt 1 view -0
 3771              		.cfi_startproc
 3772              		@ args = 0, pretend = 0, frame = 0
 3773              		@ frame_needed = 0, uses_anonymous_args = 0
 3774              		@ link register save eliminated.
2344:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status;
 3775              		.loc 1 2344 3 view .LVU1174
2345:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   uint32_t tmp_adc_is_conversion_on_going_regular;
 3776              		.loc 1 2345 3 view .LVU1175
2346:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   uint32_t tmp_adc_is_conversion_on_going_injected;
 3777              		.loc 1 2346 3 view .LVU1176
2347:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2348:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Check the parameters */
2349:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 3778              		.loc 1 2349 3 view .LVU1177
2350:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2351:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 3779              		.loc 1 2351 3 view .LVU1178
 3780              		.loc 1 2351 79 is_stmt 0 view .LVU1179
 3781 0000 0168     		ldr	r1, [r0]
 3782              	.LVL330:
 3783              	.LBB402:
 3784              	.LBI402:
6991:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 3785              		.loc 2 6991 26 is_stmt 1 view .LVU1180
 3786              	.LBB403:
6993:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 3787              		.loc 2 6993 3 view .LVU1181
6993:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 3788              		.loc 2 6993 12 is_stmt 0 view .LVU1182
 3789 0002 8B68     		ldr	r3, [r1, #8]
6993:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 3790              		.loc 2 6993 74 view .LVU1183
 3791 0004 13F00403 		ands	r3, r3, #4
 3792 0008 00D0     		beq	.L252
6993:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 3793              		.loc 2 6993 74 discriminator 1 view .LVU1184
 3794 000a 0123     		movs	r3, #1
 3795              	.L252:
 3796              	.LVL331:
6993:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 3797              		.loc 2 6993 74 discriminator 1 view .LVU1185
 3798              	.LBE403:
 3799              	.LBE402:
2352:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 3800              		.loc 1 2352 3 is_stmt 1 view .LVU1186
 3801              	.LBB404:
 3802              	.LBI404:
7217:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 3803              		.loc 2 7217 26 view .LVU1187
 3804              	.LBB405:
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 252


 3805              		.loc 2 7219 3 view .LVU1188
 3806              		.loc 2 7219 12 is_stmt 0 view .LVU1189
 3807 000c 8A68     		ldr	r2, [r1, #8]
 3808              		.loc 2 7219 76 view .LVU1190
 3809 000e 12F00802 		ands	r2, r2, #8
 3810 0012 00D0     		beq	.L253
 3811              		.loc 2 7219 76 discriminator 1 view .LVU1191
 3812 0014 0122     		movs	r2, #1
 3813              	.L253:
 3814              	.LVL332:
 3815              		.loc 2 7219 76 discriminator 1 view .LVU1192
 3816              	.LBE405:
 3817              	.LBE404:
2353:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2354:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Parameter can be set only if no conversion is on-going */
2355:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 3818              		.loc 1 2355 3 is_stmt 1 view .LVU1193
 3819              		.loc 1 2355 6 is_stmt 0 view .LVU1194
 3820 0016 53B9     		cbnz	r3, .L255
2356:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****       && (tmp_adc_is_conversion_on_going_injected == 0UL)
 3821              		.loc 1 2356 7 view .LVU1195
 3822 0018 5AB9     		cbnz	r2, .L256
2357:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****      )
2358:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   {
2359:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     LL_ADC_INJ_SetQueueMode(hadc->Instance, LL_ADC_INJ_QUEUE_DISABLE);
 3823              		.loc 1 2359 5 is_stmt 1 view .LVU1196
 3824              	.LVL333:
 3825              	.LBB406:
 3826              	.LBI406:
5149:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 3827              		.loc 2 5149 22 view .LVU1197
 3828              	.LBB407:
5151:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 3829              		.loc 2 5151 3 view .LVU1198
 3830 001a CB68     		ldr	r3, [r1, #12]
 3831              	.LVL334:
5151:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 3832              		.loc 2 5151 3 is_stmt 0 view .LVU1199
 3833 001c 23F00043 		bic	r3, r3, #-2147483648
 3834 0020 23F40013 		bic	r3, r3, #2097152
 3835 0024 43F00043 		orr	r3, r3, #-2147483648
 3836 0028 CB60     		str	r3, [r1, #12]
 3837              	.LVL335:
5151:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 3838              		.loc 2 5151 3 view .LVU1200
 3839              	.LBE407:
 3840              	.LBE406:
2360:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     tmp_hal_status = HAL_OK;
 3841              		.loc 1 2360 5 is_stmt 1 view .LVU1201
 3842              		.loc 1 2360 20 is_stmt 0 view .LVU1202
 3843 002a 0020     		movs	r0, #0
 3844              	.LVL336:
 3845              		.loc 1 2360 20 view .LVU1203
 3846 002c 7047     		bx	lr
 3847              	.LVL337:
 3848              	.L255:
2361:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 253


2362:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   else
2363:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   {
2364:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     tmp_hal_status = HAL_ERROR;
 3849              		.loc 1 2364 20 view .LVU1204
 3850 002e 0120     		movs	r0, #1
 3851              	.LVL338:
 3852              		.loc 1 2364 20 view .LVU1205
 3853 0030 7047     		bx	lr
 3854              	.LVL339:
 3855              	.L256:
 3856              		.loc 1 2364 20 view .LVU1206
 3857 0032 0120     		movs	r0, #1
 3858              	.LVL340:
2365:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
2366:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2367:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   return tmp_hal_status;
 3859              		.loc 1 2367 3 is_stmt 1 view .LVU1207
2368:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** }
 3860              		.loc 1 2368 1 is_stmt 0 view .LVU1208
 3861 0034 7047     		bx	lr
 3862              		.cfi_endproc
 3863              	.LFE349:
 3865              		.section	.text.HAL_ADCEx_DisableVoltageRegulator,"ax",%progbits
 3866              		.align	1
 3867              		.global	HAL_ADCEx_DisableVoltageRegulator
 3868              		.syntax unified
 3869              		.thumb
 3870              		.thumb_func
 3872              	HAL_ADCEx_DisableVoltageRegulator:
 3873              	.LVL341:
 3874              	.LFB350:
2369:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2370:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /**
2371:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @brief  Disable ADC voltage regulator.
2372:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @note   Disabling voltage regulator allows to save power. This operation can
2373:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         be carried out only when ADC is disabled.
2374:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @note   To enable again the voltage regulator, the user is expected to
2375:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         resort to HAL_ADC_Init() API.
2376:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @param hadc ADC handle
2377:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @retval HAL status
2378:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   */
2379:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** HAL_StatusTypeDef HAL_ADCEx_DisableVoltageRegulator(ADC_HandleTypeDef *hadc)
2380:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** {
 3875              		.loc 1 2380 1 is_stmt 1 view -0
 3876              		.cfi_startproc
 3877              		@ args = 0, pretend = 0, frame = 0
 3878              		@ frame_needed = 0, uses_anonymous_args = 0
 3879              		@ link register save eliminated.
2381:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status;
 3880              		.loc 1 2381 3 view .LVU1210
2382:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2383:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Check the parameters */
2384:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 3881              		.loc 1 2384 3 view .LVU1211
2385:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2386:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Setting of this feature is conditioned to ADC state: ADC must be ADC disabled */
2387:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 254


 3882              		.loc 1 2387 3 view .LVU1212
 3883              		.loc 1 2387 28 is_stmt 0 view .LVU1213
 3884 0000 0368     		ldr	r3, [r0]
 3885              	.LVL342:
 3886              	.LBB408:
 3887              	.LBI408:
6869:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 3888              		.loc 2 6869 26 is_stmt 1 view .LVU1214
 3889              	.LBB409:
6871:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 3890              		.loc 2 6871 3 view .LVU1215
6871:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 3891              		.loc 2 6871 12 is_stmt 0 view .LVU1216
 3892 0002 9A68     		ldr	r2, [r3, #8]
6871:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 3893              		.loc 2 6871 68 view .LVU1217
 3894 0004 12F0010F 		tst	r2, #1
 3895 0008 07D1     		bne	.L259
 3896              	.LVL343:
6871:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 3897              		.loc 2 6871 68 view .LVU1218
 3898              	.LBE409:
 3899              	.LBE408:
2388:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   {
2389:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     LL_ADC_DisableInternalRegulator(hadc->Instance);
 3900              		.loc 1 2389 5 is_stmt 1 view .LVU1219
 3901              	.LBB410:
 3902              	.LBI410:
6798:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 3903              		.loc 2 6798 22 view .LVU1220
 3904              	.LBB411:
6800:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 3905              		.loc 2 6800 3 view .LVU1221
 3906 000a 9A68     		ldr	r2, [r3, #8]
 3907 000c 22F01042 		bic	r2, r2, #-1879048192
 3908 0010 22F03F02 		bic	r2, r2, #63
 3909 0014 9A60     		str	r2, [r3, #8]
 3910              	.LVL344:
6800:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 3911              		.loc 2 6800 3 is_stmt 0 view .LVU1222
 3912              	.LBE411:
 3913              	.LBE410:
2390:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     tmp_hal_status = HAL_OK;
 3914              		.loc 1 2390 5 is_stmt 1 view .LVU1223
 3915              		.loc 1 2390 20 is_stmt 0 view .LVU1224
 3916 0016 0020     		movs	r0, #0
 3917              	.LVL345:
 3918              		.loc 1 2390 20 view .LVU1225
 3919 0018 7047     		bx	lr
 3920              	.LVL346:
 3921              	.L259:
2391:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
2392:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   else
2393:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   {
2394:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     tmp_hal_status = HAL_ERROR;
 3922              		.loc 1 2394 20 view .LVU1226
 3923 001a 0120     		movs	r0, #1
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 255


 3924              	.LVL347:
2395:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
2396:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2397:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   return tmp_hal_status;
 3925              		.loc 1 2397 3 is_stmt 1 view .LVU1227
2398:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** }
 3926              		.loc 1 2398 1 is_stmt 0 view .LVU1228
 3927 001c 7047     		bx	lr
 3928              		.cfi_endproc
 3929              	.LFE350:
 3931              		.section	.text.HAL_ADCEx_EnterADCDeepPowerDownMode,"ax",%progbits
 3932              		.align	1
 3933              		.global	HAL_ADCEx_EnterADCDeepPowerDownMode
 3934              		.syntax unified
 3935              		.thumb
 3936              		.thumb_func
 3938              	HAL_ADCEx_EnterADCDeepPowerDownMode:
 3939              	.LVL348:
 3940              	.LFB351:
2399:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2400:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** /**
2401:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @brief  Enter ADC deep-power-down mode
2402:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @note   This mode is achieved in setting DEEPPWD bit and allows to save power
2403:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         in reducing leakage currents. It is particularly interesting before
2404:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         entering stop modes.
2405:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @note   Setting DEEPPWD automatically clears ADVREGEN bit and disables the
2406:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         ADC voltage regulator. This means that this API encompasses
2407:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         HAL_ADCEx_DisableVoltageRegulator(). Additionally, the internal
2408:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         calibration is lost.
2409:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @note   To exit the ADC deep-power-down mode, the user is expected to
2410:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         resort to HAL_ADC_Init() API as well as to relaunch a calibration
2411:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         with HAL_ADCEx_Calibration_Start() API or to re-apply a previously
2412:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   *         saved calibration factor.
2413:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @param hadc ADC handle
2414:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   * @retval HAL status
2415:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   */
2416:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** HAL_StatusTypeDef HAL_ADCEx_EnterADCDeepPowerDownMode(ADC_HandleTypeDef *hadc)
2417:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** {
 3941              		.loc 1 2417 1 is_stmt 1 view -0
 3942              		.cfi_startproc
 3943              		@ args = 0, pretend = 0, frame = 0
 3944              		@ frame_needed = 0, uses_anonymous_args = 0
 3945              		@ link register save eliminated.
2418:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   HAL_StatusTypeDef tmp_hal_status;
 3946              		.loc 1 2418 3 view .LVU1230
2419:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2420:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Check the parameters */
2421:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 3947              		.loc 1 2421 3 view .LVU1231
2422:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2423:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   /* Setting of this feature is conditioned to ADC state: ADC must be ADC disabled */
2424:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 3948              		.loc 1 2424 3 view .LVU1232
 3949              		.loc 1 2424 28 is_stmt 0 view .LVU1233
 3950 0000 0268     		ldr	r2, [r0]
 3951              	.LVL349:
 3952              	.LBB412:
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 256


 3953              	.LBI412:
6869:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 3954              		.loc 2 6869 26 is_stmt 1 view .LVU1234
 3955              	.LBB413:
6871:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 3956              		.loc 2 6871 3 view .LVU1235
6871:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 3957              		.loc 2 6871 12 is_stmt 0 view .LVU1236
 3958 0002 9368     		ldr	r3, [r2, #8]
6871:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 3959              		.loc 2 6871 68 view .LVU1237
 3960 0004 13F0010F 		tst	r3, #1
 3961 0008 09D1     		bne	.L262
 3962              	.LVL350:
6871:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** }
 3963              		.loc 2 6871 68 view .LVU1238
 3964              	.LBE413:
 3965              	.LBE412:
2425:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   {
2426:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     LL_ADC_EnableDeepPowerDown(hadc->Instance);
 3966              		.loc 1 2426 5 is_stmt 1 view .LVU1239
 3967              	.LBB414:
 3968              	.LBI414:
6723:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h **** {
 3969              		.loc 2 6723 22 view .LVU1240
 3970              	.LBB415:
6728:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
 3971              		.loc 2 6728 3 view .LVU1241
 3972 000a 9368     		ldr	r3, [r2, #8]
 3973 000c 23F02043 		bic	r3, r3, #-1610612736
 3974 0010 23F03F03 		bic	r3, r3, #63
 3975 0014 43F00053 		orr	r3, r3, #536870912
 3976 0018 9360     		str	r3, [r2, #8]
 3977              	.LVL351:
6728:Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_ll_adc.h ****              ADC_CR_BITS_PROPERTY_RS,
 3978              		.loc 2 6728 3 is_stmt 0 view .LVU1242
 3979              	.LBE415:
 3980              	.LBE414:
2427:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     tmp_hal_status = HAL_OK;
 3981              		.loc 1 2427 5 is_stmt 1 view .LVU1243
 3982              		.loc 1 2427 20 is_stmt 0 view .LVU1244
 3983 001a 0020     		movs	r0, #0
 3984              	.LVL352:
 3985              		.loc 1 2427 20 view .LVU1245
 3986 001c 7047     		bx	lr
 3987              	.LVL353:
 3988              	.L262:
2428:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
2429:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   else
2430:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   {
2431:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****     tmp_hal_status = HAL_ERROR;
 3989              		.loc 1 2431 20 view .LVU1246
 3990 001e 0120     		movs	r0, #1
 3991              	.LVL354:
2432:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   }
2433:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** 
2434:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c ****   return tmp_hal_status;
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 257


 3992              		.loc 1 2434 3 is_stmt 1 view .LVU1247
2435:Drivers/STM32H5xx_HAL_Driver/Src/stm32h5xx_hal_adc_ex.c **** }
 3993              		.loc 1 2435 1 is_stmt 0 view .LVU1248
 3994 0020 7047     		bx	lr
 3995              		.cfi_endproc
 3996              	.LFE351:
 3998              		.text
 3999              	.Letext0:
 4000              		.file 4 "/opt/local/arm-none-eabi/include/machine/_default_types.h"
 4001              		.file 5 "/opt/local/arm-none-eabi/include/sys/_stdint.h"
 4002              		.file 6 "Drivers/CMSIS/Device/ST/STM32H5xx/Include/stm32h503xx.h"
 4003              		.file 7 "Drivers/CMSIS/Device/ST/STM32H5xx/Include/stm32h5xx.h"
 4004              		.file 8 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_def.h"
 4005              		.file 9 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_dma.h"
 4006              		.file 10 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_dma_ex.h"
 4007              		.file 11 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_adc.h"
 4008              		.file 12 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal_adc_ex.h"
 4009              		.file 13 "Drivers/CMSIS/Device/ST/STM32H5xx/Include/system_stm32h5xx.h"
 4010              		.file 14 "Drivers/STM32H5xx_HAL_Driver/Inc/stm32h5xx_hal.h"
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 258


DEFINED SYMBOLS
                            *ABS*:00000000 stm32h5xx_hal_adc_ex.c
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:22     .text.LL_ADC_SetCalibrationFactor:00000000 $t
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:27     .text.LL_ADC_SetCalibrationFactor:00000000 LL_ADC_SetCalibrationFactor
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:55     .text.LL_ADC_SetChannelSamplingTime:00000000 $t
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:60     .text.LL_ADC_SetChannelSamplingTime:00000000 LL_ADC_SetChannelSamplingTime
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:105    .text.HAL_ADCEx_Calibration_Start:00000000 $t
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:111    .text.HAL_ADCEx_Calibration_Start:00000000 HAL_ADCEx_Calibration_Start
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:272    .text.HAL_ADCEx_Calibration_Start:00000098 $d
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:277    .text.HAL_ADCEx_Calibration_GetValue:00000000 $t
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:283    .text.HAL_ADCEx_Calibration_GetValue:00000000 HAL_ADCEx_Calibration_GetValue
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:324    .text.HAL_ADCEx_Calibration_SetValue:00000000 $t
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:330    .text.HAL_ADCEx_Calibration_SetValue:00000000 HAL_ADCEx_Calibration_SetValue
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:470    .text.HAL_ADCEx_InjectedStart:00000000 $t
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:476    .text.HAL_ADCEx_InjectedStart:00000000 HAL_ADCEx_InjectedStart
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:660    .text.HAL_ADCEx_InjectedStop:00000000 $t
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:666    .text.HAL_ADCEx_InjectedStop:00000000 HAL_ADCEx_InjectedStop
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:766    .text.HAL_ADCEx_InjectedPollForConversion:00000000 $t
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:772    .text.HAL_ADCEx_InjectedPollForConversion:00000000 HAL_ADCEx_InjectedPollForConversion
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:1010   .text.HAL_ADCEx_InjectedStart_IT:00000000 $t
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:1016   .text.HAL_ADCEx_InjectedStart_IT:00000000 HAL_ADCEx_InjectedStart_IT
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:1245   .text.HAL_ADCEx_InjectedStop_IT:00000000 $t
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:1251   .text.HAL_ADCEx_InjectedStop_IT:00000000 HAL_ADCEx_InjectedStop_IT
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:1356   .text.HAL_ADCEx_InjectedGetValue:00000000 $t
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:1362   .text.HAL_ADCEx_InjectedGetValue:00000000 HAL_ADCEx_InjectedGetValue
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:1427   .text.HAL_ADCEx_InjectedConvCpltCallback:00000000 $t
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:1433   .text.HAL_ADCEx_InjectedConvCpltCallback:00000000 HAL_ADCEx_InjectedConvCpltCallback
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:1448   .text.HAL_ADCEx_InjectedQueueOverflowCallback:00000000 $t
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:1454   .text.HAL_ADCEx_InjectedQueueOverflowCallback:00000000 HAL_ADCEx_InjectedQueueOverflowCallback
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:1469   .text.HAL_ADCEx_LevelOutOfWindow2Callback:00000000 $t
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:1475   .text.HAL_ADCEx_LevelOutOfWindow2Callback:00000000 HAL_ADCEx_LevelOutOfWindow2Callback
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:1490   .text.HAL_ADCEx_LevelOutOfWindow3Callback:00000000 $t
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:1496   .text.HAL_ADCEx_LevelOutOfWindow3Callback:00000000 HAL_ADCEx_LevelOutOfWindow3Callback
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:1511   .text.HAL_ADCEx_EndOfSamplingCallback:00000000 $t
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:1517   .text.HAL_ADCEx_EndOfSamplingCallback:00000000 HAL_ADCEx_EndOfSamplingCallback
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:1532   .text.HAL_ADCEx_RegularStop:00000000 $t
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:1538   .text.HAL_ADCEx_RegularStop:00000000 HAL_ADCEx_RegularStop
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:1641   .text.HAL_ADCEx_RegularStop_IT:00000000 $t
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:1647   .text.HAL_ADCEx_RegularStop_IT:00000000 HAL_ADCEx_RegularStop_IT
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:1755   .text.HAL_ADCEx_RegularStop_DMA:00000000 $t
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:1761   .text.HAL_ADCEx_RegularStop_DMA:00000000 HAL_ADCEx_RegularStop_DMA
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:1910   .text.HAL_ADCEx_InjectedConfigChannel:00000000 $t
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:1916   .text.HAL_ADCEx_InjectedConfigChannel:00000000 HAL_ADCEx_InjectedConfigChannel
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:3035   .text.HAL_ADCEx_InjectedConfigChannel:000003b4 $d
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:3048   .text.HAL_ADCEx_InjectedConfigChannel:000003dc $t
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:3655   .text.HAL_ADCEx_InjectedConfigChannel:000005e4 $d
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:3663   .text.HAL_ADCEx_EnableInjectedQueue:00000000 $t
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:3669   .text.HAL_ADCEx_EnableInjectedQueue:00000000 HAL_ADCEx_EnableInjectedQueue
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:3761   .text.HAL_ADCEx_DisableInjectedQueue:00000000 $t
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:3767   .text.HAL_ADCEx_DisableInjectedQueue:00000000 HAL_ADCEx_DisableInjectedQueue
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:3866   .text.HAL_ADCEx_DisableVoltageRegulator:00000000 $t
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:3872   .text.HAL_ADCEx_DisableVoltageRegulator:00000000 HAL_ADCEx_DisableVoltageRegulator
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:3932   .text.HAL_ADCEx_EnterADCDeepPowerDownMode:00000000 $t
/var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s:3938   .text.HAL_ADCEx_EnterADCDeepPowerDownMode:00000000 HAL_ADCEx_EnterADCDeepPowerDownMode

UNDEFINED SYMBOLS
ADC_Disable
ARM GAS  /var/folders/l3/rwskfq612tq4b7hmtv37jkjw0000gp/T//ccxs4HFr.s 			page 259


ADC_Enable
ADC_ConversionStop
HAL_GetTick
HAL_DMA_Abort
SystemCoreClock
