Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 23 16:46:35 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (33)
6. checking no_output_delay (44)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (33)
-------------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (44)
--------------------------------
 There are 44 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.308        0.000                      0                 2160        0.099        0.000                      0                 2160        3.750        0.000                       0                   960  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.308        0.000                      0                 2160        0.099        0.000                      0                 2160        3.750        0.000                       0                   960  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.438ns  (logic 1.998ns (21.171%)  route 7.440ns (78.829%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         1.564     5.085    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X15Y14         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  U_Core/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=77, routed)          0.914     6.455    U_ROM/Q[0]
    SLICE_X14Y13         LUT6 (Prop_lut6_I0_O)        0.124     6.579 r  U_ROM/q[12]_i_3/O
                         net (fo=1, routed)           0.412     6.991    U_ROM/q[12]_i_3_n_0
    SLICE_X13Y14         LUT3 (Prop_lut3_I1_O)        0.124     7.115 r  U_ROM/q[12]_i_2/O
                         net (fo=5, routed)           0.937     8.052    U_Core/U_ControlUnit/q[31]_i_3[0]
    SLICE_X10Y18         LUT5 (Prop_lut5_I4_O)        0.150     8.202 r  U_Core/U_ControlUnit/q[31]_i_9/O
                         net (fo=98, routed)          0.661     8.863    U_Core/U_ControlUnit/aluControl[0]
    SLICE_X8Y12          LUT6 (Prop_lut6_I4_O)        0.328     9.191 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_86/O
                         net (fo=1, routed)           0.436     9.627    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_86_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I1_O)        0.124     9.751 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_82/O
                         net (fo=5, routed)           0.597    10.349    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_82_n_0
    SLICE_X9Y13          LUT4 (Prop_lut4_I0_O)        0.118    10.467 r  U_Core/U_ControlUnit/q[31]_i_10/O
                         net (fo=59, routed)          1.216    11.683    U_Core/U_ControlUnit/q_reg[0]_1
    SLICE_X3Y21          LUT6 (Prop_lut6_I1_O)        0.326    12.009 r  U_Core/U_ControlUnit/q[28]_i_5/O
                         net (fo=1, routed)           1.067    13.075    U_Core/U_ControlUnit/q[28]_i_5_n_0
    SLICE_X8Y23          LUT5 (Prop_lut5_I4_O)        0.124    13.199 r  U_Core/U_ControlUnit/q[28]_i_1__1/O
                         net (fo=2, routed)           0.576    13.776    U_Core/U_ControlUnit/D[26]
    SLICE_X10Y23         LUT6 (Prop_lut6_I4_O)        0.124    13.900 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_6/O
                         net (fo=2, routed)           0.623    14.523    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIC0
    SLICE_X10Y20         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         1.440    14.781    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X10Y20         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC/CLK
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X10Y20         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.831    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -14.523    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.398ns  (logic 1.862ns (19.813%)  route 7.536ns (80.187%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         1.564     5.085    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X14Y13         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  U_Core/U_DataPath/U_PC/q_reg[5]/Q
                         net (fo=76, routed)          1.065     6.669    U_ROM/Q[3]
    SLICE_X14Y15         LUT6 (Prop_lut6_I1_O)        0.124     6.793 f  U_ROM/q[13]_i_3/O
                         net (fo=1, routed)           0.617     7.409    U_ROM/q[13]_i_3_n_0
    SLICE_X14Y15         LUT5 (Prop_lut5_I0_O)        0.124     7.533 f  U_ROM/q[13]_i_2/O
                         net (fo=5, routed)           0.766     8.300    U_Core/U_DataPath/U_PC/q_reg[27]_0[11]
    SLICE_X14Y14         LUT4 (Prop_lut4_I2_O)        0.124     8.424 r  U_Core/U_DataPath/U_PC/q[31]_i_17/O
                         net (fo=1, routed)           0.161     8.584    U_Core/U_ControlUnit/q_reg[2]_6
    SLICE_X14Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.708 r  U_Core/U_ControlUnit/q[31]_i_6__0/O
                         net (fo=34, routed)          0.534     9.242    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X10Y14         LUT3 (Prop_lut3_I1_O)        0.124     9.366 f  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_69/O
                         net (fo=39, routed)          0.905    10.272    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X8Y17          LUT2 (Prop_lut2_I1_O)        0.148    10.420 r  U_Core/U_ControlUnit/q[30]_i_3/O
                         net (fo=31, routed)          1.459    11.879    U_Core/U_ControlUnit/q[30]_i_3_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I0_O)        0.328    12.207 r  U_Core/U_ControlUnit/q[14]_i_3/O
                         net (fo=1, routed)           0.639    12.845    U_Core/U_ControlUnit/q[14]_i_3_n_0
    SLICE_X3Y15          LUT5 (Prop_lut5_I2_O)        0.124    12.969 r  U_Core/U_ControlUnit/q[14]_i_1__1/O
                         net (fo=2, routed)           0.860    13.829    U_Core/U_ControlUnit/D[12]
    SLICE_X10Y15         LUT6 (Prop_lut6_I4_O)        0.124    13.953 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_4/O
                         net (fo=2, routed)           0.530    14.483    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/DIB0
    SLICE_X10Y16         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         1.444    14.785    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/WCLK
    SLICE_X10Y16         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB/CLK
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X10Y16         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.825    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                         -14.483    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.391ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.347ns  (logic 1.862ns (19.920%)  route 7.485ns (80.080%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         1.564     5.085    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X14Y13         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  U_Core/U_DataPath/U_PC/q_reg[5]/Q
                         net (fo=76, routed)          1.065     6.669    U_ROM/Q[3]
    SLICE_X14Y15         LUT6 (Prop_lut6_I1_O)        0.124     6.793 f  U_ROM/q[13]_i_3/O
                         net (fo=1, routed)           0.617     7.409    U_ROM/q[13]_i_3_n_0
    SLICE_X14Y15         LUT5 (Prop_lut5_I0_O)        0.124     7.533 f  U_ROM/q[13]_i_2/O
                         net (fo=5, routed)           0.766     8.300    U_Core/U_DataPath/U_PC/q_reg[27]_0[11]
    SLICE_X14Y14         LUT4 (Prop_lut4_I2_O)        0.124     8.424 r  U_Core/U_DataPath/U_PC/q[31]_i_17/O
                         net (fo=1, routed)           0.161     8.584    U_Core/U_ControlUnit/q_reg[2]_6
    SLICE_X14Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.708 r  U_Core/U_ControlUnit/q[31]_i_6__0/O
                         net (fo=34, routed)          0.534     9.242    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X10Y14         LUT3 (Prop_lut3_I1_O)        0.124     9.366 f  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_69/O
                         net (fo=39, routed)          0.905    10.272    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X8Y17          LUT2 (Prop_lut2_I1_O)        0.148    10.420 r  U_Core/U_ControlUnit/q[30]_i_3/O
                         net (fo=31, routed)          1.459    11.879    U_Core/U_ControlUnit/q[30]_i_3_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I0_O)        0.328    12.207 r  U_Core/U_ControlUnit/q[14]_i_3/O
                         net (fo=1, routed)           0.639    12.845    U_Core/U_ControlUnit/q[14]_i_3_n_0
    SLICE_X3Y15          LUT5 (Prop_lut5_I2_O)        0.124    12.969 r  U_Core/U_ControlUnit/q[14]_i_1__1/O
                         net (fo=2, routed)           0.860    13.829    U_Core/U_ControlUnit/D[12]
    SLICE_X10Y15         LUT6 (Prop_lut6_I4_O)        0.124    13.953 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_4/O
                         net (fo=2, routed)           0.480    14.433    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/DIB0
    SLICE_X10Y17         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         1.443    14.784    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/WCLK
    SLICE_X10Y17         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMB/CLK
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X10Y17         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.824    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                         -14.433    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.297ns  (logic 1.998ns (21.492%)  route 7.299ns (78.508%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         1.564     5.085    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X15Y14         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  U_Core/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=77, routed)          0.914     6.455    U_ROM/Q[0]
    SLICE_X14Y13         LUT6 (Prop_lut6_I0_O)        0.124     6.579 r  U_ROM/q[12]_i_3/O
                         net (fo=1, routed)           0.412     6.991    U_ROM/q[12]_i_3_n_0
    SLICE_X13Y14         LUT3 (Prop_lut3_I1_O)        0.124     7.115 r  U_ROM/q[12]_i_2/O
                         net (fo=5, routed)           0.937     8.052    U_Core/U_ControlUnit/q[31]_i_3[0]
    SLICE_X10Y18         LUT5 (Prop_lut5_I4_O)        0.150     8.202 r  U_Core/U_ControlUnit/q[31]_i_9/O
                         net (fo=98, routed)          0.661     8.863    U_Core/U_ControlUnit/aluControl[0]
    SLICE_X8Y12          LUT6 (Prop_lut6_I4_O)        0.328     9.191 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_86/O
                         net (fo=1, routed)           0.436     9.627    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_86_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I1_O)        0.124     9.751 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_82/O
                         net (fo=5, routed)           0.597    10.349    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_82_n_0
    SLICE_X9Y13          LUT4 (Prop_lut4_I0_O)        0.118    10.467 r  U_Core/U_ControlUnit/q[31]_i_10/O
                         net (fo=59, routed)          1.216    11.683    U_Core/U_ControlUnit/q_reg[0]_1
    SLICE_X3Y21          LUT6 (Prop_lut6_I1_O)        0.326    12.009 r  U_Core/U_ControlUnit/q[28]_i_5/O
                         net (fo=1, routed)           1.067    13.075    U_Core/U_ControlUnit/q[28]_i_5_n_0
    SLICE_X8Y23          LUT5 (Prop_lut5_I4_O)        0.124    13.199 r  U_Core/U_ControlUnit/q[28]_i_1__1/O
                         net (fo=2, routed)           0.576    13.776    U_Core/U_ControlUnit/D[26]
    SLICE_X10Y23         LUT6 (Prop_lut6_I4_O)        0.124    13.900 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_6/O
                         net (fo=2, routed)           0.482    14.382    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/DIC0
    SLICE_X10Y22         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         1.437    14.778    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X10Y22         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC/CLK
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X10Y22         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.828    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -14.382    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.478ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.189ns  (logic 1.998ns (21.743%)  route 7.191ns (78.257%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         1.564     5.085    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X15Y14         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  U_Core/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=77, routed)          0.914     6.455    U_ROM/Q[0]
    SLICE_X14Y13         LUT6 (Prop_lut6_I0_O)        0.124     6.579 r  U_ROM/q[12]_i_3/O
                         net (fo=1, routed)           0.412     6.991    U_ROM/q[12]_i_3_n_0
    SLICE_X13Y14         LUT3 (Prop_lut3_I1_O)        0.124     7.115 r  U_ROM/q[12]_i_2/O
                         net (fo=5, routed)           0.937     8.052    U_Core/U_ControlUnit/q[31]_i_3[0]
    SLICE_X10Y18         LUT5 (Prop_lut5_I4_O)        0.150     8.202 r  U_Core/U_ControlUnit/q[31]_i_9/O
                         net (fo=98, routed)          0.661     8.863    U_Core/U_ControlUnit/aluControl[0]
    SLICE_X8Y12          LUT6 (Prop_lut6_I4_O)        0.328     9.191 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_86/O
                         net (fo=1, routed)           0.436     9.627    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_86_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I1_O)        0.124     9.751 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_82/O
                         net (fo=5, routed)           0.597    10.349    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_82_n_0
    SLICE_X9Y13          LUT4 (Prop_lut4_I0_O)        0.118    10.467 r  U_Core/U_ControlUnit/q[31]_i_10/O
                         net (fo=59, routed)          1.344    11.810    U_Core/U_ControlUnit/q_reg[0]_1
    SLICE_X1Y16          LUT6 (Prop_lut6_I1_O)        0.326    12.136 r  U_Core/U_ControlUnit/q[13]_i_4/O
                         net (fo=1, routed)           0.693    12.829    U_Core/U_ControlUnit/q[13]_i_4_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I3_O)        0.124    12.953 r  U_Core/U_ControlUnit/q[13]_i_1__1/O
                         net (fo=2, routed)           0.703    13.656    U_Core/U_ControlUnit/D[11]
    SLICE_X8Y17          LUT6 (Prop_lut6_I4_O)        0.124    13.780 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.494    14.274    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/DIA1
    SLICE_X10Y16         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         1.444    14.785    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/WCLK
    SLICE_X10Y16         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X10Y16         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.752    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                         -14.274    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.186ns  (logic 1.998ns (21.751%)  route 7.188ns (78.249%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         1.564     5.085    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X15Y14         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  U_Core/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=77, routed)          0.914     6.455    U_ROM/Q[0]
    SLICE_X14Y13         LUT6 (Prop_lut6_I0_O)        0.124     6.579 r  U_ROM/q[12]_i_3/O
                         net (fo=1, routed)           0.412     6.991    U_ROM/q[12]_i_3_n_0
    SLICE_X13Y14         LUT3 (Prop_lut3_I1_O)        0.124     7.115 r  U_ROM/q[12]_i_2/O
                         net (fo=5, routed)           0.937     8.052    U_Core/U_ControlUnit/q[31]_i_3[0]
    SLICE_X10Y18         LUT5 (Prop_lut5_I4_O)        0.150     8.202 r  U_Core/U_ControlUnit/q[31]_i_9/O
                         net (fo=98, routed)          0.661     8.863    U_Core/U_ControlUnit/aluControl[0]
    SLICE_X8Y12          LUT6 (Prop_lut6_I4_O)        0.328     9.191 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_86/O
                         net (fo=1, routed)           0.436     9.627    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_86_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I1_O)        0.124     9.751 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_82/O
                         net (fo=5, routed)           0.597    10.349    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_82_n_0
    SLICE_X9Y13          LUT4 (Prop_lut4_I0_O)        0.118    10.467 r  U_Core/U_ControlUnit/q[31]_i_10/O
                         net (fo=59, routed)          1.344    11.810    U_Core/U_ControlUnit/q_reg[0]_1
    SLICE_X1Y16          LUT6 (Prop_lut6_I1_O)        0.326    12.136 r  U_Core/U_ControlUnit/q[13]_i_4/O
                         net (fo=1, routed)           0.693    12.829    U_Core/U_ControlUnit/q[13]_i_4_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I3_O)        0.124    12.953 r  U_Core/U_ControlUnit/q[13]_i_1__1/O
                         net (fo=2, routed)           0.703    13.656    U_Core/U_ControlUnit/D[11]
    SLICE_X8Y17          LUT6 (Prop_lut6_I4_O)        0.124    13.780 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.491    14.271    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/DIA1
    SLICE_X10Y17         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         1.443    14.784    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/WCLK
    SLICE_X10Y17         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X10Y17         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.751    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                         -14.271    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.182ns  (logic 1.998ns (21.759%)  route 7.184ns (78.241%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         1.564     5.085    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X15Y14         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  U_Core/U_DataPath/U_PC/q_reg[2]/Q
                         net (fo=77, routed)          0.914     6.455    U_ROM/Q[0]
    SLICE_X14Y13         LUT6 (Prop_lut6_I0_O)        0.124     6.579 r  U_ROM/q[12]_i_3/O
                         net (fo=1, routed)           0.412     6.991    U_ROM/q[12]_i_3_n_0
    SLICE_X13Y14         LUT3 (Prop_lut3_I1_O)        0.124     7.115 r  U_ROM/q[12]_i_2/O
                         net (fo=5, routed)           0.937     8.052    U_Core/U_ControlUnit/q[31]_i_3[0]
    SLICE_X10Y18         LUT5 (Prop_lut5_I4_O)        0.150     8.202 r  U_Core/U_ControlUnit/q[31]_i_9/O
                         net (fo=98, routed)          0.661     8.863    U_Core/U_ControlUnit/aluControl[0]
    SLICE_X8Y12          LUT6 (Prop_lut6_I4_O)        0.328     9.191 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_86/O
                         net (fo=1, routed)           0.436     9.627    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_86_n_0
    SLICE_X8Y12          LUT6 (Prop_lut6_I1_O)        0.124     9.751 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_82/O
                         net (fo=5, routed)           0.597    10.349    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_82_n_0
    SLICE_X9Y13          LUT4 (Prop_lut4_I0_O)        0.118    10.467 r  U_Core/U_ControlUnit/q[31]_i_10/O
                         net (fo=59, routed)          1.393    11.860    U_Core/U_ControlUnit/q_reg[0]_1
    SLICE_X3Y19          LUT6 (Prop_lut6_I1_O)        0.326    12.186 r  U_Core/U_ControlUnit/q[17]_i_4/O
                         net (fo=1, routed)           0.869    13.054    U_Core/U_ControlUnit/q[17]_i_4_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.124    13.178 r  U_Core/U_ControlUnit/q[17]_i_1__1/O
                         net (fo=2, routed)           0.444    13.622    U_Core/U_ControlUnit/D[15]
    SLICE_X13Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.746 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_5/O
                         net (fo=2, routed)           0.521    14.268    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/DIC1
    SLICE_X10Y16         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         1.444    14.785    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/WCLK
    SLICE_X10Y16         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC_D1/CLK
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X10Y16         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.761    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                         -14.268    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.498ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.199ns  (logic 1.862ns (20.242%)  route 7.337ns (79.758%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         1.564     5.085    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X14Y13         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  U_Core/U_DataPath/U_PC/q_reg[5]/Q
                         net (fo=76, routed)          1.065     6.669    U_ROM/Q[3]
    SLICE_X14Y15         LUT6 (Prop_lut6_I1_O)        0.124     6.793 f  U_ROM/q[13]_i_3/O
                         net (fo=1, routed)           0.617     7.409    U_ROM/q[13]_i_3_n_0
    SLICE_X14Y15         LUT5 (Prop_lut5_I0_O)        0.124     7.533 f  U_ROM/q[13]_i_2/O
                         net (fo=5, routed)           0.766     8.300    U_Core/U_DataPath/U_PC/q_reg[27]_0[11]
    SLICE_X14Y14         LUT4 (Prop_lut4_I2_O)        0.124     8.424 r  U_Core/U_DataPath/U_PC/q[31]_i_17/O
                         net (fo=1, routed)           0.161     8.584    U_Core/U_ControlUnit/q_reg[2]_6
    SLICE_X14Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.708 r  U_Core/U_ControlUnit/q[31]_i_6__0/O
                         net (fo=34, routed)          0.534     9.242    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X10Y14         LUT3 (Prop_lut3_I1_O)        0.124     9.366 f  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_69/O
                         net (fo=39, routed)          0.905    10.272    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X8Y17          LUT2 (Prop_lut2_I1_O)        0.148    10.420 r  U_Core/U_ControlUnit/q[30]_i_3/O
                         net (fo=31, routed)          1.329    11.749    U_Core/U_ControlUnit/q[30]_i_3_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I0_O)        0.328    12.077 r  U_Core/U_ControlUnit/q[15]_i_3/O
                         net (fo=1, routed)           0.923    13.000    U_Core/U_ControlUnit/q[15]_i_3_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I2_O)        0.124    13.124 r  U_Core/U_ControlUnit/q[15]_i_1__1/O
                         net (fo=2, routed)           0.690    13.814    U_Core/U_ControlUnit/D[13]
    SLICE_X10Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.938 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_3/O
                         net (fo=2, routed)           0.346    14.284    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/DIB1
    SLICE_X10Y16         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         1.444    14.785    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/WCLK
    SLICE_X10Y16         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB_D1/CLK
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X10Y16         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.782    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                         -14.284    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.195ns  (logic 1.862ns (20.249%)  route 7.333ns (79.751%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         1.564     5.085    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X14Y13         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  U_Core/U_DataPath/U_PC/q_reg[5]/Q
                         net (fo=76, routed)          1.065     6.669    U_ROM/Q[3]
    SLICE_X14Y15         LUT6 (Prop_lut6_I1_O)        0.124     6.793 f  U_ROM/q[13]_i_3/O
                         net (fo=1, routed)           0.617     7.409    U_ROM/q[13]_i_3_n_0
    SLICE_X14Y15         LUT5 (Prop_lut5_I0_O)        0.124     7.533 f  U_ROM/q[13]_i_2/O
                         net (fo=5, routed)           0.766     8.300    U_Core/U_DataPath/U_PC/q_reg[27]_0[11]
    SLICE_X14Y14         LUT4 (Prop_lut4_I2_O)        0.124     8.424 r  U_Core/U_DataPath/U_PC/q[31]_i_17/O
                         net (fo=1, routed)           0.161     8.584    U_Core/U_ControlUnit/q_reg[2]_6
    SLICE_X14Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.708 r  U_Core/U_ControlUnit/q[31]_i_6__0/O
                         net (fo=34, routed)          0.534     9.242    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X10Y14         LUT3 (Prop_lut3_I1_O)        0.124     9.366 f  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_69/O
                         net (fo=39, routed)          0.905    10.272    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X8Y17          LUT2 (Prop_lut2_I1_O)        0.148    10.420 r  U_Core/U_ControlUnit/q[30]_i_3/O
                         net (fo=31, routed)          1.329    11.749    U_Core/U_ControlUnit/q[30]_i_3_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I0_O)        0.328    12.077 r  U_Core/U_ControlUnit/q[15]_i_3/O
                         net (fo=1, routed)           0.923    13.000    U_Core/U_ControlUnit/q[15]_i_3_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I2_O)        0.124    13.124 r  U_Core/U_ControlUnit/q[15]_i_1__1/O
                         net (fo=2, routed)           0.690    13.814    U_Core/U_ControlUnit/D[13]
    SLICE_X10Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.938 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_3/O
                         net (fo=2, routed)           0.343    14.281    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/DIB1
    SLICE_X10Y17         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         1.443    14.784    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/WCLK
    SLICE_X10Y17         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMB_D1/CLK
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X10Y17         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.781    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                         -14.281    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.241ns  (logic 1.862ns (20.149%)  route 7.379ns (79.851%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         1.564     5.085    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X14Y13         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  U_Core/U_DataPath/U_PC/q_reg[5]/Q
                         net (fo=76, routed)          1.065     6.669    U_ROM/Q[3]
    SLICE_X14Y15         LUT6 (Prop_lut6_I1_O)        0.124     6.793 f  U_ROM/q[13]_i_3/O
                         net (fo=1, routed)           0.617     7.409    U_ROM/q[13]_i_3_n_0
    SLICE_X14Y15         LUT5 (Prop_lut5_I0_O)        0.124     7.533 f  U_ROM/q[13]_i_2/O
                         net (fo=5, routed)           0.766     8.300    U_Core/U_DataPath/U_PC/q_reg[27]_0[11]
    SLICE_X14Y14         LUT4 (Prop_lut4_I2_O)        0.124     8.424 r  U_Core/U_DataPath/U_PC/q[31]_i_17/O
                         net (fo=1, routed)           0.161     8.584    U_Core/U_ControlUnit/q_reg[2]_6
    SLICE_X14Y14         LUT6 (Prop_lut6_I0_O)        0.124     8.708 r  U_Core/U_ControlUnit/q[31]_i_6__0/O
                         net (fo=34, routed)          0.534     9.242    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X10Y14         LUT3 (Prop_lut3_I1_O)        0.124     9.366 f  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_69/O
                         net (fo=39, routed)          0.905    10.272    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X8Y17          LUT2 (Prop_lut2_I1_O)        0.148    10.420 r  U_Core/U_ControlUnit/q[30]_i_3/O
                         net (fo=31, routed)          1.438    11.858    U_Core/U_ControlUnit/q[30]_i_3_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I0_O)        0.328    12.186 r  U_Core/U_ControlUnit/q[22]_i_3/O
                         net (fo=1, routed)           0.607    12.793    U_Core/U_ControlUnit/q[22]_i_3_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I2_O)        0.124    12.917 r  U_Core/U_ControlUnit/q[22]_i_1__1/O
                         net (fo=2, routed)           0.664    13.581    U_Core/U_ControlUnit/D[20]
    SLICE_X11Y22         LUT6 (Prop_lut6_I4_O)        0.124    13.705 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_6/O
                         net (fo=2, routed)           0.622    14.326    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/DIC0
    SLICE_X10Y19         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         1.440    14.781    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X10Y19         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC/CLK
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X10Y19         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.831    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -14.326    
  -------------------------------------------------------------------
                         slack                                  0.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_APB_Master/temp_wdata_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ram/mem_reg/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.440%)  route 0.299ns (64.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         0.562     1.445    u_APB_Master/clk_IBUF_BUFG
    SLICE_X12Y15         FDCE                                         r  u_APB_Master/temp_wdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  u_APB_Master/temp_wdata_reg[14]/Q
                         net (fo=12, routed)          0.299     1.908    u_ram/Q[14]
    RAMB36_X0Y4          RAMB36E1                                     r  u_ram/mem_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         0.863     1.991    u_ram/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.513    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.296     1.809    u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_GPIOA/u_APB_SlaveIntf_GPIO/slv_reg0_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GPIOA/u_APB_SlaveIntf_GPIO/PRDATA_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         0.564     1.447    u_GPIOA/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X13Y10         FDCE                                         r  u_GPIOA/u_APB_SlaveIntf_GPIO/slv_reg0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  u_GPIOA/u_APB_SlaveIntf_GPIO/slv_reg0_reg[14]/Q
                         net (fo=1, routed)           0.054     1.642    u_GPIOA/u_APB_SlaveIntf_GPIO/slv_reg0_reg_n_0_[14]
    SLICE_X12Y10         LUT4 (Prop_lut4_I2_O)        0.045     1.687 r  u_GPIOA/u_APB_SlaveIntf_GPIO/PRDATA[14]_i_1/O
                         net (fo=1, routed)           0.000     1.687    u_GPIOA/u_APB_SlaveIntf_GPIO/p_0_in[14]
    SLICE_X12Y10         FDRE                                         r  u_GPIOA/u_APB_SlaveIntf_GPIO/PRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         0.834     1.961    u_GPIOA/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X12Y10         FDRE                                         r  u_GPIOA/u_APB_SlaveIntf_GPIO/PRDATA_reg[14]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X12Y10         FDRE (Hold_fdre_C_D)         0.121     1.581    u_GPIOA/u_APB_SlaveIntf_GPIO/PRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_GPIOA/u_APB_SlaveIntf_GPIO/slv_reg2_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GPIOA/u_APB_SlaveIntf_GPIO/PRDATA_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         0.554     1.437    u_GPIOA/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X13Y26         FDCE                                         r  u_GPIOA/u_APB_SlaveIntf_GPIO/slv_reg2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  u_GPIOA/u_APB_SlaveIntf_GPIO/slv_reg2_reg[17]/Q
                         net (fo=1, routed)           0.054     1.632    u_GPIOA/u_APB_SlaveIntf_GPIO/slv_reg2_reg_n_0_[17]
    SLICE_X12Y26         LUT4 (Prop_lut4_I0_O)        0.045     1.677 r  u_GPIOA/u_APB_SlaveIntf_GPIO/PRDATA[17]_i_1/O
                         net (fo=1, routed)           0.000     1.677    u_GPIOA/u_APB_SlaveIntf_GPIO/p_0_in[17]
    SLICE_X12Y26         FDRE                                         r  u_GPIOA/u_APB_SlaveIntf_GPIO/PRDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         0.821     1.948    u_GPIOA/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  u_GPIOA/u_APB_SlaveIntf_GPIO/PRDATA_reg[17]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X12Y26         FDRE (Hold_fdre_C_D)         0.121     1.571    u_GPIOA/u_APB_SlaveIntf_GPIO/PRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg2_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         0.554     1.437    u_GPIOC/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X11Y26         FDCE                                         r  u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg2_reg[21]/Q
                         net (fo=1, routed)           0.054     1.632    u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg2_reg_n_0_[21]
    SLICE_X10Y26         LUT4 (Prop_lut4_I0_O)        0.045     1.677 r  u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA[21]_i_1__1/O
                         net (fo=1, routed)           0.000     1.677    u_GPIOC/u_APB_SlaveIntf_GPIO/p_0_in[21]
    SLICE_X10Y26         FDRE                                         r  u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         0.821     1.948    u_GPIOC/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X10Y26         FDRE                                         r  u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[21]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X10Y26         FDRE (Hold_fdre_C_D)         0.121     1.571    u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg2_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         0.587     1.470    u_GPIOC/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X3Y30          FDCE                                         r  u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg2_reg[27]/Q
                         net (fo=1, routed)           0.054     1.665    u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg2_reg_n_0_[27]
    SLICE_X2Y30          LUT4 (Prop_lut4_I0_O)        0.045     1.710 r  u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA[27]_i_1__1/O
                         net (fo=1, routed)           0.000     1.710    u_GPIOC/u_APB_SlaveIntf_GPIO/p_0_in[27]
    SLICE_X2Y30          FDRE                                         r  u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         0.856     1.983    u_GPIOC/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[27]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.121     1.604    u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_GPIOD/u_APB_SlaveIntf_GPIO/slv_reg0_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GPIOD/u_APB_SlaveIntf_GPIO/PRDATA_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         0.565     1.448    u_GPIOD/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X15Y7          FDCE                                         r  u_GPIOD/u_APB_SlaveIntf_GPIO/slv_reg0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  u_GPIOD/u_APB_SlaveIntf_GPIO/slv_reg0_reg[20]/Q
                         net (fo=1, routed)           0.054     1.643    u_GPIOD/u_APB_SlaveIntf_GPIO/slv_reg0_reg_n_0_[20]
    SLICE_X14Y7          LUT4 (Prop_lut4_I2_O)        0.045     1.688 r  u_GPIOD/u_APB_SlaveIntf_GPIO/PRDATA[20]_i_1__2/O
                         net (fo=1, routed)           0.000     1.688    u_GPIOD/u_APB_SlaveIntf_GPIO/p_0_in[20]
    SLICE_X14Y7          FDRE                                         r  u_GPIOD/u_APB_SlaveIntf_GPIO/PRDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         0.835     1.962    u_GPIOD/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X14Y7          FDRE                                         r  u_GPIOD/u_APB_SlaveIntf_GPIO/PRDATA_reg[20]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X14Y7          FDRE (Hold_fdre_C_D)         0.121     1.582    u_GPIOD/u_APB_SlaveIntf_GPIO/PRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_APB_Master/temp_wdata_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ram/mem_reg/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.164ns (34.166%)  route 0.316ns (65.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         0.562     1.445    u_APB_Master/clk_IBUF_BUFG
    SLICE_X12Y15         FDCE                                         r  u_APB_Master/temp_wdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  u_APB_Master/temp_wdata_reg[12]/Q
                         net (fo=12, routed)          0.316     1.925    u_ram/Q[12]
    RAMB36_X0Y4          RAMB36E1                                     r  u_ram/mem_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         0.863     1.991    u_ram/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.513    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.296     1.809    u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_APB_Master/temp_wdata_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ram/mem_reg/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.279%)  route 0.341ns (70.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         0.581     1.464    u_APB_Master/clk_IBUF_BUFG
    SLICE_X5Y26          FDCE                                         r  u_APB_Master/temp_wdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  u_APB_Master/temp_wdata_reg[29]/Q
                         net (fo=12, routed)          0.341     1.946    u_ram/Q[29]
    RAMB36_X0Y4          RAMB36E1                                     r  u_ram/mem_reg/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         0.863     1.991    u_ram/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.513    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[29])
                                                      0.296     1.809    u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg0_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         0.559     1.442    u_GPIOC/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X15Y31         FDCE                                         r  u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg0_reg[11]/Q
                         net (fo=1, routed)           0.087     1.670    u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg0_reg_n_0_[11]
    SLICE_X14Y31         LUT4 (Prop_lut4_I2_O)        0.045     1.715 r  u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA[11]_i_1__1/O
                         net (fo=1, routed)           0.000     1.715    u_GPIOC/u_APB_SlaveIntf_GPIO/p_0_in[11]
    SLICE_X14Y31         FDRE                                         r  u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         0.827     1.954    u_GPIOC/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X14Y31         FDRE                                         r  u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[11]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X14Y31         FDRE (Hold_fdre_C_D)         0.120     1.575    u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg2_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         0.587     1.470    u_GPIOC/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X3Y30          FDCE                                         r  u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg2_reg[13]/Q
                         net (fo=1, routed)           0.087     1.698    u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg2_reg_n_0_[13]
    SLICE_X2Y30          LUT4 (Prop_lut4_I0_O)        0.045     1.743 r  u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA[13]_i_1__1/O
                         net (fo=1, routed)           0.000     1.743    u_GPIOC/u_APB_SlaveIntf_GPIO/p_0_in[13]
    SLICE_X2Y30          FDRE                                         r  u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=959, routed)         0.856     1.983    u_GPIOC/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[13]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.120     1.603    u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4    u_ram/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X10Y14   U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y13   U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X10Y14   U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y13   U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y12    U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y12    U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y19    U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y19    U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[15]/C
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y12   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y11   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y11   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y11   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y11   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y11   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y11   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y11   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y11   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y12   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y16   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y16   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y16   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y16   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y16   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y16   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y16   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y16   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y19   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y19   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA_D1/CLK



