# Reading C:/my/modeltech64_10.2/tcl/vsim/pref.tcl 
# //  ModelSim SE-64 10.2 Feb  2 2013 
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# OpenFile D:/FPGA/altera13.0project/key_edge/sim/key_edge.mpf 
# Loading project key_edge
# Compile of key_edge.v was successful.
# Compile of key_edge_tb.v was successful.
# 2 compiles, 0 failed with no errors. 
vsim -novopt work.key_edge_tb
# vsim -novopt work.key_edge_tb 
# Refreshing D:/FPGA/altera13.0project/key_edge/sim/work.key_edge_tb
# Loading work.key_edge_tb
# Refreshing D:/FPGA/altera13.0project/key_edge/sim/work.key_edge
# Loading work.key_edge
# ** Warning: (vsim-3017) D:/FPGA/altera13.0project/key_edge/design/key_edge_tb.v(37): [TFMPC] - Too few port connections. Expected 5, found 4.
# 
#         Region: /key_edge_tb/key_edge_inst
# ** Warning: (vsim-3722) D:/FPGA/altera13.0project/key_edge/design/key_edge_tb.v(37): [TFMPC] - Missing connection for port 'key_negedge'.
# 
add wave -position insertpoint sim:/key_edge_tb/*
add wave -position insertpoint sim:/key_edge_tb/key_edge_inst/*
run
run
restart
# ** Warning: (vsim-3017) D:/FPGA/altera13.0project/key_edge/design/key_edge_tb.v(37): [TFMPC] - Too few port connections. Expected 5, found 4.
# 
#         Region: /key_edge_tb/key_edge_inst
# ** Warning: (vsim-3722) D:/FPGA/altera13.0project/key_edge/design/key_edge_tb.v(37): [TFMPC] - Missing connection for port 'key_negedge'.
# 
run
# Causality operation skipped due to absence of debug database file
