#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Oct 24 21:49:55 2018
# Process ID: 19692
# Current directory: E:/_Vorlesungen/ECM/ECM_CSY/14_Github/csy_lab/vivado_apps/project_csy
# Command line: vivado.exe E:\_Vorlesungen\ECM\ECM_CSY\14_Github\csy_lab\vivado_apps\project_csy\project_csy.xpr
# Log file: E:/_Vorlesungen/ECM/ECM_CSY/14_Github/csy_lab/vivado_apps/project_csy/vivado.log
# Journal file: E:/_Vorlesungen/ECM/ECM_CSY/14_Github/csy_lab/vivado_apps/project_csy\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/_Vorlesungen/ECM/ECM_CSY/14_Github/csy_lab/vivado_apps/project_csy/project_csy.xpr
INFO: [Project 1-313] Project file moved from 'D:/ECM_DCD/username/apps/project_csy' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/_Vorlesungen/ECM/ECM_CSY/14_Github/csy_lab/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 924.355 ; gain = 180.781
open_bd_design {E:/_Vorlesungen/ECM/ECM_CSY/14_Github/csy_lab/vivado_apps/project_csy/project_csy.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- fh-joanneum.local:user:axi_mst_sbus_bridge:1.0 - axi_mst_sbus_bridge_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- fh-joanneum.local:user:csy_core:1.0 - csy_core_0
Successfully read diagram <system> from BD file <E:/_Vorlesungen/ECM/ECM_CSY/14_Github/csy_lab/vivado_apps/project_csy/project_csy.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 928.512 ; gain = 0.000
update_compile_order -fileset sources_1
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/_Vorlesungen/ECM/ECM_CSY/14_Github/csy_lab/ip_repo'.
config_ip_cache -import_from_project -use_cache_location D:/ECM_DCD/username/apps/project_csy/project_csy.cache/ip
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP system_processing_system7_0_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP system_rst_ps7_0_100M_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP system_axi_smc_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP system_axi_mst_sbus_bridge_0_0
update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 24 21:51:21 2018...
