/*
 *
 * Copyright 2021-2026 Software Radio Systems Limited
 *
 * By using this file, you agree to the terms and conditions set
 * forth in the LICENSE file which can be found at the top level of
 * the distribution.
 *
 */

#include "tests/unittests/scheduler/test_utils/scheduler_test_suite.h"
#include "uci_test_utils.h"
#include "ocudu/ran/pucch/pucch_configuration.h"
#include "ocudu/support/test_utils.h"
#include <gtest/gtest.h>

using namespace ocudu;

/////////////  Test SR scheduling   /////////////

class uci_sched_sr_test : public ::testing::TestWithParam<sr_periodicity>
{
public:
  uci_sched_sr_test() :
    sr_period(GetParam()),
    sr_offset(test_rgen::uniform_int<unsigned>(0, sr_periodicity_to_slot(GetParam()) - 1)),
    t_bench{test_bench_params{.pucch_res_common = pucch_res_common,
                              .n_cces           = n_cces,
                              .sr_period        = sr_period,
                              .sr_offset        = sr_offset}}
  {
    static constexpr max_pucch_code_rate max_code_rate = max_pucch_code_rate::dot_25;

    csi_offset = std::get<csi_report_config::periodic_or_semi_persistent_report_on_pucch>(
                     t_bench.get_main_ue().get_pcell().cfg().csi_meas_cfg()->csi_report_cfg_list[0].report_cfg_type)
                     .report_slot_offset;

    csi_period = std::get<csi_report_config::periodic_or_semi_persistent_report_on_pucch>(
                     t_bench.get_main_ue().get_pcell().cfg().csi_meas_cfg()->csi_report_cfg_list[0].report_cfg_type)
                     .report_slot_period;

    // Set the expected SR grant to the SR resource.
    pucch_sr_only_test = test_helpers::make_ded_pucch_info(
        t_bench.cell_cfg, t_bench.cell_cfg.ded_pucch_resources[6], {.sr_bits = sr_nof_bits::one}, max_code_rate);

    // Set the expected HARQ CSI grant to the CSI resource.
    pucch_sr_csi_test =
        test_helpers::make_ded_pucch_info(t_bench.cell_cfg,
                                          t_bench.cell_cfg.ded_pucch_resources[14],
                                          {.sr_bits = sr_nof_bits::one, .csi_part1_nof_bits = default_csi_part1_bits},
                                          max_code_rate);
  }

protected:
  // Parametrized variables.
  sr_periodicity sr_period;
  unsigned       sr_offset;
  // Helper variables.
  csi_report_periodicity csi_period;
  unsigned               csi_offset;
  unsigned               pucch_res_common{11};
  unsigned               n_cces{0};
  test_bench             t_bench;
  // Expected PUCCH grants to be verified in the test.
  pucch_info pucch_sr_only_test;
  pucch_info pucch_sr_csi_test;

  static constexpr unsigned default_csi_part1_bits = 4;
};

TEST_P(uci_sched_sr_test, test_different_periods)
{
  // Check at the allocation for at least 2 the size of the resource grid.
  const unsigned nof_slots_to_test =
      std::max(sr_periodicity_to_slot(sr_period) * 4, static_cast<unsigned>(t_bench.res_grid.RING_ALLOCATOR_SIZE) * 2);

  // Randomize initial slot, as the UCI scheduler will be called only after the UE is added.
  const auto starting_slot = test_rgen::uniform_int<unsigned>(0, 1000U);
  for (unsigned sl_cnt = starting_slot; sl_cnt < starting_slot + nof_slots_to_test; ++sl_cnt) {
    t_bench.uci_sched.run_slot(t_bench.res_grid);
    if ((t_bench.sl_tx - sr_offset).to_uint() % sr_periodicity_to_slot(sr_period) == 0) {
      ASSERT_EQ(1, t_bench.res_grid[0].result.ul.pucchs.size());
      // The scheduler allocates:
      // - SR only on slots that are for SR only.
      // - CSI + SR on slots that are for CSI + SR.
      if ((t_bench.sl_tx - csi_offset).to_uint() % csi_report_periodicity_to_uint(csi_period) == 0) {
        ASSERT_TRUE(
            find_pucch_pdu(t_bench.res_grid[0].result.ul.pucchs, [&expected = pucch_sr_csi_test](const auto& pdu) {
              return pucch_info_match(expected, pdu);
            }));
      } else {
        ASSERT_TRUE(
            find_pucch_pdu(t_bench.res_grid[0].result.ul.pucchs, [&expected = pucch_sr_only_test](const auto& pdu) {
              return pucch_info_match(expected, pdu);
            }));
      }
    }
    // Update the slot indicator.
    t_bench.slot_indication(++t_bench.sl_tx);
  }
}

INSTANTIATE_TEST_SUITE_P(test_sr_sched_different_periods_offsets,
                         uci_sched_sr_test,
                         testing::Values(sr_periodicity::sl_1,
                                         sr_periodicity::sl_2,
                                         sr_periodicity::sl_4,
                                         sr_periodicity::sl_5,
                                         sr_periodicity::sl_8,
                                         sr_periodicity::sl_16,
                                         sr_periodicity::sl_20,
                                         sr_periodicity::sl_40,
                                         sr_periodicity::sl_80,
                                         sr_periodicity::sl_160,
                                         sr_periodicity::sl_320,
                                         sr_periodicity::sl_640));

/////////////  Test CSI scheduling   /////////////

class uci_sched_csi_test : public ::testing::TestWithParam<csi_report_periodicity>
{
public:
  uci_sched_csi_test() :
    csi_period(GetParam()),
    csi_offset(test_rgen::uniform_int<unsigned>(0, csi_report_periodicity_to_uint(GetParam()) - 1)),
    t_bench{test_bench_params{.csi_period = csi_period, .csi_offset = csi_offset}}
  {
    static constexpr max_pucch_code_rate max_code_rate = max_pucch_code_rate::dot_25;

    sr_period = sr_periodicity_to_slot(
        t_bench.get_main_ue().get_pcell().cfg().init_bwp().ul_ded->pucch_cfg.value().sr_res_list[0].period);

    sr_offset = t_bench.get_main_ue().get_pcell().cfg().init_bwp().ul_ded->pucch_cfg.value().sr_res_list[0].offset;

    // In the slots with SR + CSI, the expected format is Format 2.
    pucch_csi_and_sr_test =
        test_helpers::make_ded_pucch_info(t_bench.cell_cfg,
                                          t_bench.cell_cfg.ded_pucch_resources[14],
                                          {.sr_bits = sr_nof_bits::one, .csi_part1_nof_bits = default_csi_part1_bits},
                                          max_code_rate);

    pucch_csi_only_test                  = pucch_csi_and_sr_test;
    pucch_csi_only_test.uci_bits.sr_bits = sr_nof_bits::no_sr;
  }

protected:
  // Parametrized variables.
  csi_report_periodicity csi_period;
  unsigned               csi_offset;
  // Helper variables.
  unsigned   sr_period;
  unsigned   sr_offset{0};
  test_bench t_bench;
  // Expected PUCCH grants to be verified in the test.
  pucch_info pucch_csi_and_sr_test;
  pucch_info pucch_csi_only_test;

  static constexpr unsigned default_csi_part1_bits = 4;
};

TEST_P(uci_sched_csi_test, test_different_periods)
{
  // Check at the allocation for at least 2 the size of the resource grid.
  const unsigned nof_slots_to_test = std::max(csi_report_periodicity_to_uint(csi_period) * 8,
                                              static_cast<unsigned>(t_bench.res_grid.max_ul_slot_alloc_delay) * 2);

  // Randomize initial slot, as the UCI scheduler will be called only after the UE is added.
  const auto starting_slot = test_rgen::uniform_int<unsigned>(0, 1000U);
  for (unsigned sl_cnt = starting_slot; sl_cnt < starting_slot + nof_slots_to_test; ++sl_cnt) {
    t_bench.uci_sched.run_slot(t_bench.res_grid);
    if ((t_bench.sl_tx - csi_offset).to_uint() % csi_report_periodicity_to_uint(csi_period) == 0) {
      ASSERT_EQ(1, t_bench.res_grid[0].result.ul.pucchs.size());
      // The scheduler allocates:
      // - CSI only on slots that are for CSI only.
      // - CSI + SR on slots that are for CSI + SR.
      if ((t_bench.sl_tx - sr_offset).to_uint() % sr_period == 0) {
        ASSERT_TRUE(
            find_pucch_pdu(t_bench.res_grid[0].result.ul.pucchs, [&expected = pucch_csi_and_sr_test](const auto& pdu) {
              return pucch_info_match(expected, pdu);
            }));
      } else {
        ASSERT_TRUE(
            find_pucch_pdu(t_bench.res_grid[0].result.ul.pucchs, [&expected = pucch_csi_only_test](const auto& pdu) {
              return pucch_info_match(expected, pdu);
            }));
      }
    }
    // Update the slot indicator.
    t_bench.slot_indication(++t_bench.sl_tx);
  }
}

INSTANTIATE_TEST_SUITE_P(test_csi_sched_different_periods_offsets,
                         uci_sched_csi_test,
                         testing::Values(csi_report_periodicity::slots4,
                                         csi_report_periodicity::slots5,
                                         csi_report_periodicity::slots8,
                                         csi_report_periodicity::slots10,
                                         csi_report_periodicity::slots16,
                                         csi_report_periodicity::slots20,
                                         csi_report_periodicity::slots40,
                                         csi_report_periodicity::slots80,
                                         csi_report_periodicity::slots160,
                                         csi_report_periodicity::slots320));

/////////////  Test UCI with UE reconfiguration   /////////////

class uci_sched_reconf_test : public ::testing::TestWithParam<std::optional<csi_report_periodicity>>
{
public:
  uci_sched_reconf_test() : t_bench{test_bench_params{.csi_period = GetParam()}} {}

protected:
  // Helper variables.
  unsigned   sr_period_slots{sr_periodicity_to_slot(test_bench_params().sr_period)};
  unsigned   sr_offset{test_bench_params().sr_offset};
  test_bench t_bench;
};

TEST_P(uci_sched_reconf_test, after_ue_reconf_uci_doesnt_stopped_being_scheduled)
{
  const unsigned nof_slots_to_test = sr_period_slots * 4;

  for (unsigned sl_cnt = 0; sl_cnt < nof_slots_to_test; ++sl_cnt) {
    t_bench.uci_sched.run_slot(t_bench.res_grid);
    if ((t_bench.sl_tx - sr_offset).to_uint() % sr_period_slots == 0) {
      ASSERT_EQ(1, t_bench.res_grid[0].result.ul.pucchs.size());
    }
    // Update the slot indicator.
    t_bench.slot_indication(++t_bench.sl_tx);
  }

  // This is the reconfiguration of the UE; we are interested in checking that the UCI scheduler does not crash
  // after the reconfiguration, more than the testing that the configuration has been changed.
  t_bench.uci_sched.reconf_ue(t_bench.get_main_ue().get_pcell().cfg(), t_bench.get_main_ue().get_pcell().cfg());

  // After reconfiguration, the UCI scheduler should still be able to schedule the UCI.
  for (unsigned sl_cnt = 0; sl_cnt < nof_slots_to_test; ++sl_cnt) {
    t_bench.uci_sched.run_slot(t_bench.res_grid);
    if ((t_bench.sl_tx - sr_offset).to_uint() % sr_period_slots == 0) {
      ASSERT_EQ(1, t_bench.res_grid[0].result.ul.pucchs.size());
    }
    // Update the slot indicator.
    t_bench.slot_indication(++t_bench.sl_tx);
  }
}

INSTANTIATE_TEST_SUITE_P(test_with_and_without_csi,
                         uci_sched_reconf_test,
                         testing::Values(std::nullopt, csi_report_periodicity::slots320));
