[
#  OPER,               ENCODING, ALUOP, ALU1, ALU2,  WBSEL, WB, CMPOP, BRANCH, JUMP, STORE,  LSUOP 
[   LUI, '?????_??_???_0110111',     X,    X,    X,   UIMM,  1,     X,      0,    0,     0,      X],
[ AUIPC, '?????_??_???_0010111',   ADD, UIMM,   PC, ALURES,  1,     X,      0,    0,     0,      X],

[   JAL, '?????_??_???_1101111',   ADD, JIMM,   PC, PC_INC,  1,     X,      0,    1,     0,      X],
[  JALR, '?????_??_000_1100111',   ADD, REG1, IIMM, PC_INC,  1,     X,      0,    1,     0,      X],
[   BEQ, '?????_??_000_1100011',   ADD, BIMM,   PC,      X,  0,   BEQ,      1,    0,     0,      X],
[   BNE, '?????_??_001_1100011',   ADD, BIMM,   PC,      X,  0,   BNE,      1,    0,     0,      X],
[   BLT, '?????_??_100_1100011',   ADD, BIMM,   PC,      X,  0,   BLT,      1,    0,     0,      X],
[   BGE, '?????_??_101_1100011',   ADD, BIMM,   PC,      X,  0,   BGE,      1,    0,     0,      X],
[  BLTU, '?????_??_110_1100011',   ADD, BIMM,   PC,      X,  0,  BLTU,      1,    0,     0,      X],
[  BGEU, '?????_??_111_1100011',   ADD, BIMM,   PC,      X,  0,  BGEU,      1,    0,     0,      X],

[    LB, '?????_??_000_0000011',   ADD, REG1, IIMM,    LSU,  1,     X,      0,    0,     0,      B],
[    LH, '?????_??_001_0000011',   ADD, REG1, IIMM,    LSU,  1,     X,      0,    0,     0,      H],
[    LW, '?????_??_010_0000011',   ADD, REG1, IIMM,    LSU,  1,     X,      0,    0,     0,      W],
[   LBU, '?????_??_100_0000011',   ADD, REG1, IIMM,    LSU,  1,     X,      0,    0,     0,     BU],
[   LHU, '?????_??_101_0000011',   ADD, REG1, IIMM,    LSU,  1,     X,      0,    0,     0,     HU],
[    SB, '?????_??_000_0100011',   ADD, REG1, SIMM,      X,  0,     X,      0,    0,     1,      B],
[    SH, '?????_??_001_0100011',   ADD, REG1, SIMM,      X,  0,     X,      0,    0,     1,      H],
[    SW, '?????_??_010_0100011',   ADD, REG1, SIMM,      X,  0,     X,      0,    0,     1,      W],

[  ADDI, '?????_??_000_0010011',   ADD, REG1, IIMM, ALURES,  1,     X,      0,    0,     0,      X],
[  SLTI, '?????_??_010_0010011',   SLT, REG1, IIMM, ALURES,  1,     X,      0,    0,     0,      X],
[ SLTIU, '?????_??_011_0010011',  SLTU, REG1, IIMM, ALURES,  1,     X,      0,    0,     0,      X],
[  XORI, '?????_??_100_0010011',   XOR, REG1, IIMM, ALURES,  1,     X,      0,    0,     0,      X],
[   ORI, '?????_??_110_0010011',    OR, REG1, IIMM, ALURES,  1,     X,      0,    0,     0,      X],
[  ANDI, '?????_??_111_0010011',   AND, REG1, IIMM, ALURES,  1,     X,      0,    0,     0,      X],
# shamt not implemented
# [  SLLI,
# [  SRLI,
# [  SRAI,

[   ADD, '00000_00_000_0110011',   ADD, REG1, REG2, ALURES,  1,     X,      0,    0,     0,      X],
[   SUB, '01000_00_000_0110011',   SUB, REG1, REG2, ALURES,  1,     X,      0,    0,     0,      X],
[   SLL, '00000_00_001_0110011',   SLL, REG1, REG2, ALURES,  1,     X,      0,    0,     0,      X],
[   SLT, '00000_00_010_0110011',   SLT, REG1, REG2, ALURES,  1,     X,      0,    0,     0,      X],
[  SLTU, '00000_00_011_0110011',  SLTU, REG1, REG2, ALURES,  1,     X,      0,    0,     0,      X],
[   XOR, '00000_00_100_0110011',   XOR, REG1, REG2, ALURES,  1,     X,      0,    0,     0,      X],
[   SRL, '00000_00_101_0110011',   SRL, REG1, REG2, ALURES,  1,     X,      0,    0,     0,      X],
[   SRA, '01000_00_101_0110011',   SRA, REG1, REG2, ALURES,  1,     X,      0,    0,     0,      X],
[    OR, '00000_00_110_0110011',    OR, REG1, REG2, ALURES,  1,     X,      0,    0,     0,      X],
[   AND, '00000_00_111_0110011',   AND, REG1, REG2, ALURES,  1,     X,      0,    0,     0,      X],
]

