{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1506341311696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1506341311697 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 25 14:08:31 2017 " "Processing started: Mon Sep 25 14:08:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1506341311697 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341311697 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341311697 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1506341311947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ALU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "/home/guillaume/ArchOrd/Lab01/quartus/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506341323297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub-synth " "Found design unit 1: add_sub-synth" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506341323663 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506341323663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/guillaume/ArchOrd/Lab01/vhdl/comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/guillaume/ArchOrd/Lab01/vhdl/comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-synth " "Found design unit 1: comparator-synth" {  } { { "../vhdl/comparator.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/comparator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506341323664 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../vhdl/comparator.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/comparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506341323664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_unit-synth " "Found design unit 1: logic_unit-synth" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506341323665 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic_unit " "Found entity 1: logic_unit" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506341323665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/guillaume/ArchOrd/Lab01/vhdl/multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/guillaume/ArchOrd/Lab01/vhdl/multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer-synth " "Found design unit 1: multiplexer-synth" {  } { { "../vhdl/multiplexer.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/multiplexer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506341323665 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "../vhdl/multiplexer.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/multiplexer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506341323665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/guillaume/ArchOrd/Lab01/vhdl/shift_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/guillaume/ArchOrd/Lab01/vhdl/shift_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_unit-synth " "Found design unit 1: shift_unit-synth" {  } { { "../vhdl/shift_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/shift_unit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506341323666 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_unit " "Found entity 1: shift_unit" {  } { { "../vhdl/shift_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/shift_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506341323666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323666 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1506341323732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer multiplexer:multiplexer_0 " "Elaborating entity \"multiplexer\" for hierarchy \"multiplexer:multiplexer_0\"" {  } { { "ALU.bdf" "multiplexer_0" { Schematic "/home/guillaume/ArchOrd/Lab01/quartus/ALU.bdf" { { -168 544 648 -32 "multiplexer_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506341323734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub add_sub:add_sub_0 " "Elaborating entity \"add_sub\" for hierarchy \"add_sub:add_sub_0\"" {  } { { "ALU.bdf" "add_sub_0" { Schematic "/home/guillaume/ArchOrd/Lab01/quartus/ALU.bdf" { { -168 160 416 -72 "add_sub_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506341323736 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp add_sub.vhd(27) " "VHDL Process Statement warning at add_sub.vhd(27): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1506341323737 "|ALU|add_sub:add_sub_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp add_sub.vhd(28) " "VHDL Process Statement warning at add_sub.vhd(28): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1506341323738 "|ALU|add_sub:add_sub_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp add_sub.vhd(29) " "VHDL Process Statement warning at add_sub.vhd(29): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1506341323738 "|ALU|add_sub:add_sub_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp add_sub.vhd(33) " "VHDL Process Statement warning at add_sub.vhd(33): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1506341323738 "|ALU|add_sub:add_sub_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp add_sub.vhd(34) " "VHDL Process Statement warning at add_sub.vhd(34): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1506341323738 "|ALU|add_sub:add_sub_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp add_sub.vhd(37) " "VHDL Process Statement warning at add_sub.vhd(37): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1506341323738 "|ALU|add_sub:add_sub_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp add_sub.vhd(42) " "VHDL Process Statement warning at add_sub.vhd(42): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1506341323739 "|ALU|add_sub:add_sub_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp add_sub.vhd(23) " "VHDL Process Statement warning at add_sub.vhd(23): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1506341323739 "|ALU|add_sub:add_sub_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry add_sub.vhd(23) " "VHDL Process Statement warning at add_sub.vhd(23): inferring latch(es) for signal or variable \"carry\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1506341323739 "|ALU|add_sub:add_sub_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry add_sub.vhd(23) " "Inferred latch for \"carry\" at add_sub.vhd(23)" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323740 "|ALU|add_sub:add_sub_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] add_sub.vhd(23) " "Inferred latch for \"temp\[0\]\" at add_sub.vhd(23)" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323740 "|ALU|add_sub:add_sub_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] add_sub.vhd(23) " "Inferred latch for \"temp\[1\]\" at add_sub.vhd(23)" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323740 "|ALU|add_sub:add_sub_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] add_sub.vhd(23) " "Inferred latch for \"temp\[2\]\" at add_sub.vhd(23)" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323740 "|ALU|add_sub:add_sub_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] add_sub.vhd(23) " "Inferred latch for \"temp\[3\]\" at add_sub.vhd(23)" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323740 "|ALU|add_sub:add_sub_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] add_sub.vhd(23) " "Inferred latch for \"temp\[4\]\" at add_sub.vhd(23)" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323740 "|ALU|add_sub:add_sub_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] add_sub.vhd(23) " "Inferred latch for \"temp\[5\]\" at add_sub.vhd(23)" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323740 "|ALU|add_sub:add_sub_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] add_sub.vhd(23) " "Inferred latch for \"temp\[6\]\" at add_sub.vhd(23)" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323740 "|ALU|add_sub:add_sub_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] add_sub.vhd(23) " "Inferred latch for \"temp\[7\]\" at add_sub.vhd(23)" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323740 "|ALU|add_sub:add_sub_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[8\] add_sub.vhd(23) " "Inferred latch for \"temp\[8\]\" at add_sub.vhd(23)" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323741 "|ALU|add_sub:add_sub_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[9\] add_sub.vhd(23) " "Inferred latch for \"temp\[9\]\" at add_sub.vhd(23)" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323741 "|ALU|add_sub:add_sub_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[10\] add_sub.vhd(23) " "Inferred latch for \"temp\[10\]\" at add_sub.vhd(23)" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323741 "|ALU|add_sub:add_sub_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[11\] add_sub.vhd(23) " "Inferred latch for \"temp\[11\]\" at add_sub.vhd(23)" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323741 "|ALU|add_sub:add_sub_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[12\] add_sub.vhd(23) " "Inferred latch for \"temp\[12\]\" at add_sub.vhd(23)" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323741 "|ALU|add_sub:add_sub_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[13\] add_sub.vhd(23) " "Inferred latch for \"temp\[13\]\" at add_sub.vhd(23)" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323741 "|ALU|add_sub:add_sub_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[14\] add_sub.vhd(23) " "Inferred latch for \"temp\[14\]\" at add_sub.vhd(23)" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323741 "|ALU|add_sub:add_sub_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[15\] add_sub.vhd(23) " "Inferred latch for \"temp\[15\]\" at add_sub.vhd(23)" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323741 "|ALU|add_sub:add_sub_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[16\] add_sub.vhd(23) " "Inferred latch for \"temp\[16\]\" at add_sub.vhd(23)" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323741 "|ALU|add_sub:add_sub_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[17\] add_sub.vhd(23) " "Inferred latch for \"temp\[17\]\" at add_sub.vhd(23)" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323741 "|ALU|add_sub:add_sub_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[18\] add_sub.vhd(23) " "Inferred latch for \"temp\[18\]\" at add_sub.vhd(23)" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323741 "|ALU|add_sub:add_sub_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[19\] add_sub.vhd(23) " "Inferred latch for \"temp\[19\]\" at add_sub.vhd(23)" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323741 "|ALU|add_sub:add_sub_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[20\] add_sub.vhd(23) " "Inferred latch for \"temp\[20\]\" at add_sub.vhd(23)" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323741 "|ALU|add_sub:add_sub_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[21\] add_sub.vhd(23) " "Inferred latch for \"temp\[21\]\" at add_sub.vhd(23)" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323741 "|ALU|add_sub:add_sub_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[22\] add_sub.vhd(23) " "Inferred latch for \"temp\[22\]\" at add_sub.vhd(23)" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323741 "|ALU|add_sub:add_sub_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[23\] add_sub.vhd(23) " "Inferred latch for \"temp\[23\]\" at add_sub.vhd(23)" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323742 "|ALU|add_sub:add_sub_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[24\] add_sub.vhd(23) " "Inferred latch for \"temp\[24\]\" at add_sub.vhd(23)" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323742 "|ALU|add_sub:add_sub_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[25\] add_sub.vhd(23) " "Inferred latch for \"temp\[25\]\" at add_sub.vhd(23)" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323742 "|ALU|add_sub:add_sub_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[26\] add_sub.vhd(23) " "Inferred latch for \"temp\[26\]\" at add_sub.vhd(23)" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323742 "|ALU|add_sub:add_sub_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[27\] add_sub.vhd(23) " "Inferred latch for \"temp\[27\]\" at add_sub.vhd(23)" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323742 "|ALU|add_sub:add_sub_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[28\] add_sub.vhd(23) " "Inferred latch for \"temp\[28\]\" at add_sub.vhd(23)" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323742 "|ALU|add_sub:add_sub_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[29\] add_sub.vhd(23) " "Inferred latch for \"temp\[29\]\" at add_sub.vhd(23)" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323742 "|ALU|add_sub:add_sub_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[30\] add_sub.vhd(23) " "Inferred latch for \"temp\[30\]\" at add_sub.vhd(23)" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323742 "|ALU|add_sub:add_sub_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[31\] add_sub.vhd(23) " "Inferred latch for \"temp\[31\]\" at add_sub.vhd(23)" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323742 "|ALU|add_sub:add_sub_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:comparator_0 " "Elaborating entity \"comparator\" for hierarchy \"comparator:comparator_0\"" {  } { { "ALU.bdf" "comparator_0" { Schematic "/home/guillaume/ArchOrd/Lab01/quartus/ALU.bdf" { { -40 160 416 64 "comparator_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506341323749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_unit logic_unit:logic_unit_0 " "Elaborating entity \"logic_unit\" for hierarchy \"logic_unit:logic_unit_0\"" {  } { { "ALU.bdf" "logic_unit_0" { Schematic "/home/guillaume/ArchOrd/Lab01/quartus/ALU.bdf" { { 80 160 416 176 "logic_unit_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506341323749 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r logic_unit.vhd(16) " "VHDL Process Statement warning at logic_unit.vhd(16): inferring latch(es) for signal or variable \"r\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1506341323750 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[0\] logic_unit.vhd(16) " "Inferred latch for \"r\[0\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323750 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[1\] logic_unit.vhd(16) " "Inferred latch for \"r\[1\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323750 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[2\] logic_unit.vhd(16) " "Inferred latch for \"r\[2\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323750 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[3\] logic_unit.vhd(16) " "Inferred latch for \"r\[3\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323750 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[4\] logic_unit.vhd(16) " "Inferred latch for \"r\[4\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323750 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[5\] logic_unit.vhd(16) " "Inferred latch for \"r\[5\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323751 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[6\] logic_unit.vhd(16) " "Inferred latch for \"r\[6\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323751 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[7\] logic_unit.vhd(16) " "Inferred latch for \"r\[7\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323751 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[8\] logic_unit.vhd(16) " "Inferred latch for \"r\[8\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323751 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[9\] logic_unit.vhd(16) " "Inferred latch for \"r\[9\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323751 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[10\] logic_unit.vhd(16) " "Inferred latch for \"r\[10\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323751 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[11\] logic_unit.vhd(16) " "Inferred latch for \"r\[11\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323751 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[12\] logic_unit.vhd(16) " "Inferred latch for \"r\[12\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323751 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[13\] logic_unit.vhd(16) " "Inferred latch for \"r\[13\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323751 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[14\] logic_unit.vhd(16) " "Inferred latch for \"r\[14\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323751 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[15\] logic_unit.vhd(16) " "Inferred latch for \"r\[15\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323751 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[16\] logic_unit.vhd(16) " "Inferred latch for \"r\[16\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323751 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[17\] logic_unit.vhd(16) " "Inferred latch for \"r\[17\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323751 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[18\] logic_unit.vhd(16) " "Inferred latch for \"r\[18\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323751 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[19\] logic_unit.vhd(16) " "Inferred latch for \"r\[19\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323751 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[20\] logic_unit.vhd(16) " "Inferred latch for \"r\[20\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323751 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[21\] logic_unit.vhd(16) " "Inferred latch for \"r\[21\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323751 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[22\] logic_unit.vhd(16) " "Inferred latch for \"r\[22\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323751 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[23\] logic_unit.vhd(16) " "Inferred latch for \"r\[23\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323751 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[24\] logic_unit.vhd(16) " "Inferred latch for \"r\[24\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323751 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[25\] logic_unit.vhd(16) " "Inferred latch for \"r\[25\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323751 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[26\] logic_unit.vhd(16) " "Inferred latch for \"r\[26\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323751 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[27\] logic_unit.vhd(16) " "Inferred latch for \"r\[27\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323751 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[28\] logic_unit.vhd(16) " "Inferred latch for \"r\[28\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323751 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[29\] logic_unit.vhd(16) " "Inferred latch for \"r\[29\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323751 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[30\] logic_unit.vhd(16) " "Inferred latch for \"r\[30\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323751 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[31\] logic_unit.vhd(16) " "Inferred latch for \"r\[31\]\" at logic_unit.vhd(16)" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341323751 "|ALU|logic_unit:logic_unit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_unit shift_unit:shift_unit_0 " "Elaborating entity \"shift_unit\" for hierarchy \"shift_unit:shift_unit_0\"" {  } { { "ALU.bdf" "shift_unit_0" { Schematic "/home/guillaume/ArchOrd/Lab01/quartus/ALU.bdf" { { 192 160 416 288 "shift_unit_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506341323752 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "r shift_unit.vhd(10) " "VHDL Signal Declaration warning at shift_unit.vhd(10): used implicit default value for signal \"r\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/shift_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/shift_unit.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1506341323752 "|ALU|shift_unit:shift_unit_0"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[31\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[31\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506341324077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[30\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[30\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506341324077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[29\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[29\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506341324077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[28\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[28\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506341324077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[27\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[27\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506341324077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[26\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[26\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506341324077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[25\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[25\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506341324077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[24\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[24\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506341324077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[23\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[23\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506341324077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[22\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[22\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506341324077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[21\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[21\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506341324077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[20\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[20\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506341324077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[19\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[19\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506341324077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[18\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[18\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506341324077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[17\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[17\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506341324077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[16\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[16\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506341324077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[15\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[15\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506341324077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[14\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[14\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506341324077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[13\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[13\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506341324077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[12\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[12\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506341324077 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[11\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[11\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506341324078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[10\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[10\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506341324078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[9\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[9\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506341324078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[8\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[8\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506341324078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[7\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[7\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506341324078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[6\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[6\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506341324078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[5\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[5\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506341324078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[4\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[4\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506341324078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[3\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[3\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506341324078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[2\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[2\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506341324078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[1\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[1\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506341324078 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logic_unit:logic_unit_0\|r\[0\] " "LATCH primitive \"logic_unit:logic_unit_0\|r\[0\]\" is permanently enabled" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1506341324078 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1506341324641 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1506341325295 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506341325295 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "266 " "Implemented 266 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "70 " "Implemented 70 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1506341325340 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1506341325340 ""} { "Info" "ICUT_CUT_TM_LCELLS" "164 " "Implemented 164 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1506341325340 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1506341325340 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1245 " "Peak virtual memory: 1245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1506341325348 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 25 14:08:45 2017 " "Processing ended: Mon Sep 25 14:08:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1506341325348 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1506341325348 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1506341325348 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1506341325348 ""}
