Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (lin64) Build 6060944 Thu Mar 06 19:10:09 MST 2025
| Date         : Thu Apr 10 00:33:19 2025
| Host         : fedora running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.558        0.000                      0                  180        0.193        0.000                      0                  180        4.500        0.000                       0                    79  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.558        0.000                      0                  180        0.193        0.000                      0                  180        4.500        0.000                       0                    79  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.558ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.558ns  (required time - arrival time)
  Source:                 forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_motor_direction_q_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 0.824ns (20.720%)  route 3.153ns (79.280%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.613     5.197    forLoop_idx_0_88424610[0].p1_button_cond/CLK
    SLICE_X62Y70         FDRE                                         r  forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.456     5.653 r  forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[12]/Q
                         net (fo=2, routed)           1.005     6.658    forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[12]
    SLICE_X63Y70         LUT6 (Prop_lut6_I1_O)        0.124     6.782 r  forLoop_idx_0_88424610[0].p1_button_cond/D_last_q_i_4__0/O
                         net (fo=1, routed)           0.780     7.562    forLoop_idx_0_88424610[0].p1_button_cond/D_last_q_i_4__0_n_0
    SLICE_X63Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.686 r  forLoop_idx_0_88424610[0].p1_button_cond/D_last_q_i_1__0/O
                         net (fo=4, routed)           0.705     8.391    forLoop_idx_0_1658713108[0].p1_button_edge/M_p1_button_cond_out[0]
    SLICE_X63Y70         LUT4 (Prop_lut4_I1_O)        0.120     8.511 r  forLoop_idx_0_1658713108[0].p1_button_edge/D_motor_speed_q[2]_i_1/O
                         net (fo=4, routed)           0.663     9.174    forLoop_idx_0_1658713108[0].p1_button_edge_n_1
    SLICE_X63Y70         FDRE                                         r  D_motor_direction_q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.498    14.902    clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  D_motor_direction_q_reg/C
                         clock pessimism              0.273    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X63Y70         FDRE (Setup_fdre_C_CE)      -0.408    14.732    D_motor_direction_q_reg
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -9.174    
  -------------------------------------------------------------------
                         slack                                  5.558    

Slack (MET) :             5.558ns  (required time - arrival time)
  Source:                 forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_motor_speed_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 0.824ns (20.720%)  route 3.153ns (79.280%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.613     5.197    forLoop_idx_0_88424610[0].p1_button_cond/CLK
    SLICE_X62Y70         FDRE                                         r  forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.456     5.653 r  forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[12]/Q
                         net (fo=2, routed)           1.005     6.658    forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[12]
    SLICE_X63Y70         LUT6 (Prop_lut6_I1_O)        0.124     6.782 r  forLoop_idx_0_88424610[0].p1_button_cond/D_last_q_i_4__0/O
                         net (fo=1, routed)           0.780     7.562    forLoop_idx_0_88424610[0].p1_button_cond/D_last_q_i_4__0_n_0
    SLICE_X63Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.686 r  forLoop_idx_0_88424610[0].p1_button_cond/D_last_q_i_1__0/O
                         net (fo=4, routed)           0.705     8.391    forLoop_idx_0_1658713108[0].p1_button_edge/M_p1_button_cond_out[0]
    SLICE_X63Y70         LUT4 (Prop_lut4_I1_O)        0.120     8.511 r  forLoop_idx_0_1658713108[0].p1_button_edge/D_motor_speed_q[2]_i_1/O
                         net (fo=4, routed)           0.663     9.174    forLoop_idx_0_1658713108[0].p1_button_edge_n_1
    SLICE_X63Y70         FDRE                                         r  D_motor_speed_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.498    14.902    clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  D_motor_speed_q_reg[1]/C
                         clock pessimism              0.273    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X63Y70         FDRE (Setup_fdre_C_CE)      -0.408    14.732    D_motor_speed_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -9.174    
  -------------------------------------------------------------------
                         slack                                  5.558    

Slack (MET) :             5.727ns  (required time - arrival time)
  Source:                 forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_motor_speed_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 0.824ns (21.631%)  route 2.985ns (78.369%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.613     5.197    forLoop_idx_0_88424610[0].p1_button_cond/CLK
    SLICE_X62Y70         FDRE                                         r  forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.456     5.653 r  forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[12]/Q
                         net (fo=2, routed)           1.005     6.658    forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[12]
    SLICE_X63Y70         LUT6 (Prop_lut6_I1_O)        0.124     6.782 r  forLoop_idx_0_88424610[0].p1_button_cond/D_last_q_i_4__0/O
                         net (fo=1, routed)           0.780     7.562    forLoop_idx_0_88424610[0].p1_button_cond/D_last_q_i_4__0_n_0
    SLICE_X63Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.686 r  forLoop_idx_0_88424610[0].p1_button_cond/D_last_q_i_1__0/O
                         net (fo=4, routed)           0.705     8.391    forLoop_idx_0_1658713108[0].p1_button_edge/M_p1_button_cond_out[0]
    SLICE_X63Y70         LUT4 (Prop_lut4_I1_O)        0.120     8.511 r  forLoop_idx_0_1658713108[0].p1_button_edge/D_motor_speed_q[2]_i_1/O
                         net (fo=4, routed)           0.495     9.006    forLoop_idx_0_1658713108[0].p1_button_edge_n_1
    SLICE_X63Y67         FDRE                                         r  D_motor_speed_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.501    14.905    clk_IBUF_BUFG
    SLICE_X63Y67         FDRE                                         r  D_motor_speed_q_reg[0]/C
                         clock pessimism              0.272    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X63Y67         FDRE (Setup_fdre_C_CE)      -0.408    14.734    D_motor_speed_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                  5.727    

Slack (MET) :             5.727ns  (required time - arrival time)
  Source:                 forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_motor_speed_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 0.824ns (21.631%)  route 2.985ns (78.369%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.613     5.197    forLoop_idx_0_88424610[0].p1_button_cond/CLK
    SLICE_X62Y70         FDRE                                         r  forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.456     5.653 r  forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[12]/Q
                         net (fo=2, routed)           1.005     6.658    forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[12]
    SLICE_X63Y70         LUT6 (Prop_lut6_I1_O)        0.124     6.782 r  forLoop_idx_0_88424610[0].p1_button_cond/D_last_q_i_4__0/O
                         net (fo=1, routed)           0.780     7.562    forLoop_idx_0_88424610[0].p1_button_cond/D_last_q_i_4__0_n_0
    SLICE_X63Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.686 r  forLoop_idx_0_88424610[0].p1_button_cond/D_last_q_i_1__0/O
                         net (fo=4, routed)           0.705     8.391    forLoop_idx_0_1658713108[0].p1_button_edge/M_p1_button_cond_out[0]
    SLICE_X63Y70         LUT4 (Prop_lut4_I1_O)        0.120     8.511 r  forLoop_idx_0_1658713108[0].p1_button_edge/D_motor_speed_q[2]_i_1/O
                         net (fo=4, routed)           0.495     9.006    forLoop_idx_0_1658713108[0].p1_button_edge_n_1
    SLICE_X63Y67         FDRE                                         r  D_motor_speed_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.501    14.905    clk_IBUF_BUFG
    SLICE_X63Y67         FDRE                                         r  D_motor_speed_q_reg[2]/C
                         clock pessimism              0.272    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X63Y67         FDRE (Setup_fdre_C_CE)      -0.408    14.734    D_motor_speed_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                  5.727    

Slack (MET) :             5.767ns  (required time - arrival time)
  Source:                 forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 0.828ns (20.844%)  route 3.144ns (79.156%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.613     5.197    forLoop_idx_0_88424610[0].p1_button_cond/CLK
    SLICE_X62Y70         FDRE                                         r  forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[12]/Q
                         net (fo=2, routed)           1.005     6.658    forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[12]
    SLICE_X63Y70         LUT6 (Prop_lut6_I1_O)        0.124     6.782 f  forLoop_idx_0_88424610[0].p1_button_cond/D_last_q_i_4__0/O
                         net (fo=1, routed)           0.780     7.562    forLoop_idx_0_88424610[0].p1_button_cond/D_last_q_i_4__0_n_0
    SLICE_X63Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.686 f  forLoop_idx_0_88424610[0].p1_button_cond/D_last_q_i_1__0/O
                         net (fo=4, routed)           0.705     8.391    forLoop_idx_0_88424610[0].p1_button_cond/M_p1_button_cond_out[0]
    SLICE_X63Y70         LUT1 (Prop_lut1_I0_O)        0.124     8.515 r  forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q[0]_i_2__0/O
                         net (fo=17, routed)          0.654     9.169    forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q[0]_i_2__0_n_0
    SLICE_X62Y67         FDRE                                         r  forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.501    14.905    forLoop_idx_0_88424610[0].p1_button_cond/CLK
    SLICE_X62Y67         FDRE                                         r  forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[0]/C
                         clock pessimism              0.272    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X62Y67         FDRE (Setup_fdre_C_CE)      -0.205    14.937    forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                  5.767    

Slack (MET) :             5.767ns  (required time - arrival time)
  Source:                 forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 0.828ns (20.844%)  route 3.144ns (79.156%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.613     5.197    forLoop_idx_0_88424610[0].p1_button_cond/CLK
    SLICE_X62Y70         FDRE                                         r  forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[12]/Q
                         net (fo=2, routed)           1.005     6.658    forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[12]
    SLICE_X63Y70         LUT6 (Prop_lut6_I1_O)        0.124     6.782 f  forLoop_idx_0_88424610[0].p1_button_cond/D_last_q_i_4__0/O
                         net (fo=1, routed)           0.780     7.562    forLoop_idx_0_88424610[0].p1_button_cond/D_last_q_i_4__0_n_0
    SLICE_X63Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.686 f  forLoop_idx_0_88424610[0].p1_button_cond/D_last_q_i_1__0/O
                         net (fo=4, routed)           0.705     8.391    forLoop_idx_0_88424610[0].p1_button_cond/M_p1_button_cond_out[0]
    SLICE_X63Y70         LUT1 (Prop_lut1_I0_O)        0.124     8.515 r  forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q[0]_i_2__0/O
                         net (fo=17, routed)          0.654     9.169    forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q[0]_i_2__0_n_0
    SLICE_X62Y67         FDRE                                         r  forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.501    14.905    forLoop_idx_0_88424610[0].p1_button_cond/CLK
    SLICE_X62Y67         FDRE                                         r  forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[1]/C
                         clock pessimism              0.272    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X62Y67         FDRE (Setup_fdre_C_CE)      -0.205    14.937    forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                  5.767    

Slack (MET) :             5.767ns  (required time - arrival time)
  Source:                 forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 0.828ns (20.844%)  route 3.144ns (79.156%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.613     5.197    forLoop_idx_0_88424610[0].p1_button_cond/CLK
    SLICE_X62Y70         FDRE                                         r  forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[12]/Q
                         net (fo=2, routed)           1.005     6.658    forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[12]
    SLICE_X63Y70         LUT6 (Prop_lut6_I1_O)        0.124     6.782 f  forLoop_idx_0_88424610[0].p1_button_cond/D_last_q_i_4__0/O
                         net (fo=1, routed)           0.780     7.562    forLoop_idx_0_88424610[0].p1_button_cond/D_last_q_i_4__0_n_0
    SLICE_X63Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.686 f  forLoop_idx_0_88424610[0].p1_button_cond/D_last_q_i_1__0/O
                         net (fo=4, routed)           0.705     8.391    forLoop_idx_0_88424610[0].p1_button_cond/M_p1_button_cond_out[0]
    SLICE_X63Y70         LUT1 (Prop_lut1_I0_O)        0.124     8.515 r  forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q[0]_i_2__0/O
                         net (fo=17, routed)          0.654     9.169    forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q[0]_i_2__0_n_0
    SLICE_X62Y67         FDRE                                         r  forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.501    14.905    forLoop_idx_0_88424610[0].p1_button_cond/CLK
    SLICE_X62Y67         FDRE                                         r  forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[2]/C
                         clock pessimism              0.272    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X62Y67         FDRE (Setup_fdre_C_CE)      -0.205    14.937    forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                  5.767    

Slack (MET) :             5.767ns  (required time - arrival time)
  Source:                 forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 0.828ns (20.844%)  route 3.144ns (79.156%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.613     5.197    forLoop_idx_0_88424610[0].p1_button_cond/CLK
    SLICE_X62Y70         FDRE                                         r  forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[12]/Q
                         net (fo=2, routed)           1.005     6.658    forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[12]
    SLICE_X63Y70         LUT6 (Prop_lut6_I1_O)        0.124     6.782 f  forLoop_idx_0_88424610[0].p1_button_cond/D_last_q_i_4__0/O
                         net (fo=1, routed)           0.780     7.562    forLoop_idx_0_88424610[0].p1_button_cond/D_last_q_i_4__0_n_0
    SLICE_X63Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.686 f  forLoop_idx_0_88424610[0].p1_button_cond/D_last_q_i_1__0/O
                         net (fo=4, routed)           0.705     8.391    forLoop_idx_0_88424610[0].p1_button_cond/M_p1_button_cond_out[0]
    SLICE_X63Y70         LUT1 (Prop_lut1_I0_O)        0.124     8.515 r  forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q[0]_i_2__0/O
                         net (fo=17, routed)          0.654     9.169    forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q[0]_i_2__0_n_0
    SLICE_X62Y67         FDRE                                         r  forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.501    14.905    forLoop_idx_0_88424610[0].p1_button_cond/CLK
    SLICE_X62Y67         FDRE                                         r  forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[3]/C
                         clock pessimism              0.272    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X62Y67         FDRE (Setup_fdre_C_CE)      -0.205    14.937    forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                  5.767    

Slack (MET) :             5.905ns  (required time - arrival time)
  Source:                 forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 0.828ns (21.605%)  route 3.005ns (78.395%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 14.903 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.613     5.197    forLoop_idx_0_88424610[0].p1_button_cond/CLK
    SLICE_X62Y70         FDRE                                         r  forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[12]/Q
                         net (fo=2, routed)           1.005     6.658    forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[12]
    SLICE_X63Y70         LUT6 (Prop_lut6_I1_O)        0.124     6.782 f  forLoop_idx_0_88424610[0].p1_button_cond/D_last_q_i_4__0/O
                         net (fo=1, routed)           0.780     7.562    forLoop_idx_0_88424610[0].p1_button_cond/D_last_q_i_4__0_n_0
    SLICE_X63Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.686 f  forLoop_idx_0_88424610[0].p1_button_cond/D_last_q_i_1__0/O
                         net (fo=4, routed)           0.705     8.391    forLoop_idx_0_88424610[0].p1_button_cond/M_p1_button_cond_out[0]
    SLICE_X63Y70         LUT1 (Prop_lut1_I0_O)        0.124     8.515 r  forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q[0]_i_2__0/O
                         net (fo=17, routed)          0.514     9.030    forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q[0]_i_2__0_n_0
    SLICE_X62Y68         FDRE                                         r  forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.499    14.903    forLoop_idx_0_88424610[0].p1_button_cond/CLK
    SLICE_X62Y68         FDRE                                         r  forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[4]/C
                         clock pessimism              0.272    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X62Y68         FDRE (Setup_fdre_C_CE)      -0.205    14.935    forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                  5.905    

Slack (MET) :             5.905ns  (required time - arrival time)
  Source:                 forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 0.828ns (21.605%)  route 3.005ns (78.395%))
  Logic Levels:           3  (LUT1=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 14.903 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.613     5.197    forLoop_idx_0_88424610[0].p1_button_cond/CLK
    SLICE_X62Y70         FDRE                                         r  forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[12]/Q
                         net (fo=2, routed)           1.005     6.658    forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[12]
    SLICE_X63Y70         LUT6 (Prop_lut6_I1_O)        0.124     6.782 f  forLoop_idx_0_88424610[0].p1_button_cond/D_last_q_i_4__0/O
                         net (fo=1, routed)           0.780     7.562    forLoop_idx_0_88424610[0].p1_button_cond/D_last_q_i_4__0_n_0
    SLICE_X63Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.686 f  forLoop_idx_0_88424610[0].p1_button_cond/D_last_q_i_1__0/O
                         net (fo=4, routed)           0.705     8.391    forLoop_idx_0_88424610[0].p1_button_cond/M_p1_button_cond_out[0]
    SLICE_X63Y70         LUT1 (Prop_lut1_I0_O)        0.124     8.515 r  forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q[0]_i_2__0/O
                         net (fo=17, routed)          0.514     9.030    forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q[0]_i_2__0_n_0
    SLICE_X62Y68         FDRE                                         r  forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.499    14.903    forLoop_idx_0_88424610[0].p1_button_cond/CLK
    SLICE_X62Y68         FDRE                                         r  forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[5]/C
                         clock pessimism              0.272    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X62Y68         FDRE (Setup_fdre_C_CE)      -0.205    14.935    forLoop_idx_0_88424610[0].p1_button_cond/D_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.935    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                  5.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 motor/pwm/D_next_value_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor/pwm/D_cur_value_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.655%)  route 0.168ns (54.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.583     1.527    motor/pwm/CLK
    SLICE_X61Y70         FDRE                                         r  motor/pwm/D_next_value_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  motor/pwm/D_next_value_q_reg[7]/Q
                         net (fo=1, routed)           0.168     1.836    motor/pwm/D_next_value_q[7]
    SLICE_X63Y68         FDRE                                         r  motor/pwm/D_cur_value_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.854     2.044    motor/pwm/CLK
    SLICE_X63Y68         FDRE                                         r  motor/pwm/D_cur_value_q_reg[7]/C
                         clock pessimism             -0.480     1.565    
    SLICE_X63Y68         FDRE (Hold_fdre_C_D)         0.078     1.643    motor/pwm/D_cur_value_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 motor/pwm/D_next_value_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor/pwm/D_cur_value_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.655%)  route 0.168ns (54.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.583     1.527    motor/pwm/CLK
    SLICE_X61Y70         FDRE                                         r  motor/pwm/D_next_value_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  motor/pwm/D_next_value_q_reg[6]/Q
                         net (fo=1, routed)           0.168     1.836    motor/pwm/D_next_value_q[6]
    SLICE_X63Y68         FDRE                                         r  motor/pwm/D_cur_value_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.854     2.044    motor/pwm/CLK
    SLICE_X63Y68         FDRE                                         r  motor/pwm/D_cur_value_q_reg[6]/C
                         clock pessimism             -0.480     1.565    
    SLICE_X63Y68         FDRE (Hold_fdre_C_D)         0.076     1.641    motor/pwm/D_cur_value_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 motor/pwm/D_next_value_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor/pwm/D_cur_value_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.784%)  route 0.167ns (54.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.583     1.527    motor/pwm/CLK
    SLICE_X61Y70         FDRE                                         r  motor/pwm/D_next_value_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  motor/pwm/D_next_value_q_reg[4]/Q
                         net (fo=1, routed)           0.167     1.835    motor/pwm/D_next_value_q[4]
    SLICE_X63Y68         FDRE                                         r  motor/pwm/D_cur_value_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.854     2.044    motor/pwm/CLK
    SLICE_X63Y68         FDRE                                         r  motor/pwm/D_cur_value_q_reg[4]/C
                         clock pessimism             -0.480     1.565    
    SLICE_X63Y68         FDRE (Hold_fdre_C_D)         0.075     1.640    motor/pwm/D_cur_value_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 motor/pwm/D_next_value_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor/pwm/D_cur_value_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.804%)  route 0.167ns (54.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.583     1.527    motor/pwm/CLK
    SLICE_X61Y70         FDRE                                         r  motor/pwm/D_next_value_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  motor/pwm/D_next_value_q_reg[5]/Q
                         net (fo=1, routed)           0.167     1.835    motor/pwm/D_next_value_q[5]
    SLICE_X63Y68         FDRE                                         r  motor/pwm/D_cur_value_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.854     2.044    motor/pwm/CLK
    SLICE_X63Y68         FDRE                                         r  motor/pwm/D_cur_value_q_reg[5]/C
                         clock pessimism             -0.480     1.565    
    SLICE_X63Y68         FDRE (Hold_fdre_C_D)         0.071     1.636    motor/pwm/D_cur_value_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor/pwm/D_need_update_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.883%)  route 0.120ns (39.117%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.585     1.529    reset_cond/CLK
    SLICE_X61Y68         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDSE (Prop_fdse_C_Q)         0.141     1.670 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=15, routed)          0.120     1.789    reset_cond/Q[0]
    SLICE_X59Y68         LUT1 (Prop_lut1_I0_O)        0.045     1.834 r  reset_cond/D_need_update_q_i_1/O
                         net (fo=1, routed)           0.000     1.834    motor/pwm/D_need_update_q_reg_0
    SLICE_X59Y68         FDRE                                         r  motor/pwm/D_need_update_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.853     2.042    motor/pwm/CLK
    SLICE_X59Y68         FDRE                                         r  motor/pwm/D_need_update_q_reg/C
                         clock pessimism             -0.500     1.543    
    SLICE_X59Y68         FDRE (Hold_fdre_C_D)         0.091     1.634    motor/pwm/D_need_update_q_reg
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 D_motor_speed_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor/pwm/D_next_value_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.189ns (55.347%)  route 0.152ns (44.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.587     1.531    clk_IBUF_BUFG
    SLICE_X63Y67         FDRE                                         r  D_motor_speed_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  D_motor_speed_q_reg[0]/Q
                         net (fo=8, routed)           0.152     1.824    motor/pwm/D[0]
    SLICE_X63Y69         LUT3 (Prop_lut3_I0_O)        0.048     1.872 r  motor/pwm/D_next_value_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.872    motor/pwm/D_next_value_q[3]_i_1_n_0
    SLICE_X63Y69         FDRE                                         r  motor/pwm/D_next_value_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.853     2.043    motor/pwm/CLK
    SLICE_X63Y69         FDRE                                         r  motor/pwm/D_next_value_q_reg[3]/C
                         clock pessimism             -0.501     1.543    
    SLICE_X63Y69         FDRE (Hold_fdre_C_D)         0.107     1.650    motor/pwm/D_next_value_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 D_motor_speed_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor/pwm/D_next_value_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.951%)  route 0.152ns (45.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.587     1.531    clk_IBUF_BUFG
    SLICE_X63Y67         FDRE                                         r  D_motor_speed_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  D_motor_speed_q_reg[0]/Q
                         net (fo=8, routed)           0.152     1.824    motor/pwm/D[0]
    SLICE_X63Y69         LUT3 (Prop_lut3_I2_O)        0.045     1.869 r  motor/pwm/D_next_value_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.869    motor/pwm/D_next_value_q[2]_i_1_n_0
    SLICE_X63Y69         FDRE                                         r  motor/pwm/D_next_value_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.853     2.043    motor/pwm/CLK
    SLICE_X63Y69         FDRE                                         r  motor/pwm/D_next_value_q_reg[2]/C
                         clock pessimism             -0.501     1.543    
    SLICE_X63Y69         FDRE (Hold_fdre_C_D)         0.091     1.634    motor/pwm/D_next_value_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.585     1.529    reset_cond/CLK
    SLICE_X61Y68         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDSE (Prop_fdse_C_Q)         0.141     1.670 r  reset_cond/D_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.170     1.840    reset_cond/D_stage_d[2]
    SLICE_X61Y68         FDSE                                         r  reset_cond/D_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.853     2.042    reset_cond/CLK
    SLICE_X61Y68         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.514     1.529    
    SLICE_X61Y68         FDSE (Hold_fdse_C_D)         0.070     1.599    reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1662385581[0].p0_button_cond/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1662385581[0].p0_button_cond/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.583     1.527    forLoop_idx_0_1662385581[0].p0_button_cond/sync/CLK
    SLICE_X65Y72         FDRE                                         r  forLoop_idx_0_1662385581[0].p0_button_cond/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  forLoop_idx_0_1662385581[0].p0_button_cond/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.838    forLoop_idx_0_1662385581[0].p0_button_cond/sync/D_pipe_d[1]
    SLICE_X65Y72         FDRE                                         r  forLoop_idx_0_1662385581[0].p0_button_cond/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.850     2.040    forLoop_idx_0_1662385581[0].p0_button_cond/sync/CLK
    SLICE_X65Y72         FDRE                                         r  forLoop_idx_0_1662385581[0].p0_button_cond/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.527    
    SLICE_X65Y72         FDRE (Hold_fdre_C_D)         0.066     1.593    forLoop_idx_0_1662385581[0].p0_button_cond/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 motor/pwm/D_next_value_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor/pwm/D_cur_value_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.490%)  route 0.169ns (54.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.585     1.529    motor/pwm/CLK
    SLICE_X63Y69         FDRE                                         r  motor/pwm/D_next_value_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  motor/pwm/D_next_value_q_reg[2]/Q
                         net (fo=1, routed)           0.169     1.839    motor/pwm/D_next_value_q[2]
    SLICE_X63Y68         FDRE                                         r  motor/pwm/D_cur_value_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.854     2.044    motor/pwm/CLK
    SLICE_X63Y68         FDRE                                         r  motor/pwm/D_cur_value_q_reg[2]/C
                         clock pessimism             -0.501     1.544    
    SLICE_X63Y68         FDRE (Hold_fdre_C_D)         0.047     1.591    motor/pwm/D_cur_value_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y70   D_motor_direction_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y67   D_motor_speed_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y70   D_motor_speed_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y67   D_motor_speed_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y70   forLoop_idx_0_1377965399[0].p0_button_edge/D_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y70   forLoop_idx_0_1658713108[0].p1_button_edge/D_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y67   forLoop_idx_0_1662385581[0].p0_button_cond/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y69   forLoop_idx_0_1662385581[0].p0_button_cond/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y69   forLoop_idx_0_1662385581[0].p0_button_cond/D_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y70   D_motor_direction_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y70   D_motor_direction_q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y67   D_motor_speed_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y67   D_motor_speed_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y70   D_motor_speed_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y70   D_motor_speed_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y67   D_motor_speed_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y67   D_motor_speed_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y70   forLoop_idx_0_1377965399[0].p0_button_edge/D_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y70   forLoop_idx_0_1377965399[0].p0_button_edge/D_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y70   D_motor_direction_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y70   D_motor_direction_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y67   D_motor_speed_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y67   D_motor_speed_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y70   D_motor_speed_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y70   D_motor_speed_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y67   D_motor_speed_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y67   D_motor_speed_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y70   forLoop_idx_0_1377965399[0].p0_button_edge/D_last_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y70   forLoop_idx_0_1377965399[0].p0_button_edge/D_last_q_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 motor/pwm/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorIN1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.159ns  (logic 5.595ns (61.085%)  route 3.564ns (38.915%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.616     5.200    motor/pwm/ctr/CLK
    SLICE_X60Y67         FDRE                                         r  motor/pwm/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.518     5.718 r  motor/pwm/ctr/D_ctr_q_reg[3]/Q
                         net (fo=5, routed)           0.807     6.525    motor/pwm/ctr/M_ctr_value[0]
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124     6.649 r  motor/pwm/ctr/pulse0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.649    motor/pwm/ctr_n_8
    SLICE_X61Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.181 r  motor/pwm/pulse0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.181    motor/pwm/pulse0_carry_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.452 r  motor/pwm/pulse0_carry__0/CO[0]
                         net (fo=2, routed)           0.947     8.399    motor/pwm/M_pwm_pulse
    SLICE_X63Y70         LUT2 (Prop_lut2_I1_O)        0.401     8.800 r  motor/pwm/motorIN1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.811    10.610    motorIN1_OBUF
    F4                   OBUF (Prop_obuf_I_O)         3.749    14.359 r  motorIN1_OBUF_inst/O
                         net (fo=0)                   0.000    14.359    motorIN1
    F4                                                                r  motorIN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor/pwm/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorIN2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.783ns  (logic 5.360ns (61.022%)  route 3.423ns (38.978%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.616     5.200    motor/pwm/ctr/CLK
    SLICE_X60Y67         FDRE                                         r  motor/pwm/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.518     5.718 r  motor/pwm/ctr/D_ctr_q_reg[3]/Q
                         net (fo=5, routed)           0.807     6.525    motor/pwm/ctr/M_ctr_value[0]
    SLICE_X61Y68         LUT4 (Prop_lut4_I2_O)        0.124     6.649 r  motor/pwm/ctr/pulse0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.649    motor/pwm/ctr_n_8
    SLICE_X61Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.181 r  motor/pwm/pulse0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.181    motor/pwm/pulse0_carry_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.452 r  motor/pwm/pulse0_carry__0/CO[0]
                         net (fo=2, routed)           0.947     8.399    motor/pwm/M_pwm_pulse
    SLICE_X63Y70         LUT2 (Prop_lut2_I0_O)        0.373     8.772 r  motor/pwm/motorIN2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.670    10.441    motorIN2_OBUF
    F3                   OBUF (Prop_obuf_I_O)         3.542    13.983 r  motorIN2_OBUF_inst/O
                         net (fo=0)                   0.000    13.983    motorIN2
    F3                                                                r  motorIN2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_motor_direction_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorIN2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.910ns  (logic 1.428ns (74.774%)  route 0.482ns (25.226%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.584     1.528    clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  D_motor_direction_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.141     1.669 f  D_motor_direction_q_reg/Q
                         net (fo=2, routed)           0.158     1.827    motor/pwm/D_motor_direction_q
    SLICE_X63Y70         LUT2 (Prop_lut2_I1_O)        0.045     1.872 r  motor/pwm/motorIN2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.324     2.196    motorIN2_OBUF
    F3                   OBUF (Prop_obuf_I_O)         1.242     3.438 r  motorIN2_OBUF_inst/O
                         net (fo=0)                   0.000     3.438    motorIN2
    F3                                                                r  motorIN2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_motor_direction_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorIN1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.029ns  (logic 1.493ns (73.589%)  route 0.536ns (26.411%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.584     1.528    clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  D_motor_direction_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  D_motor_direction_q_reg/Q
                         net (fo=2, routed)           0.158     1.827    motor/pwm/D_motor_direction_q
    SLICE_X63Y70         LUT2 (Prop_lut2_I0_O)        0.043     1.870 r  motor/pwm/motorIN1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.378     2.248    motorIN1_OBUF
    F4                   OBUF (Prop_obuf_I_O)         1.309     3.556 r  motorIN1_OBUF_inst/O
                         net (fo=0)                   0.000     3.556    motorIN1
    F4                                                                r  motorIN1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.309ns  (logic 1.634ns (25.897%)  route 4.675ns (74.103%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.873     5.383    reset_cond/rst_n_IBUF
    SLICE_X60Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.507 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.802     6.309    reset_cond/M_reset_cond_in
    SLICE_X61Y68         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.498     4.902    reset_cond/CLK
    SLICE_X61Y68         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.309ns  (logic 1.634ns (25.897%)  route 4.675ns (74.103%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.873     5.383    reset_cond/rst_n_IBUF
    SLICE_X60Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.507 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.802     6.309    reset_cond/M_reset_cond_in
    SLICE_X61Y68         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.498     4.902    reset_cond/CLK
    SLICE_X61Y68         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.309ns  (logic 1.634ns (25.897%)  route 4.675ns (74.103%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.873     5.383    reset_cond/rst_n_IBUF
    SLICE_X60Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.507 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.802     6.309    reset_cond/M_reset_cond_in
    SLICE_X61Y68         FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.498     4.902    reset_cond/CLK
    SLICE_X61Y68         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.309ns  (logic 1.634ns (25.897%)  route 4.675ns (74.103%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.873     5.383    reset_cond/rst_n_IBUF
    SLICE_X60Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.507 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.802     6.309    reset_cond/M_reset_cond_in
    SLICE_X61Y68         FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.498     4.902    reset_cond/CLK
    SLICE_X61Y68         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 p0_button[0]
                            (input port)
  Destination:            forLoop_idx_0_1662385581[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.878ns  (logic 1.489ns (51.739%)  route 1.389ns (48.261%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  p0_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  p0_button_IBUF[0]_inst/O
                         net (fo=1, routed)           1.389     2.878    forLoop_idx_0_1662385581[0].p0_button_cond/sync/D[0]
    SLICE_X65Y72         FDRE                                         r  forLoop_idx_0_1662385581[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.495     4.899    forLoop_idx_0_1662385581[0].p0_button_cond/sync/CLK
    SLICE_X65Y72         FDRE                                         r  forLoop_idx_0_1662385581[0].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[0]
                            (input port)
  Destination:            forLoop_idx_0_88424610[0].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.535ns  (logic 1.486ns (58.603%)  route 1.049ns (41.397%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  p1_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[0]
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  p1_button_IBUF[0]_inst/O
                         net (fo=1, routed)           1.049     2.535    forLoop_idx_0_88424610[0].p1_button_cond/sync/D[0]
    SLICE_X63Y71         FDRE                                         r  forLoop_idx_0_88424610[0].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.497     4.901    forLoop_idx_0_88424610[0].p1_button_cond/sync/CLK
    SLICE_X63Y71         FDRE                                         r  forLoop_idx_0_88424610[0].p1_button_cond/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p1_button[0]
                            (input port)
  Destination:            forLoop_idx_0_88424610[0].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.253ns (38.810%)  route 0.399ns (61.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  p1_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[0]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  p1_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.399     0.653    forLoop_idx_0_88424610[0].p1_button_cond/sync/D[0]
    SLICE_X63Y71         FDRE                                         r  forLoop_idx_0_88424610[0].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.851     2.041    forLoop_idx_0_88424610[0].p1_button_cond/sync/CLK
    SLICE_X63Y71         FDRE                                         r  forLoop_idx_0_88424610[0].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[0]
                            (input port)
  Destination:            forLoop_idx_0_1662385581[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.839ns  (logic 0.257ns (30.573%)  route 0.583ns (69.427%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  p0_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[0]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  p0_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.583     0.839    forLoop_idx_0_1662385581[0].p0_button_cond/sync/D[0]
    SLICE_X65Y72         FDRE                                         r  forLoop_idx_0_1662385581[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.850     2.040    forLoop_idx_0_1662385581[0].p0_button_cond/sync/CLK
    SLICE_X65Y72         FDRE                                         r  forLoop_idx_0_1662385581[0].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.392ns  (logic 0.322ns (13.480%)  route 2.069ns (86.520%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.780     2.057    reset_cond/rst_n_IBUF
    SLICE_X60Y63         LUT1 (Prop_lut1_I0_O)        0.045     2.102 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.289     2.392    reset_cond/M_reset_cond_in
    SLICE_X61Y68         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.853     2.042    reset_cond/CLK
    SLICE_X61Y68         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.392ns  (logic 0.322ns (13.480%)  route 2.069ns (86.520%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.780     2.057    reset_cond/rst_n_IBUF
    SLICE_X60Y63         LUT1 (Prop_lut1_I0_O)        0.045     2.102 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.289     2.392    reset_cond/M_reset_cond_in
    SLICE_X61Y68         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.853     2.042    reset_cond/CLK
    SLICE_X61Y68         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.392ns  (logic 0.322ns (13.480%)  route 2.069ns (86.520%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.780     2.057    reset_cond/rst_n_IBUF
    SLICE_X60Y63         LUT1 (Prop_lut1_I0_O)        0.045     2.102 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.289     2.392    reset_cond/M_reset_cond_in
    SLICE_X61Y68         FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.853     2.042    reset_cond/CLK
    SLICE_X61Y68         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.392ns  (logic 0.322ns (13.480%)  route 2.069ns (86.520%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.780     2.057    reset_cond/rst_n_IBUF
    SLICE_X60Y63         LUT1 (Prop_lut1_I0_O)        0.045     2.102 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.289     2.392    reset_cond/M_reset_cond_in
    SLICE_X61Y68         FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.853     2.042    reset_cond/CLK
    SLICE_X61Y68         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C





