Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design XCVR_TOP.ngc ...
WARNING:NetListWriters:298 - No output is written to XCVR_TOP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file XCVR_TOP.edif ...
ngc2edif: Total memory usage is 85944 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_icon.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus U0/U_ICON/iCORE_ID_SEL<15 : 0> on block
   chipscope_icon is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file chipscope_icon.edif ...
ngc2edif: Total memory usage is 82764 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_ila.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file chipscope_ila.edif ...
ngc2edif: Total memory usage is 84108 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design XCVR_TOP.ngc ...
WARNING:NetListWriters:298 - No output is written to XCVR_TOP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file XCVR_TOP.edif ...
ngc2edif: Total memory usage is 92316 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_icon.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus U0/U_ICON/iCORE_ID_SEL<15 : 0> on block
   chipscope_icon is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file chipscope_icon.edif ...
ngc2edif: Total memory usage is 79400 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_ila.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file chipscope_ila.edif ...
ngc2edif: Total memory usage is 83496 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design XCVR_TOP.ngc ...
WARNING:NetListWriters:298 - No output is written to XCVR_TOP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file XCVR_TOP.edif ...
ngc2edif: Total memory usage is 91688 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_icon.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus U0/U_ICON/iCORE_ID_SEL<15 : 0> on block
   chipscope_icon is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file chipscope_icon.edif ...
ngc2edif: Total memory usage is 79400 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_ila.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file chipscope_ila.edif ...
ngc2edif: Total memory usage is 83496 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design XCVR_TOP.ngc ...
WARNING:NetListWriters:298 - No output is written to XCVR_TOP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file XCVR_TOP.edif ...
ngc2edif: Total memory usage is 91688 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_icon.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus U0/U_ICON/iCORE_ID_SEL<15 : 0> on block
   chipscope_icon is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file chipscope_icon.edif ...
ngc2edif: Total memory usage is 79400 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_ila.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file chipscope_ila.edif ...
ngc2edif: Total memory usage is 83496 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design XCVR_TOP.ngc ...
WARNING:NetListWriters:298 - No output is written to XCVR_TOP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file XCVR_TOP.edif ...
ngc2edif: Total memory usage is 91688 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_icon.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus U0/U_ICON/iCORE_ID_SEL<15 : 0> on block
   chipscope_icon is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file chipscope_icon.edif ...
ngc2edif: Total memory usage is 79400 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_ila.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file chipscope_ila.edif ...
ngc2edif: Total memory usage is 83496 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design XCVR_TOP.ngc ...
WARNING:NetListWriters:298 - No output is written to XCVR_TOP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file XCVR_TOP.edif ...
ngc2edif: Total memory usage is 91688 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_icon.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus U0/U_ICON/iCORE_ID_SEL<15 : 0> on block
   chipscope_icon is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file chipscope_icon.edif ...
ngc2edif: Total memory usage is 79400 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_ila.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file chipscope_ila.edif ...
ngc2edif: Total memory usage is 83496 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design XCVR_TOP.ngc ...
WARNING:NetListWriters:298 - No output is written to XCVR_TOP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file XCVR_TOP.edif ...
ngc2edif: Total memory usage is 91688 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_icon.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus U0/U_ICON/iCORE_ID_SEL<15 : 0> on block
   chipscope_icon is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file chipscope_icon.edif ...
ngc2edif: Total memory usage is 79400 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_ila.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file chipscope_ila.edif ...
ngc2edif: Total memory usage is 83496 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design XCVR_TOP.ngc ...
WARNING:NetListWriters:298 - No output is written to XCVR_TOP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file XCVR_TOP.edif ...
ngc2edif: Total memory usage is 83496 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_icon.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus U0/U_ICON/iCORE_ID_SEL<15 : 0> on block
   chipscope_icon is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file chipscope_icon.edif ...
ngc2edif: Total memory usage is 79400 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_ila.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file chipscope_ila.edif ...
ngc2edif: Total memory usage is 83496 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design XCVR_TOP.ngc ...
WARNING:NetListWriters:298 - No output is written to XCVR_TOP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file XCVR_TOP.edif ...
ngc2edif: Total memory usage is 91688 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_icon.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus U0/U_ICON/iCORE_ID_SEL<15 : 0> on block
   chipscope_icon is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file chipscope_icon.edif ...
ngc2edif: Total memory usage is 79400 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_ila.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file chipscope_ila.edif ...
ngc2edif: Total memory usage is 83496 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design XCVR_TOP.ngc ...
WARNING:NetListWriters:298 - No output is written to XCVR_TOP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file XCVR_TOP.edif ...
ngc2edif: Total memory usage is 91688 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_icon.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus U0/U_ICON/iCORE_ID_SEL<15 : 0> on block
   chipscope_icon is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file chipscope_icon.edif ...
ngc2edif: Total memory usage is 79400 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_ila.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file chipscope_ila.edif ...
ngc2edif: Total memory usage is 83496 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design XCVR_TOP.ngc ...
WARNING:NetListWriters:298 - No output is written to XCVR_TOP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file XCVR_TOP.edif ...
ngc2edif: Total memory usage is 91688 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_icon.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus U0/U_ICON/iCORE_ID_SEL<15 : 0> on block
   chipscope_icon is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file chipscope_icon.edif ...
ngc2edif: Total memory usage is 79400 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_ila.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file chipscope_ila.edif ...
ngc2edif: Total memory usage is 83496 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design XCVR_TOP.ngc ...
WARNING:NetListWriters:298 - No output is written to XCVR_TOP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file XCVR_TOP.edif ...
ngc2edif: Total memory usage is 83496 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_icon.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus U0/U_ICON/iCORE_ID_SEL<15 : 0> on block
   chipscope_icon is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file chipscope_icon.edif ...
ngc2edif: Total memory usage is 79400 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_ila.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file chipscope_ila.edif ...
ngc2edif: Total memory usage is 83496 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design XCVR_TOP.ngc ...
WARNING:NetListWriters:298 - No output is written to XCVR_TOP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file XCVR_TOP.edif ...
ngc2edif: Total memory usage is 83496 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_icon.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus U0/U_ICON/iCORE_ID_SEL<15 : 0> on block
   chipscope_icon is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file chipscope_icon.edif ...
ngc2edif: Total memory usage is 79400 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_ila.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file chipscope_ila.edif ...
ngc2edif: Total memory usage is 83496 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design XCVR_TOP.ngc ...
WARNING:NetListWriters:298 - No output is written to XCVR_TOP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file XCVR_TOP.edif ...
ngc2edif: Total memory usage is 83496 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_icon.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus U0/U_ICON/iCORE_ID_SEL<15 : 0> on block
   chipscope_icon is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file chipscope_icon.edif ...
ngc2edif: Total memory usage is 79400 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_ila.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file chipscope_ila.edif ...
ngc2edif: Total memory usage is 83496 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design XCVR_TOP.ngc ...
WARNING:NetListWriters:298 - No output is written to XCVR_TOP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file XCVR_TOP.edif ...
ngc2edif: Total memory usage is 83496 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_icon.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus U0/U_ICON/iCORE_ID_SEL<15 : 0> on block
   chipscope_icon is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file chipscope_icon.edif ...
ngc2edif: Total memory usage is 79400 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_ila.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file chipscope_ila.edif ...
ngc2edif: Total memory usage is 83496 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design XCVR_TOP.ngc ...
WARNING:NetListWriters:298 - No output is written to XCVR_TOP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file XCVR_TOP.edif ...
ngc2edif: Total memory usage is 83496 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_icon.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus U0/U_ICON/iCORE_ID_SEL<15 : 0> on block
   chipscope_icon is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file chipscope_icon.edif ...
ngc2edif: Total memory usage is 79400 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_ila.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file chipscope_ila.edif ...
ngc2edif: Total memory usage is 83496 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design XCVR_TOP.ngc ...
WARNING:NetListWriters:298 - No output is written to XCVR_TOP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file XCVR_TOP.edif ...
ngc2edif: Total memory usage is 83496 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_icon.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus U0/U_ICON/iCORE_ID_SEL<15 : 0> on block
   chipscope_icon is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file chipscope_icon.edif ...
ngc2edif: Total memory usage is 79400 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_ila.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file chipscope_ila.edif ...
ngc2edif: Total memory usage is 83496 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design XCVR_TOP.ngc ...
WARNING:NetListWriters:298 - No output is written to XCVR_TOP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file XCVR_TOP.edif ...
ngc2edif: Total memory usage is 91688 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_icon.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus U0/U_ICON/iCORE_ID_SEL<15 : 0> on block
   chipscope_icon is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file chipscope_icon.edif ...
ngc2edif: Total memory usage is 79400 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_ila.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file chipscope_ila.edif ...
ngc2edif: Total memory usage is 83496 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design XCVR_TOP.ngc ...
WARNING:NetListWriters:298 - No output is written to XCVR_TOP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file XCVR_TOP.edif ...
ngc2edif: Total memory usage is 83496 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_icon.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus U0/U_ICON/iCORE_ID_SEL<15 : 0> on block
   chipscope_icon is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file chipscope_icon.edif ...
ngc2edif: Total memory usage is 79400 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_ila.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file chipscope_ila.edif ...
ngc2edif: Total memory usage is 83496 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design XCVR_TOP.ngc ...
WARNING:NetListWriters:298 - No output is written to XCVR_TOP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file XCVR_TOP.edif ...
ngc2edif: Total memory usage is 83496 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_icon.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus U0/U_ICON/iCORE_ID_SEL<15 : 0> on block
   chipscope_icon is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file chipscope_icon.edif ...
ngc2edif: Total memory usage is 79400 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_ila.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file chipscope_ila.edif ...
ngc2edif: Total memory usage is 83496 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design XCVR_TOP.ngc ...
WARNING:NetListWriters:298 - No output is written to XCVR_TOP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file XCVR_TOP.edif ...
ngc2edif: Total memory usage is 83496 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_icon.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus U0/U_ICON/iCORE_ID_SEL<15 : 0> on block
   chipscope_icon is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file chipscope_icon.edif ...
ngc2edif: Total memory usage is 79400 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_ila.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file chipscope_ila.edif ...
ngc2edif: Total memory usage is 83496 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design XCVR_TOP.ngc ...
WARNING:NetListWriters:298 - No output is written to XCVR_TOP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file XCVR_TOP.edif ...
ngc2edif: Total memory usage is 83496 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_icon.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus U0/U_ICON/iCORE_ID_SEL<15 : 0> on block
   chipscope_icon is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file chipscope_icon.edif ...
ngc2edif: Total memory usage is 79400 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_ila.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file chipscope_ila.edif ...
ngc2edif: Total memory usage is 83496 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design XCVR_TOP.ngc ...
WARNING:NetListWriters:298 - No output is written to XCVR_TOP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file XCVR_TOP.edif ...
ngc2edif: Total memory usage is 83496 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_icon.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus U0/U_ICON/iCORE_ID_SEL<15 : 0> on block
   chipscope_icon is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file chipscope_icon.edif ...
ngc2edif: Total memory usage is 79400 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design chipscope_ila.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block chipscope_ila is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file chipscope_ila.edif ...
ngc2edif: Total memory usage is 83496 kilobytes

