<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
rc: 0 (means success: 1)
should_fail: 0
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_mem
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_multiport.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_multiport.v</a>
time_elapsed: 0.456s
ram usage: 14296 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_mem <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_mem/bsg_mem_multiport.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_mem/bsg_mem_multiport.v</a>
module bsg_mem_multiport (
	w_clk_i,
	w_reset_i,
	w_v_i,
	w_addr_i,
	w_data_i,
	r_v_i,
	r_addr_i,
	r_data_o
);
	parameter width_p = -1;
	parameter els_p = -1;
	parameter read_write_same_addr_p = 0;
	parameter write_write_same_addr_p = 0;
	parameter read_ports_p = &#34;inv&#34;;
	parameter write_ports_p = &#34;inv&#34;;
	parameter addr_width_lp = (els_p == 1 ? 1 : $clog2(els_p));
	input w_clk_i;
	input w_reset_i;
	input [write_ports_p - 1:0] w_v_i;
	input [((write_ports_p - 1) &gt;= 0 ? ((addr_width_lp - 1) &gt;= 0 ? (write_ports_p * addr_width_lp) + -1 : (write_ports_p * (2 - addr_width_lp)) + ((addr_width_lp - 1) - 1)) : ((addr_width_lp - 1) &gt;= 0 ? ((2 - write_ports_p) * addr_width_lp) + (((write_ports_p - 1) * addr_width_lp) - 1) : ((2 - write_ports_p) * (2 - addr_width_lp)) + (((addr_width_lp - 1) + ((write_ports_p - 1) * (2 - addr_width_lp))) - 1))):((write_ports_p - 1) &gt;= 0 ? ((addr_width_lp - 1) &gt;= 0 ? 0 : addr_width_lp - 1) : ((addr_width_lp - 1) &gt;= 0 ? (write_ports_p - 1) * addr_width_lp : (addr_width_lp - 1) + ((write_ports_p - 1) * (2 - addr_width_lp))))] w_addr_i;
	input [((write_ports_p - 1) &gt;= 0 ? ((width_p - 1) &gt;= 0 ? (write_ports_p * width_p) + -1 : (write_ports_p * (2 - width_p)) + ((width_p - 1) - 1)) : ((width_p - 1) &gt;= 0 ? ((2 - write_ports_p) * width_p) + (((write_ports_p - 1) * width_p) - 1) : ((2 - write_ports_p) * (2 - width_p)) + (((width_p - 1) + ((write_ports_p - 1) * (2 - width_p))) - 1))):((write_ports_p - 1) &gt;= 0 ? ((width_p - 1) &gt;= 0 ? 0 : width_p - 1) : ((width_p - 1) &gt;= 0 ? (write_ports_p - 1) * width_p : (width_p - 1) + ((write_ports_p - 1) * (2 - width_p))))] w_data_i;
	input [read_ports_p - 1:0] r_v_i;
	input [((read_ports_p - 1) &gt;= 0 ? ((addr_width_lp - 1) &gt;= 0 ? (read_ports_p * addr_width_lp) + -1 : (read_ports_p * (2 - addr_width_lp)) + ((addr_width_lp - 1) - 1)) : ((addr_width_lp - 1) &gt;= 0 ? ((2 - read_ports_p) * addr_width_lp) + (((read_ports_p - 1) * addr_width_lp) - 1) : ((2 - read_ports_p) * (2 - addr_width_lp)) + (((addr_width_lp - 1) + ((read_ports_p - 1) * (2 - addr_width_lp))) - 1))):((read_ports_p - 1) &gt;= 0 ? ((addr_width_lp - 1) &gt;= 0 ? 0 : addr_width_lp - 1) : ((addr_width_lp - 1) &gt;= 0 ? (read_ports_p - 1) * addr_width_lp : (addr_width_lp - 1) + ((read_ports_p - 1) * (2 - addr_width_lp))))] r_addr_i;
	output [((read_ports_p - 1) &gt;= 0 ? ((width_p - 1) &gt;= 0 ? (read_ports_p * width_p) + -1 : (read_ports_p * (2 - width_p)) + ((width_p - 1) - 1)) : ((width_p - 1) &gt;= 0 ? ((2 - read_ports_p) * width_p) + (((read_ports_p - 1) * width_p) - 1) : ((2 - read_ports_p) * (2 - width_p)) + (((width_p - 1) + ((read_ports_p - 1) * (2 - width_p))) - 1))):((read_ports_p - 1) &gt;= 0 ? ((width_p - 1) &gt;= 0 ? 0 : width_p - 1) : ((width_p - 1) &gt;= 0 ? (read_ports_p - 1) * width_p : (width_p - 1) + ((read_ports_p - 1) * (2 - width_p))))] r_data_o;
	reg [width_p - 1:0] mem [els_p - 1:0];
	genvar i;
	genvar j;
	generate
		for (i = 0; i &lt; read_ports_p; i = i + 1) begin : rof_r
			assign r_data_o[((width_p - 1) &gt;= 0 ? 0 : width_p - 1) + (((read_ports_p - 1) &gt;= 0 ? i : 0 - (i - (read_ports_p - 1))) * ((width_p - 1) &gt;= 0 ? width_p : 2 - width_p))+:((width_p - 1) &gt;= 0 ? width_p : 2 - width_p)] = mem[r_addr_i[((addr_width_lp - 1) &gt;= 0 ? 0 : addr_width_lp - 1) + (((read_ports_p - 1) &gt;= 0 ? i : 0 - (i - (read_ports_p - 1))) * ((addr_width_lp - 1) &gt;= 0 ? addr_width_lp : 2 - addr_width_lp))+:((addr_width_lp - 1) &gt;= 0 ? addr_width_lp : 2 - addr_width_lp)]];
		end
	endgenerate
	wire unused = w_reset_i;
	generate
		for (i = 0; i &lt; write_ports_p; i = i + 1) begin : rof_w
			always @(posedge w_clk_i)
				if (w_v_i[i])
					mem[w_addr_i[((addr_width_lp - 1) &gt;= 0 ? 0 : addr_width_lp - 1) + (((write_ports_p - 1) &gt;= 0 ? i : 0 - (i - (write_ports_p - 1))) * ((addr_width_lp - 1) &gt;= 0 ? addr_width_lp : 2 - addr_width_lp))+:((addr_width_lp - 1) &gt;= 0 ? addr_width_lp : 2 - addr_width_lp)]] &lt;= w_data_i[((width_p - 1) &gt;= 0 ? 0 : width_p - 1) + (((write_ports_p - 1) &gt;= 0 ? i : 0 - (i - (write_ports_p - 1))) * ((width_p - 1) &gt;= 0 ? width_p : 2 - width_p))+:((width_p - 1) &gt;= 0 ? width_p : 2 - width_p)];
			always @(posedge w_clk_i)
				;
		end
	endgenerate
	generate
		for (i = 0; i &lt; write_ports_p; i = i + 1) begin : w2
			for (j = 0; j &lt; read_ports_p; j = j + 1) begin : r2
				always @(posedge w_clk_i)
					;
			end
		end
	endgenerate
	generate
		for (i = 0; i &lt; write_ports_p; i = i + 1) begin : w3
			for (j = i; j &lt; write_ports_p; j = j + 1) begin : w4
				always @(posedge w_clk_i)
					;
			end
		end
	endgenerate
	initial $display(&#34;## bsg_mem_multiport: instantiating width_p=%d, els_p=%d, read_write_same_addr_p=%d, write_write_same_addr_p=%d harden_p=%d (%m,%L)&#34;, width_p, els_p, read_write_same_addr_p, write_write_same_addr_p, harden_p);
endmodule

</pre>
</body>