/* SPDX-License-Identifier: (GPL-2.0 OR MIT) */
/*
 * Microchip LAN966x Switch driver
 *
 * License: Dual MIT/GPL
 * Copyright (c) 2020 Microchip Technology Inc.
 */

/* This file is autogenerated by cml-utils 2021-09-28 12:47:01 +0530.
 * Commit ID: 2ba97f5e600c05dd5989ade32ef70fdd9a018b84 (dirty)
 */

#ifndef _LAN966X_UBOOT_CPU_REGS_H_
#define _LAN966X_UBOOT_CPU_REGS_H_

#define LAN966X_BUILD_ID_REG GCB_BUILDID
enum lan966x_target {
	TARGET_CHIP_TOP = 5,
	TARGET_CPU = 6,
	TARGET_CPU_SYSCNT = 7,
	TARGET_DDR_PHY = 11,
	TARGET_DDR_UMCTL2 = 12,
	TARGET_GCB = 27,
	TARGET_HMATRIX2 = 31,
	TARGET_TIMERS = 54,
	NUM_TARGETS = 66
};

#define __REG(...)    __VA_ARGS__

/*      CHIP_TOP:RESET_CFG:RESET_CFG */
#define CHIP_TOP_RESET_CFG        __REG(TARGET_CHIP_TOP,\
					0, 1, 0, 0, 1, 4, 0, 0, 1, 4)

#define CHIP_TOP_RESET_CFG_POWER_GOOD_STATUS(x)  (((x) << 2) & GENMASK(7, 2))
#define CHIP_TOP_RESET_CFG_POWER_GOOD_STATUS_M   GENMASK(7, 2)
#define CHIP_TOP_RESET_CFG_POWER_GOOD_STATUS_X(x) (((x) & GENMASK(7, 2)) >> 2)

#define CHIP_TOP_RESET_CFG_OV_RST_ENA(x)         (((x) << 1) & GENMASK(1, 1))
#define CHIP_TOP_RESET_CFG_OV_RST_ENA_M          GENMASK(1, 1)
#define CHIP_TOP_RESET_CFG_OV_RST_ENA_X(x)       (((x) & GENMASK(1, 1)) >> 1)

#define CHIP_TOP_RESET_CFG_UV_RST_ENA(x)         ((x) & GENMASK(0, 0))
#define CHIP_TOP_RESET_CFG_UV_RST_ENA_M          GENMASK(0, 0)
#define CHIP_TOP_RESET_CFG_UV_RST_ENA_X(x)       ((x) & GENMASK(0, 0))

/*      CHIP_TOP:MBIST_STAT:MBIST_STAT */
#define CHIP_TOP_MBIST_STAT       __REG(TARGET_CHIP_TOP,\
					0, 1, 4, 0, 1, 12, 0, 0, 1, 4)

#define CHIP_TOP_MBIST_STAT_MBIST_PASS(x)        (((x) << 2) & GENMASK(2, 2))
#define CHIP_TOP_MBIST_STAT_MBIST_PASS_M         GENMASK(2, 2)
#define CHIP_TOP_MBIST_STAT_MBIST_PASS_X(x)      (((x) & GENMASK(2, 2)) >> 2)

#define CHIP_TOP_MBIST_STAT_MBIST_DONE(x)        (((x) << 1) & GENMASK(1, 1))
#define CHIP_TOP_MBIST_STAT_MBIST_DONE_M         GENMASK(1, 1)
#define CHIP_TOP_MBIST_STAT_MBIST_DONE_X(x)      (((x) & GENMASK(1, 1)) >> 1)

#define CHIP_TOP_MBIST_STAT_MBIST_TIMED_OUT(x)   ((x) & GENMASK(0, 0))
#define CHIP_TOP_MBIST_STAT_MBIST_TIMED_OUT_M    GENMASK(0, 0)
#define CHIP_TOP_MBIST_STAT_MBIST_TIMED_OUT_X(x) ((x) & GENMASK(0, 0))

/*      CHIP_TOP:MBIST_STAT:DEVCPU_MBIST_STAT */
#define CHIP_TOP_DEVCPU_MBIST_STAT __REG(TARGET_CHIP_TOP,\
					0, 1, 4, 0, 1, 12, 4, 0, 1, 4)

#define CHIP_TOP_DEVCPU_MBIST_STAT_DEVCPU_MBIST_PASS(x)\
	(((x) << 8) & GENMASK(15, 8))
#define CHIP_TOP_DEVCPU_MBIST_STAT_DEVCPU_MBIST_PASS_M GENMASK(15, 8)
#define CHIP_TOP_DEVCPU_MBIST_STAT_DEVCPU_MBIST_PASS_X(x)\
	(((x) & GENMASK(15, 8)) >> 8)

#define CHIP_TOP_DEVCPU_MBIST_STAT_DEVCPU_MBIST_DONE(x) ((x) & GENMASK(7, 0))
#define CHIP_TOP_DEVCPU_MBIST_STAT_DEVCPU_MBIST_DONE_M GENMASK(7, 0)
#define CHIP_TOP_DEVCPU_MBIST_STAT_DEVCPU_MBIST_DONE_X(x) ((x) & GENMASK(7, 0))

/*      CHIP_TOP:MBIST_STAT:HSIO_SWC_MBIST_STAT */
#define CHIP_TOP_HSIO_SWC_MBIST_STAT __REG(TARGET_CHIP_TOP,\
					0, 1, 4, 0, 1, 12, 8, 0, 1, 4)

#define CHIP_TOP_HSIO_SWC_MBIST_STAT_HSIO_SWC_MBIST_PASS(x)\
	(((x) << 1) & GENMASK(1, 1))
#define CHIP_TOP_HSIO_SWC_MBIST_STAT_HSIO_SWC_MBIST_PASS_M GENMASK(1, 1)
#define CHIP_TOP_HSIO_SWC_MBIST_STAT_HSIO_SWC_MBIST_PASS_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define CHIP_TOP_HSIO_SWC_MBIST_STAT_HSIO_SWC_MBIST_DONE(x)\
	((x) & GENMASK(0, 0))
#define CHIP_TOP_HSIO_SWC_MBIST_STAT_HSIO_SWC_MBIST_DONE_M GENMASK(0, 0)
#define CHIP_TOP_HSIO_SWC_MBIST_STAT_HSIO_SWC_MBIST_DONE_X(x)\
	((x) & GENMASK(0, 0))

/*      CHIP_TOP:CUPHY_CFG:CUPHY_PORT_STAT */
#define CHIP_TOP_CUPHY_PORT_STAT(r) __REG(TARGET_CHIP_TOP,\
					0, 1, 16, 0, 1, 20, 0, r, 2, 4)

#define CHIP_TOP_CUPHY_PORT_STAT_LED_COL(x)      (((x) << 21) & GENMASK(21, 21))
#define CHIP_TOP_CUPHY_PORT_STAT_LED_COL_M       GENMASK(21, 21)
#define CHIP_TOP_CUPHY_PORT_STAT_LED_COL_X(x)    (((x) & GENMASK(21, 21)) >> 21)

#define CHIP_TOP_CUPHY_PORT_STAT_LED_AN_FAULT(x) (((x) << 20) & GENMASK(20, 20))
#define CHIP_TOP_CUPHY_PORT_STAT_LED_AN_FAULT_M  GENMASK(20, 20)
#define CHIP_TOP_CUPHY_PORT_STAT_LED_AN_FAULT_X(x)\
	(((x) & GENMASK(20, 20)) >> 20)

#define CHIP_TOP_CUPHY_PORT_STAT_LED_RD(x)       (((x) << 19) & GENMASK(19, 19))
#define CHIP_TOP_CUPHY_PORT_STAT_LED_RD_M        GENMASK(19, 19)
#define CHIP_TOP_CUPHY_PORT_STAT_LED_RD_X(x)     (((x) & GENMASK(19, 19)) >> 19)

#define CHIP_TOP_CUPHY_PORT_STAT_LED_DOWK(x)     (((x) << 18) & GENMASK(18, 18))
#define CHIP_TOP_CUPHY_PORT_STAT_LED_DOWK_M      GENMASK(18, 18)
#define CHIP_TOP_CUPHY_PORT_STAT_LED_DOWK_X(x)   (((x) & GENMASK(18, 18)) >> 18)

#define CHIP_TOP_CUPHY_PORT_STAT_LED_RX_100M(x)  (((x) << 17) & GENMASK(17, 17))
#define CHIP_TOP_CUPHY_PORT_STAT_LED_RX_100M_M   GENMASK(17, 17)
#define CHIP_TOP_CUPHY_PORT_STAT_LED_RX_100M_X(x)\
	(((x) & GENMASK(17, 17)) >> 17)

#define CHIP_TOP_CUPHY_PORT_STAT_LED_TX_100M(x)  (((x) << 16) & GENMASK(16, 16))
#define CHIP_TOP_CUPHY_PORT_STAT_LED_TX_100M_M   GENMASK(16, 16)
#define CHIP_TOP_CUPHY_PORT_STAT_LED_TX_100M_X(x)\
	(((x) & GENMASK(16, 16)) >> 16)

#define CHIP_TOP_CUPHY_PORT_STAT_LED_RX_1G(x)    (((x) << 15) & GENMASK(15, 15))
#define CHIP_TOP_CUPHY_PORT_STAT_LED_RX_1G_M     GENMASK(15, 15)
#define CHIP_TOP_CUPHY_PORT_STAT_LED_RX_1G_X(x)  (((x) & GENMASK(15, 15)) >> 15)

#define CHIP_TOP_CUPHY_PORT_STAT_LED_TX_1G(x)    (((x) << 14) & GENMASK(14, 14))
#define CHIP_TOP_CUPHY_PORT_STAT_LED_TX_1G_M     GENMASK(14, 14)
#define CHIP_TOP_CUPHY_PORT_STAT_LED_TX_1G_X(x)  (((x) & GENMASK(14, 14)) >> 14)

#define CHIP_TOP_CUPHY_PORT_STAT_ISOLATE(x)      (((x) << 13) & GENMASK(13, 13))
#define CHIP_TOP_CUPHY_PORT_STAT_ISOLATE_M       GENMASK(13, 13)
#define CHIP_TOP_CUPHY_PORT_STAT_ISOLATE_X(x)    (((x) & GENMASK(13, 13)) >> 13)

#define CHIP_TOP_CUPHY_PORT_STAT_PWR_DN(x)       (((x) << 12) & GENMASK(12, 12))
#define CHIP_TOP_CUPHY_PORT_STAT_PWR_DN_M        GENMASK(12, 12)
#define CHIP_TOP_CUPHY_PORT_STAT_PWR_DN_X(x)     (((x) & GENMASK(12, 12)) >> 12)

#define CHIP_TOP_CUPHY_PORT_STAT_FULLDX(x)       (((x) << 11) & GENMASK(11, 11))
#define CHIP_TOP_CUPHY_PORT_STAT_FULLDX_M        GENMASK(11, 11)
#define CHIP_TOP_CUPHY_PORT_STAT_FULLDX_X(x)     (((x) & GENMASK(11, 11)) >> 11)

#define CHIP_TOP_CUPHY_PORT_STAT_EN10T(x)        (((x) << 10) & GENMASK(10, 10))
#define CHIP_TOP_CUPHY_PORT_STAT_EN10T_M         GENMASK(10, 10)
#define CHIP_TOP_CUPHY_PORT_STAT_EN10T_X(x)      (((x) & GENMASK(10, 10)) >> 10)

#define CHIP_TOP_CUPHY_PORT_STAT_EN100T(x)       (((x) << 9) & GENMASK(9, 9))
#define CHIP_TOP_CUPHY_PORT_STAT_EN100T_M        GENMASK(9, 9)
#define CHIP_TOP_CUPHY_PORT_STAT_EN100T_X(x)     (((x) & GENMASK(9, 9)) >> 9)

#define CHIP_TOP_CUPHY_PORT_STAT_EN1000TX(x)     (((x) << 8) & GENMASK(8, 8))
#define CHIP_TOP_CUPHY_PORT_STAT_EN1000TX_M      GENMASK(8, 8)
#define CHIP_TOP_CUPHY_PORT_STAT_EN1000TX_X(x)   (((x) & GENMASK(8, 8)) >> 8)

#define CHIP_TOP_CUPHY_PORT_STAT_RQUIET100(x)    (((x) << 7) & GENMASK(7, 7))
#define CHIP_TOP_CUPHY_PORT_STAT_RQUIET100_M     GENMASK(7, 7)
#define CHIP_TOP_CUPHY_PORT_STAT_RQUIET100_X(x)  (((x) & GENMASK(7, 7)) >> 7)

#define CHIP_TOP_CUPHY_PORT_STAT_M1000_QUIET(x)  (((x) << 6) & GENMASK(6, 6))
#define CHIP_TOP_CUPHY_PORT_STAT_M1000_QUIET_M   GENMASK(6, 6)
#define CHIP_TOP_CUPHY_PORT_STAT_M1000_QUIET_X(x) (((x) & GENMASK(6, 6)) >> 6)

#define CHIP_TOP_CUPHY_PORT_STAT_M100_TX_QUIET(x) (((x) << 5) & GENMASK(5, 5))
#define CHIP_TOP_CUPHY_PORT_STAT_M100_TX_QUIET_M GENMASK(5, 5)
#define CHIP_TOP_CUPHY_PORT_STAT_M100_TX_QUIET_X(x) (((x) & GENMASK(5, 5)) >> 5)

#define CHIP_TOP_CUPHY_PORT_STAT_FASTMODE(x)     (((x) << 4) & GENMASK(4, 4))
#define CHIP_TOP_CUPHY_PORT_STAT_FASTMODE_M      GENMASK(4, 4)
#define CHIP_TOP_CUPHY_PORT_STAT_FASTMODE_X(x)   (((x) & GENMASK(4, 4)) >> 4)

#define CHIP_TOP_CUPHY_PORT_STAT_GRCLK_RDY(x)    (((x) << 3) & GENMASK(3, 3))
#define CHIP_TOP_CUPHY_PORT_STAT_GRCLK_RDY_M     GENMASK(3, 3)
#define CHIP_TOP_CUPHY_PORT_STAT_GRCLK_RDY_X(x)  (((x) & GENMASK(3, 3)) >> 3)

#define CHIP_TOP_CUPHY_PORT_STAT_MR1000(x)       (((x) << 2) & GENMASK(2, 2))
#define CHIP_TOP_CUPHY_PORT_STAT_MR1000_M        GENMASK(2, 2)
#define CHIP_TOP_CUPHY_PORT_STAT_MR1000_X(x)     (((x) & GENMASK(2, 2)) >> 2)

#define CHIP_TOP_CUPHY_PORT_STAT_EN1000(x)       (((x) << 1) & GENMASK(1, 1))
#define CHIP_TOP_CUPHY_PORT_STAT_EN1000_M        GENMASK(1, 1)
#define CHIP_TOP_CUPHY_PORT_STAT_EN1000_X(x)     (((x) & GENMASK(1, 1)) >> 1)

#define CHIP_TOP_CUPHY_PORT_STAT_LINK_STAT(x)    ((x) & GENMASK(0, 0))
#define CHIP_TOP_CUPHY_PORT_STAT_LINK_STAT_M     GENMASK(0, 0)
#define CHIP_TOP_CUPHY_PORT_STAT_LINK_STAT_X(x)  ((x) & GENMASK(0, 0))

/*      CHIP_TOP:CUPHY_CFG:CUPHY_PORT_CFG */
#define CHIP_TOP_CUPHY_PORT_CFG(r) __REG(TARGET_CHIP_TOP,\
					0, 1, 16, 0, 1, 20, 8, r, 2, 4)

#define CHIP_TOP_CUPHY_PORT_CFG_AUTO_SQUELCH_ENA(x) (((x) << 7) & GENMASK(7, 7))
#define CHIP_TOP_CUPHY_PORT_CFG_AUTO_SQUELCH_ENA_M GENMASK(7, 7)
#define CHIP_TOP_CUPHY_PORT_CFG_AUTO_SQUELCH_ENA_X(x)\
	(((x) & GENMASK(7, 7)) >> 7)

#define CHIP_TOP_CUPHY_PORT_CFG_COMA_MODE(x)     (((x) << 6) & GENMASK(6, 6))
#define CHIP_TOP_CUPHY_PORT_CFG_COMA_MODE_M      GENMASK(6, 6)
#define CHIP_TOP_CUPHY_PORT_CFG_COMA_MODE_X(x)   (((x) & GENMASK(6, 6)) >> 6)

#define CHIP_TOP_CUPHY_PORT_CFG_MODE(x)          (((x) << 1) & GENMASK(5, 1))
#define CHIP_TOP_CUPHY_PORT_CFG_MODE_M           GENMASK(5, 1)
#define CHIP_TOP_CUPHY_PORT_CFG_MODE_X(x)        (((x) & GENMASK(5, 1)) >> 1)

#define CHIP_TOP_CUPHY_PORT_CFG_GTX_CLK_ENA(x)   ((x) & GENMASK(0, 0))
#define CHIP_TOP_CUPHY_PORT_CFG_GTX_CLK_ENA_M    GENMASK(0, 0)
#define CHIP_TOP_CUPHY_PORT_CFG_GTX_CLK_ENA_X(x) ((x) & GENMASK(0, 0))

/*      CHIP_TOP:CUPHY_CFG:CUPHY_COMMON_CFG */
#define CHIP_TOP_CUPHY_COMMON_CFG __REG(TARGET_CHIP_TOP,\
					0, 1, 16, 0, 1, 20, 16, 0, 1, 4)

#define CHIP_TOP_CUPHY_COMMON_CFG_DEBUG_BUS_ENA(x) (((x) << 3) & GENMASK(3, 3))
#define CHIP_TOP_CUPHY_COMMON_CFG_DEBUG_BUS_ENA_M GENMASK(3, 3)
#define CHIP_TOP_CUPHY_COMMON_CFG_DEBUG_BUS_ENA_X(x)\
	(((x) & GENMASK(3, 3)) >> 3)

#define CHIP_TOP_CUPHY_COMMON_CFG_XPHYAD0(x)     (((x) << 2) & GENMASK(2, 2))
#define CHIP_TOP_CUPHY_COMMON_CFG_XPHYAD0_M      GENMASK(2, 2)
#define CHIP_TOP_CUPHY_COMMON_CFG_XPHYAD0_X(x)   (((x) & GENMASK(2, 2)) >> 2)

#define CHIP_TOP_CUPHY_COMMON_CFG_MDC_SEL(x)     (((x) << 1) & GENMASK(1, 1))
#define CHIP_TOP_CUPHY_COMMON_CFG_MDC_SEL_M      GENMASK(1, 1)
#define CHIP_TOP_CUPHY_COMMON_CFG_MDC_SEL_X(x)   (((x) & GENMASK(1, 1)) >> 1)

#define CHIP_TOP_CUPHY_COMMON_CFG_RESET_N(x)     ((x) & GENMASK(0, 0))
#define CHIP_TOP_CUPHY_COMMON_CFG_RESET_N_M      GENMASK(0, 0)
#define CHIP_TOP_CUPHY_COMMON_CFG_RESET_N_X(x)   ((x) & GENMASK(0, 0))

/*      CHIP_TOP:GPIO_CFG:GPIO_CFG */
#define CHIP_TOP_GPIO_CFG(r)      __REG(TARGET_CHIP_TOP,\
					0, 1, 36, 0, 1, 312, 0, r, 78, 4)

#define CHIP_TOP_GPIO_CFG_RGMII(x)               (((x) << 4) & GENMASK(4, 4))
#define CHIP_TOP_GPIO_CFG_RGMII_M                GENMASK(4, 4)
#define CHIP_TOP_GPIO_CFG_RGMII_X(x)             (((x) & GENMASK(4, 4)) >> 4)

#define CHIP_TOP_GPIO_CFG_PD(x)                  (((x) << 3) & GENMASK(3, 3))
#define CHIP_TOP_GPIO_CFG_PD_M                   GENMASK(3, 3)
#define CHIP_TOP_GPIO_CFG_PD_X(x)                (((x) & GENMASK(3, 3)) >> 3)

#define CHIP_TOP_GPIO_CFG_PU(x)                  (((x) << 2) & GENMASK(2, 2))
#define CHIP_TOP_GPIO_CFG_PU_M                   GENMASK(2, 2)
#define CHIP_TOP_GPIO_CFG_PU_X(x)                (((x) & GENMASK(2, 2)) >> 2)

#define CHIP_TOP_GPIO_CFG_DS(x)                  ((x) & GENMASK(1, 0))
#define CHIP_TOP_GPIO_CFG_DS_M                   GENMASK(1, 0)
#define CHIP_TOP_GPIO_CFG_DS_X(x)                ((x) & GENMASK(1, 0))

/*      CHIP_TOP:PAD_CFG:PAD_CFG */
#define CHIP_TOP_PAD_CFG(r)       __REG(TARGET_CHIP_TOP,\
					0, 1, 348, 0, 1, 24, 0, r, 6, 4)

#define CHIP_TOP_PAD_CFG_PD(x)                   (((x) << 3) & GENMASK(3, 3))
#define CHIP_TOP_PAD_CFG_PD_M                    GENMASK(3, 3)
#define CHIP_TOP_PAD_CFG_PD_X(x)                 (((x) & GENMASK(3, 3)) >> 3)

#define CHIP_TOP_PAD_CFG_PU(x)                   (((x) << 2) & GENMASK(2, 2))
#define CHIP_TOP_PAD_CFG_PU_M                    GENMASK(2, 2)
#define CHIP_TOP_PAD_CFG_PU_X(x)                 (((x) & GENMASK(2, 2)) >> 2)

/*      CHIP_TOP:CPU_PLL_CFG:CPU_PLL_CFG */
#define CHIP_TOP_CPU_PLL_CFG      __REG(TARGET_CHIP_TOP,\
					0, 1, 372, 0, 1, 4, 0, 0, 1, 4)

#define CHIP_TOP_CPU_PLL_CFG_BYPASS_ENA(x)       (((x) << 20) & GENMASK(20, 20))
#define CHIP_TOP_CPU_PLL_CFG_BYPASS_ENA_M        GENMASK(20, 20)
#define CHIP_TOP_CPU_PLL_CFG_BYPASS_ENA_X(x)     (((x) & GENMASK(20, 20)) >> 20)

#define CHIP_TOP_CPU_PLL_CFG_LOCK_STAT(x)        (((x) << 19) & GENMASK(19, 19))
#define CHIP_TOP_CPU_PLL_CFG_LOCK_STAT_M         GENMASK(19, 19)
#define CHIP_TOP_CPU_PLL_CFG_LOCK_STAT_X(x)      (((x) & GENMASK(19, 19)) >> 19)

#define CHIP_TOP_CPU_PLL_CFG_ENA_CFG(x)          (((x) << 18) & GENMASK(18, 18))
#define CHIP_TOP_CPU_PLL_CFG_ENA_CFG_M           GENMASK(18, 18)
#define CHIP_TOP_CPU_PLL_CFG_ENA_CFG_X(x)        (((x) & GENMASK(18, 18)) >> 18)

#define CHIP_TOP_CPU_PLL_CFG_REF_RANGE(x)        (((x) << 15) & GENMASK(17, 15))
#define CHIP_TOP_CPU_PLL_CFG_REF_RANGE_M         GENMASK(17, 15)
#define CHIP_TOP_CPU_PLL_CFG_REF_RANGE_X(x)      (((x) & GENMASK(17, 15)) >> 15)

#define CHIP_TOP_CPU_PLL_CFG_DIVF(x)             (((x) << 8) & GENMASK(14, 8))
#define CHIP_TOP_CPU_PLL_CFG_DIVF_M              GENMASK(14, 8)
#define CHIP_TOP_CPU_PLL_CFG_DIVF_X(x)           (((x) & GENMASK(14, 8)) >> 8)

#define CHIP_TOP_CPU_PLL_CFG_DIVQ(x)             (((x) << 5) & GENMASK(7, 5))
#define CHIP_TOP_CPU_PLL_CFG_DIVQ_M              GENMASK(7, 5)
#define CHIP_TOP_CPU_PLL_CFG_DIVQ_X(x)           (((x) & GENMASK(7, 5)) >> 5)

#define CHIP_TOP_CPU_PLL_CFG_DIVR(x)             ((x) & GENMASK(4, 0))
#define CHIP_TOP_CPU_PLL_CFG_DIVR_M              GENMASK(4, 0)
#define CHIP_TOP_CPU_PLL_CFG_DIVR_X(x)           ((x) & GENMASK(4, 0))

/*      CHIP_TOP:DDR_PLL_CFG:DDR_PLL_CFG */
#define CHIP_TOP_DDR_PLL_CFG      __REG(TARGET_CHIP_TOP,\
					0, 1, 376, 0, 1, 4, 0, 0, 1, 4)

#define CHIP_TOP_DDR_PLL_CFG_BYPASS_ENA(x)       (((x) << 20) & GENMASK(20, 20))
#define CHIP_TOP_DDR_PLL_CFG_BYPASS_ENA_M        GENMASK(20, 20)
#define CHIP_TOP_DDR_PLL_CFG_BYPASS_ENA_X(x)     (((x) & GENMASK(20, 20)) >> 20)

#define CHIP_TOP_DDR_PLL_CFG_LOCK_STAT(x)        (((x) << 19) & GENMASK(19, 19))
#define CHIP_TOP_DDR_PLL_CFG_LOCK_STAT_M         GENMASK(19, 19)
#define CHIP_TOP_DDR_PLL_CFG_LOCK_STAT_X(x)      (((x) & GENMASK(19, 19)) >> 19)

#define CHIP_TOP_DDR_PLL_CFG_ENA_CFG(x)          (((x) << 18) & GENMASK(18, 18))
#define CHIP_TOP_DDR_PLL_CFG_ENA_CFG_M           GENMASK(18, 18)
#define CHIP_TOP_DDR_PLL_CFG_ENA_CFG_X(x)        (((x) & GENMASK(18, 18)) >> 18)

#define CHIP_TOP_DDR_PLL_CFG_REF_RANGE(x)        (((x) << 15) & GENMASK(17, 15))
#define CHIP_TOP_DDR_PLL_CFG_REF_RANGE_M         GENMASK(17, 15)
#define CHIP_TOP_DDR_PLL_CFG_REF_RANGE_X(x)      (((x) & GENMASK(17, 15)) >> 15)

#define CHIP_TOP_DDR_PLL_CFG_DIVF(x)             (((x) << 8) & GENMASK(14, 8))
#define CHIP_TOP_DDR_PLL_CFG_DIVF_M              GENMASK(14, 8)
#define CHIP_TOP_DDR_PLL_CFG_DIVF_X(x)           (((x) & GENMASK(14, 8)) >> 8)

#define CHIP_TOP_DDR_PLL_CFG_DIVQ(x)             (((x) << 5) & GENMASK(7, 5))
#define CHIP_TOP_DDR_PLL_CFG_DIVQ_M              GENMASK(7, 5)
#define CHIP_TOP_DDR_PLL_CFG_DIVQ_X(x)           (((x) & GENMASK(7, 5)) >> 5)

#define CHIP_TOP_DDR_PLL_CFG_DIVR(x)             ((x) & GENMASK(4, 0))
#define CHIP_TOP_DDR_PLL_CFG_DIVR_M              GENMASK(4, 0)
#define CHIP_TOP_DDR_PLL_CFG_DIVR_X(x)           ((x) & GENMASK(4, 0))

/*      CHIP_TOP:CORE_PLL_CFG:CORE_PLL_CFG */
#define CHIP_TOP_CORE_PLL_CFG     __REG(TARGET_CHIP_TOP,\
					0, 1, 380, 0, 1, 4, 0, 0, 1, 4)

#define CHIP_TOP_CORE_PLL_CFG_BYPASS_ENA(x)      (((x) << 20) & GENMASK(20, 20))
#define CHIP_TOP_CORE_PLL_CFG_BYPASS_ENA_M       GENMASK(20, 20)
#define CHIP_TOP_CORE_PLL_CFG_BYPASS_ENA_X(x)    (((x) & GENMASK(20, 20)) >> 20)

#define CHIP_TOP_CORE_PLL_CFG_LOCK_STAT(x)       (((x) << 19) & GENMASK(19, 19))
#define CHIP_TOP_CORE_PLL_CFG_LOCK_STAT_M        GENMASK(19, 19)
#define CHIP_TOP_CORE_PLL_CFG_LOCK_STAT_X(x)     (((x) & GENMASK(19, 19)) >> 19)

#define CHIP_TOP_CORE_PLL_CFG_ENA_CFG(x)         (((x) << 18) & GENMASK(18, 18))
#define CHIP_TOP_CORE_PLL_CFG_ENA_CFG_M          GENMASK(18, 18)
#define CHIP_TOP_CORE_PLL_CFG_ENA_CFG_X(x)       (((x) & GENMASK(18, 18)) >> 18)

#define CHIP_TOP_CORE_PLL_CFG_REF_RANGE(x)       (((x) << 15) & GENMASK(17, 15))
#define CHIP_TOP_CORE_PLL_CFG_REF_RANGE_M        GENMASK(17, 15)
#define CHIP_TOP_CORE_PLL_CFG_REF_RANGE_X(x)     (((x) & GENMASK(17, 15)) >> 15)

#define CHIP_TOP_CORE_PLL_CFG_DIVF(x)            (((x) << 8) & GENMASK(14, 8))
#define CHIP_TOP_CORE_PLL_CFG_DIVF_M             GENMASK(14, 8)
#define CHIP_TOP_CORE_PLL_CFG_DIVF_X(x)          (((x) & GENMASK(14, 8)) >> 8)

#define CHIP_TOP_CORE_PLL_CFG_DIVQ(x)            (((x) << 5) & GENMASK(7, 5))
#define CHIP_TOP_CORE_PLL_CFG_DIVQ_M             GENMASK(7, 5)
#define CHIP_TOP_CORE_PLL_CFG_DIVQ_X(x)          (((x) & GENMASK(7, 5)) >> 5)

#define CHIP_TOP_CORE_PLL_CFG_DIVR(x)            ((x) & GENMASK(4, 0))
#define CHIP_TOP_CORE_PLL_CFG_DIVR_M             GENMASK(4, 0)
#define CHIP_TOP_CORE_PLL_CFG_DIVR_X(x)          ((x) & GENMASK(4, 0))

/*      CHIP_TOP:PVT_SENSOR:PVT_SENSOR_CTRL */
#define CHIP_TOP_PVT_SENSOR_CTRL  __REG(TARGET_CHIP_TOP,\
					0, 1, 384, 0, 1, 12, 0, 0, 1, 4)

#define CHIP_TOP_PVT_SENSOR_CTRL_FORCE_DATA_RD(x) (((x) << 2) & GENMASK(2, 2))
#define CHIP_TOP_PVT_SENSOR_CTRL_FORCE_DATA_RD_M GENMASK(2, 2)
#define CHIP_TOP_PVT_SENSOR_CTRL_FORCE_DATA_RD_X(x) (((x) & GENMASK(2, 2)) >> 2)

#define CHIP_TOP_PVT_SENSOR_CTRL_FORCE_ENA(x)    (((x) << 1) & GENMASK(1, 1))
#define CHIP_TOP_PVT_SENSOR_CTRL_FORCE_ENA_M     GENMASK(1, 1)
#define CHIP_TOP_PVT_SENSOR_CTRL_FORCE_ENA_X(x)  (((x) & GENMASK(1, 1)) >> 1)

#define CHIP_TOP_PVT_SENSOR_CTRL_FORCE_CLK(x)    ((x) & GENMASK(0, 0))
#define CHIP_TOP_PVT_SENSOR_CTRL_FORCE_CLK_M     GENMASK(0, 0)
#define CHIP_TOP_PVT_SENSOR_CTRL_FORCE_CLK_X(x)  ((x) & GENMASK(0, 0))

/*      CHIP_TOP:PVT_SENSOR:PVT_SENSOR_CFG */
#define CHIP_TOP_PVT_SENSOR_CFG   __REG(TARGET_CHIP_TOP,\
					0, 1, 384, 0, 1, 12, 4, 0, 1, 4)

#define CHIP_TOP_PVT_SENSOR_CFG_PVT_CLK_CFG(x)   (((x) << 20) & GENMASK(27, 20))
#define CHIP_TOP_PVT_SENSOR_CFG_PVT_CLK_CFG_M    GENMASK(27, 20)
#define CHIP_TOP_PVT_SENSOR_CFG_PVT_CLK_CFG_X(x) (((x) & GENMASK(27, 20)) >> 20)

#define CHIP_TOP_PVT_SENSOR_CFG_VTRIM_VAL(x)     (((x) << 14) & GENMASK(19, 14))
#define CHIP_TOP_PVT_SENSOR_CFG_VTRIM_VAL_M      GENMASK(19, 14)
#define CHIP_TOP_PVT_SENSOR_CFG_VTRIM_VAL_X(x)   (((x) & GENMASK(19, 14)) >> 14)

#define CHIP_TOP_PVT_SENSOR_CFG_TRIM_VAL(x)      (((x) << 9) & GENMASK(13, 9))
#define CHIP_TOP_PVT_SENSOR_CFG_TRIM_VAL_M       GENMASK(13, 9)
#define CHIP_TOP_PVT_SENSOR_CFG_TRIM_VAL_X(x)    (((x) & GENMASK(13, 9)) >> 9)

#define CHIP_TOP_PVT_SENSOR_CFG_SAMPLE_ENA(x)    (((x) << 8) & GENMASK(8, 8))
#define CHIP_TOP_PVT_SENSOR_CFG_SAMPLE_ENA_M     GENMASK(8, 8)
#define CHIP_TOP_PVT_SENSOR_CFG_SAMPLE_ENA_X(x)  (((x) & GENMASK(8, 8)) >> 8)

#define CHIP_TOP_PVT_SENSOR_CFG_START_CAPTURE(x) (((x) << 7) & GENMASK(7, 7))
#define CHIP_TOP_PVT_SENSOR_CFG_START_CAPTURE_M  GENMASK(7, 7)
#define CHIP_TOP_PVT_SENSOR_CFG_START_CAPTURE_X(x) (((x) & GENMASK(7, 7)) >> 7)

#define CHIP_TOP_PVT_SENSOR_CFG_CONTINUOUS_MODE(x) (((x) << 6) & GENMASK(6, 6))
#define CHIP_TOP_PVT_SENSOR_CFG_CONTINUOUS_MODE_M GENMASK(6, 6)
#define CHIP_TOP_PVT_SENSOR_CFG_CONTINUOUS_MODE_X(x)\
	(((x) & GENMASK(6, 6)) >> 6)

#define CHIP_TOP_PVT_SENSOR_CFG_PROBE_VREG_ENA(x) (((x) << 5) & GENMASK(5, 5))
#define CHIP_TOP_PVT_SENSOR_CFG_PROBE_VREG_ENA_M GENMASK(5, 5)
#define CHIP_TOP_PVT_SENSOR_CFG_PROBE_VREG_ENA_X(x) (((x) & GENMASK(5, 5)) >> 5)

#define CHIP_TOP_PVT_SENSOR_CFG_VSEL_CFG(x)      (((x) << 3) & GENMASK(4, 3))
#define CHIP_TOP_PVT_SENSOR_CFG_VSEL_CFG_M       GENMASK(4, 3)
#define CHIP_TOP_PVT_SENSOR_CFG_VSEL_CFG_X(x)    (((x) & GENMASK(4, 3)) >> 3)

#define CHIP_TOP_PVT_SENSOR_CFG_VSAMPLE_ENA(x)   (((x) << 2) & GENMASK(2, 2))
#define CHIP_TOP_PVT_SENSOR_CFG_VSAMPLE_ENA_M    GENMASK(2, 2)
#define CHIP_TOP_PVT_SENSOR_CFG_VSAMPLE_ENA_X(x) (((x) & GENMASK(2, 2)) >> 2)

#define CHIP_TOP_PVT_SENSOR_CFG_PSAMPLE_ENA(x)   ((x) & GENMASK(1, 0))
#define CHIP_TOP_PVT_SENSOR_CFG_PSAMPLE_ENA_M    GENMASK(1, 0)
#define CHIP_TOP_PVT_SENSOR_CFG_PSAMPLE_ENA_X(x) ((x) & GENMASK(1, 0))

/*      CHIP_TOP:PVT_SENSOR:PVT_SENSOR_STAT */
#define CHIP_TOP_PVT_SENSOR_STAT  __REG(TARGET_CHIP_TOP,\
					0, 1, 384, 0, 1, 12, 8, 0, 1, 4)

#define CHIP_TOP_PVT_SENSOR_STAT_DATA_VALID(x)   (((x) << 10) & GENMASK(10, 10))
#define CHIP_TOP_PVT_SENSOR_STAT_DATA_VALID_M    GENMASK(10, 10)
#define CHIP_TOP_PVT_SENSOR_STAT_DATA_VALID_X(x) (((x) & GENMASK(10, 10)) >> 10)

#define CHIP_TOP_PVT_SENSOR_STAT_DATA(x)         ((x) & GENMASK(9, 0))
#define CHIP_TOP_PVT_SENSOR_STAT_DATA_M          GENMASK(9, 0)
#define CHIP_TOP_PVT_SENSOR_STAT_DATA_X(x)       ((x) & GENMASK(9, 0))

/*      CHIP_TOP:SJTAG_MUX_CFG:SJTAG_MUX_CTRL */
#define CHIP_TOP_SJTAG_MUX_CTRL   __REG(TARGET_CHIP_TOP,\
					0, 1, 396, 0, 1, 4, 0, 0, 1, 4)

#define CHIP_TOP_SJTAG_MUX_CTRL_HOLD_SET(x)      (((x) << 2) & GENMASK(2, 2))
#define CHIP_TOP_SJTAG_MUX_CTRL_HOLD_SET_M       GENMASK(2, 2)
#define CHIP_TOP_SJTAG_MUX_CTRL_HOLD_SET_X(x)    (((x) & GENMASK(2, 2)) >> 2)

#define CHIP_TOP_SJTAG_MUX_CTRL_HOLD_CLR(x)      (((x) << 1) & GENMASK(1, 1))
#define CHIP_TOP_SJTAG_MUX_CTRL_HOLD_CLR_M       GENMASK(1, 1)
#define CHIP_TOP_SJTAG_MUX_CTRL_HOLD_CLR_X(x)    (((x) & GENMASK(1, 1)) >> 1)

#define CHIP_TOP_SJTAG_MUX_CTRL_HOLD_STAT(x)     ((x) & GENMASK(0, 0))
#define CHIP_TOP_SJTAG_MUX_CTRL_HOLD_STAT_M      GENMASK(0, 0)
#define CHIP_TOP_SJTAG_MUX_CTRL_HOLD_STAT_X(x)   ((x) & GENMASK(0, 0))

/*      CHIP_TOP:TUNE_REGS:TUNE */
#define CHIP_TOP_TUNE(g)          __REG(TARGET_CHIP_TOP,\
					0, 1, 400, g, 4, 4, 0, 0, 1, 4)

#define CHIP_TOP_TUNE_TUNE(x)                    (((x) << 15) & GENMASK(15, 15))
#define CHIP_TOP_TUNE_TUNE_M                     GENMASK(15, 15)
#define CHIP_TOP_TUNE_TUNE_X(x)                  (((x) & GENMASK(15, 15)) >> 15)

#define CHIP_TOP_TUNE_TUNE_SEL(x)                (((x) << 14) & GENMASK(14, 14))
#define CHIP_TOP_TUNE_TUNE_SEL_M                 GENMASK(14, 14)
#define CHIP_TOP_TUNE_TUNE_SEL_X(x)              (((x) & GENMASK(14, 14)) >> 14)

#define CHIP_TOP_TUNE_TAP(x)                     (((x) << 9) & GENMASK(11, 9))
#define CHIP_TOP_TUNE_TAP_M                      GENMASK(11, 9)
#define CHIP_TOP_TUNE_TAP_X(x)                   (((x) & GENMASK(11, 9)) >> 9)

#define CHIP_TOP_TUNE_TAN(x)                     (((x) << 6) & GENMASK(8, 6))
#define CHIP_TOP_TUNE_TAN_M                      GENMASK(8, 6)
#define CHIP_TOP_TUNE_TAN_X(x)                   (((x) & GENMASK(8, 6)) >> 6)

#define CHIP_TOP_TUNE_CAP(x)                     (((x) << 3) & GENMASK(5, 3))
#define CHIP_TOP_TUNE_CAP_M                      GENMASK(5, 3)
#define CHIP_TOP_TUNE_CAP_X(x)                   (((x) & GENMASK(5, 3)) >> 3)

#define CHIP_TOP_TUNE_CAN(x)                     ((x) & GENMASK(2, 0))
#define CHIP_TOP_TUNE_CAN_M                      GENMASK(2, 0)
#define CHIP_TOP_TUNE_CAN_X(x)                   ((x) & GENMASK(2, 0))

/*      CPU:CPU_REGS:GPR */
#define CPU_GPR(r)                __REG(TARGET_CPU,\
					0, 1, 0, 0, 1, 168, 0, r, 32, 4)

/*      CPU:CPU_REGS:BUILDID */
#define CPU_BUILDID               __REG(TARGET_CPU,\
					0, 1, 0, 0, 1, 168, 128, 0, 1, 4)

/*      CPU:CPU_REGS:RESET */
#define CPU_RESET                 __REG(TARGET_CPU,\
					0, 1, 0, 0, 1, 168, 132, 0, 1, 4)

#define CPU_RESET_VCORE_RST(x)                   (((x) << 7) & GENMASK(7, 7))
#define CPU_RESET_VCORE_RST_M                    GENMASK(7, 7)
#define CPU_RESET_VCORE_RST_X(x)                 (((x) & GENMASK(7, 7)) >> 7)

#define CPU_RESET_CPU_CORE_0_WARM_RST(x)         (((x) << 6) & GENMASK(6, 6))
#define CPU_RESET_CPU_CORE_0_WARM_RST_M          GENMASK(6, 6)
#define CPU_RESET_CPU_CORE_0_WARM_RST_X(x)       (((x) & GENMASK(6, 6)) >> 6)

#define CPU_RESET_PROC_DBG_RST(x)                (((x) << 5) & GENMASK(5, 5))
#define CPU_RESET_PROC_DBG_RST_M                 GENMASK(5, 5)
#define CPU_RESET_PROC_DBG_RST_X(x)              (((x) & GENMASK(5, 5)) >> 5)

#define CPU_RESET_JTAG_RST(x)                    (((x) << 4) & GENMASK(4, 4))
#define CPU_RESET_JTAG_RST_M                     GENMASK(4, 4)
#define CPU_RESET_JTAG_RST_X(x)                  (((x) & GENMASK(4, 4)) >> 4)

#define CPU_RESET_CPU_L2_RST(x)                  (((x) << 3) & GENMASK(3, 3))
#define CPU_RESET_CPU_L2_RST_M                   GENMASK(3, 3)
#define CPU_RESET_CPU_L2_RST_X(x)                (((x) & GENMASK(3, 3)) >> 3)

#define CPU_RESET_MEM_RST(x)                     (((x) << 2) & GENMASK(2, 2))
#define CPU_RESET_MEM_RST_M                      GENMASK(2, 2)
#define CPU_RESET_MEM_RST_X(x)                   (((x) & GENMASK(2, 2)) >> 2)

#define CPU_RESET_WDT_FORCE_RST(x)               (((x) << 1) & GENMASK(1, 1))
#define CPU_RESET_WDT_FORCE_RST_M                GENMASK(1, 1)
#define CPU_RESET_WDT_FORCE_RST_X(x)             (((x) & GENMASK(1, 1)) >> 1)

#define CPU_RESET_CPU_CORE_0_COLD_RST(x)         ((x) & GENMASK(0, 0))
#define CPU_RESET_CPU_CORE_0_COLD_RST_M          GENMASK(0, 0)
#define CPU_RESET_CPU_CORE_0_COLD_RST_X(x)       ((x) & GENMASK(0, 0))

/*      CPU:CPU_REGS:RESET_PROT_STAT */
#define CPU_RESET_PROT_STAT       __REG(TARGET_CPU,\
					0, 1, 0, 0, 1, 168, 136, 0, 1, 4)

#define CPU_RESET_PROT_STAT_SYS_RST_PROT_VCORE(x) (((x) << 5) & GENMASK(5, 5))
#define CPU_RESET_PROT_STAT_SYS_RST_PROT_VCORE_M GENMASK(5, 5)
#define CPU_RESET_PROT_STAT_SYS_RST_PROT_VCORE_X(x) (((x) & GENMASK(5, 5)) >> 5)

#define CPU_RESET_PROT_STAT_VCORE_RST_PROT_AMBA(x) (((x) << 4) & GENMASK(4, 4))
#define CPU_RESET_PROT_STAT_VCORE_RST_PROT_AMBA_M GENMASK(4, 4)
#define CPU_RESET_PROT_STAT_VCORE_RST_PROT_AMBA_X(x)\
	(((x) & GENMASK(4, 4)) >> 4)

#define CPU_RESET_PROT_STAT_VCORE_RST_PROT_WDT(x) (((x) << 3) & GENMASK(3, 3))
#define CPU_RESET_PROT_STAT_VCORE_RST_PROT_WDT_M GENMASK(3, 3)
#define CPU_RESET_PROT_STAT_VCORE_RST_PROT_WDT_X(x) (((x) & GENMASK(3, 3)) >> 3)

#define CPU_RESET_PROT_STAT_VCORE_WDT_RST_PROT_WDT(x)\
	(((x) << 2) & GENMASK(2, 2))
#define CPU_RESET_PROT_STAT_VCORE_WDT_RST_PROT_WDT_M GENMASK(2, 2)
#define CPU_RESET_PROT_STAT_VCORE_WDT_RST_PROT_WDT_X(x)\
	(((x) & GENMASK(2, 2)) >> 2)

#define CPU_RESET_PROT_STAT_VCORE_WDT_RST_STAT(x) (((x) << 1) & GENMASK(1, 1))
#define CPU_RESET_PROT_STAT_VCORE_WDT_RST_STAT_M GENMASK(1, 1)
#define CPU_RESET_PROT_STAT_VCORE_WDT_RST_STAT_X(x) (((x) & GENMASK(1, 1)) >> 1)

#define CPU_RESET_PROT_STAT_VCORE_RST_PROT_PCIE(x) ((x) & GENMASK(0, 0))
#define CPU_RESET_PROT_STAT_VCORE_RST_PROT_PCIE_M GENMASK(0, 0)
#define CPU_RESET_PROT_STAT_VCORE_RST_PROT_PCIE_X(x) ((x) & GENMASK(0, 0))

/*      CPU:CPU_REGS:GENERAL_CTRL */
#define CPU_GENERAL_CTRL          __REG(TARGET_CPU,\
					0, 1, 0, 0, 1, 168, 140, 0, 1, 4)

#define CPU_GENERAL_CTRL_IF_MIIM_SLV_ENA(x)      (((x) << 2) & GENMASK(2, 2))
#define CPU_GENERAL_CTRL_IF_MIIM_SLV_ENA_M       GENMASK(2, 2)
#define CPU_GENERAL_CTRL_IF_MIIM_SLV_ENA_X(x)    (((x) & GENMASK(2, 2)) >> 2)

#define CPU_GENERAL_CTRL_VCORE_CPU_DIS(x)        (((x) << 1) & GENMASK(1, 1))
#define CPU_GENERAL_CTRL_VCORE_CPU_DIS_M         GENMASK(1, 1)
#define CPU_GENERAL_CTRL_VCORE_CPU_DIS_X(x)      (((x) & GENMASK(1, 1)) >> 1)

#define CPU_GENERAL_CTRL_IF_SI_OWNER(x)          ((x) & GENMASK(0, 0))
#define CPU_GENERAL_CTRL_IF_SI_OWNER_M           GENMASK(0, 0)
#define CPU_GENERAL_CTRL_IF_SI_OWNER_X(x)        ((x) & GENMASK(0, 0))

/*      CPU:CPU_REGS:GENERAL_STAT */
#define CPU_GENERAL_STAT          __REG(TARGET_CPU,\
					0, 1, 0, 0, 1, 168, 144, 0, 1, 4)

#define CPU_GENERAL_STAT_REG_IF_ERR(x)           (((x) << 7) & GENMASK(9, 7))
#define CPU_GENERAL_STAT_REG_IF_ERR_M            GENMASK(9, 7)
#define CPU_GENERAL_STAT_REG_IF_ERR_X(x)         (((x) & GENMASK(9, 7)) >> 7)

#define CPU_GENERAL_STAT_CSR_REG_IF_ERR(x)       (((x) << 4) & GENMASK(6, 4))
#define CPU_GENERAL_STAT_CSR_REG_IF_ERR_M        GENMASK(6, 4)
#define CPU_GENERAL_STAT_CSR_REG_IF_ERR_X(x)     (((x) & GENMASK(6, 4)) >> 4)

#define CPU_GENERAL_STAT_VCORE_CFG(x)            ((x) & GENMASK(3, 0))
#define CPU_GENERAL_STAT_VCORE_CFG_M             GENMASK(3, 0)
#define CPU_GENERAL_STAT_VCORE_CFG_X(x)          ((x) & GENMASK(3, 0))

/*      CPU:CPU_REGS:OTP_STAT */
#define CPU_OTP_STAT              __REG(TARGET_CPU,\
					0, 1, 0, 0, 1, 168, 148, 0, 1, 4)

#define CPU_OTP_STAT_OTP_PROGRAMMED(x)           (((x) << 4) & GENMASK(4, 4))
#define CPU_OTP_STAT_OTP_PROGRAMMED_M            GENMASK(4, 4)
#define CPU_OTP_STAT_OTP_PROGRAMMED_X(x)         (((x) & GENMASK(4, 4)) >> 4)

#define CPU_OTP_STAT_OTP_CPU_DISABLED(x)         (((x) << 3) & GENMASK(3, 3))
#define CPU_OTP_STAT_OTP_CPU_DISABLED_M          GENMASK(3, 3)
#define CPU_OTP_STAT_OTP_CPU_DISABLED_X(x)       (((x) & GENMASK(3, 3)) >> 3)

#define CPU_OTP_STAT_OTP_CPU_DBG_DISABLED(x)     (((x) << 2) & GENMASK(2, 2))
#define CPU_OTP_STAT_OTP_CPU_DBG_DISABLED_M      GENMASK(2, 2)
#define CPU_OTP_STAT_OTP_CPU_DBG_DISABLED_X(x)   (((x) & GENMASK(2, 2)) >> 2)

#define CPU_OTP_STAT_OTP_CPU_SEC_DBG_DISABLED(x) (((x) << 1) & GENMASK(1, 1))
#define CPU_OTP_STAT_OTP_CPU_SEC_DBG_DISABLED_M  GENMASK(1, 1)
#define CPU_OTP_STAT_OTP_CPU_SEC_DBG_DISABLED_X(x) (((x) & GENMASK(1, 1)) >> 1)

#define CPU_OTP_STAT_OTP_CAN_DISABLED(x)         ((x) & GENMASK(0, 0))
#define CPU_OTP_STAT_OTP_CAN_DISABLED_M          GENMASK(0, 0)
#define CPU_OTP_STAT_OTP_CAN_DISABLED_X(x)       ((x) & GENMASK(0, 0))

/*      CPU:CPU_REGS:CPU_DBG */
#define CPU_CPU_DBG               __REG(TARGET_CPU,\
					0, 1, 0, 0, 1, 168, 152, 0, 1, 4)

#define CPU_CPU_DBG_ENABLE_PROT_DEBUG_BIT(x)     (((x) << 5) & GENMASK(5, 5))
#define CPU_CPU_DBG_ENABLE_PROT_DEBUG_BIT_M      GENMASK(5, 5)
#define CPU_CPU_DBG_ENABLE_PROT_DEBUG_BIT_X(x)   (((x) & GENMASK(5, 5)) >> 5)

#define CPU_CPU_DBG_DBGEN(x)                     (((x) << 4) & GENMASK(4, 4))
#define CPU_CPU_DBG_DBGEN_M                      GENMASK(4, 4)
#define CPU_CPU_DBG_DBGEN_X(x)                   (((x) & GENMASK(4, 4)) >> 4)

#define CPU_CPU_DBG_SPIDEN(x)                    (((x) << 3) & GENMASK(3, 3))
#define CPU_CPU_DBG_SPIDEN_M                     GENMASK(3, 3)
#define CPU_CPU_DBG_SPIDEN_X(x)                  (((x) & GENMASK(3, 3)) >> 3)

#define CPU_CPU_DBG_NIDEN(x)                     (((x) << 2) & GENMASK(2, 2))
#define CPU_CPU_DBG_NIDEN_M                      GENMASK(2, 2)
#define CPU_CPU_DBG_NIDEN_X(x)                   (((x) & GENMASK(2, 2)) >> 2)

#define CPU_CPU_DBG_SPNIDEN(x)                   (((x) << 1) & GENMASK(1, 1))
#define CPU_CPU_DBG_SPNIDEN_M                    GENMASK(1, 1)
#define CPU_CPU_DBG_SPNIDEN_X(x)                 (((x) & GENMASK(1, 1)) >> 1)

#define CPU_CPU_DBG_CORE_IN_DBG(x)               ((x) & GENMASK(0, 0))
#define CPU_CPU_DBG_CORE_IN_DBG_M                GENMASK(0, 0)
#define CPU_CPU_DBG_CORE_IN_DBG_X(x)             ((x) & GENMASK(0, 0))

/*      CPU:CPU_REGS:ENDIANNESS */
#define CPU_ENDIANNESS            __REG(TARGET_CPU,\
					0, 1, 0, 0, 1, 168, 156, 0, 1, 4)

#define CPU_ENDIANNESS_REG_IF_BIGENDIAN(x)       ((x) & GENMASK(0, 0))
#define CPU_ENDIANNESS_REG_IF_BIGENDIAN_M        GENMASK(0, 0)
#define CPU_ENDIANNESS_REG_IF_BIGENDIAN_X(x)     ((x) & GENMASK(0, 0))

/*      CPU:CPU_REGS:PROC_CTRL */
#define CPU_PROC_CTRL             __REG(TARGET_CPU,\
					0, 1, 0, 0, 1, 168, 160, 0, 1, 4)

#define CPU_PROC_CTRL_BE_EXCEP_MODE(x)           (((x) << 4) & GENMASK(4, 4))
#define CPU_PROC_CTRL_BE_EXCEP_MODE_M            GENMASK(4, 4)
#define CPU_PROC_CTRL_BE_EXCEP_MODE_X(x)         (((x) & GENMASK(4, 4)) >> 4)

#define CPU_PROC_CTRL_VINITHI(x)                 (((x) << 3) & GENMASK(3, 3))
#define CPU_PROC_CTRL_VINITHI_M                  GENMASK(3, 3)
#define CPU_PROC_CTRL_VINITHI_X(x)               (((x) & GENMASK(3, 3)) >> 3)

#define CPU_PROC_CTRL_CFGTE(x)                   (((x) << 2) & GENMASK(2, 2))
#define CPU_PROC_CTRL_CFGTE_M                    GENMASK(2, 2)
#define CPU_PROC_CTRL_CFGTE_X(x)                 (((x) & GENMASK(2, 2)) >> 2)

#define CPU_PROC_CTRL_CP15S_DISABLE(x)           (((x) << 1) & GENMASK(1, 1))
#define CPU_PROC_CTRL_CP15S_DISABLE_M            GENMASK(1, 1)
#define CPU_PROC_CTRL_CP15S_DISABLE_X(x)         (((x) & GENMASK(1, 1)) >> 1)

#define CPU_PROC_CTRL_PROC_CRYPTO_DISABLE(x)     ((x) & GENMASK(0, 0))
#define CPU_PROC_CTRL_PROC_CRYPTO_DISABLE_M      GENMASK(0, 0)
#define CPU_PROC_CTRL_PROC_CRYPTO_DISABLE_X(x)   ((x) & GENMASK(0, 0))

/*      CPU:CPU_REGS:PROC_STAT */
#define CPU_PROC_STAT             __REG(TARGET_CPU,\
					0, 1, 0, 0, 1, 168, 164, 0, 1, 4)

#define CPU_PROC_STAT_DAP_JTAG_SW_MODE(x)        (((x) << 3) & GENMASK(3, 3))
#define CPU_PROC_STAT_DAP_JTAG_SW_MODE_M         GENMASK(3, 3)
#define CPU_PROC_STAT_DAP_JTAG_SW_MODE_X(x)      (((x) & GENMASK(3, 3)) >> 3)

#define CPU_PROC_STAT_WFI(x)                     (((x) << 2) & GENMASK(2, 2))
#define CPU_PROC_STAT_WFI_M                      GENMASK(2, 2)
#define CPU_PROC_STAT_WFI_X(x)                   (((x) & GENMASK(2, 2)) >> 2)

#define CPU_PROC_STAT_WFIL2(x)                   (((x) << 1) & GENMASK(1, 1))
#define CPU_PROC_STAT_WFIL2_M                    GENMASK(1, 1)
#define CPU_PROC_STAT_WFIL2_X(x)                 (((x) & GENMASK(1, 1)) >> 1)

#define CPU_PROC_STAT_WFE(x)                     ((x) & GENMASK(0, 0))
#define CPU_PROC_STAT_WFE_M                      GENMASK(0, 0)
#define CPU_PROC_STAT_WFE_X(x)                   ((x) & GENMASK(0, 0))

/*      CPU:GCK_REGS:GCK_CFG */
#define CPU_GCK_CFG(r)            __REG(TARGET_CPU,\
					0, 1, 168, 0, 1, 56, 0, r, 14, 4)

#define CPU_GCK_CFG_GCK_PRESCALER(x)             (((x) << 16) & GENMASK(23, 16))
#define CPU_GCK_CFG_GCK_PRESCALER_M              GENMASK(23, 16)
#define CPU_GCK_CFG_GCK_PRESCALER_X(x)           (((x) & GENMASK(23, 16)) >> 16)

#define CPU_GCK_CFG_GCK_SRC_SEL(x)               (((x) << 8) & GENMASK(9, 8))
#define CPU_GCK_CFG_GCK_SRC_SEL_M                GENMASK(9, 8)
#define CPU_GCK_CFG_GCK_SRC_SEL_X(x)             (((x) & GENMASK(9, 8)) >> 8)

#define CPU_GCK_CFG_GCK_ENA(x)                   ((x) & GENMASK(0, 0))
#define CPU_GCK_CFG_GCK_ENA_M                    GENMASK(0, 0)
#define CPU_GCK_CFG_GCK_ENA_X(x)                 ((x) & GENMASK(0, 0))

/*      CPU:USB_REGS:USB_CFG */
#define CPU_USB_CFG               __REG(TARGET_CPU,\
					0, 1, 224, 0, 1, 48, 0, 0, 1, 4)

#define CPU_USB_CFG_DEB_CYCLES_CNT(x)            (((x) << 2) & GENMASK(25, 2))
#define CPU_USB_CFG_DEB_CYCLES_CNT_M             GENMASK(25, 2)
#define CPU_USB_CFG_DEB_CYCLES_CNT_X(x)          (((x) & GENMASK(25, 2)) >> 2)

#define CPU_USB_CFG_VBUS_DET_POL(x)              (((x) << 1) & GENMASK(1, 1))
#define CPU_USB_CFG_VBUS_DET_POL_M               GENMASK(1, 1)
#define CPU_USB_CFG_VBUS_DET_POL_X(x)            (((x) & GENMASK(1, 1)) >> 1)

#define CPU_USB_CFG_OCS_N_POL(x)                 ((x) & GENMASK(0, 0))
#define CPU_USB_CFG_OCS_N_POL_M                  GENMASK(0, 0)
#define CPU_USB_CFG_OCS_N_POL_X(x)               ((x) & GENMASK(0, 0))

/*      CPU:USB_REGS:USB_CTRL */
#define CPU_USB_CTRL              __REG(TARGET_CPU,\
					0, 1, 224, 0, 1, 48, 4, 0, 1, 4)

#define CPU_USB_CTRL_FLADJ_30MHZ_REG(x)          (((x) << 5) & GENMASK(10, 5))
#define CPU_USB_CTRL_FLADJ_30MHZ_REG_M           GENMASK(10, 5)
#define CPU_USB_CTRL_FLADJ_30MHZ_REG_X(x)        (((x) & GENMASK(10, 5)) >> 5)

#define CPU_USB_CTRL_PORT_POWER_CONTROL_PRESENT(x) (((x) << 4) & GENMASK(4, 4))
#define CPU_USB_CTRL_PORT_POWER_CONTROL_PRESENT_M GENMASK(4, 4)
#define CPU_USB_CTRL_PORT_POWER_CONTROL_PRESENT_X(x)\
	(((x) & GENMASK(4, 4)) >> 4)

#define CPU_USB_CTRL_POWER_EN_CONTROL(x)         (((x) << 3) & GENMASK(3, 3))
#define CPU_USB_CTRL_POWER_EN_CONTROL_M          GENMASK(3, 3)
#define CPU_USB_CTRL_POWER_EN_CONTROL_X(x)       (((x) & GENMASK(3, 3)) >> 3)

#define CPU_USB_CTRL_OCS_TO_DWC_USB3(x)          (((x) << 2) & GENMASK(2, 2))
#define CPU_USB_CTRL_OCS_TO_DWC_USB3_M           GENMASK(2, 2)
#define CPU_USB_CTRL_OCS_TO_DWC_USB3_X(x)        (((x) & GENMASK(2, 2)) >> 2)

#define CPU_USB_CTRL_POWER_EN(x)                 ((x) & GENMASK(0, 0))
#define CPU_USB_CTRL_POWER_EN_M                  GENMASK(0, 0)
#define CPU_USB_CTRL_POWER_EN_X(x)               ((x) & GENMASK(0, 0))

/*      CPU:USB_REGS:USB_STAT */
#define CPU_USB_STAT              __REG(TARGET_CPU,\
					0, 1, 224, 0, 1, 48, 8, 0, 1, 4)

#define CPU_USB_STAT_CLK_GATE_CTRL(x)            (((x) << 3) & GENMASK(5, 3))
#define CPU_USB_STAT_CLK_GATE_CTRL_M             GENMASK(5, 3)
#define CPU_USB_STAT_CLK_GATE_CTRL_X(x)          (((x) & GENMASK(5, 3)) >> 3)

#define CPU_USB_STAT_HOST_SYS_ERR(x)             (((x) << 2) & GENMASK(2, 2))
#define CPU_USB_STAT_HOST_SYS_ERR_M              GENMASK(2, 2)
#define CPU_USB_STAT_HOST_SYS_ERR_X(x)           (((x) & GENMASK(2, 2)) >> 2)

#define CPU_USB_STAT_OCS_N(x)                    (((x) << 1) & GENMASK(1, 1))
#define CPU_USB_STAT_OCS_N_M                     GENMASK(1, 1)
#define CPU_USB_STAT_OCS_N_X(x)                  (((x) & GENMASK(1, 1)) >> 1)

#define CPU_USB_STAT_VBUS_DET(x)                 ((x) & GENMASK(0, 0))
#define CPU_USB_STAT_VBUS_DET_M                  GENMASK(0, 0)
#define CPU_USB_STAT_VBUS_DET_X(x)               ((x) & GENMASK(0, 0))

/*      CPU:USB_REGS:USB_INTR */
#define CPU_USB_INTR              __REG(TARGET_CPU,\
					0, 1, 224, 0, 1, 48, 12, 0, 1, 4)

#define CPU_USB_INTR_INTR_OCS_N_STICKY(x)        (((x) << 1) & GENMASK(1, 1))
#define CPU_USB_INTR_INTR_OCS_N_STICKY_M         GENMASK(1, 1)
#define CPU_USB_INTR_INTR_OCS_N_STICKY_X(x)      (((x) & GENMASK(1, 1)) >> 1)

#define CPU_USB_INTR_INTR_VBUS_DET_STICKY(x)     ((x) & GENMASK(0, 0))
#define CPU_USB_INTR_INTR_VBUS_DET_STICKY_M      GENMASK(0, 0)
#define CPU_USB_INTR_INTR_VBUS_DET_STICKY_X(x)   ((x) & GENMASK(0, 0))

/*      CPU:USB_REGS:USB_INTR_ENA */
#define CPU_USB_INTR_ENA          __REG(TARGET_CPU,\
					0, 1, 224, 0, 1, 48, 16, 0, 1, 4)

#define CPU_USB_INTR_ENA_INTR_ENA_OCS_N(x)       (((x) << 1) & GENMASK(1, 1))
#define CPU_USB_INTR_ENA_INTR_ENA_OCS_N_M        GENMASK(1, 1)
#define CPU_USB_INTR_ENA_INTR_ENA_OCS_N_X(x)     (((x) & GENMASK(1, 1)) >> 1)

#define CPU_USB_INTR_ENA_INTR_ENA_VBUS_DET(x)    ((x) & GENMASK(0, 0))
#define CPU_USB_INTR_ENA_INTR_ENA_VBUS_DET_M     GENMASK(0, 0)
#define CPU_USB_INTR_ENA_INTR_ENA_VBUS_DET_X(x)  ((x) & GENMASK(0, 0))

/*      CPU:USB_REGS:USB_INTR_IDENT */
#define CPU_USB_INTR_IDENT        __REG(TARGET_CPU,\
					0, 1, 224, 0, 1, 48, 20, 0, 1, 4)

#define CPU_USB_INTR_IDENT_INTR_IDENT_OCS_N(x)   (((x) << 1) & GENMASK(1, 1))
#define CPU_USB_INTR_IDENT_INTR_IDENT_OCS_N_M    GENMASK(1, 1)
#define CPU_USB_INTR_IDENT_INTR_IDENT_OCS_N_X(x) (((x) & GENMASK(1, 1)) >> 1)

#define CPU_USB_INTR_IDENT_INTR_IDENT_VBUS_DET(x) ((x) & GENMASK(0, 0))
#define CPU_USB_INTR_IDENT_INTR_IDENT_VBUS_DET_M GENMASK(0, 0)
#define CPU_USB_INTR_IDENT_INTR_IDENT_VBUS_DET_X(x) ((x) & GENMASK(0, 0))

/*      CPU:USB_REGS:USB_DEBUG1 */
#define CPU_USB_DEBUG1            __REG(TARGET_CPU,\
					0, 1, 224, 0, 1, 48, 24, 0, 1, 4)

/*      CPU:USB_REGS:USB_DEBUG2 */
#define CPU_USB_DEBUG2            __REG(TARGET_CPU,\
					0, 1, 224, 0, 1, 48, 28, 0, 1, 4)

/*      CPU:USB_REGS:USB_DEBUG3 */
#define CPU_USB_DEBUG3            __REG(TARGET_CPU,\
					0, 1, 224, 0, 1, 48, 32, 0, 1, 4)

#define CPU_USB_DEBUG3_DEBUG3(x)                 ((x) & GENMASK(2, 0))
#define CPU_USB_DEBUG3_DEBUG3_M                  GENMASK(2, 0)
#define CPU_USB_DEBUG3_DEBUG3_X(x)               ((x) & GENMASK(2, 0))

/*      CPU:USB_REGS:USB_LA_TRACE1 */
#define CPU_USB_LA_TRACE1         __REG(TARGET_CPU,\
					0, 1, 224, 0, 1, 48, 36, 0, 1, 4)

/*      CPU:USB_REGS:USB_LA_TRACE2 */
#define CPU_USB_LA_TRACE2         __REG(TARGET_CPU,\
					0, 1, 224, 0, 1, 48, 40, 0, 1, 4)

/*      CPU:USB_REGS:USB_GGPIO */
#define CPU_USB_GGPIO             __REG(TARGET_CPU,\
					0, 1, 224, 0, 1, 48, 44, 0, 1, 4)

#define CPU_USB_GGPIO_GPO(x)                     (((x) << 16) & GENMASK(31, 16))
#define CPU_USB_GGPIO_GPO_M                      GENMASK(31, 16)
#define CPU_USB_GGPIO_GPO_X(x)                   (((x) & GENMASK(31, 16)) >> 16)

#define CPU_USB_GGPIO_GPI(x)                     ((x) & GENMASK(15, 0))
#define CPU_USB_GGPIO_GPI_M                      GENMASK(15, 0)
#define CPU_USB_GGPIO_GPI_X(x)                   ((x) & GENMASK(15, 0))

/*      CPU:MIIM_TARGET:MIIM_TARGET_CFG */
#define CPU_MIIM_TARGET_CFG       __REG(TARGET_CPU,\
					0, 1, 272, 0, 1, 4, 0, 0, 1, 4)

#define CPU_MIIM_TARGET_CFG_SPIKE_FILTER_CFG(x)  (((x) << 1) & GENMASK(5, 1))
#define CPU_MIIM_TARGET_CFG_SPIKE_FILTER_CFG_M   GENMASK(5, 1)
#define CPU_MIIM_TARGET_CFG_SPIKE_FILTER_CFG_X(x) (((x) & GENMASK(5, 1)) >> 1)

#define CPU_MIIM_TARGET_CFG_SPIKE_FILTER_ENA(x)  ((x) & GENMASK(0, 0))
#define CPU_MIIM_TARGET_CFG_SPIKE_FILTER_ENA_M   GENMASK(0, 0)
#define CPU_MIIM_TARGET_CFG_SPIKE_FILTER_ENA_X(x) ((x) & GENMASK(0, 0))

/*      CPU:VCORE_ACC:VCORE_ACC_CFG */
#define CPU_VCORE_ACC_CFG         __REG(TARGET_CPU,\
					0, 1, 276, 0, 1, 4, 0, 0, 1, 4)

#define CPU_VCORE_ACC_CFG_DIS_VA_RD_ERR(x)       ((x) & GENMASK(0, 0))
#define CPU_VCORE_ACC_CFG_DIS_VA_RD_ERR_M        GENMASK(0, 0)
#define CPU_VCORE_ACC_CFG_DIS_VA_RD_ERR_X(x)     ((x) & GENMASK(0, 0))

/*      CPU:MSIX_ACC:MSIX_ACC_CFG */
#define CPU_MSIX_ACC_CFG          __REG(TARGET_CPU,\
					0, 1, 280, 0, 1, 4, 0, 0, 1, 4)

#define CPU_MSIX_ACC_CFG_DIS_MSIX_RD_ERR(x)      ((x) & GENMASK(0, 0))
#define CPU_MSIX_ACC_CFG_DIS_MSIX_RD_ERR_M       GENMASK(0, 0)
#define CPU_MSIX_ACC_CFG_DIS_MSIX_RD_ERR_X(x)    ((x) & GENMASK(0, 0))

/*      CPU:EXT_IF_ACC_STAT:EXT_IF_ACC_STAT */
#define CPU_EXT_IF_ACC_STAT       __REG(TARGET_CPU,\
					0, 1, 284, 0, 1, 4, 0, 0, 1, 4)

#define CPU_EXT_IF_ACC_STAT_MSIX_ACC_STAT(x)     (((x) << 20) & GENMASK(22, 20))
#define CPU_EXT_IF_ACC_STAT_MSIX_ACC_STAT_M      GENMASK(22, 20)
#define CPU_EXT_IF_ACC_STAT_MSIX_ACC_STAT_X(x)   (((x) & GENMASK(22, 20)) >> 20)

#define CPU_EXT_IF_ACC_STAT_VA_ACC_STAT(x)       (((x) << 16) & GENMASK(18, 16))
#define CPU_EXT_IF_ACC_STAT_VA_ACC_STAT_M        GENMASK(18, 16)
#define CPU_EXT_IF_ACC_STAT_VA_ACC_STAT_X(x)     (((x) & GENMASK(18, 16)) >> 16)

#define CPU_EXT_IF_ACC_STAT_MIIM_ACC_STAT(x)     (((x) << 12) & GENMASK(14, 12))
#define CPU_EXT_IF_ACC_STAT_MIIM_ACC_STAT_M      GENMASK(14, 12)
#define CPU_EXT_IF_ACC_STAT_MIIM_ACC_STAT_X(x)   (((x) & GENMASK(14, 12)) >> 12)

#define CPU_EXT_IF_ACC_STAT_SI_ACC_STAT(x)       (((x) << 4) & GENMASK(6, 4))
#define CPU_EXT_IF_ACC_STAT_SI_ACC_STAT_M        GENMASK(6, 4)
#define CPU_EXT_IF_ACC_STAT_SI_ACC_STAT_X(x)     (((x) & GENMASK(6, 4)) >> 4)

#define CPU_EXT_IF_ACC_STAT_VRAP_ACC_STAT(x)     ((x) & GENMASK(2, 0))
#define CPU_EXT_IF_ACC_STAT_VRAP_ACC_STAT_M      GENMASK(2, 0)
#define CPU_EXT_IF_ACC_STAT_VRAP_ACC_STAT_X(x)   ((x) & GENMASK(2, 0))

/*      CPU:INTR:INTR_RAW */
#define CPU_INTR_RAW              __REG(TARGET_CPU,\
					0, 1, 288, 0, 1, 400, 0, 0, 1, 4)

/*      CPU:INTR:INTR_RAW1 */
#define CPU_INTR_RAW1             __REG(TARGET_CPU,\
					0, 1, 288, 0, 1, 400, 4, 0, 1, 4)

/*      CPU:INTR:INTR_RAW2 */
#define CPU_INTR_RAW2             __REG(TARGET_CPU,\
					0, 1, 288, 0, 1, 400, 8, 0, 1, 4)

/*      CPU:INTR:INTR_TRIGGER */
#define CPU_INTR_TRIGGER(r)       __REG(TARGET_CPU,\
					0, 1, 288, 0, 1, 400, 12, r, 2, 4)

/*      CPU:INTR:INTR_TRIGGER1 */
#define CPU_INTR_TRIGGER1(r)      __REG(TARGET_CPU,\
					0, 1, 288, 0, 1, 400, 20, r, 2, 4)

/*      CPU:INTR:INTR_TRIGGER2 */
#define CPU_INTR_TRIGGER2(r)      __REG(TARGET_CPU,\
					0, 1, 288, 0, 1, 400, 28, r, 2, 4)

/*      CPU:INTR:INTR_FORCE */
#define CPU_INTR_FORCE            __REG(TARGET_CPU,\
					0, 1, 288, 0, 1, 400, 36, 0, 1, 4)

/*      CPU:INTR:INTR_FORCE1 */
#define CPU_INTR_FORCE1           __REG(TARGET_CPU,\
					0, 1, 288, 0, 1, 400, 40, 0, 1, 4)

/*      CPU:INTR:INTR_FORCE2 */
#define CPU_INTR_FORCE2           __REG(TARGET_CPU,\
					0, 1, 288, 0, 1, 400, 44, 0, 1, 4)

/*      CPU:INTR:INTR_STICKY */
#define CPU_INTR_STICKY           __REG(TARGET_CPU,\
					0, 1, 288, 0, 1, 400, 48, 0, 1, 4)

/*      CPU:INTR:INTR_STICKY1 */
#define CPU_INTR_STICKY1          __REG(TARGET_CPU,\
					0, 1, 288, 0, 1, 400, 52, 0, 1, 4)

/*      CPU:INTR:INTR_STICKY2 */
#define CPU_INTR_STICKY2          __REG(TARGET_CPU,\
					0, 1, 288, 0, 1, 400, 56, 0, 1, 4)

/*      CPU:INTR:INTR_BYPASS */
#define CPU_INTR_BYPASS           __REG(TARGET_CPU,\
					0, 1, 288, 0, 1, 400, 60, 0, 1, 4)

/*      CPU:INTR:INTR_BYPASS1 */
#define CPU_INTR_BYPASS1          __REG(TARGET_CPU,\
					0, 1, 288, 0, 1, 400, 64, 0, 1, 4)

/*      CPU:INTR:INTR_BYPASS2 */
#define CPU_INTR_BYPASS2          __REG(TARGET_CPU,\
					0, 1, 288, 0, 1, 400, 68, 0, 1, 4)

/*      CPU:INTR:INTR_ENA */
#define CPU_INTR_ENA              __REG(TARGET_CPU,\
					0, 1, 288, 0, 1, 400, 72, 0, 1, 4)

/*      CPU:INTR:INTR_ENA1 */
#define CPU_INTR_ENA1             __REG(TARGET_CPU,\
					0, 1, 288, 0, 1, 400, 76, 0, 1, 4)

/*      CPU:INTR:INTR_ENA2 */
#define CPU_INTR_ENA2             __REG(TARGET_CPU,\
					0, 1, 288, 0, 1, 400, 80, 0, 1, 4)

/*      CPU:INTR:INTR_ENA_CLR */
#define CPU_INTR_ENA_CLR          __REG(TARGET_CPU,\
					0, 1, 288, 0, 1, 400, 84, 0, 1, 4)

/*      CPU:INTR:INTR_ENA_CLR1 */
#define CPU_INTR_ENA_CLR1         __REG(TARGET_CPU,\
					0, 1, 288, 0, 1, 400, 88, 0, 1, 4)

/*      CPU:INTR:INTR_ENA_CLR2 */
#define CPU_INTR_ENA_CLR2         __REG(TARGET_CPU,\
					0, 1, 288, 0, 1, 400, 92, 0, 1, 4)

/*      CPU:INTR:INTR_ENA_SET */
#define CPU_INTR_ENA_SET          __REG(TARGET_CPU,\
					0, 1, 288, 0, 1, 400, 96, 0, 1, 4)

/*      CPU:INTR:INTR_ENA_SET1 */
#define CPU_INTR_ENA_SET1         __REG(TARGET_CPU,\
					0, 1, 288, 0, 1, 400, 100, 0, 1, 4)

/*      CPU:INTR:INTR_ENA_SET2 */
#define CPU_INTR_ENA_SET2         __REG(TARGET_CPU,\
					0, 1, 288, 0, 1, 400, 104, 0, 1, 4)

/*      CPU:INTR:INTR_IDENT */
#define CPU_INTR_IDENT            __REG(TARGET_CPU,\
					0, 1, 288, 0, 1, 400, 108, 0, 1, 4)

/*      CPU:INTR:INTR_IDENT1 */
#define CPU_INTR_IDENT1           __REG(TARGET_CPU,\
					0, 1, 288, 0, 1, 400, 112, 0, 1, 4)

/*      CPU:INTR:INTR_IDENT2 */
#define CPU_INTR_IDENT2           __REG(TARGET_CPU,\
					0, 1, 288, 0, 1, 400, 116, 0, 1, 4)

/*      CPU:INTR:DST_INTR_MAP */
#define CPU_DST_INTR_MAP(r)       __REG(TARGET_CPU,\
					0, 1, 288, 0, 1, 400, 120, r, 9, 4)

/*      CPU:INTR:DST_INTR_MAP1 */
#define CPU_DST_INTR_MAP1(r)      __REG(TARGET_CPU,\
					0, 1, 288, 0, 1, 400, 156, r, 9, 4)

/*      CPU:INTR:DST_INTR_MAP2 */
#define CPU_DST_INTR_MAP2(r)      __REG(TARGET_CPU,\
					0, 1, 288, 0, 1, 400, 192, r, 9, 4)

/*      CPU:INTR:DST_INTR_IDENT */
#define CPU_DST_INTR_IDENT(r)     __REG(TARGET_CPU,\
					0, 1, 288, 0, 1, 400, 228, r, 9, 4)

/*      CPU:INTR:DST_INTR_IDENT1 */
#define CPU_DST_INTR_IDENT1(r)    __REG(TARGET_CPU,\
					0, 1, 288, 0, 1, 400, 264, r, 9, 4)

/*      CPU:INTR:DST_INTR_IDENT2 */
#define CPU_DST_INTR_IDENT2(r)    __REG(TARGET_CPU,\
					0, 1, 288, 0, 1, 400, 300, r, 9, 4)

/*      CPU:INTR:EXT_SRC_INTR_POL */
#define CPU_EXT_SRC_INTR_POL      __REG(TARGET_CPU,\
					0, 1, 288, 0, 1, 400, 336, 0, 1, 4)

#define CPU_EXT_SRC_INTR_POL_EXT_SRC_INTR_POL(x) ((x) & GENMASK(7, 0))
#define CPU_EXT_SRC_INTR_POL_EXT_SRC_INTR_POL_M  GENMASK(7, 0)
#define CPU_EXT_SRC_INTR_POL_EXT_SRC_INTR_POL_X(x) ((x) & GENMASK(7, 0))

/*      CPU:INTR:EXT_DST_INTR_POL */
#define CPU_EXT_DST_INTR_POL      __REG(TARGET_CPU,\
					0, 1, 288, 0, 1, 400, 340, 0, 1, 4)

#define CPU_EXT_DST_INTR_POL_EXT_DST_INTR_POL(x) ((x) & GENMASK(7, 0))
#define CPU_EXT_DST_INTR_POL_EXT_DST_INTR_POL_M  GENMASK(7, 0)
#define CPU_EXT_DST_INTR_POL_EXT_DST_INTR_POL_X(x) ((x) & GENMASK(7, 0))

/*      CPU:INTR:EXT_DST_INTR_DRV */
#define CPU_EXT_DST_INTR_DRV      __REG(TARGET_CPU,\
					0, 1, 288, 0, 1, 400, 344, 0, 1, 4)

#define CPU_EXT_DST_INTR_DRV_EXT_DST_INTR_DRV(x) ((x) & GENMASK(7, 0))
#define CPU_EXT_DST_INTR_DRV_EXT_DST_INTR_DRV_M  GENMASK(7, 0)
#define CPU_EXT_DST_INTR_DRV_EXT_DST_INTR_DRV_X(x) ((x) & GENMASK(7, 0))

/*      CPU:INTR:DEV_INTR_POL */
#define CPU_DEV_INTR_POL          __REG(TARGET_CPU,\
					0, 1, 288, 0, 1, 400, 348, 0, 1, 4)

#define CPU_DEV_INTR_POL_DEV_INTR_POL(x)         ((x) & GENMASK(7, 0))
#define CPU_DEV_INTR_POL_DEV_INTR_POL_M          GENMASK(7, 0)
#define CPU_DEV_INTR_POL_DEV_INTR_POL_X(x)       ((x) & GENMASK(7, 0))

/*      CPU:INTR:DEV_INTR_RAW */
#define CPU_DEV_INTR_RAW          __REG(TARGET_CPU,\
					0, 1, 288, 0, 1, 400, 352, 0, 1, 4)

#define CPU_DEV_INTR_RAW_DEV_INTR_RAW(x)         ((x) & GENMASK(7, 0))
#define CPU_DEV_INTR_RAW_DEV_INTR_RAW_M          GENMASK(7, 0)
#define CPU_DEV_INTR_RAW_DEV_INTR_RAW_X(x)       ((x) & GENMASK(7, 0))

/*      CPU:INTR:DEV_INTR_TRIGGER */
#define CPU_DEV_INTR_TRIGGER(r)   __REG(TARGET_CPU,\
					0, 1, 288, 0, 1, 400, 356, r, 2, 4)

#define CPU_DEV_INTR_TRIGGER_DEV_INTR_TRIGGER(x) ((x) & GENMASK(7, 0))
#define CPU_DEV_INTR_TRIGGER_DEV_INTR_TRIGGER_M  GENMASK(7, 0)
#define CPU_DEV_INTR_TRIGGER_DEV_INTR_TRIGGER_X(x) ((x) & GENMASK(7, 0))

/*      CPU:INTR:DEV_INTR_STICKY */
#define CPU_DEV_INTR_STICKY       __REG(TARGET_CPU,\
					0, 1, 288, 0, 1, 400, 364, 0, 1, 4)

#define CPU_DEV_INTR_STICKY_DEV_INTR_STICKY(x)   ((x) & GENMASK(7, 0))
#define CPU_DEV_INTR_STICKY_DEV_INTR_STICKY_M    GENMASK(7, 0)
#define CPU_DEV_INTR_STICKY_DEV_INTR_STICKY_X(x) ((x) & GENMASK(7, 0))

/*      CPU:INTR:DEV_INTR_BYPASS */
#define CPU_DEV_INTR_BYPASS       __REG(TARGET_CPU,\
					0, 1, 288, 0, 1, 400, 368, 0, 1, 4)

#define CPU_DEV_INTR_BYPASS_DEV_INTR_BYPASS(x)   ((x) & GENMASK(7, 0))
#define CPU_DEV_INTR_BYPASS_DEV_INTR_BYPASS_M    GENMASK(7, 0)
#define CPU_DEV_INTR_BYPASS_DEV_INTR_BYPASS_X(x) ((x) & GENMASK(7, 0))

/*      CPU:INTR:DEV_INTR_ENA */
#define CPU_DEV_INTR_ENA          __REG(TARGET_CPU,\
					0, 1, 288, 0, 1, 400, 372, 0, 1, 4)

#define CPU_DEV_INTR_ENA_DEV_INTR_ENA(x)         ((x) & GENMASK(7, 0))
#define CPU_DEV_INTR_ENA_DEV_INTR_ENA_M          GENMASK(7, 0)
#define CPU_DEV_INTR_ENA_DEV_INTR_ENA_X(x)       ((x) & GENMASK(7, 0))

/*      CPU:INTR:DEV_INTR_IDENT */
#define CPU_DEV_INTR_IDENT        __REG(TARGET_CPU,\
					0, 1, 288, 0, 1, 400, 376, 0, 1, 4)

#define CPU_DEV_INTR_IDENT_DEV_INTR_IDENT(x)     ((x) & GENMASK(7, 0))
#define CPU_DEV_INTR_IDENT_DEV_INTR_IDENT_M      GENMASK(7, 0)
#define CPU_DEV_INTR_IDENT_DEV_INTR_IDENT_X(x)   ((x) & GENMASK(7, 0))

/*      CPU:INTR:MSIX_CFG */
#define CPU_MSIX_CFG              __REG(TARGET_CPU,\
					0, 1, 288, 0, 1, 400, 380, 0, 1, 4)

#define CPU_MSIX_CFG_MSIX_ENA(x)                 (((x) << 17) & GENMASK(17, 17))
#define CPU_MSIX_CFG_MSIX_ENA_M                  GENMASK(17, 17)
#define CPU_MSIX_CFG_MSIX_ENA_X(x)               (((x) & GENMASK(17, 17)) >> 17)

#define CPU_MSIX_CFG_MSIX_DOORBELL_TC(x)         (((x) << 14) & GENMASK(16, 14))
#define CPU_MSIX_CFG_MSIX_DOORBELL_TC_M          GENMASK(16, 14)
#define CPU_MSIX_CFG_MSIX_DOORBELL_TC_X(x)       (((x) & GENMASK(16, 14)) >> 14)

#define CPU_MSIX_CFG_MSIX_DOORBELL_VF_ACTIVE(x)  (((x) << 13) & GENMASK(13, 13))
#define CPU_MSIX_CFG_MSIX_DOORBELL_VF_ACTIVE_M   GENMASK(13, 13)
#define CPU_MSIX_CFG_MSIX_DOORBELL_VF_ACTIVE_X(x)\
	(((x) & GENMASK(13, 13)) >> 13)

#define CPU_MSIX_CFG_MSIX_DOORBELL_VF(x)         (((x) << 5) & GENMASK(12, 5))
#define CPU_MSIX_CFG_MSIX_DOORBELL_VF_M          GENMASK(12, 5)
#define CPU_MSIX_CFG_MSIX_DOORBELL_VF_X(x)       (((x) & GENMASK(12, 5)) >> 5)

#define CPU_MSIX_CFG_MSIX_DOORBELL_PF(x)         ((x) & GENMASK(4, 0))
#define CPU_MSIX_CFG_MSIX_DOORBELL_PF_M          GENMASK(4, 0)
#define CPU_MSIX_CFG_MSIX_DOORBELL_PF_X(x)       ((x) & GENMASK(4, 0))

/*      CPU:INTR:MSIX_DOORBELL_ADDR */
#define CPU_MSIX_DOORBELL_ADDR    __REG(TARGET_CPU,\
					0, 1, 288, 0, 1, 400, 384, 0, 1, 4)

/*      CPU:INTR:MSIX_INTR_PENDING */
#define CPU_MSIX_INTR_PENDING     __REG(TARGET_CPU,\
					0, 1, 288, 0, 1, 400, 388, 0, 1, 4)

/*      CPU:INTR:MSIX_INTR_PENDING1 */
#define CPU_MSIX_INTR_PENDING1    __REG(TARGET_CPU,\
					0, 1, 288, 0, 1, 400, 392, 0, 1, 4)

/*      CPU:INTR:MSIX_INTR_PENDING2 */
#define CPU_MSIX_INTR_PENDING2    __REG(TARGET_CPU,\
					0, 1, 288, 0, 1, 400, 396, 0, 1, 4)

/*      CPU:DDRCTRL:DDRCTRL_CLK */
#define CPU_DDRCTRL_CLK           __REG(TARGET_CPU,\
					0, 1, 688, 0, 1, 20, 0, 0, 1, 4)

#define CPU_DDRCTRL_CLK_RAM_RING_ENA(x)          (((x) << 7) & GENMASK(7, 7))
#define CPU_DDRCTRL_CLK_RAM_RING_ENA_M           GENMASK(7, 7)
#define CPU_DDRCTRL_CLK_RAM_RING_ENA_X(x)        (((x) & GENMASK(7, 7)) >> 7)

#define CPU_DDRCTRL_CLK_DDRPHY_APB_CLK_ENA(x)    (((x) << 6) & GENMASK(6, 6))
#define CPU_DDRCTRL_CLK_DDRPHY_APB_CLK_ENA_M     GENMASK(6, 6)
#define CPU_DDRCTRL_CLK_DDRPHY_APB_CLK_ENA_X(x)  (((x) & GENMASK(6, 6)) >> 6)

#define CPU_DDRCTRL_CLK_DDRPHY_CTL_CLK_ENA(x)    (((x) << 5) & GENMASK(5, 5))
#define CPU_DDRCTRL_CLK_DDRPHY_CTL_CLK_ENA_M     GENMASK(5, 5)
#define CPU_DDRCTRL_CLK_DDRPHY_CTL_CLK_ENA_X(x)  (((x) & GENMASK(5, 5)) >> 5)

#define CPU_DDRCTRL_CLK_DDR_APB_CLK_ENA(x)       (((x) << 4) & GENMASK(4, 4))
#define CPU_DDRCTRL_CLK_DDR_APB_CLK_ENA_M        GENMASK(4, 4)
#define CPU_DDRCTRL_CLK_DDR_APB_CLK_ENA_X(x)     (((x) & GENMASK(4, 4)) >> 4)

#define CPU_DDRCTRL_CLK_DDR_AXI2_CLK_ENA(x)      (((x) << 3) & GENMASK(3, 3))
#define CPU_DDRCTRL_CLK_DDR_AXI2_CLK_ENA_M       GENMASK(3, 3)
#define CPU_DDRCTRL_CLK_DDR_AXI2_CLK_ENA_X(x)    (((x) & GENMASK(3, 3)) >> 3)

#define CPU_DDRCTRL_CLK_DDR_AXI1_CLK_ENA(x)      (((x) << 2) & GENMASK(2, 2))
#define CPU_DDRCTRL_CLK_DDR_AXI1_CLK_ENA_M       GENMASK(2, 2)
#define CPU_DDRCTRL_CLK_DDR_AXI1_CLK_ENA_X(x)    (((x) & GENMASK(2, 2)) >> 2)

#define CPU_DDRCTRL_CLK_DDR_AXI0_CLK_ENA(x)      (((x) << 1) & GENMASK(1, 1))
#define CPU_DDRCTRL_CLK_DDR_AXI0_CLK_ENA_M       GENMASK(1, 1)
#define CPU_DDRCTRL_CLK_DDR_AXI0_CLK_ENA_X(x)    (((x) & GENMASK(1, 1)) >> 1)

#define CPU_DDRCTRL_CLK_DDR_CLK_ENA(x)           ((x) & GENMASK(0, 0))
#define CPU_DDRCTRL_CLK_DDR_CLK_ENA_M            GENMASK(0, 0)
#define CPU_DDRCTRL_CLK_DDR_CLK_ENA_X(x)         ((x) & GENMASK(0, 0))

/*      CPU:DDRCTRL:DDRCTRL_RST */
#define CPU_DDRCTRL_RST           __REG(TARGET_CPU,\
					0, 1, 688, 0, 1, 20, 4, 0, 1, 4)

#define CPU_DDRCTRL_RST_DDRPHY_APB_RST(x)        (((x) << 7) & GENMASK(7, 7))
#define CPU_DDRCTRL_RST_DDRPHY_APB_RST_M         GENMASK(7, 7)
#define CPU_DDRCTRL_RST_DDRPHY_APB_RST_X(x)      (((x) & GENMASK(7, 7)) >> 7)

#define CPU_DDRCTRL_RST_FPGA_DDRPHY_SOFT_RST(x)  (((x) << 6) & GENMASK(6, 6))
#define CPU_DDRCTRL_RST_FPGA_DDRPHY_SOFT_RST_M   GENMASK(6, 6)
#define CPU_DDRCTRL_RST_FPGA_DDRPHY_SOFT_RST_X(x) (((x) & GENMASK(6, 6)) >> 6)

#define CPU_DDRCTRL_RST_DDRPHY_CTL_RST(x)        (((x) << 5) & GENMASK(5, 5))
#define CPU_DDRCTRL_RST_DDRPHY_CTL_RST_M         GENMASK(5, 5)
#define CPU_DDRCTRL_RST_DDRPHY_CTL_RST_X(x)      (((x) & GENMASK(5, 5)) >> 5)

#define CPU_DDRCTRL_RST_DDR_APB_RST(x)           (((x) << 4) & GENMASK(4, 4))
#define CPU_DDRCTRL_RST_DDR_APB_RST_M            GENMASK(4, 4)
#define CPU_DDRCTRL_RST_DDR_APB_RST_X(x)         (((x) & GENMASK(4, 4)) >> 4)

#define CPU_DDRCTRL_RST_DDR_AXI2_RST(x)          (((x) << 3) & GENMASK(3, 3))
#define CPU_DDRCTRL_RST_DDR_AXI2_RST_M           GENMASK(3, 3)
#define CPU_DDRCTRL_RST_DDR_AXI2_RST_X(x)        (((x) & GENMASK(3, 3)) >> 3)

#define CPU_DDRCTRL_RST_DDR_AXI1_RST(x)          (((x) << 2) & GENMASK(2, 2))
#define CPU_DDRCTRL_RST_DDR_AXI1_RST_M           GENMASK(2, 2)
#define CPU_DDRCTRL_RST_DDR_AXI1_RST_X(x)        (((x) & GENMASK(2, 2)) >> 2)

#define CPU_DDRCTRL_RST_DDR_AXI0_RST(x)          (((x) << 1) & GENMASK(1, 1))
#define CPU_DDRCTRL_RST_DDR_AXI0_RST_M           GENMASK(1, 1)
#define CPU_DDRCTRL_RST_DDR_AXI0_RST_X(x)        (((x) & GENMASK(1, 1)) >> 1)

#define CPU_DDRCTRL_RST_DDRC_RST(x)              ((x) & GENMASK(0, 0))
#define CPU_DDRCTRL_RST_DDRC_RST_M               GENMASK(0, 0)
#define CPU_DDRCTRL_RST_DDRC_RST_X(x)            ((x) & GENMASK(0, 0))

/*      CPU:DDRCTRL:DDRC_INTR_RAW_STAT */
#define CPU_DDRC_INTR_RAW_STAT    __REG(TARGET_CPU,\
					0, 1, 688, 0, 1, 20, 8, 0, 1, 4)

#define CPU_DDRC_INTR_RAW_STAT_ECC_AP_ERR_INTR_RAW_STAT(x)\
	(((x) << 3) & GENMASK(3, 3))
#define CPU_DDRC_INTR_RAW_STAT_ECC_AP_ERR_INTR_RAW_STAT_M GENMASK(3, 3)
#define CPU_DDRC_INTR_RAW_STAT_ECC_AP_ERR_INTR_RAW_STAT_X(x)\
	(((x) & GENMASK(3, 3)) >> 3)

#define CPU_DDRC_INTR_RAW_STAT_ECC_UNCORRECTED_ERR_INTR_RAW_STAT(x)\
	(((x) << 2) & GENMASK(2, 2))
#define CPU_DDRC_INTR_RAW_STAT_ECC_UNCORRECTED_ERR_INTR_RAW_STAT_M GENMASK(2, 2)
#define CPU_DDRC_INTR_RAW_STAT_ECC_UNCORRECTED_ERR_INTR_RAW_STAT_X(x)\
	(((x) & GENMASK(2, 2)) >> 2)

#define CPU_DDRC_INTR_RAW_STAT_ECC_CORRECTED_ERR_INTR_RAW_STAT(x)\
	(((x) << 1) & GENMASK(1, 1))
#define CPU_DDRC_INTR_RAW_STAT_ECC_CORRECTED_ERR_INTR_RAW_STAT_M GENMASK(1, 1)
#define CPU_DDRC_INTR_RAW_STAT_ECC_CORRECTED_ERR_INTR_RAW_STAT_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define CPU_DDRC_INTR_RAW_STAT_SBR_DONE_INTR_RAW_STAT(x) ((x) & GENMASK(0, 0))
#define CPU_DDRC_INTR_RAW_STAT_SBR_DONE_INTR_RAW_STAT_M GENMASK(0, 0)
#define CPU_DDRC_INTR_RAW_STAT_SBR_DONE_INTR_RAW_STAT_X(x) ((x) & GENMASK(0, 0))

/*      CPU:DDRCTRL:DDRC_INTR_MASK */
#define CPU_DDRC_INTR_MASK        __REG(TARGET_CPU,\
					0, 1, 688, 0, 1, 20, 12, 0, 1, 4)

#define CPU_DDRC_INTR_MASK_ECC_AP_ERR_INTR_MASK(x) (((x) << 3) & GENMASK(3, 3))
#define CPU_DDRC_INTR_MASK_ECC_AP_ERR_INTR_MASK_M GENMASK(3, 3)
#define CPU_DDRC_INTR_MASK_ECC_AP_ERR_INTR_MASK_X(x)\
	(((x) & GENMASK(3, 3)) >> 3)

#define CPU_DDRC_INTR_MASK_ECC_UNCORRECTED_ERR_INTR_MASK(x)\
	(((x) << 2) & GENMASK(2, 2))
#define CPU_DDRC_INTR_MASK_ECC_UNCORRECTED_ERR_INTR_MASK_M GENMASK(2, 2)
#define CPU_DDRC_INTR_MASK_ECC_UNCORRECTED_ERR_INTR_MASK_X(x)\
	(((x) & GENMASK(2, 2)) >> 2)

#define CPU_DDRC_INTR_MASK_ECC_CORRECTED_ERR_INTR_MASK(x)\
	(((x) << 1) & GENMASK(1, 1))
#define CPU_DDRC_INTR_MASK_ECC_CORRECTED_ERR_INTR_MASK_M GENMASK(1, 1)
#define CPU_DDRC_INTR_MASK_ECC_CORRECTED_ERR_INTR_MASK_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define CPU_DDRC_INTR_MASK_SBR_DONE_INTR_MASK(x) ((x) & GENMASK(0, 0))
#define CPU_DDRC_INTR_MASK_SBR_DONE_INTR_MASK_M  GENMASK(0, 0)
#define CPU_DDRC_INTR_MASK_SBR_DONE_INTR_MASK_X(x) ((x) & GENMASK(0, 0))

/*      CPU:DDRCTRL:DDRC_INTR_MASKED_STAT */
#define CPU_DDRC_INTR_MASKED_STAT __REG(TARGET_CPU,\
					0, 1, 688, 0, 1, 20, 16, 0, 1, 4)

#define CPU_DDRC_INTR_MASKED_STAT_ECC_AP_ERR_INTR_STAT(x)\
	(((x) << 3) & GENMASK(3, 3))
#define CPU_DDRC_INTR_MASKED_STAT_ECC_AP_ERR_INTR_STAT_M GENMASK(3, 3)
#define CPU_DDRC_INTR_MASKED_STAT_ECC_AP_ERR_INTR_STAT_X(x)\
	(((x) & GENMASK(3, 3)) >> 3)

#define CPU_DDRC_INTR_MASKED_STAT_ECC_UNCORRECTED_ERR_INTR_STAT(x)\
	(((x) << 2) & GENMASK(2, 2))
#define CPU_DDRC_INTR_MASKED_STAT_ECC_UNCORRECTED_ERR_INTR_STAT_M GENMASK(2, 2)
#define CPU_DDRC_INTR_MASKED_STAT_ECC_UNCORRECTED_ERR_INTR_STAT_X(x)\
	(((x) & GENMASK(2, 2)) >> 2)

#define CPU_DDRC_INTR_MASKED_STAT_ECC_CORRECTED_ERR_INTR_STAT(x)\
	(((x) << 1) & GENMASK(1, 1))
#define CPU_DDRC_INTR_MASKED_STAT_ECC_CORRECTED_ERR_INTR_STAT_M GENMASK(1, 1)
#define CPU_DDRC_INTR_MASKED_STAT_ECC_CORRECTED_ERR_INTR_STAT_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define CPU_DDRC_INTR_MASKED_STAT_SBR_DONE_INTR_STAT(x) ((x) & GENMASK(0, 0))
#define CPU_DDRC_INTR_MASKED_STAT_SBR_DONE_INTR_STAT_M GENMASK(0, 0)
#define CPU_DDRC_INTR_MASKED_STAT_SBR_DONE_INTR_STAT_X(x) ((x) & GENMASK(0, 0))

/*      CPU:PI_REG:PI_CON */
#define CPU_PI_CON                __REG(TARGET_CPU,\
					0, 1, 708, 0, 1, 8, 0, 0, 1, 4)

#define CPU_PI_CON_PMP_ON(x)                     (((x) << 15) & GENMASK(15, 15))
#define CPU_PI_CON_PMP_ON_M                      GENMASK(15, 15)
#define CPU_PI_CON_PMP_ON_X(x)                   (((x) & GENMASK(15, 15)) >> 15)

#define CPU_PI_CON_ADRMUX(x)                     (((x) << 11) & GENMASK(12, 11))
#define CPU_PI_CON_ADRMUX_M                      GENMASK(12, 11)
#define CPU_PI_CON_ADRMUX_X(x)                   (((x) & GENMASK(12, 11)) >> 11)

#define CPU_PI_CON_CSF(x)                        (((x) << 6) & GENMASK(7, 6))
#define CPU_PI_CON_CSF_M                         GENMASK(7, 6)
#define CPU_PI_CON_CSF_X(x)                      (((x) & GENMASK(7, 6)) >> 6)

#define CPU_PI_CON_ALP(x)                        (((x) << 5) & GENMASK(5, 5))
#define CPU_PI_CON_ALP_M                         GENMASK(5, 5)
#define CPU_PI_CON_ALP_X(x)                      (((x) & GENMASK(5, 5)) >> 5)

#define CPU_PI_CON_CS2P(x)                       (((x) << 4) & GENMASK(4, 4))
#define CPU_PI_CON_CS2P_M                        GENMASK(4, 4)
#define CPU_PI_CON_CS2P_X(x)                     (((x) & GENMASK(4, 4)) >> 4)

#define CPU_PI_CON_CS1P(x)                       (((x) << 3) & GENMASK(3, 3))
#define CPU_PI_CON_CS1P_M                        GENMASK(3, 3)
#define CPU_PI_CON_CS1P_X(x)                     (((x) & GENMASK(3, 3)) >> 3)

#define CPU_PI_CON_WRSP(x)                       (((x) << 1) & GENMASK(1, 1))
#define CPU_PI_CON_WRSP_M                        GENMASK(1, 1)
#define CPU_PI_CON_WRSP_X(x)                     (((x) & GENMASK(1, 1)) >> 1)

#define CPU_PI_CON_RDSP(x)                       ((x) & GENMASK(0, 0))
#define CPU_PI_CON_RDSP_M                        GENMASK(0, 0)
#define CPU_PI_CON_RDSP_X(x)                     ((x) & GENMASK(0, 0))

/*      CPU:PI_REG:PI_MODE */
#define CPU_PI_MODE               __REG(TARGET_CPU,\
					0, 1, 708, 0, 1, 8, 4, 0, 1, 4)

#define CPU_PI_MODE_MODE16(x)                    (((x) << 10) & GENMASK(10, 10))
#define CPU_PI_MODE_MODE16_M                     GENMASK(10, 10)
#define CPU_PI_MODE_MODE16_X(x)                  (((x) & GENMASK(10, 10)) >> 10)

#define CPU_PI_MODE_MODE(x)                      (((x) << 8) & GENMASK(9, 8))
#define CPU_PI_MODE_MODE_M                       GENMASK(9, 8)
#define CPU_PI_MODE_MODE_X(x)                    (((x) & GENMASK(9, 8)) >> 8)

#define CPU_PI_MODE_WAITB(x)                     (((x) << 6) & GENMASK(7, 6))
#define CPU_PI_MODE_WAITB_M                      GENMASK(7, 6)
#define CPU_PI_MODE_WAITB_X(x)                   (((x) & GENMASK(7, 6)) >> 6)

#define CPU_PI_MODE_WAITM(x)                     (((x) << 2) & GENMASK(5, 2))
#define CPU_PI_MODE_WAITM_M                      GENMASK(5, 2)
#define CPU_PI_MODE_WAITM_X(x)                   (((x) & GENMASK(5, 2)) >> 2)

#define CPU_PI_MODE_WAITE(x)                     ((x) & GENMASK(1, 0))
#define CPU_PI_MODE_WAITE_M                      GENMASK(1, 0)
#define CPU_PI_MODE_WAITE_X(x)                   ((x) & GENMASK(1, 0))

/*      CPU:SFR_REGS:CLK_GATING */
#define CPU_CLK_GATING            __REG(TARGET_CPU,\
					0, 1, 716, 0, 1, 28, 0, 0, 1, 4)

#define CPU_CLK_GATING_UHPHS_CLK_GATING(x)       (((x) << 11) & GENMASK(11, 11))
#define CPU_CLK_GATING_UHPHS_CLK_GATING_M        GENMASK(11, 11)
#define CPU_CLK_GATING_UHPHS_CLK_GATING_X(x)     (((x) & GENMASK(11, 11)) >> 11)

#define CPU_CLK_GATING_UDPHS_CLK_GATING(x)       (((x) << 10) & GENMASK(10, 10))
#define CPU_CLK_GATING_UDPHS_CLK_GATING_M        GENMASK(10, 10)
#define CPU_CLK_GATING_UDPHS_CLK_GATING_X(x)     (((x) & GENMASK(10, 10)) >> 10)

#define CPU_CLK_GATING_MCRAMC_CLK_GATING(x)      (((x) << 9) & GENMASK(9, 9))
#define CPU_CLK_GATING_MCRAMC_CLK_GATING_M       GENMASK(9, 9)
#define CPU_CLK_GATING_MCRAMC_CLK_GATING_X(x)    (((x) & GENMASK(9, 9)) >> 9)

#define CPU_CLK_GATING_HMATRIX_CLK_GATING(x)     (((x) << 8) & GENMASK(8, 8))
#define CPU_CLK_GATING_HMATRIX_CLK_GATING_M      GENMASK(8, 8)
#define CPU_CLK_GATING_HMATRIX_CLK_GATING_X(x)   (((x) & GENMASK(8, 8)) >> 8)

#define CPU_CLK_GATING_HBRIDGE_CLK_GATING(x)     ((x) & GENMASK(3, 0))
#define CPU_CLK_GATING_HBRIDGE_CLK_GATING_M      GENMASK(3, 0)
#define CPU_CLK_GATING_HBRIDGE_CLK_GATING_X(x)   ((x) & GENMASK(3, 0))

/*      CPU:SFR_REGS:AHBLITE2AXI */
#define CPU_AHBLITE2AXI           __REG(TARGET_CPU,\
					0, 1, 716, 0, 1, 28, 4, 0, 1, 4)

#define CPU_AHBLITE2AXI_AHBLITE2AXI_PFETCH8(x)   ((x) & GENMASK(0, 0))
#define CPU_AHBLITE2AXI_AHBLITE2AXI_PFETCH8_M    GENMASK(0, 0)
#define CPU_AHBLITE2AXI_AHBLITE2AXI_PFETCH8_X(x) ((x) & GENMASK(0, 0))

/*      CPU:SFR_REGS:TZAESB */
#define CPU_TZAESB                __REG(TARGET_CPU,\
					0, 1, 716, 0, 1, 28, 8, 0, 1, 4)

#define CPU_TZAESB_TZAESB_LITE_EN(x)             ((x) & GENMASK(0, 0))
#define CPU_TZAESB_TZAESB_LITE_EN_M              GENMASK(0, 0)
#define CPU_TZAESB_TZAESB_LITE_EN_X(x)           ((x) & GENMASK(0, 0))

/*      CPU:SFR_REGS:MCAN */
#define CPU_MCAN                  __REG(TARGET_CPU,\
					0, 1, 716, 0, 1, 28, 12, 0, 1, 4)

#define CPU_MCAN_MCAN_AHB_CACHABLE(x)            (((x) << 8) & GENMASK(11, 8))
#define CPU_MCAN_MCAN_AHB_CACHABLE_M             GENMASK(11, 8)
#define CPU_MCAN_MCAN_AHB_CACHABLE_X(x)          (((x) & GENMASK(11, 8)) >> 8)

#define CPU_MCAN_MCAN_AHB_BUFFERABLE(x)          ((x) & GENMASK(3, 0))
#define CPU_MCAN_MCAN_AHB_BUFFERABLE_M           GENMASK(3, 0)
#define CPU_MCAN_MCAN_AHB_BUFFERABLE_X(x)        ((x) & GENMASK(3, 0))

/*      CPU:SFR_REGS:HICM */
#define CPU_HICM                  __REG(TARGET_CPU,\
					0, 1, 716, 0, 1, 28, 16, 0, 1, 4)

#define CPU_HICM_HICM_AHB_CACHABLE(x)            (((x) << 8) & GENMASK(8, 8))
#define CPU_HICM_HICM_AHB_CACHABLE_M             GENMASK(8, 8)
#define CPU_HICM_HICM_AHB_CACHABLE_X(x)          (((x) & GENMASK(8, 8)) >> 8)

#define CPU_HICM_HICM_AHB_BUFFERABLE(x)          ((x) & GENMASK(0, 0))
#define CPU_HICM_HICM_AHB_BUFFERABLE_M           GENMASK(0, 0)
#define CPU_HICM_HICM_AHB_BUFFERABLE_X(x)        ((x) & GENMASK(0, 0))

/*      CPU:SFR_REGS:UDPHS */
#define CPU_UDPHS                 __REG(TARGET_CPU,\
					0, 1, 716, 0, 1, 28, 20, 0, 1, 4)

#define CPU_UDPHS_UDPHS_AHB_CACHABLE(x)          (((x) << 8) & GENMASK(8, 8))
#define CPU_UDPHS_UDPHS_AHB_CACHABLE_M           GENMASK(8, 8)
#define CPU_UDPHS_UDPHS_AHB_CACHABLE_X(x)        (((x) & GENMASK(8, 8)) >> 8)

#define CPU_UDPHS_UDPHS_AHB_BUFFERABLE(x)        ((x) & GENMASK(0, 0))
#define CPU_UDPHS_UDPHS_AHB_BUFFERABLE_M         GENMASK(0, 0)
#define CPU_UDPHS_UDPHS_AHB_BUFFERABLE_X(x)      ((x) & GENMASK(0, 0))

/*      CPU:SFR_REGS:UDDR */
#define CPU_UDDR                  __REG(TARGET_CPU,\
					0, 1, 716, 0, 1, 28, 24, 0, 1, 4)

#define CPU_UDDR_AXI_READ_QOS(x)                 (((x) << 8) & GENMASK(11, 8))
#define CPU_UDDR_AXI_READ_QOS_M                  GENMASK(11, 8)
#define CPU_UDDR_AXI_READ_QOS_X(x)               (((x) & GENMASK(11, 8)) >> 8)

#define CPU_UDDR_AXI_WRITE_QOS(x)                ((x) & GENMASK(3, 0))
#define CPU_UDDR_AXI_WRITE_QOS_M                 GENMASK(3, 0)
#define CPU_UDDR_AXI_WRITE_QOS_X(x)              ((x) & GENMASK(3, 0))

/*      CPU:USB2COMMON_REGS:COM_BIAS_BG_TC_TRIM */
#define CPU_COM_BIAS_BG_TC_TRIM   __REG(TARGET_CPU,\
					0, 1, 744, 0, 1, 48, 0, 0, 1, 4)

#define CPU_COM_BIAS_BG_TC_TRIM_COM_BIAS_BG_TC_TRIM(x) ((x) & GENMASK(4, 0))
#define CPU_COM_BIAS_BG_TC_TRIM_COM_BIAS_BG_TC_TRIM_M GENMASK(4, 0)
#define CPU_COM_BIAS_BG_TC_TRIM_COM_BIAS_BG_TC_TRIM_X(x) ((x) & GENMASK(4, 0))

/*      CPU:USB2COMMON_REGS:COM_BIAS_BG_MAG_TRIM */
#define CPU_COM_BIAS_BG_MAG_TRIM  __REG(TARGET_CPU,\
					0, 1, 744, 0, 1, 48, 4, 0, 1, 4)

#define CPU_COM_BIAS_BG_MAG_TRIM_COM_BIAS_BG_MAG_TRIM(x) ((x) & GENMASK(5, 0))
#define CPU_COM_BIAS_BG_MAG_TRIM_COM_BIAS_BG_MAG_TRIM_M GENMASK(5, 0)
#define CPU_COM_BIAS_BG_MAG_TRIM_COM_BIAS_BG_MAG_TRIM_X(x) ((x) & GENMASK(5, 0))

/*      CPU:USB2COMMON_REGS:COM_RBIAS_MAG_TRIM */
#define CPU_COM_RBIAS_MAG_TRIM    __REG(TARGET_CPU,\
					0, 1, 744, 0, 1, 48, 8, 0, 1, 4)

#define CPU_COM_RBIAS_MAG_TRIM_COM_RBIAS_MAG_TRIM(x) ((x) & GENMASK(5, 0))
#define CPU_COM_RBIAS_MAG_TRIM_COM_RBIAS_MAG_TRIM_M GENMASK(5, 0)
#define CPU_COM_RBIAS_MAG_TRIM_COM_RBIAS_MAG_TRIM_X(x) ((x) & GENMASK(5, 0))

/*      CPU:USB2COMMON_REGS:COM_BIAS_AZ_CLK_SEL */
#define CPU_COM_BIAS_AZ_CLK_SEL   __REG(TARGET_CPU,\
					0, 1, 744, 0, 1, 48, 12, 0, 1, 4)

#define CPU_COM_BIAS_AZ_CLK_SEL_COM_BIAS_AZ_CLK_SEL(x) ((x) & GENMASK(0, 0))
#define CPU_COM_BIAS_AZ_CLK_SEL_COM_BIAS_AZ_CLK_SEL_M GENMASK(0, 0)
#define CPU_COM_BIAS_AZ_CLK_SEL_COM_BIAS_AZ_CLK_SEL_X(x) ((x) & GENMASK(0, 0))

/*      CPU:USB2COMMON_REGS:COM_ATEST_SEL */
#define CPU_COM_ATEST_SEL         __REG(TARGET_CPU,\
					0, 1, 744, 0, 1, 48, 16, 0, 1, 4)

#define CPU_COM_ATEST_SEL_COM_ATEST_SEL(x)       ((x) & GENMASK(0, 0))
#define CPU_COM_ATEST_SEL_COM_ATEST_SEL_M        GENMASK(0, 0)
#define CPU_COM_ATEST_SEL_COM_ATEST_SEL_X(x)     ((x) & GENMASK(0, 0))

/*      CPU:USB2COMMON_REGS:COM_SUSPENDB */
#define CPU_COM_SUSPENDB          __REG(TARGET_CPU,\
					0, 1, 744, 0, 1, 48, 20, 0, 1, 4)

#define CPU_COM_SUSPENDB_COM_SUSPENDB(x)         ((x) & GENMASK(0, 0))
#define CPU_COM_SUSPENDB_COM_SUSPENDB_M          GENMASK(0, 0)
#define CPU_COM_SUSPENDB_COM_SUSPENDB_X(x)       ((x) & GENMASK(0, 0))

/*      CPU:USB2COMMON_REGS:COM_XTAL_SUSPENDB */
#define CPU_COM_XTAL_SUSPENDB     __REG(TARGET_CPU,\
					0, 1, 744, 0, 1, 48, 24, 0, 1, 4)

#define CPU_COM_XTAL_SUSPENDB_COM_XTAL_SUSPENDB(x) ((x) & GENMASK(0, 0))
#define CPU_COM_XTAL_SUSPENDB_COM_XTAL_SUSPENDB_M GENMASK(0, 0)
#define CPU_COM_XTAL_SUSPENDB_COM_XTAL_SUSPENDB_X(x) ((x) & GENMASK(0, 0))

/*      CPU:USB2COMMON_REGS:COM_PLL_LPM_MODE */
#define CPU_COM_PLL_LPM_MODE      __REG(TARGET_CPU,\
					0, 1, 744, 0, 1, 48, 28, 0, 1, 4)

#define CPU_COM_PLL_LPM_MODE_COM_PLL_LPM_MODE(x) ((x) & GENMASK(0, 0))
#define CPU_COM_PLL_LPM_MODE_COM_PLL_LPM_MODE_M  GENMASK(0, 0)
#define CPU_COM_PLL_LPM_MODE_COM_PLL_LPM_MODE_X(x) ((x) & GENMASK(0, 0))

/*      CPU:USB2COMMON_REGS:COM_PLL_EN */
#define CPU_COM_PLL_EN            __REG(TARGET_CPU,\
					0, 1, 744, 0, 1, 48, 32, 0, 1, 4)

#define CPU_COM_PLL_EN_COM_PLL_EN(x)             ((x) & GENMASK(0, 0))
#define CPU_COM_PLL_EN_COM_PLL_EN_M              GENMASK(0, 0)
#define CPU_COM_PLL_EN_COM_PLL_EN_X(x)           ((x) & GENMASK(0, 0))

/*      CPU:USB2COMMON_REGS:COM_TESTBUS_IN_LSB */
#define CPU_COM_TESTBUS_IN_LSB    __REG(TARGET_CPU,\
					0, 1, 744, 0, 1, 48, 36, 0, 1, 4)

/*      CPU:USB2COMMON_REGS:COM_TESTBUS_IN_MSB */
#define CPU_COM_TESTBUS_IN_MSB    __REG(TARGET_CPU,\
					0, 1, 744, 0, 1, 48, 40, 0, 1, 4)

#define CPU_COM_TESTBUS_IN_MSB_COM_TESTBUS_IN_MSB(x) ((x) & GENMASK(7, 0))
#define CPU_COM_TESTBUS_IN_MSB_COM_TESTBUS_IN_MSB_M GENMASK(7, 0)
#define CPU_COM_TESTBUS_IN_MSB_COM_TESTBUS_IN_MSB_X(x) ((x) & GENMASK(7, 0))

/*      CPU:USB2COMMON_REGS:COM_TESTBUS_OUT */
#define CPU_COM_TESTBUS_OUT       __REG(TARGET_CPU,\
					0, 1, 744, 0, 1, 48, 44, 0, 1, 4)

#define CPU_COM_TESTBUS_OUT_COM_TESTBUS_OUT(x)   ((x) & GENMASK(15, 0))
#define CPU_COM_TESTBUS_OUT_COM_TESTBUS_OUT_M    GENMASK(15, 0)
#define CPU_COM_TESTBUS_OUT_COM_TESTBUS_OUT_X(x) ((x) & GENMASK(15, 0))

/*      CPU:USB2AFE0_REGS:USB2_HS_DISC_P0 */
#define CPU_USB2_HS_DISC_P0       __REG(TARGET_CPU,\
					0, 1, 792, 0, 1, 28, 0, 0, 1, 4)

#define CPU_USB2_HS_DISC_P0_USB2_HS_DISC_P0(x)   ((x) & GENMASK(1, 0))
#define CPU_USB2_HS_DISC_P0_USB2_HS_DISC_P0_M    GENMASK(1, 0)
#define CPU_USB2_HS_DISC_P0_USB2_HS_DISC_P0_X(x) ((x) & GENMASK(1, 0))

/*      CPU:USB2AFE0_REGS:USB2_SQ_TUNE_P0 */
#define CPU_USB2_SQ_TUNE_P0       __REG(TARGET_CPU,\
					0, 1, 792, 0, 1, 28, 4, 0, 1, 4)

#define CPU_USB2_SQ_TUNE_P0_USB2_SQ_TUNE_P0(x)   ((x) & GENMASK(2, 0))
#define CPU_USB2_SQ_TUNE_P0_USB2_SQ_TUNE_P0_M    GENMASK(2, 0)
#define CPU_USB2_SQ_TUNE_P0_USB2_SQ_TUNE_P0_X(x) ((x) & GENMASK(2, 0))

/*      CPU:USB2AFE0_REGS:USB2_HS_DRIVE_P0 */
#define CPU_USB2_HS_DRIVE_P0      __REG(TARGET_CPU,\
					0, 1, 792, 0, 1, 28, 8, 0, 1, 4)

#define CPU_USB2_HS_DRIVE_P0_USB2_HS_DRIVE_P0(x) ((x) & GENMASK(2, 0))
#define CPU_USB2_HS_DRIVE_P0_USB2_HS_DRIVE_P0_M  GENMASK(2, 0)
#define CPU_USB2_HS_DRIVE_P0_USB2_HS_DRIVE_P0_X(x) ((x) & GENMASK(2, 0))

/*      CPU:USB2AFE0_REGS:USB2_HSOS_SCAN_EN_P0 */
#define CPU_USB2_HSOS_SCAN_EN_P0  __REG(TARGET_CPU,\
					0, 1, 792, 0, 1, 28, 12, 0, 1, 4)

#define CPU_USB2_HSOS_SCAN_EN_P0_USB2_HSOS_SCAN_EN_P0(x) ((x) & GENMASK(0, 0))
#define CPU_USB2_HSOS_SCAN_EN_P0_USB2_HSOS_SCAN_EN_P0_M GENMASK(0, 0)
#define CPU_USB2_HSOS_SCAN_EN_P0_USB2_HSOS_SCAN_EN_P0_X(x) ((x) & GENMASK(0, 0))

/*      CPU:USB2AFE0_REGS:USB2_HSOS_SCAN_DATA_P0 */
#define CPU_USB2_HSOS_SCAN_DATA_P0 __REG(TARGET_CPU,\
					0, 1, 792, 0, 1, 28, 16, 0, 1, 4)

#define CPU_USB2_HSOS_SCAN_DATA_P0_USB2_HSOS_SCAN_DATA_P0(x)\
	((x) & GENMASK(0, 0))
#define CPU_USB2_HSOS_SCAN_DATA_P0_USB2_HSOS_SCAN_DATA_P0_M GENMASK(0, 0)
#define CPU_USB2_HSOS_SCAN_DATA_P0_USB2_HSOS_SCAN_DATA_P0_X(x)\
	((x) & GENMASK(0, 0))

/*      CPU:USB2AFE0_REGS:USB2_HS_OVSMP_P0 */
#define CPU_USB2_HS_OVSMP_P0      __REG(TARGET_CPU,\
					0, 1, 792, 0, 1, 28, 20, 0, 1, 4)

#define CPU_USB2_HS_OVSMP_P0_USB2_HS_OVSMP_P0(x) ((x) & GENMASK(15, 0))
#define CPU_USB2_HS_OVSMP_P0_USB2_HS_OVSMP_P0_M  GENMASK(15, 0)
#define CPU_USB2_HS_OVSMP_P0_USB2_HS_OVSMP_P0_X(x) ((x) & GENMASK(15, 0))

/*      CPU:USB2AFE0_REGS:USB2_AFE_TESTBUS_IN_P0 */
#define CPU_USB2_AFE_TESTBUS_IN_P0 __REG(TARGET_CPU,\
					0, 1, 792, 0, 1, 28, 24, 0, 1, 4)

#define CPU_USB2_AFE_TESTBUS_IN_P0_USB2_AFE_TESTBUS_IN_P0(x)\
	((x) & GENMASK(7, 0))
#define CPU_USB2_AFE_TESTBUS_IN_P0_USB2_AFE_TESTBUS_IN_P0_M GENMASK(7, 0)
#define CPU_USB2_AFE_TESTBUS_IN_P0_USB2_AFE_TESTBUS_IN_P0_X(x)\
	((x) & GENMASK(7, 0))

/*      CPU:UTMIUP_REGS:PROG_BITS */
#define CPU_PROG_BITS             __REG(TARGET_CPU,\
					0, 1, 820, 0, 1, 4, 0, 0, 1, 4)

#define CPU_PROG_BITS_USB_RST_RPU_DIS(x)         (((x) << 3) & GENMASK(3, 3))
#define CPU_PROG_BITS_USB_RST_RPU_DIS_M          GENMASK(3, 3)
#define CPU_PROG_BITS_USB_RST_RPU_DIS_X(x)       (((x) & GENMASK(3, 3)) >> 3)

#define CPU_PROG_BITS_BUGID_24910_FIX_DIS(x)     (((x) << 2) & GENMASK(2, 2))
#define CPU_PROG_BITS_BUGID_24910_FIX_DIS_M      GENMASK(2, 2)
#define CPU_PROG_BITS_BUGID_24910_FIX_DIS_X(x)   (((x) & GENMASK(2, 2)) >> 2)

#define CPU_PROG_BITS_SWITCH_DISABLE_SORP(x)     (((x) << 1) & GENMASK(1, 1))
#define CPU_PROG_BITS_SWITCH_DISABLE_SORP_M      GENMASK(1, 1)
#define CPU_PROG_BITS_SWITCH_DISABLE_SORP_X(x)   (((x) & GENMASK(1, 1)) >> 1)

#define CPU_PROG_BITS_UTMIEB_NOISE_FLUSH_EN(x)   ((x) & GENMASK(0, 0))
#define CPU_PROG_BITS_UTMIEB_NOISE_FLUSH_EN_M    GENMASK(0, 0)
#define CPU_PROG_BITS_UTMIEB_NOISE_FLUSH_EN_X(x) ((x) & GENMASK(0, 0))

/*      CPU:ULPI_BRIDGE_REGS:ULPI_RST */
#define CPU_ULPI_RST              __REG(TARGET_CPU,\
					0, 1, 824, 0, 1, 4, 0, 0, 1, 4)

#define CPU_ULPI_RST_ULPI_RST(x)                 ((x) & GENMASK(0, 0))
#define CPU_ULPI_RST_ULPI_RST_M                  GENMASK(0, 0)
#define CPU_ULPI_RST_ULPI_RST_X(x)               ((x) & GENMASK(0, 0))

/*      CPU:PCIE_PHY:PHY_CFG */
#define CPU_PHY_CFG               __REG(TARGET_CPU,\
					0, 1, 828, 0, 1, 20, 0, 0, 1, 4)

#define CPU_PHY_CFG_LOS_BIAS(x)                  (((x) << 17) & GENMASK(19, 17))
#define CPU_PHY_CFG_LOS_BIAS_M                   GENMASK(19, 17)
#define CPU_PHY_CFG_LOS_BIAS_X(x)                (((x) & GENMASK(19, 17)) >> 17)

#define CPU_PHY_CFG_LOS_LEVEL(x)                 (((x) << 12) & GENMASK(16, 12))
#define CPU_PHY_CFG_LOS_LEVEL_M                  GENMASK(16, 12)
#define CPU_PHY_CFG_LOS_LEVEL_X(x)               (((x) & GENMASK(16, 12)) >> 12)

#define CPU_PHY_CFG_RX_EQ(x)                     (((x) << 9) & GENMASK(11, 9))
#define CPU_PHY_CFG_RX_EQ_M                      GENMASK(11, 9)
#define CPU_PHY_CFG_RX_EQ_X(x)                   (((x) & GENMASK(11, 9)) >> 9)

#define CPU_PHY_CFG_TX_TERM_OFFSET(x)            (((x) << 4) & GENMASK(8, 4))
#define CPU_PHY_CFG_TX_TERM_OFFSET_M             GENMASK(8, 4)
#define CPU_PHY_CFG_TX_TERM_OFFSET_X(x)          (((x) & GENMASK(8, 4)) >> 4)

#define CPU_PHY_CFG_TX_VBOOST_LVL(x)             (((x) << 1) & GENMASK(3, 1))
#define CPU_PHY_CFG_TX_VBOOST_LVL_M              GENMASK(3, 1)
#define CPU_PHY_CFG_TX_VBOOST_LVL_X(x)           (((x) & GENMASK(3, 1)) >> 1)

#define CPU_PHY_CFG_VREG_BYPASS(x)               ((x) & GENMASK(0, 0))
#define CPU_PHY_CFG_VREG_BYPASS_M                GENMASK(0, 0)
#define CPU_PHY_CFG_VREG_BYPASS_X(x)             ((x) & GENMASK(0, 0))

/*      CPU:PCIE_PHY:PHY_TUNE */
#define CPU_PHY_TUNE              __REG(TARGET_CPU,\
					0, 1, 828, 0, 1, 20, 4, 0, 1, 4)

#define CPU_PHY_TUNE_RTUNE_REQ(x)                (((x) << 1) & GENMASK(1, 1))
#define CPU_PHY_TUNE_RTUNE_REQ_M                 GENMASK(1, 1)
#define CPU_PHY_TUNE_RTUNE_REQ_X(x)              (((x) & GENMASK(1, 1)) >> 1)

#define CPU_PHY_TUNE_RTUNE_ACK(x)                ((x) & GENMASK(0, 0))
#define CPU_PHY_TUNE_RTUNE_ACK_M                 GENMASK(0, 0)
#define CPU_PHY_TUNE_RTUNE_ACK_X(x)              ((x) & GENMASK(0, 0))

/*      CPU:PCIE_PHY:PCS_CFG */
#define CPU_PCS_CFG               __REG(TARGET_CPU,\
					0, 1, 828, 0, 1, 20, 8, 0, 1, 4)

#define CPU_PCS_CFG_DEEMPH_GEN2_3P5DB(x)         (((x) << 26) & GENMASK(31, 26))
#define CPU_PCS_CFG_DEEMPH_GEN2_3P5DB_M          GENMASK(31, 26)
#define CPU_PCS_CFG_DEEMPH_GEN2_3P5DB_X(x)       (((x) & GENMASK(31, 26)) >> 26)

#define CPU_PCS_CFG_DEEMPH_GEN2_6DB(x)           (((x) << 20) & GENMASK(25, 20))
#define CPU_PCS_CFG_DEEMPH_GEN2_6DB_M            GENMASK(25, 20)
#define CPU_PCS_CFG_DEEMPH_GEN2_6DB_X(x)         (((x) & GENMASK(25, 20)) >> 20)

#define CPU_PCS_CFG_DEEMPH_GEN1(x)               (((x) << 14) & GENMASK(19, 14))
#define CPU_PCS_CFG_DEEMPH_GEN1_M                GENMASK(19, 14)
#define CPU_PCS_CFG_DEEMPH_GEN1_X(x)             (((x) & GENMASK(19, 14)) >> 14)

#define CPU_PCS_CFG_SWING_FULL(x)                (((x) << 7) & GENMASK(13, 7))
#define CPU_PCS_CFG_SWING_FULL_M                 GENMASK(13, 7)
#define CPU_PCS_CFG_SWING_FULL_X(x)              (((x) & GENMASK(13, 7)) >> 7)

#define CPU_PCS_CFG_SWING_LOW(x)                 ((x) & GENMASK(6, 0))
#define CPU_PCS_CFG_SWING_LOW_M                  GENMASK(6, 0)
#define CPU_PCS_CFG_SWING_LOW_X(x)               ((x) & GENMASK(6, 0))

/*      CPU:PCIE_PHY:PHY_CR_CTRL */
#define CPU_PHY_CR_CTRL           __REG(TARGET_CPU,\
					0, 1, 828, 0, 1, 20, 12, 0, 1, 4)

#define CPU_PHY_CR_CTRL_CAP_ADDR(x)              (((x) << 4) & GENMASK(4, 4))
#define CPU_PHY_CR_CTRL_CAP_ADDR_M               GENMASK(4, 4)
#define CPU_PHY_CR_CTRL_CAP_ADDR_X(x)            (((x) & GENMASK(4, 4)) >> 4)

#define CPU_PHY_CR_CTRL_CAP_DATA(x)              (((x) << 3) & GENMASK(3, 3))
#define CPU_PHY_CR_CTRL_CAP_DATA_M               GENMASK(3, 3)
#define CPU_PHY_CR_CTRL_CAP_DATA_X(x)            (((x) & GENMASK(3, 3)) >> 3)

#define CPU_PHY_CR_CTRL_READ(x)                  (((x) << 2) & GENMASK(2, 2))
#define CPU_PHY_CR_CTRL_READ_M                   GENMASK(2, 2)
#define CPU_PHY_CR_CTRL_READ_X(x)                (((x) & GENMASK(2, 2)) >> 2)

#define CPU_PHY_CR_CTRL_WRITE(x)                 (((x) << 1) & GENMASK(1, 1))
#define CPU_PHY_CR_CTRL_WRITE_M                  GENMASK(1, 1)
#define CPU_PHY_CR_CTRL_WRITE_X(x)               (((x) & GENMASK(1, 1)) >> 1)

#define CPU_PHY_CR_CTRL_ACK(x)                   ((x) & GENMASK(0, 0))
#define CPU_PHY_CR_CTRL_ACK_M                    GENMASK(0, 0)
#define CPU_PHY_CR_CTRL_ACK_X(x)                 ((x) & GENMASK(0, 0))

/*      CPU:PCIE_PHY:PHY_CR_DATA */
#define CPU_PHY_CR_DATA           __REG(TARGET_CPU,\
					0, 1, 828, 0, 1, 20, 16, 0, 1, 4)

#define CPU_PHY_CR_DATA_DATA_IN(x)               (((x) << 16) & GENMASK(31, 16))
#define CPU_PHY_CR_DATA_DATA_IN_M                GENMASK(31, 16)
#define CPU_PHY_CR_DATA_DATA_IN_X(x)             (((x) & GENMASK(31, 16)) >> 16)

#define CPU_PHY_CR_DATA_DATA_OUT(x)              ((x) & GENMASK(15, 0))
#define CPU_PHY_CR_DATA_DATA_OUT_M               GENMASK(15, 0)
#define CPU_PHY_CR_DATA_DATA_OUT_X(x)            ((x) & GENMASK(15, 0))

/*      CPU_SYSCNT:CXTSGEN_REGISTERS:CNTCR */
#define CPU_SYSCNT_CNTCR          __REG(TARGET_CPU_SYSCNT,\
					0, 1, 0, 0, 1, 4096, 0, 0, 1, 4)

#define CPU_SYSCNT_CNTCR_CNTCR_HDBG(x)           (((x) << 1) & GENMASK(1, 1))
#define CPU_SYSCNT_CNTCR_CNTCR_HDBG_M            GENMASK(1, 1)
#define CPU_SYSCNT_CNTCR_CNTCR_HDBG_X(x)         (((x) & GENMASK(1, 1)) >> 1)

#define CPU_SYSCNT_CNTCR_CNTCR_EN(x)             ((x) & GENMASK(0, 0))
#define CPU_SYSCNT_CNTCR_CNTCR_EN_M              GENMASK(0, 0)
#define CPU_SYSCNT_CNTCR_CNTCR_EN_X(x)           ((x) & GENMASK(0, 0))

/*      CPU_SYSCNT:CXTSGEN_REGISTERS:CNTSR */
#define CPU_SYSCNT_CNTSR          __REG(TARGET_CPU_SYSCNT,\
					0, 1, 0, 0, 1, 4096, 4, 0, 1, 4)

#define CPU_SYSCNT_CNTSR_CNTSR_DBGH(x)           (((x) << 1) & GENMASK(1, 1))
#define CPU_SYSCNT_CNTSR_CNTSR_DBGH_M            GENMASK(1, 1)
#define CPU_SYSCNT_CNTSR_CNTSR_DBGH_X(x)         (((x) & GENMASK(1, 1)) >> 1)

/*      CPU_SYSCNT:CXTSGEN_REGISTERS:CNTCVL */
#define CPU_SYSCNT_CNTCVL         __REG(TARGET_CPU_SYSCNT,\
					0, 1, 0, 0, 1, 4096, 8, 0, 1, 4)

/*      CPU_SYSCNT:CXTSGEN_REGISTERS:CNTCVU */
#define CPU_SYSCNT_CNTCVU         __REG(TARGET_CPU_SYSCNT,\
					0, 1, 0, 0, 1, 4096, 12, 0, 1, 4)

/*      CPU_SYSCNT:CXTSGEN_REGISTERS:CNTFID0 */
#define CPU_SYSCNT_CNTFID0        __REG(TARGET_CPU_SYSCNT,\
					0, 1, 0, 0, 1, 4096, 32, 0, 1, 4)

/*      CPU_SYSCNT:CXTSGEN_REGISTERS:PIDR0 */
#define CPU_SYSCNT_PIDR0          __REG(TARGET_CPU_SYSCNT,\
					0, 1, 0, 0, 1, 4096, 4064, 0, 1, 4)

#define CPU_SYSCNT_PIDR0_PART_0(x)               ((x) & GENMASK(7, 0))
#define CPU_SYSCNT_PIDR0_PART_0_M                GENMASK(7, 0)
#define CPU_SYSCNT_PIDR0_PART_0_X(x)             ((x) & GENMASK(7, 0))

/*      CPU_SYSCNT:CXTSGEN_REGISTERS:PIDR1 */
#define CPU_SYSCNT_PIDR1          __REG(TARGET_CPU_SYSCNT,\
					0, 1, 0, 0, 1, 4096, 4068, 0, 1, 4)

#define CPU_SYSCNT_PIDR1_DES_0(x)                (((x) << 4) & GENMASK(7, 4))
#define CPU_SYSCNT_PIDR1_DES_0_M                 GENMASK(7, 4)
#define CPU_SYSCNT_PIDR1_DES_0_X(x)              (((x) & GENMASK(7, 4)) >> 4)

#define CPU_SYSCNT_PIDR1_PART_1(x)               ((x) & GENMASK(3, 0))
#define CPU_SYSCNT_PIDR1_PART_1_M                GENMASK(3, 0)
#define CPU_SYSCNT_PIDR1_PART_1_X(x)             ((x) & GENMASK(3, 0))

/*      CPU_SYSCNT:CXTSGEN_REGISTERS:PIDR2 */
#define CPU_SYSCNT_PIDR2          __REG(TARGET_CPU_SYSCNT,\
					0, 1, 0, 0, 1, 4096, 4072, 0, 1, 4)

#define CPU_SYSCNT_PIDR2_REVISION(x)             (((x) << 4) & GENMASK(7, 4))
#define CPU_SYSCNT_PIDR2_REVISION_M              GENMASK(7, 4)
#define CPU_SYSCNT_PIDR2_REVISION_X(x)           (((x) & GENMASK(7, 4)) >> 4)

#define CPU_SYSCNT_PIDR2_JEDEC(x)                (((x) << 3) & GENMASK(3, 3))
#define CPU_SYSCNT_PIDR2_JEDEC_M                 GENMASK(3, 3)
#define CPU_SYSCNT_PIDR2_JEDEC_X(x)              (((x) & GENMASK(3, 3)) >> 3)

#define CPU_SYSCNT_PIDR2_DES_1(x)                ((x) & GENMASK(2, 0))
#define CPU_SYSCNT_PIDR2_DES_1_M                 GENMASK(2, 0)
#define CPU_SYSCNT_PIDR2_DES_1_X(x)              ((x) & GENMASK(2, 0))

/*      CPU_SYSCNT:CXTSGEN_REGISTERS:PIDR3 */
#define CPU_SYSCNT_PIDR3          __REG(TARGET_CPU_SYSCNT,\
					0, 1, 0, 0, 1, 4096, 4076, 0, 1, 4)

#define CPU_SYSCNT_PIDR3_REVAND(x)               (((x) << 4) & GENMASK(7, 4))
#define CPU_SYSCNT_PIDR3_REVAND_M                GENMASK(7, 4)
#define CPU_SYSCNT_PIDR3_REVAND_X(x)             (((x) & GENMASK(7, 4)) >> 4)

#define CPU_SYSCNT_PIDR3_CMOD(x)                 ((x) & GENMASK(3, 0))
#define CPU_SYSCNT_PIDR3_CMOD_M                  GENMASK(3, 0)
#define CPU_SYSCNT_PIDR3_CMOD_X(x)               ((x) & GENMASK(3, 0))

/*      CPU_SYSCNT:CXTSGEN_REGISTERS:PIDR4 */
#define CPU_SYSCNT_PIDR4          __REG(TARGET_CPU_SYSCNT,\
					0, 1, 0, 0, 1, 4096, 4048, 0, 1, 4)

#define CPU_SYSCNT_PIDR4_SIZE(x)                 (((x) << 4) & GENMASK(7, 4))
#define CPU_SYSCNT_PIDR4_SIZE_M                  GENMASK(7, 4)
#define CPU_SYSCNT_PIDR4_SIZE_X(x)               (((x) & GENMASK(7, 4)) >> 4)

#define CPU_SYSCNT_PIDR4_DES_2(x)                ((x) & GENMASK(3, 0))
#define CPU_SYSCNT_PIDR4_DES_2_M                 GENMASK(3, 0)
#define CPU_SYSCNT_PIDR4_DES_2_X(x)              ((x) & GENMASK(3, 0))

/*      CPU_SYSCNT:CXTSGEN_REGISTERS:CIDR0 */
#define CPU_SYSCNT_CIDR0          __REG(TARGET_CPU_SYSCNT,\
					0, 1, 0, 0, 1, 4096, 4080, 0, 1, 4)

#define CPU_SYSCNT_CIDR0_PRMBL_0(x)              ((x) & GENMASK(7, 0))
#define CPU_SYSCNT_CIDR0_PRMBL_0_M               GENMASK(7, 0)
#define CPU_SYSCNT_CIDR0_PRMBL_0_X(x)            ((x) & GENMASK(7, 0))

/*      CPU_SYSCNT:CXTSGEN_REGISTERS:CIDR1 */
#define CPU_SYSCNT_CIDR1          __REG(TARGET_CPU_SYSCNT,\
					0, 1, 0, 0, 1, 4096, 4084, 0, 1, 4)

#define CPU_SYSCNT_CIDR1_CLASS(x)                (((x) << 4) & GENMASK(7, 4))
#define CPU_SYSCNT_CIDR1_CLASS_M                 GENMASK(7, 4)
#define CPU_SYSCNT_CIDR1_CLASS_X(x)              (((x) & GENMASK(7, 4)) >> 4)

#define CPU_SYSCNT_CIDR1_PRMBL_1(x)              ((x) & GENMASK(3, 0))
#define CPU_SYSCNT_CIDR1_PRMBL_1_M               GENMASK(3, 0)
#define CPU_SYSCNT_CIDR1_PRMBL_1_X(x)            ((x) & GENMASK(3, 0))

/*      CPU_SYSCNT:CXTSGEN_REGISTERS:CIDR2 */
#define CPU_SYSCNT_CIDR2          __REG(TARGET_CPU_SYSCNT,\
					0, 1, 0, 0, 1, 4096, 4088, 0, 1, 4)

#define CPU_SYSCNT_CIDR2_PRMBL_2(x)              ((x) & GENMASK(7, 0))
#define CPU_SYSCNT_CIDR2_PRMBL_2_M               GENMASK(7, 0)
#define CPU_SYSCNT_CIDR2_PRMBL_2_X(x)            ((x) & GENMASK(7, 0))

/*      CPU_SYSCNT:CXTSGEN_REGISTERS:CIDR3 */
#define CPU_SYSCNT_CIDR3          __REG(TARGET_CPU_SYSCNT,\
					0, 1, 0, 0, 1, 4096, 4092, 0, 1, 4)

#define CPU_SYSCNT_CIDR3_PRMBL_3(x)              ((x) & GENMASK(7, 0))
#define CPU_SYSCNT_CIDR3_PRMBL_3_M               GENMASK(7, 0)
#define CPU_SYSCNT_CIDR3_PRMBL_3_X(x)            ((x) & GENMASK(7, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:RIDR */
#define DDR_PHY_RIDR              __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 0, 0, 1, 4)

#define DDR_PHY_RIDR_UDRID(x)                    (((x) << 24) & GENMASK(31, 24))
#define DDR_PHY_RIDR_UDRID_M                     GENMASK(31, 24)
#define DDR_PHY_RIDR_UDRID_X(x)                  (((x) & GENMASK(31, 24)) >> 24)

#define DDR_PHY_RIDR_PHYID(x)                    (((x) << 12) & GENMASK(23, 12))
#define DDR_PHY_RIDR_PHYID_M                     GENMASK(23, 12)
#define DDR_PHY_RIDR_PHYID_X(x)                  (((x) & GENMASK(23, 12)) >> 12)

#define DDR_PHY_RIDR_PUBID(x)                    ((x) & GENMASK(11, 0))
#define DDR_PHY_RIDR_PUBID_M                     GENMASK(11, 0)
#define DDR_PHY_RIDR_PUBID_X(x)                  ((x) & GENMASK(11, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:PIR */
#define DDR_PHY_PIR               __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 4, 0, 1, 4)

#define DDR_PHY_PIR_INITBYP(x)                   (((x) << 31) & GENMASK(31, 31))
#define DDR_PHY_PIR_INITBYP_M                    GENMASK(31, 31)
#define DDR_PHY_PIR_INITBYP_X(x)                 (((x) & GENMASK(31, 31)) >> 31)

#define DDR_PHY_PIR_ZCALBYP(x)                   (((x) << 30) & GENMASK(30, 30))
#define DDR_PHY_PIR_ZCALBYP_M                    GENMASK(30, 30)
#define DDR_PHY_PIR_ZCALBYP_X(x)                 (((x) & GENMASK(30, 30)) >> 30)

#define DDR_PHY_PIR_DCALBYP(x)                   (((x) << 29) & GENMASK(29, 29))
#define DDR_PHY_PIR_DCALBYP_M                    GENMASK(29, 29)
#define DDR_PHY_PIR_DCALBYP_X(x)                 (((x) & GENMASK(29, 29)) >> 29)

#define DDR_PHY_PIR_LOCKBYP(x)                   (((x) << 28) & GENMASK(28, 28))
#define DDR_PHY_PIR_LOCKBYP_M                    GENMASK(28, 28)
#define DDR_PHY_PIR_LOCKBYP_X(x)                 (((x) & GENMASK(28, 28)) >> 28)

#define DDR_PHY_PIR_CLRSR(x)                     (((x) << 27) & GENMASK(27, 27))
#define DDR_PHY_PIR_CLRSR_M                      GENMASK(27, 27)
#define DDR_PHY_PIR_CLRSR_X(x)                   (((x) & GENMASK(27, 27)) >> 27)

#define DDR_PHY_PIR_RDIMMINIT(x)                 (((x) << 19) & GENMASK(19, 19))
#define DDR_PHY_PIR_RDIMMINIT_M                  GENMASK(19, 19)
#define DDR_PHY_PIR_RDIMMINIT_X(x)               (((x) & GENMASK(19, 19)) >> 19)

#define DDR_PHY_PIR_CTLDINIT(x)                  (((x) << 18) & GENMASK(18, 18))
#define DDR_PHY_PIR_CTLDINIT_M                   GENMASK(18, 18)
#define DDR_PHY_PIR_CTLDINIT_X(x)                (((x) & GENMASK(18, 18)) >> 18)

#define DDR_PHY_PIR_PIR_PLLBYP(x)                (((x) << 17) & GENMASK(17, 17))
#define DDR_PHY_PIR_PIR_PLLBYP_M                 GENMASK(17, 17)
#define DDR_PHY_PIR_PIR_PLLBYP_X(x)              (((x) & GENMASK(17, 17)) >> 17)

#define DDR_PHY_PIR_ICPC(x)                      (((x) << 16) & GENMASK(16, 16))
#define DDR_PHY_PIR_ICPC_M                       GENMASK(16, 16)
#define DDR_PHY_PIR_ICPC_X(x)                    (((x) & GENMASK(16, 16)) >> 16)

#define DDR_PHY_PIR_WREYE(x)                     (((x) << 15) & GENMASK(15, 15))
#define DDR_PHY_PIR_WREYE_M                      GENMASK(15, 15)
#define DDR_PHY_PIR_WREYE_X(x)                   (((x) & GENMASK(15, 15)) >> 15)

#define DDR_PHY_PIR_RDEYE(x)                     (((x) << 14) & GENMASK(14, 14))
#define DDR_PHY_PIR_RDEYE_M                      GENMASK(14, 14)
#define DDR_PHY_PIR_RDEYE_X(x)                   (((x) & GENMASK(14, 14)) >> 14)

#define DDR_PHY_PIR_WRDSKW(x)                    (((x) << 13) & GENMASK(13, 13))
#define DDR_PHY_PIR_WRDSKW_M                     GENMASK(13, 13)
#define DDR_PHY_PIR_WRDSKW_X(x)                  (((x) & GENMASK(13, 13)) >> 13)

#define DDR_PHY_PIR_RDDSKW(x)                    (((x) << 12) & GENMASK(12, 12))
#define DDR_PHY_PIR_RDDSKW_M                     GENMASK(12, 12)
#define DDR_PHY_PIR_RDDSKW_X(x)                  (((x) & GENMASK(12, 12)) >> 12)

#define DDR_PHY_PIR_WLADJ(x)                     (((x) << 11) & GENMASK(11, 11))
#define DDR_PHY_PIR_WLADJ_M                      GENMASK(11, 11)
#define DDR_PHY_PIR_WLADJ_X(x)                   (((x) & GENMASK(11, 11)) >> 11)

#define DDR_PHY_PIR_QSGATE(x)                    (((x) << 10) & GENMASK(10, 10))
#define DDR_PHY_PIR_QSGATE_M                     GENMASK(10, 10)
#define DDR_PHY_PIR_QSGATE_X(x)                  (((x) & GENMASK(10, 10)) >> 10)

#define DDR_PHY_PIR_WL(x)                        (((x) << 9) & GENMASK(9, 9))
#define DDR_PHY_PIR_WL_M                         GENMASK(9, 9)
#define DDR_PHY_PIR_WL_X(x)                      (((x) & GENMASK(9, 9)) >> 9)

#define DDR_PHY_PIR_DRAMINIT(x)                  (((x) << 8) & GENMASK(8, 8))
#define DDR_PHY_PIR_DRAMINIT_M                   GENMASK(8, 8)
#define DDR_PHY_PIR_DRAMINIT_X(x)                (((x) & GENMASK(8, 8)) >> 8)

#define DDR_PHY_PIR_DRAMRST(x)                   (((x) << 7) & GENMASK(7, 7))
#define DDR_PHY_PIR_DRAMRST_M                    GENMASK(7, 7)
#define DDR_PHY_PIR_DRAMRST_X(x)                 (((x) & GENMASK(7, 7)) >> 7)

#define DDR_PHY_PIR_PHYRST(x)                    (((x) << 6) & GENMASK(6, 6))
#define DDR_PHY_PIR_PHYRST_M                     GENMASK(6, 6)
#define DDR_PHY_PIR_PHYRST_X(x)                  (((x) & GENMASK(6, 6)) >> 6)

#define DDR_PHY_PIR_DCAL(x)                      (((x) << 5) & GENMASK(5, 5))
#define DDR_PHY_PIR_DCAL_M                       GENMASK(5, 5)
#define DDR_PHY_PIR_DCAL_X(x)                    (((x) & GENMASK(5, 5)) >> 5)

#define DDR_PHY_PIR_PLLINIT(x)                   (((x) << 4) & GENMASK(4, 4))
#define DDR_PHY_PIR_PLLINIT_M                    GENMASK(4, 4)
#define DDR_PHY_PIR_PLLINIT_X(x)                 (((x) & GENMASK(4, 4)) >> 4)

#define DDR_PHY_PIR_ZCAL(x)                      (((x) << 1) & GENMASK(1, 1))
#define DDR_PHY_PIR_ZCAL_M                       GENMASK(1, 1)
#define DDR_PHY_PIR_ZCAL_X(x)                    (((x) & GENMASK(1, 1)) >> 1)

#define DDR_PHY_PIR_INIT(x)                      ((x) & GENMASK(0, 0))
#define DDR_PHY_PIR_INIT_M                       GENMASK(0, 0)
#define DDR_PHY_PIR_INIT_X(x)                    ((x) & GENMASK(0, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:PGCR0 */
#define DDR_PHY_PGCR0             __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 8, 0, 1, 4)

#define DDR_PHY_PGCR0_CKEN(x)                    (((x) << 26) & GENMASK(31, 26))
#define DDR_PHY_PGCR0_CKEN_M                     GENMASK(31, 26)
#define DDR_PHY_PGCR0_CKEN_X(x)                  (((x) & GENMASK(31, 26)) >> 26)

#define DDR_PHY_PGCR0_PUBMODE(x)                 (((x) << 25) & GENMASK(25, 25))
#define DDR_PHY_PGCR0_PUBMODE_M                  GENMASK(25, 25)
#define DDR_PHY_PGCR0_PUBMODE_X(x)               (((x) & GENMASK(25, 25)) >> 25)

#define DDR_PHY_PGCR0_DTOSEL(x)                  (((x) << 14) & GENMASK(18, 14))
#define DDR_PHY_PGCR0_DTOSEL_M                   GENMASK(18, 14)
#define DDR_PHY_PGCR0_DTOSEL_X(x)                (((x) & GENMASK(18, 14)) >> 14)

#define DDR_PHY_PGCR0_OSCWDL(x)                  (((x) << 12) & GENMASK(13, 12))
#define DDR_PHY_PGCR0_OSCWDL_M                   GENMASK(13, 12)
#define DDR_PHY_PGCR0_OSCWDL_X(x)                (((x) & GENMASK(13, 12)) >> 12)

#define DDR_PHY_PGCR0_OSCDIV(x)                  (((x) << 9) & GENMASK(11, 9))
#define DDR_PHY_PGCR0_OSCDIV_M                   GENMASK(11, 9)
#define DDR_PHY_PGCR0_OSCDIV_X(x)                (((x) & GENMASK(11, 9)) >> 9)

#define DDR_PHY_PGCR0_OSCEN(x)                   (((x) << 8) & GENMASK(8, 8))
#define DDR_PHY_PGCR0_OSCEN_M                    GENMASK(8, 8)
#define DDR_PHY_PGCR0_OSCEN_X(x)                 (((x) & GENMASK(8, 8)) >> 8)

#define DDR_PHY_PGCR0_DLTST(x)                   (((x) << 7) & GENMASK(7, 7))
#define DDR_PHY_PGCR0_DLTST_M                    GENMASK(7, 7)
#define DDR_PHY_PGCR0_DLTST_X(x)                 (((x) & GENMASK(7, 7)) >> 7)

#define DDR_PHY_PGCR0_DLTMODE(x)                 (((x) << 6) & GENMASK(6, 6))
#define DDR_PHY_PGCR0_DLTMODE_M                  GENMASK(6, 6)
#define DDR_PHY_PGCR0_DLTMODE_X(x)               (((x) & GENMASK(6, 6)) >> 6)

#define DDR_PHY_PGCR0_RDBVT(x)                   (((x) << 5) & GENMASK(5, 5))
#define DDR_PHY_PGCR0_RDBVT_M                    GENMASK(5, 5)
#define DDR_PHY_PGCR0_RDBVT_X(x)                 (((x) & GENMASK(5, 5)) >> 5)

#define DDR_PHY_PGCR0_WDBVT(x)                   (((x) << 4) & GENMASK(4, 4))
#define DDR_PHY_PGCR0_WDBVT_M                    GENMASK(4, 4)
#define DDR_PHY_PGCR0_WDBVT_X(x)                 (((x) & GENMASK(4, 4)) >> 4)

#define DDR_PHY_PGCR0_RGLVT(x)                   (((x) << 3) & GENMASK(3, 3))
#define DDR_PHY_PGCR0_RGLVT_M                    GENMASK(3, 3)
#define DDR_PHY_PGCR0_RGLVT_X(x)                 (((x) & GENMASK(3, 3)) >> 3)

#define DDR_PHY_PGCR0_RDLVT(x)                   (((x) << 2) & GENMASK(2, 2))
#define DDR_PHY_PGCR0_RDLVT_M                    GENMASK(2, 2)
#define DDR_PHY_PGCR0_RDLVT_X(x)                 (((x) & GENMASK(2, 2)) >> 2)

#define DDR_PHY_PGCR0_WDLVT(x)                   (((x) << 1) & GENMASK(1, 1))
#define DDR_PHY_PGCR0_WDLVT_M                    GENMASK(1, 1)
#define DDR_PHY_PGCR0_WDLVT_X(x)                 (((x) & GENMASK(1, 1)) >> 1)

#define DDR_PHY_PGCR0_WLLVT(x)                   ((x) & GENMASK(0, 0))
#define DDR_PHY_PGCR0_WLLVT_M                    GENMASK(0, 0)
#define DDR_PHY_PGCR0_WLLVT_X(x)                 ((x) & GENMASK(0, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:PGCR1 */
#define DDR_PHY_PGCR1             __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 12, 0, 1, 4)

#define DDR_PHY_PGCR1_LBMODE(x)                  (((x) << 31) & GENMASK(31, 31))
#define DDR_PHY_PGCR1_LBMODE_M                   GENMASK(31, 31)
#define DDR_PHY_PGCR1_LBMODE_X(x)                (((x) & GENMASK(31, 31)) >> 31)

#define DDR_PHY_PGCR1_LBGDQS(x)                  (((x) << 29) & GENMASK(30, 29))
#define DDR_PHY_PGCR1_LBGDQS_M                   GENMASK(30, 29)
#define DDR_PHY_PGCR1_LBGDQS_X(x)                (((x) & GENMASK(30, 29)) >> 29)

#define DDR_PHY_PGCR1_LBDQSS(x)                  (((x) << 28) & GENMASK(28, 28))
#define DDR_PHY_PGCR1_LBDQSS_M                   GENMASK(28, 28)
#define DDR_PHY_PGCR1_LBDQSS_X(x)                (((x) & GENMASK(28, 28)) >> 28)

#define DDR_PHY_PGCR1_IOLB(x)                    (((x) << 27) & GENMASK(27, 27))
#define DDR_PHY_PGCR1_IOLB_M                     GENMASK(27, 27)
#define DDR_PHY_PGCR1_IOLB_X(x)                  (((x) & GENMASK(27, 27)) >> 27)

#define DDR_PHY_PGCR1_INHVT(x)                   (((x) << 26) & GENMASK(26, 26))
#define DDR_PHY_PGCR1_INHVT_M                    GENMASK(26, 26)
#define DDR_PHY_PGCR1_INHVT_X(x)                 (((x) & GENMASK(26, 26)) >> 26)

#define DDR_PHY_PGCR1_DXHRST(x)                  (((x) << 25) & GENMASK(25, 25))
#define DDR_PHY_PGCR1_DXHRST_M                   GENMASK(25, 25)
#define DDR_PHY_PGCR1_DXHRST_X(x)                (((x) & GENMASK(25, 25)) >> 25)

#define DDR_PHY_PGCR1_ZCKSEL(x)                  (((x) << 23) & GENMASK(24, 23))
#define DDR_PHY_PGCR1_ZCKSEL_M                   GENMASK(24, 23)
#define DDR_PHY_PGCR1_ZCKSEL_X(x)                (((x) & GENMASK(24, 23)) >> 23)

#define DDR_PHY_PGCR1_DLDLMT(x)                  (((x) << 15) & GENMASK(22, 15))
#define DDR_PHY_PGCR1_DLDLMT_M                   GENMASK(22, 15)
#define DDR_PHY_PGCR1_DLDLMT_X(x)                (((x) & GENMASK(22, 15)) >> 15)

#define DDR_PHY_PGCR1_FDEPTH(x)                  (((x) << 13) & GENMASK(14, 13))
#define DDR_PHY_PGCR1_FDEPTH_M                   GENMASK(14, 13)
#define DDR_PHY_PGCR1_FDEPTH_X(x)                (((x) & GENMASK(14, 13)) >> 13)

#define DDR_PHY_PGCR1_LPFDEPTH(x)                (((x) << 11) & GENMASK(12, 11))
#define DDR_PHY_PGCR1_LPFDEPTH_M                 GENMASK(12, 11)
#define DDR_PHY_PGCR1_LPFDEPTH_X(x)              (((x) & GENMASK(12, 11)) >> 11)

#define DDR_PHY_PGCR1_LPFEN(x)                   (((x) << 10) & GENMASK(10, 10))
#define DDR_PHY_PGCR1_LPFEN_M                    GENMASK(10, 10)
#define DDR_PHY_PGCR1_LPFEN_X(x)                 (((x) & GENMASK(10, 10)) >> 10)

#define DDR_PHY_PGCR1_PGCR1_MDLEN(x)             (((x) << 9) & GENMASK(9, 9))
#define DDR_PHY_PGCR1_PGCR1_MDLEN_M              GENMASK(9, 9)
#define DDR_PHY_PGCR1_PGCR1_MDLEN_X(x)           (((x) & GENMASK(9, 9)) >> 9)

#define DDR_PHY_PGCR1_WLSELT(x)                  (((x) << 6) & GENMASK(6, 6))
#define DDR_PHY_PGCR1_WLSELT_M                   GENMASK(6, 6)
#define DDR_PHY_PGCR1_WLSELT_X(x)                (((x) & GENMASK(6, 6)) >> 6)

#define DDR_PHY_PGCR1_ACHRST(x)                  (((x) << 5) & GENMASK(5, 5))
#define DDR_PHY_PGCR1_ACHRST_M                   GENMASK(5, 5)
#define DDR_PHY_PGCR1_ACHRST_X(x)                (((x) & GENMASK(5, 5)) >> 5)

#define DDR_PHY_PGCR1_WSLOPT(x)                  (((x) << 4) & GENMASK(4, 4))
#define DDR_PHY_PGCR1_WSLOPT_M                   GENMASK(4, 4)
#define DDR_PHY_PGCR1_WSLOPT_X(x)                (((x) & GENMASK(4, 4)) >> 4)

#define DDR_PHY_PGCR1_WLSTEP(x)                  (((x) << 2) & GENMASK(2, 2))
#define DDR_PHY_PGCR1_WLSTEP_M                   GENMASK(2, 2)
#define DDR_PHY_PGCR1_WLSTEP_X(x)                (((x) & GENMASK(2, 2)) >> 2)

#define DDR_PHY_PGCR1_WLMODE(x)                  (((x) << 1) & GENMASK(1, 1))
#define DDR_PHY_PGCR1_WLMODE_M                   GENMASK(1, 1)
#define DDR_PHY_PGCR1_WLMODE_X(x)                (((x) & GENMASK(1, 1)) >> 1)

#define DDR_PHY_PGCR1_PDDISDX(x)                 ((x) & GENMASK(0, 0))
#define DDR_PHY_PGCR1_PDDISDX_M                  GENMASK(0, 0)
#define DDR_PHY_PGCR1_PDDISDX_X(x)               ((x) & GENMASK(0, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:PGSR0 */
#define DDR_PHY_PGSR0             __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 16, 0, 1, 4)

#define DDR_PHY_PGSR0_APLOCK(x)                  (((x) << 31) & GENMASK(31, 31))
#define DDR_PHY_PGSR0_APLOCK_M                   GENMASK(31, 31)
#define DDR_PHY_PGSR0_APLOCK_X(x)                (((x) & GENMASK(31, 31)) >> 31)

#define DDR_PHY_PGSR0_PLDONE_CHN(x)              (((x) << 28) & GENMASK(29, 28))
#define DDR_PHY_PGSR0_PLDONE_CHN_M               GENMASK(29, 28)
#define DDR_PHY_PGSR0_PLDONE_CHN_X(x)            (((x) & GENMASK(29, 28)) >> 28)

#define DDR_PHY_PGSR0_WEERR(x)                   (((x) << 27) & GENMASK(27, 27))
#define DDR_PHY_PGSR0_WEERR_M                    GENMASK(27, 27)
#define DDR_PHY_PGSR0_WEERR_X(x)                 (((x) & GENMASK(27, 27)) >> 27)

#define DDR_PHY_PGSR0_REERR(x)                   (((x) << 26) & GENMASK(26, 26))
#define DDR_PHY_PGSR0_REERR_M                    GENMASK(26, 26)
#define DDR_PHY_PGSR0_REERR_X(x)                 (((x) & GENMASK(26, 26)) >> 26)

#define DDR_PHY_PGSR0_WDERR(x)                   (((x) << 25) & GENMASK(25, 25))
#define DDR_PHY_PGSR0_WDERR_M                    GENMASK(25, 25)
#define DDR_PHY_PGSR0_WDERR_X(x)                 (((x) & GENMASK(25, 25)) >> 25)

#define DDR_PHY_PGSR0_RDERR(x)                   (((x) << 24) & GENMASK(24, 24))
#define DDR_PHY_PGSR0_RDERR_M                    GENMASK(24, 24)
#define DDR_PHY_PGSR0_RDERR_X(x)                 (((x) & GENMASK(24, 24)) >> 24)

#define DDR_PHY_PGSR0_WLAERR(x)                  (((x) << 23) & GENMASK(23, 23))
#define DDR_PHY_PGSR0_WLAERR_M                   GENMASK(23, 23)
#define DDR_PHY_PGSR0_WLAERR_X(x)                (((x) & GENMASK(23, 23)) >> 23)

#define DDR_PHY_PGSR0_QSGERR(x)                  (((x) << 22) & GENMASK(22, 22))
#define DDR_PHY_PGSR0_QSGERR_M                   GENMASK(22, 22)
#define DDR_PHY_PGSR0_QSGERR_X(x)                (((x) & GENMASK(22, 22)) >> 22)

#define DDR_PHY_PGSR0_WLERR(x)                   (((x) << 21) & GENMASK(21, 21))
#define DDR_PHY_PGSR0_WLERR_M                    GENMASK(21, 21)
#define DDR_PHY_PGSR0_WLERR_X(x)                 (((x) & GENMASK(21, 21)) >> 21)

#define DDR_PHY_PGSR0_ZCERR(x)                   (((x) << 20) & GENMASK(20, 20))
#define DDR_PHY_PGSR0_ZCERR_M                    GENMASK(20, 20)
#define DDR_PHY_PGSR0_ZCERR_X(x)                 (((x) & GENMASK(20, 20)) >> 20)

#define DDR_PHY_PGSR0_WEDONE(x)                  (((x) << 11) & GENMASK(11, 11))
#define DDR_PHY_PGSR0_WEDONE_M                   GENMASK(11, 11)
#define DDR_PHY_PGSR0_WEDONE_X(x)                (((x) & GENMASK(11, 11)) >> 11)

#define DDR_PHY_PGSR0_REDONE(x)                  (((x) << 10) & GENMASK(10, 10))
#define DDR_PHY_PGSR0_REDONE_M                   GENMASK(10, 10)
#define DDR_PHY_PGSR0_REDONE_X(x)                (((x) & GENMASK(10, 10)) >> 10)

#define DDR_PHY_PGSR0_WDDONE(x)                  (((x) << 9) & GENMASK(9, 9))
#define DDR_PHY_PGSR0_WDDONE_M                   GENMASK(9, 9)
#define DDR_PHY_PGSR0_WDDONE_X(x)                (((x) & GENMASK(9, 9)) >> 9)

#define DDR_PHY_PGSR0_RDDONE(x)                  (((x) << 8) & GENMASK(8, 8))
#define DDR_PHY_PGSR0_RDDONE_M                   GENMASK(8, 8)
#define DDR_PHY_PGSR0_RDDONE_X(x)                (((x) & GENMASK(8, 8)) >> 8)

#define DDR_PHY_PGSR0_WLADONE(x)                 (((x) << 7) & GENMASK(7, 7))
#define DDR_PHY_PGSR0_WLADONE_M                  GENMASK(7, 7)
#define DDR_PHY_PGSR0_WLADONE_X(x)               (((x) & GENMASK(7, 7)) >> 7)

#define DDR_PHY_PGSR0_QSGDONE(x)                 (((x) << 6) & GENMASK(6, 6))
#define DDR_PHY_PGSR0_QSGDONE_M                  GENMASK(6, 6)
#define DDR_PHY_PGSR0_QSGDONE_X(x)               (((x) & GENMASK(6, 6)) >> 6)

#define DDR_PHY_PGSR0_WLDONE(x)                  (((x) << 5) & GENMASK(5, 5))
#define DDR_PHY_PGSR0_WLDONE_M                   GENMASK(5, 5)
#define DDR_PHY_PGSR0_WLDONE_X(x)                (((x) & GENMASK(5, 5)) >> 5)

#define DDR_PHY_PGSR0_DIDONE(x)                  (((x) << 4) & GENMASK(4, 4))
#define DDR_PHY_PGSR0_DIDONE_M                   GENMASK(4, 4)
#define DDR_PHY_PGSR0_DIDONE_X(x)                (((x) & GENMASK(4, 4)) >> 4)

#define DDR_PHY_PGSR0_ZCDONE(x)                  (((x) << 3) & GENMASK(3, 3))
#define DDR_PHY_PGSR0_ZCDONE_M                   GENMASK(3, 3)
#define DDR_PHY_PGSR0_ZCDONE_X(x)                (((x) & GENMASK(3, 3)) >> 3)

#define DDR_PHY_PGSR0_DCDONE(x)                  (((x) << 2) & GENMASK(2, 2))
#define DDR_PHY_PGSR0_DCDONE_M                   GENMASK(2, 2)
#define DDR_PHY_PGSR0_DCDONE_X(x)                (((x) & GENMASK(2, 2)) >> 2)

#define DDR_PHY_PGSR0_PLDONE(x)                  (((x) << 1) & GENMASK(1, 1))
#define DDR_PHY_PGSR0_PLDONE_M                   GENMASK(1, 1)
#define DDR_PHY_PGSR0_PLDONE_X(x)                (((x) & GENMASK(1, 1)) >> 1)

#define DDR_PHY_PGSR0_IDONE(x)                   ((x) & GENMASK(0, 0))
#define DDR_PHY_PGSR0_IDONE_M                    GENMASK(0, 0)
#define DDR_PHY_PGSR0_IDONE_X(x)                 ((x) & GENMASK(0, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:PGSR1 */
#define DDR_PHY_PGSR1             __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 20, 0, 1, 4)

#define DDR_PHY_PGSR1_PARERR(x)                  (((x) << 31) & GENMASK(31, 31))
#define DDR_PHY_PGSR1_PARERR_M                   GENMASK(31, 31)
#define DDR_PHY_PGSR1_PARERR_X(x)                (((x) & GENMASK(31, 31)) >> 31)

#define DDR_PHY_PGSR1_VTSTOP(x)                  (((x) << 30) & GENMASK(30, 30))
#define DDR_PHY_PGSR1_VTSTOP_M                   GENMASK(30, 30)
#define DDR_PHY_PGSR1_VTSTOP_X(x)                (((x) & GENMASK(30, 30)) >> 30)

#define DDR_PHY_PGSR1_DLTCODE(x)                 (((x) << 1) & GENMASK(24, 1))
#define DDR_PHY_PGSR1_DLTCODE_M                  GENMASK(24, 1)
#define DDR_PHY_PGSR1_DLTCODE_X(x)               (((x) & GENMASK(24, 1)) >> 1)

#define DDR_PHY_PGSR1_DLTDONE(x)                 ((x) & GENMASK(0, 0))
#define DDR_PHY_PGSR1_DLTDONE_M                  GENMASK(0, 0)
#define DDR_PHY_PGSR1_DLTDONE_X(x)               ((x) & GENMASK(0, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:PLLCR */
#define DDR_PHY_PLLCR             __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 24, 0, 1, 4)

#define DDR_PHY_PLLCR_PLLCR_PLLBYP(x)            (((x) << 31) & GENMASK(31, 31))
#define DDR_PHY_PLLCR_PLLCR_PLLBYP_M             GENMASK(31, 31)
#define DDR_PHY_PLLCR_PLLCR_PLLBYP_X(x)          (((x) & GENMASK(31, 31)) >> 31)

#define DDR_PHY_PLLCR_PLLCR_PLLRST(x)            (((x) << 30) & GENMASK(30, 30))
#define DDR_PHY_PLLCR_PLLCR_PLLRST_M             GENMASK(30, 30)
#define DDR_PHY_PLLCR_PLLCR_PLLRST_X(x)          (((x) & GENMASK(30, 30)) >> 30)

#define DDR_PHY_PLLCR_PLLCR_PLLPD(x)             (((x) << 29) & GENMASK(29, 29))
#define DDR_PHY_PLLCR_PLLCR_PLLPD_M              GENMASK(29, 29)
#define DDR_PHY_PLLCR_PLLCR_PLLPD_X(x)           (((x) & GENMASK(29, 29)) >> 29)

#define DDR_PHY_PLLCR_FRQSEL(x)                  (((x) << 18) & GENMASK(19, 18))
#define DDR_PHY_PLLCR_FRQSEL_M                   GENMASK(19, 18)
#define DDR_PHY_PLLCR_FRQSEL_X(x)                (((x) & GENMASK(19, 18)) >> 18)

#define DDR_PHY_PLLCR_QPMODE(x)                  (((x) << 17) & GENMASK(17, 17))
#define DDR_PHY_PLLCR_QPMODE_M                   GENMASK(17, 17)
#define DDR_PHY_PLLCR_QPMODE_X(x)                (((x) & GENMASK(17, 17)) >> 17)

#define DDR_PHY_PLLCR_CPPC(x)                    (((x) << 13) & GENMASK(16, 13))
#define DDR_PHY_PLLCR_CPPC_M                     GENMASK(16, 13)
#define DDR_PHY_PLLCR_CPPC_X(x)                  (((x) & GENMASK(16, 13)) >> 13)

#define DDR_PHY_PLLCR_CPIC(x)                    (((x) << 11) & GENMASK(12, 11))
#define DDR_PHY_PLLCR_CPIC_M                     GENMASK(12, 11)
#define DDR_PHY_PLLCR_CPIC_X(x)                  (((x) & GENMASK(12, 11)) >> 11)

#define DDR_PHY_PLLCR_GSHIFT(x)                  (((x) << 10) & GENMASK(10, 10))
#define DDR_PHY_PLLCR_GSHIFT_M                   GENMASK(10, 10)
#define DDR_PHY_PLLCR_GSHIFT_X(x)                (((x) & GENMASK(10, 10)) >> 10)

#define DDR_PHY_PLLCR_ATOEN(x)                   (((x) << 6) & GENMASK(9, 6))
#define DDR_PHY_PLLCR_ATOEN_M                    GENMASK(9, 6)
#define DDR_PHY_PLLCR_ATOEN_X(x)                 (((x) & GENMASK(9, 6)) >> 6)

#define DDR_PHY_PLLCR_ATC(x)                     (((x) << 2) & GENMASK(5, 2))
#define DDR_PHY_PLLCR_ATC_M                      GENMASK(5, 2)
#define DDR_PHY_PLLCR_ATC_X(x)                   (((x) & GENMASK(5, 2)) >> 2)

#define DDR_PHY_PLLCR_DTC(x)                     ((x) & GENMASK(1, 0))
#define DDR_PHY_PLLCR_DTC_M                      GENMASK(1, 0)
#define DDR_PHY_PLLCR_DTC_X(x)                   ((x) & GENMASK(1, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:PTR0 */
#define DDR_PHY_PTR0              __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 28, 0, 1, 4)

#define DDR_PHY_PTR0_TPLLPD(x)                   (((x) << 21) & GENMASK(31, 21))
#define DDR_PHY_PTR0_TPLLPD_M                    GENMASK(31, 21)
#define DDR_PHY_PTR0_TPLLPD_X(x)                 (((x) & GENMASK(31, 21)) >> 21)

#define DDR_PHY_PTR0_TPLLGS(x)                   (((x) << 6) & GENMASK(20, 6))
#define DDR_PHY_PTR0_TPLLGS_M                    GENMASK(20, 6)
#define DDR_PHY_PTR0_TPLLGS_X(x)                 (((x) & GENMASK(20, 6)) >> 6)

#define DDR_PHY_PTR0_TPHYRST(x)                  ((x) & GENMASK(5, 0))
#define DDR_PHY_PTR0_TPHYRST_M                   GENMASK(5, 0)
#define DDR_PHY_PTR0_TPHYRST_X(x)                ((x) & GENMASK(5, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:PTR1 */
#define DDR_PHY_PTR1              __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 32, 0, 1, 4)

#define DDR_PHY_PTR1_TPLLLOCK(x)                 (((x) << 16) & GENMASK(31, 16))
#define DDR_PHY_PTR1_TPLLLOCK_M                  GENMASK(31, 16)
#define DDR_PHY_PTR1_TPLLLOCK_X(x)               (((x) & GENMASK(31, 16)) >> 16)

#define DDR_PHY_PTR1_TPLLRST(x)                  ((x) & GENMASK(12, 0))
#define DDR_PHY_PTR1_TPLLRST_M                   GENMASK(12, 0)
#define DDR_PHY_PTR1_TPLLRST_X(x)                ((x) & GENMASK(12, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:PTR2 */
#define DDR_PHY_PTR2              __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 36, 0, 1, 4)

#define DDR_PHY_PTR2_TWLDLYS(x)                  (((x) << 15) & GENMASK(19, 15))
#define DDR_PHY_PTR2_TWLDLYS_M                   GENMASK(19, 15)
#define DDR_PHY_PTR2_TWLDLYS_X(x)                (((x) & GENMASK(19, 15)) >> 15)

#define DDR_PHY_PTR2_TCALH(x)                    (((x) << 10) & GENMASK(14, 10))
#define DDR_PHY_PTR2_TCALH_M                     GENMASK(14, 10)
#define DDR_PHY_PTR2_TCALH_X(x)                  (((x) & GENMASK(14, 10)) >> 10)

#define DDR_PHY_PTR2_TCALS(x)                    (((x) << 5) & GENMASK(9, 5))
#define DDR_PHY_PTR2_TCALS_M                     GENMASK(9, 5)
#define DDR_PHY_PTR2_TCALS_X(x)                  (((x) & GENMASK(9, 5)) >> 5)

#define DDR_PHY_PTR2_TCALON(x)                   ((x) & GENMASK(4, 0))
#define DDR_PHY_PTR2_TCALON_M                    GENMASK(4, 0)
#define DDR_PHY_PTR2_TCALON_X(x)                 ((x) & GENMASK(4, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:PTR3 */
#define DDR_PHY_PTR3              __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 40, 0, 1, 4)

#define DDR_PHY_PTR3_TDINIT1(x)                  (((x) << 20) & GENMASK(29, 20))
#define DDR_PHY_PTR3_TDINIT1_M                   GENMASK(29, 20)
#define DDR_PHY_PTR3_TDINIT1_X(x)                (((x) & GENMASK(29, 20)) >> 20)

#define DDR_PHY_PTR3_TDINIT0(x)                  ((x) & GENMASK(19, 0))
#define DDR_PHY_PTR3_TDINIT0_M                   GENMASK(19, 0)
#define DDR_PHY_PTR3_TDINIT0_X(x)                ((x) & GENMASK(19, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:PTR4 */
#define DDR_PHY_PTR4              __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 44, 0, 1, 4)

#define DDR_PHY_PTR4_TDINIT3(x)                  (((x) << 18) & GENMASK(27, 18))
#define DDR_PHY_PTR4_TDINIT3_M                   GENMASK(27, 18)
#define DDR_PHY_PTR4_TDINIT3_X(x)                (((x) & GENMASK(27, 18)) >> 18)

#define DDR_PHY_PTR4_TDINIT2(x)                  ((x) & GENMASK(17, 0))
#define DDR_PHY_PTR4_TDINIT2_M                   GENMASK(17, 0)
#define DDR_PHY_PTR4_TDINIT2_X(x)                ((x) & GENMASK(17, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:ACMDLR */
#define DDR_PHY_ACMDLR            __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 48, 0, 1, 4)

#define DDR_PHY_ACMDLR_MDLD(x)                   (((x) << 16) & GENMASK(23, 16))
#define DDR_PHY_ACMDLR_MDLD_M                    GENMASK(23, 16)
#define DDR_PHY_ACMDLR_MDLD_X(x)                 (((x) & GENMASK(23, 16)) >> 16)

#define DDR_PHY_ACMDLR_TPRD(x)                   (((x) << 8) & GENMASK(15, 8))
#define DDR_PHY_ACMDLR_TPRD_M                    GENMASK(15, 8)
#define DDR_PHY_ACMDLR_TPRD_X(x)                 (((x) & GENMASK(15, 8)) >> 8)

#define DDR_PHY_ACMDLR_IPRD(x)                   ((x) & GENMASK(7, 0))
#define DDR_PHY_ACMDLR_IPRD_M                    GENMASK(7, 0)
#define DDR_PHY_ACMDLR_IPRD_X(x)                 ((x) & GENMASK(7, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:ACBDLR */
#define DDR_PHY_ACBDLR            __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 52, 0, 1, 4)

#define DDR_PHY_ACBDLR_ACBD(x)                   (((x) << 18) & GENMASK(23, 18))
#define DDR_PHY_ACBDLR_ACBD_M                    GENMASK(23, 18)
#define DDR_PHY_ACBDLR_ACBD_X(x)                 (((x) & GENMASK(23, 18)) >> 18)

#define DDR_PHY_ACBDLR_CK2BD(x)                  (((x) << 12) & GENMASK(17, 12))
#define DDR_PHY_ACBDLR_CK2BD_M                   GENMASK(17, 12)
#define DDR_PHY_ACBDLR_CK2BD_X(x)                (((x) & GENMASK(17, 12)) >> 12)

#define DDR_PHY_ACBDLR_CK1BD(x)                  (((x) << 6) & GENMASK(11, 6))
#define DDR_PHY_ACBDLR_CK1BD_M                   GENMASK(11, 6)
#define DDR_PHY_ACBDLR_CK1BD_X(x)                (((x) & GENMASK(11, 6)) >> 6)

#define DDR_PHY_ACBDLR_CK0BD(x)                  ((x) & GENMASK(5, 0))
#define DDR_PHY_ACBDLR_CK0BD_M                   GENMASK(5, 0)
#define DDR_PHY_ACBDLR_CK0BD_X(x)                ((x) & GENMASK(5, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:ACIOCR */
#define DDR_PHY_ACIOCR            __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 56, 0, 1, 4)

#define DDR_PHY_ACIOCR_RSTIOM(x)                 (((x) << 29) & GENMASK(29, 29))
#define DDR_PHY_ACIOCR_RSTIOM_M                  GENMASK(29, 29)
#define DDR_PHY_ACIOCR_RSTIOM_X(x)               (((x) & GENMASK(29, 29)) >> 29)

#define DDR_PHY_ACIOCR_RSTPDR(x)                 (((x) << 28) & GENMASK(28, 28))
#define DDR_PHY_ACIOCR_RSTPDR_M                  GENMASK(28, 28)
#define DDR_PHY_ACIOCR_RSTPDR_X(x)               (((x) & GENMASK(28, 28)) >> 28)

#define DDR_PHY_ACIOCR_RSTPDD(x)                 (((x) << 27) & GENMASK(27, 27))
#define DDR_PHY_ACIOCR_RSTPDD_M                  GENMASK(27, 27)
#define DDR_PHY_ACIOCR_RSTPDD_X(x)               (((x) & GENMASK(27, 27)) >> 27)

#define DDR_PHY_ACIOCR_RSTODT(x)                 (((x) << 26) & GENMASK(26, 26))
#define DDR_PHY_ACIOCR_RSTODT_M                  GENMASK(26, 26)
#define DDR_PHY_ACIOCR_RSTODT_X(x)               (((x) & GENMASK(26, 26)) >> 26)

#define DDR_PHY_ACIOCR_RANKPDR(x)                (((x) << 22) & GENMASK(25, 22))
#define DDR_PHY_ACIOCR_RANKPDR_M                 GENMASK(25, 22)
#define DDR_PHY_ACIOCR_RANKPDR_X(x)              (((x) & GENMASK(25, 22)) >> 22)

#define DDR_PHY_ACIOCR_CSPDD(x)                  (((x) << 18) & GENMASK(21, 18))
#define DDR_PHY_ACIOCR_CSPDD_M                   GENMASK(21, 18)
#define DDR_PHY_ACIOCR_CSPDD_X(x)                (((x) & GENMASK(21, 18)) >> 18)

#define DDR_PHY_ACIOCR_RANKODT(x)                (((x) << 14) & GENMASK(17, 14))
#define DDR_PHY_ACIOCR_RANKODT_M                 GENMASK(17, 14)
#define DDR_PHY_ACIOCR_RANKODT_X(x)              (((x) & GENMASK(17, 14)) >> 14)

#define DDR_PHY_ACIOCR_CKPDR(x)                  (((x) << 11) & GENMASK(13, 11))
#define DDR_PHY_ACIOCR_CKPDR_M                   GENMASK(13, 11)
#define DDR_PHY_ACIOCR_CKPDR_X(x)                (((x) & GENMASK(13, 11)) >> 11)

#define DDR_PHY_ACIOCR_CKPDD(x)                  (((x) << 8) & GENMASK(10, 8))
#define DDR_PHY_ACIOCR_CKPDD_M                   GENMASK(10, 8)
#define DDR_PHY_ACIOCR_CKPDD_X(x)                (((x) & GENMASK(10, 8)) >> 8)

#define DDR_PHY_ACIOCR_CKODT(x)                  (((x) << 5) & GENMASK(7, 5))
#define DDR_PHY_ACIOCR_CKODT_M                   GENMASK(7, 5)
#define DDR_PHY_ACIOCR_CKODT_X(x)                (((x) & GENMASK(7, 5)) >> 5)

#define DDR_PHY_ACIOCR_ACPDR(x)                  (((x) << 4) & GENMASK(4, 4))
#define DDR_PHY_ACIOCR_ACPDR_M                   GENMASK(4, 4)
#define DDR_PHY_ACIOCR_ACPDR_X(x)                (((x) & GENMASK(4, 4)) >> 4)

#define DDR_PHY_ACIOCR_ACPDD(x)                  (((x) << 3) & GENMASK(3, 3))
#define DDR_PHY_ACIOCR_ACPDD_M                   GENMASK(3, 3)
#define DDR_PHY_ACIOCR_ACPDD_X(x)                (((x) & GENMASK(3, 3)) >> 3)

#define DDR_PHY_ACIOCR_ACODT(x)                  (((x) << 2) & GENMASK(2, 2))
#define DDR_PHY_ACIOCR_ACODT_M                   GENMASK(2, 2)
#define DDR_PHY_ACIOCR_ACODT_X(x)                (((x) & GENMASK(2, 2)) >> 2)

#define DDR_PHY_ACIOCR_AC0E(x)                   (((x) << 1) & GENMASK(1, 1))
#define DDR_PHY_ACIOCR_AC0E_M                    GENMASK(1, 1)
#define DDR_PHY_ACIOCR_AC0E_X(x)                 (((x) & GENMASK(1, 1)) >> 1)

#define DDR_PHY_ACIOCR_ACIOM(x)                  ((x) & GENMASK(0, 0))
#define DDR_PHY_ACIOCR_ACIOM_M                   GENMASK(0, 0)
#define DDR_PHY_ACIOCR_ACIOM_X(x)                ((x) & GENMASK(0, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DXCCR */
#define DDR_PHY_DXCCR             __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 60, 0, 1, 4)

#define DDR_PHY_DXCCR_DDPDRCDO(x)                (((x) << 28) & GENMASK(31, 28))
#define DDR_PHY_DXCCR_DDPDRCDO_M                 GENMASK(31, 28)
#define DDR_PHY_DXCCR_DDPDRCDO_X(x)              (((x) & GENMASK(31, 28)) >> 28)

#define DDR_PHY_DXCCR_DDPDDCDO(x)                (((x) << 24) & GENMASK(27, 24))
#define DDR_PHY_DXCCR_DDPDDCDO_M                 GENMASK(27, 24)
#define DDR_PHY_DXCCR_DDPDDCDO_X(x)              (((x) & GENMASK(27, 24)) >> 24)

#define DDR_PHY_DXCCR_DYNDXPDR(x)                (((x) << 23) & GENMASK(23, 23))
#define DDR_PHY_DXCCR_DYNDXPDR_M                 GENMASK(23, 23)
#define DDR_PHY_DXCCR_DYNDXPDR_X(x)              (((x) & GENMASK(23, 23)) >> 23)

#define DDR_PHY_DXCCR_DYNDXPDD(x)                (((x) << 22) & GENMASK(22, 22))
#define DDR_PHY_DXCCR_DYNDXPDD_M                 GENMASK(22, 22)
#define DDR_PHY_DXCCR_DYNDXPDD_X(x)              (((x) & GENMASK(22, 22)) >> 22)

#define DDR_PHY_DXCCR_UDQIOM(x)                  (((x) << 21) & GENMASK(21, 21))
#define DDR_PHY_DXCCR_UDQIOM_M                   GENMASK(21, 21)
#define DDR_PHY_DXCCR_UDQIOM_X(x)                (((x) & GENMASK(21, 21)) >> 21)

#define DDR_PHY_DXCCR_UDQPDR(x)                  (((x) << 20) & GENMASK(20, 20))
#define DDR_PHY_DXCCR_UDQPDR_M                   GENMASK(20, 20)
#define DDR_PHY_DXCCR_UDQPDR_X(x)                (((x) & GENMASK(20, 20)) >> 20)

#define DDR_PHY_DXCCR_UDQPDD(x)                  (((x) << 19) & GENMASK(19, 19))
#define DDR_PHY_DXCCR_UDQPDD_M                   GENMASK(19, 19)
#define DDR_PHY_DXCCR_UDQPDD_X(x)                (((x) & GENMASK(19, 19)) >> 19)

#define DDR_PHY_DXCCR_UDQODT(x)                  (((x) << 18) & GENMASK(18, 18))
#define DDR_PHY_DXCCR_UDQODT_M                   GENMASK(18, 18)
#define DDR_PHY_DXCCR_UDQODT_X(x)                (((x) & GENMASK(18, 18)) >> 18)

#define DDR_PHY_DXCCR_MSBUDQ(x)                  (((x) << 15) & GENMASK(17, 15))
#define DDR_PHY_DXCCR_MSBUDQ_M                   GENMASK(17, 15)
#define DDR_PHY_DXCCR_MSBUDQ_X(x)                (((x) & GENMASK(17, 15)) >> 15)

#define DDR_PHY_DXCCR_DQSNRES(x)                 (((x) << 9) & GENMASK(12, 9))
#define DDR_PHY_DXCCR_DQSNRES_M                  GENMASK(12, 9)
#define DDR_PHY_DXCCR_DQSNRES_X(x)               (((x) & GENMASK(12, 9)) >> 9)

#define DDR_PHY_DXCCR_DQSRES(x)                  (((x) << 5) & GENMASK(8, 5))
#define DDR_PHY_DXCCR_DQSRES_M                   GENMASK(8, 5)
#define DDR_PHY_DXCCR_DQSRES_X(x)                (((x) & GENMASK(8, 5)) >> 5)

#define DDR_PHY_DXCCR_DXPDR(x)                   (((x) << 4) & GENMASK(4, 4))
#define DDR_PHY_DXCCR_DXPDR_M                    GENMASK(4, 4)
#define DDR_PHY_DXCCR_DXPDR_X(x)                 (((x) & GENMASK(4, 4)) >> 4)

#define DDR_PHY_DXCCR_DXPDD(x)                   (((x) << 3) & GENMASK(3, 3))
#define DDR_PHY_DXCCR_DXPDD_M                    GENMASK(3, 3)
#define DDR_PHY_DXCCR_DXPDD_X(x)                 (((x) & GENMASK(3, 3)) >> 3)

#define DDR_PHY_DXCCR_DXCCR_MDLEN(x)             (((x) << 2) & GENMASK(2, 2))
#define DDR_PHY_DXCCR_DXCCR_MDLEN_M              GENMASK(2, 2)
#define DDR_PHY_DXCCR_DXCCR_MDLEN_X(x)           (((x) & GENMASK(2, 2)) >> 2)

#define DDR_PHY_DXCCR_DXIOM(x)                   (((x) << 1) & GENMASK(1, 1))
#define DDR_PHY_DXCCR_DXIOM_M                    GENMASK(1, 1)
#define DDR_PHY_DXCCR_DXIOM_X(x)                 (((x) & GENMASK(1, 1)) >> 1)

#define DDR_PHY_DXCCR_DXODT(x)                   ((x) & GENMASK(0, 0))
#define DDR_PHY_DXCCR_DXODT_M                    GENMASK(0, 0)
#define DDR_PHY_DXCCR_DXODT_X(x)                 ((x) & GENMASK(0, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DSGCR */
#define DDR_PHY_DSGCR             __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 64, 0, 1, 4)

#define DDR_PHY_DSGCR_CKEOE(x)                   (((x) << 31) & GENMASK(31, 31))
#define DDR_PHY_DSGCR_CKEOE_M                    GENMASK(31, 31)
#define DDR_PHY_DSGCR_CKEOE_X(x)                 (((x) & GENMASK(31, 31)) >> 31)

#define DDR_PHY_DSGCR_RSTOE(x)                   (((x) << 30) & GENMASK(30, 30))
#define DDR_PHY_DSGCR_RSTOE_M                    GENMASK(30, 30)
#define DDR_PHY_DSGCR_RSTOE_X(x)                 (((x) & GENMASK(30, 30)) >> 30)

#define DDR_PHY_DSGCR_ODTOE(x)                   (((x) << 29) & GENMASK(29, 29))
#define DDR_PHY_DSGCR_ODTOE_M                    GENMASK(29, 29)
#define DDR_PHY_DSGCR_ODTOE_X(x)                 (((x) & GENMASK(29, 29)) >> 29)

#define DDR_PHY_DSGCR_CKOE(x)                    (((x) << 28) & GENMASK(28, 28))
#define DDR_PHY_DSGCR_CKOE_M                     GENMASK(28, 28)
#define DDR_PHY_DSGCR_CKOE_X(x)                  (((x) & GENMASK(28, 28)) >> 28)

#define DDR_PHY_DSGCR_ODTPDD(x)                  (((x) << 24) & GENMASK(27, 24))
#define DDR_PHY_DSGCR_ODTPDD_M                   GENMASK(27, 24)
#define DDR_PHY_DSGCR_ODTPDD_X(x)                (((x) & GENMASK(27, 24)) >> 24)

#define DDR_PHY_DSGCR_CKEPDD(x)                  (((x) << 20) & GENMASK(23, 20))
#define DDR_PHY_DSGCR_CKEPDD_M                   GENMASK(23, 20)
#define DDR_PHY_DSGCR_CKEPDD_X(x)                (((x) & GENMASK(23, 20)) >> 20)

#define DDR_PHY_DSGCR_SDRMODE(x)                 (((x) << 19) & GENMASK(19, 19))
#define DDR_PHY_DSGCR_SDRMODE_M                  GENMASK(19, 19)
#define DDR_PHY_DSGCR_SDRMODE_X(x)               (((x) & GENMASK(19, 19)) >> 19)

#define DDR_PHY_DSGCR_RRMODE(x)                  (((x) << 18) & GENMASK(18, 18))
#define DDR_PHY_DSGCR_RRMODE_M                   GENMASK(18, 18)
#define DDR_PHY_DSGCR_RRMODE_X(x)                (((x) & GENMASK(18, 18)) >> 18)

#define DDR_PHY_DSGCR_ATOAE(x)                   (((x) << 17) & GENMASK(17, 17))
#define DDR_PHY_DSGCR_ATOAE_M                    GENMASK(17, 17)
#define DDR_PHY_DSGCR_ATOAE_X(x)                 (((x) & GENMASK(17, 17)) >> 17)

#define DDR_PHY_DSGCR_DTOOE(x)                   (((x) << 16) & GENMASK(16, 16))
#define DDR_PHY_DSGCR_DTOOE_M                    GENMASK(16, 16)
#define DDR_PHY_DSGCR_DTOOE_X(x)                 (((x) & GENMASK(16, 16)) >> 16)

#define DDR_PHY_DSGCR_DTOIOM(x)                  (((x) << 15) & GENMASK(15, 15))
#define DDR_PHY_DSGCR_DTOIOM_M                   GENMASK(15, 15)
#define DDR_PHY_DSGCR_DTOIOM_X(x)                (((x) & GENMASK(15, 15)) >> 15)

#define DDR_PHY_DSGCR_DTOPDR(x)                  (((x) << 14) & GENMASK(14, 14))
#define DDR_PHY_DSGCR_DTOPDR_M                   GENMASK(14, 14)
#define DDR_PHY_DSGCR_DTOPDR_X(x)                (((x) & GENMASK(14, 14)) >> 14)

#define DDR_PHY_DSGCR_DTOPDD(x)                  (((x) << 13) & GENMASK(13, 13))
#define DDR_PHY_DSGCR_DTOPDD_M                   GENMASK(13, 13)
#define DDR_PHY_DSGCR_DTOPDD_X(x)                (((x) & GENMASK(13, 13)) >> 13)

#define DDR_PHY_DSGCR_DTOODT(x)                  (((x) << 12) & GENMASK(12, 12))
#define DDR_PHY_DSGCR_DTOODT_M                   GENMASK(12, 12)
#define DDR_PHY_DSGCR_DTOODT_X(x)                (((x) & GENMASK(12, 12)) >> 12)

#define DDR_PHY_DSGCR_PUAD(x)                    (((x) << 8) & GENMASK(11, 8))
#define DDR_PHY_DSGCR_PUAD_M                     GENMASK(11, 8)
#define DDR_PHY_DSGCR_PUAD_X(x)                  (((x) & GENMASK(11, 8)) >> 8)

#define DDR_PHY_DSGCR_BRRMODE(x)                 (((x) << 7) & GENMASK(7, 7))
#define DDR_PHY_DSGCR_BRRMODE_M                  GENMASK(7, 7)
#define DDR_PHY_DSGCR_BRRMODE_X(x)               (((x) & GENMASK(7, 7)) >> 7)

#define DDR_PHY_DSGCR_DQSGX(x)                   (((x) << 6) & GENMASK(6, 6))
#define DDR_PHY_DSGCR_DQSGX_M                    GENMASK(6, 6)
#define DDR_PHY_DSGCR_DQSGX_X(x)                 (((x) & GENMASK(6, 6)) >> 6)

#define DDR_PHY_DSGCR_CUAEN(x)                   (((x) << 5) & GENMASK(5, 5))
#define DDR_PHY_DSGCR_CUAEN_M                    GENMASK(5, 5)
#define DDR_PHY_DSGCR_CUAEN_X(x)                 (((x) & GENMASK(5, 5)) >> 5)

#define DDR_PHY_DSGCR_LPPLLPD(x)                 (((x) << 4) & GENMASK(4, 4))
#define DDR_PHY_DSGCR_LPPLLPD_M                  GENMASK(4, 4)
#define DDR_PHY_DSGCR_LPPLLPD_X(x)               (((x) & GENMASK(4, 4)) >> 4)

#define DDR_PHY_DSGCR_LPIOPD(x)                  (((x) << 3) & GENMASK(3, 3))
#define DDR_PHY_DSGCR_LPIOPD_M                   GENMASK(3, 3)
#define DDR_PHY_DSGCR_LPIOPD_X(x)                (((x) & GENMASK(3, 3)) >> 3)

#define DDR_PHY_DSGCR_ZUEN(x)                    (((x) << 2) & GENMASK(2, 2))
#define DDR_PHY_DSGCR_ZUEN_M                     GENMASK(2, 2)
#define DDR_PHY_DSGCR_ZUEN_X(x)                  (((x) & GENMASK(2, 2)) >> 2)

#define DDR_PHY_DSGCR_BDISEN(x)                  (((x) << 1) & GENMASK(1, 1))
#define DDR_PHY_DSGCR_BDISEN_M                   GENMASK(1, 1)
#define DDR_PHY_DSGCR_BDISEN_X(x)                (((x) & GENMASK(1, 1)) >> 1)

#define DDR_PHY_DSGCR_PUREN(x)                   ((x) & GENMASK(0, 0))
#define DDR_PHY_DSGCR_PUREN_M                    GENMASK(0, 0)
#define DDR_PHY_DSGCR_PUREN_X(x)                 ((x) & GENMASK(0, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DCR */
#define DDR_PHY_DCR               __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 68, 0, 1, 4)

#define DDR_PHY_DCR_UDIMM(x)                     (((x) << 29) & GENMASK(29, 29))
#define DDR_PHY_DCR_UDIMM_M                      GENMASK(29, 29)
#define DDR_PHY_DCR_UDIMM_X(x)                   (((x) & GENMASK(29, 29)) >> 29)

#define DDR_PHY_DCR_DDR2T(x)                     (((x) << 28) & GENMASK(28, 28))
#define DDR_PHY_DCR_DDR2T_M                      GENMASK(28, 28)
#define DDR_PHY_DCR_DDR2T_X(x)                   (((x) & GENMASK(28, 28)) >> 28)

#define DDR_PHY_DCR_NOSRA(x)                     (((x) << 27) & GENMASK(27, 27))
#define DDR_PHY_DCR_NOSRA_M                      GENMASK(27, 27)
#define DDR_PHY_DCR_NOSRA_X(x)                   (((x) & GENMASK(27, 27)) >> 27)

#define DDR_PHY_DCR_BYTEMASK(x)                  (((x) << 10) & GENMASK(17, 10))
#define DDR_PHY_DCR_BYTEMASK_M                   GENMASK(17, 10)
#define DDR_PHY_DCR_BYTEMASK_X(x)                (((x) & GENMASK(17, 10)) >> 10)

#define DDR_PHY_DCR_MPRDQ(x)                     (((x) << 7) & GENMASK(7, 7))
#define DDR_PHY_DCR_MPRDQ_M                      GENMASK(7, 7)
#define DDR_PHY_DCR_MPRDQ_X(x)                   (((x) & GENMASK(7, 7)) >> 7)

#define DDR_PHY_DCR_PDQ(x)                       (((x) << 4) & GENMASK(6, 4))
#define DDR_PHY_DCR_PDQ_M                        GENMASK(6, 4)
#define DDR_PHY_DCR_PDQ_X(x)                     (((x) & GENMASK(6, 4)) >> 4)

#define DDR_PHY_DCR_DDR8BNK(x)                   (((x) << 3) & GENMASK(3, 3))
#define DDR_PHY_DCR_DDR8BNK_M                    GENMASK(3, 3)
#define DDR_PHY_DCR_DDR8BNK_X(x)                 (((x) & GENMASK(3, 3)) >> 3)

#define DDR_PHY_DCR_DDRMD(x)                     ((x) & GENMASK(2, 0))
#define DDR_PHY_DCR_DDRMD_M                      GENMASK(2, 0)
#define DDR_PHY_DCR_DDRMD_X(x)                   ((x) & GENMASK(2, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DTPR0 */
#define DDR_PHY_DTPR0             __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 72, 0, 1, 4)

#define DDR_PHY_DTPR0_TRC(x)                     (((x) << 26) & GENMASK(31, 26))
#define DDR_PHY_DTPR0_TRC_M                      GENMASK(31, 26)
#define DDR_PHY_DTPR0_TRC_X(x)                   (((x) & GENMASK(31, 26)) >> 26)

#define DDR_PHY_DTPR0_TRRD(x)                    (((x) << 22) & GENMASK(25, 22))
#define DDR_PHY_DTPR0_TRRD_M                     GENMASK(25, 22)
#define DDR_PHY_DTPR0_TRRD_X(x)                  (((x) & GENMASK(25, 22)) >> 22)

#define DDR_PHY_DTPR0_TRAS(x)                    (((x) << 16) & GENMASK(21, 16))
#define DDR_PHY_DTPR0_TRAS_M                     GENMASK(21, 16)
#define DDR_PHY_DTPR0_TRAS_X(x)                  (((x) & GENMASK(21, 16)) >> 16)

#define DDR_PHY_DTPR0_TRCD(x)                    (((x) << 12) & GENMASK(15, 12))
#define DDR_PHY_DTPR0_TRCD_M                     GENMASK(15, 12)
#define DDR_PHY_DTPR0_TRCD_X(x)                  (((x) & GENMASK(15, 12)) >> 12)

#define DDR_PHY_DTPR0_TRP(x)                     (((x) << 8) & GENMASK(11, 8))
#define DDR_PHY_DTPR0_TRP_M                      GENMASK(11, 8)
#define DDR_PHY_DTPR0_TRP_X(x)                   (((x) & GENMASK(11, 8)) >> 8)

#define DDR_PHY_DTPR0_TWTR(x)                    (((x) << 4) & GENMASK(7, 4))
#define DDR_PHY_DTPR0_TWTR_M                     GENMASK(7, 4)
#define DDR_PHY_DTPR0_TWTR_X(x)                  (((x) & GENMASK(7, 4)) >> 4)

#define DDR_PHY_DTPR0_TRTP(x)                    ((x) & GENMASK(3, 0))
#define DDR_PHY_DTPR0_TRTP_M                     GENMASK(3, 0)
#define DDR_PHY_DTPR0_TRTP_X(x)                  ((x) & GENMASK(3, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DTPR1 */
#define DDR_PHY_DTPR1             __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 76, 0, 1, 4)

#define DDR_PHY_DTPR1_TAON_OFF_D(x)              (((x) << 30) & GENMASK(31, 30))
#define DDR_PHY_DTPR1_TAON_OFF_D_M               GENMASK(31, 30)
#define DDR_PHY_DTPR1_TAON_OFF_D_X(x)            (((x) & GENMASK(31, 30)) >> 30)

#define DDR_PHY_DTPR1_TWLO(x)                    (((x) << 26) & GENMASK(29, 26))
#define DDR_PHY_DTPR1_TWLO_M                     GENMASK(29, 26)
#define DDR_PHY_DTPR1_TWLO_X(x)                  (((x) & GENMASK(29, 26)) >> 26)

#define DDR_PHY_DTPR1_TWLMRD(x)                  (((x) << 20) & GENMASK(25, 20))
#define DDR_PHY_DTPR1_TWLMRD_M                   GENMASK(25, 20)
#define DDR_PHY_DTPR1_TWLMRD_X(x)                (((x) & GENMASK(25, 20)) >> 20)

#define DDR_PHY_DTPR1_TRFC(x)                    (((x) << 11) & GENMASK(19, 11))
#define DDR_PHY_DTPR1_TRFC_M                     GENMASK(19, 11)
#define DDR_PHY_DTPR1_TRFC_X(x)                  (((x) & GENMASK(19, 11)) >> 11)

#define DDR_PHY_DTPR1_TFAW(x)                    (((x) << 5) & GENMASK(10, 5))
#define DDR_PHY_DTPR1_TFAW_M                     GENMASK(10, 5)
#define DDR_PHY_DTPR1_TFAW_X(x)                  (((x) & GENMASK(10, 5)) >> 5)

#define DDR_PHY_DTPR1_TMOD(x)                    (((x) << 2) & GENMASK(4, 2))
#define DDR_PHY_DTPR1_TMOD_M                     GENMASK(4, 2)
#define DDR_PHY_DTPR1_TMOD_X(x)                  (((x) & GENMASK(4, 2)) >> 2)

#define DDR_PHY_DTPR1_TMRD(x)                    ((x) & GENMASK(1, 0))
#define DDR_PHY_DTPR1_TMRD_M                     GENMASK(1, 0)
#define DDR_PHY_DTPR1_TMRD_X(x)                  ((x) & GENMASK(1, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DTPR2 */
#define DDR_PHY_DTPR2             __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 80, 0, 1, 4)

#define DDR_PHY_DTPR2_TCCD(x)                    (((x) << 31) & GENMASK(31, 31))
#define DDR_PHY_DTPR2_TCCD_M                     GENMASK(31, 31)
#define DDR_PHY_DTPR2_TCCD_X(x)                  (((x) & GENMASK(31, 31)) >> 31)

#define DDR_PHY_DTPR2_TRTW(x)                    (((x) << 30) & GENMASK(30, 30))
#define DDR_PHY_DTPR2_TRTW_M                     GENMASK(30, 30)
#define DDR_PHY_DTPR2_TRTW_X(x)                  (((x) & GENMASK(30, 30)) >> 30)

#define DDR_PHY_DTPR2_TRTODT(x)                  (((x) << 29) & GENMASK(29, 29))
#define DDR_PHY_DTPR2_TRTODT_M                   GENMASK(29, 29)
#define DDR_PHY_DTPR2_TRTODT_X(x)                (((x) & GENMASK(29, 29)) >> 29)

#define DDR_PHY_DTPR2_TDLLK(x)                   (((x) << 19) & GENMASK(28, 19))
#define DDR_PHY_DTPR2_TDLLK_M                    GENMASK(28, 19)
#define DDR_PHY_DTPR2_TDLLK_X(x)                 (((x) & GENMASK(28, 19)) >> 19)

#define DDR_PHY_DTPR2_TCKE(x)                    (((x) << 15) & GENMASK(18, 15))
#define DDR_PHY_DTPR2_TCKE_M                     GENMASK(18, 15)
#define DDR_PHY_DTPR2_TCKE_X(x)                  (((x) & GENMASK(18, 15)) >> 15)

#define DDR_PHY_DTPR2_TXP(x)                     (((x) << 10) & GENMASK(14, 10))
#define DDR_PHY_DTPR2_TXP_M                      GENMASK(14, 10)
#define DDR_PHY_DTPR2_TXP_X(x)                   (((x) & GENMASK(14, 10)) >> 10)

#define DDR_PHY_DTPR2_TXS(x)                     ((x) & GENMASK(9, 0))
#define DDR_PHY_DTPR2_TXS_M                      GENMASK(9, 0)
#define DDR_PHY_DTPR2_TXS_X(x)                   ((x) & GENMASK(9, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:MR0 */
#define DDR_PHY_MR0               __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 84, 0, 1, 4)

#define DDR_PHY_MR0_MR0_RSVD_15_13(x)            (((x) << 13) & GENMASK(15, 13))
#define DDR_PHY_MR0_MR0_RSVD_15_13_M             GENMASK(15, 13)
#define DDR_PHY_MR0_MR0_RSVD_15_13_X(x)          (((x) & GENMASK(15, 13)) >> 13)

#define DDR_PHY_MR0_PD(x)                        (((x) << 12) & GENMASK(12, 12))
#define DDR_PHY_MR0_PD_M                         GENMASK(12, 12)
#define DDR_PHY_MR0_PD_X(x)                      (((x) & GENMASK(12, 12)) >> 12)

#define DDR_PHY_MR0_WR(x)                        (((x) << 9) & GENMASK(11, 9))
#define DDR_PHY_MR0_WR_M                         GENMASK(11, 9)
#define DDR_PHY_MR0_WR_X(x)                      (((x) & GENMASK(11, 9)) >> 9)

#define DDR_PHY_MR0_DR(x)                        (((x) << 8) & GENMASK(8, 8))
#define DDR_PHY_MR0_DR_M                         GENMASK(8, 8)
#define DDR_PHY_MR0_DR_X(x)                      (((x) & GENMASK(8, 8)) >> 8)

#define DDR_PHY_MR0_TM(x)                        (((x) << 7) & GENMASK(7, 7))
#define DDR_PHY_MR0_TM_M                         GENMASK(7, 7)
#define DDR_PHY_MR0_TM_X(x)                      (((x) & GENMASK(7, 7)) >> 7)

#define DDR_PHY_MR0_CL_6_4(x)                    (((x) << 4) & GENMASK(6, 4))
#define DDR_PHY_MR0_CL_6_4_M                     GENMASK(6, 4)
#define DDR_PHY_MR0_CL_6_4_X(x)                  (((x) & GENMASK(6, 4)) >> 4)

#define DDR_PHY_MR0_BT(x)                        (((x) << 3) & GENMASK(3, 3))
#define DDR_PHY_MR0_BT_M                         GENMASK(3, 3)
#define DDR_PHY_MR0_BT_X(x)                      (((x) & GENMASK(3, 3)) >> 3)

#define DDR_PHY_MR0_CL_2(x)                      (((x) << 2) & GENMASK(2, 2))
#define DDR_PHY_MR0_CL_2_M                       GENMASK(2, 2)
#define DDR_PHY_MR0_CL_2_X(x)                    (((x) & GENMASK(2, 2)) >> 2)

#define DDR_PHY_MR0_BL(x)                        ((x) & GENMASK(1, 0))
#define DDR_PHY_MR0_BL_M                         GENMASK(1, 0)
#define DDR_PHY_MR0_BL_X(x)                      ((x) & GENMASK(1, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:MR1 */
#define DDR_PHY_MR1               __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 88, 0, 1, 4)

#define DDR_PHY_MR1_MR1_RSVD_15_13(x)            (((x) << 13) & GENMASK(15, 13))
#define DDR_PHY_MR1_MR1_RSVD_15_13_M             GENMASK(15, 13)
#define DDR_PHY_MR1_MR1_RSVD_15_13_X(x)          (((x) & GENMASK(15, 13)) >> 13)

#define DDR_PHY_MR1_QOFF(x)                      (((x) << 12) & GENMASK(12, 12))
#define DDR_PHY_MR1_QOFF_M                       GENMASK(12, 12)
#define DDR_PHY_MR1_QOFF_X(x)                    (((x) & GENMASK(12, 12)) >> 12)

#define DDR_PHY_MR1_TDQS(x)                      (((x) << 11) & GENMASK(11, 11))
#define DDR_PHY_MR1_TDQS_M                       GENMASK(11, 11)
#define DDR_PHY_MR1_TDQS_X(x)                    (((x) & GENMASK(11, 11)) >> 11)

#define DDR_PHY_MR1_RSVD_10(x)                   (((x) << 10) & GENMASK(10, 10))
#define DDR_PHY_MR1_RSVD_10_M                    GENMASK(10, 10)
#define DDR_PHY_MR1_RSVD_10_X(x)                 (((x) & GENMASK(10, 10)) >> 10)

#define DDR_PHY_MR1_RTT_9(x)                     (((x) << 9) & GENMASK(9, 9))
#define DDR_PHY_MR1_RTT_9_M                      GENMASK(9, 9)
#define DDR_PHY_MR1_RTT_9_X(x)                   (((x) & GENMASK(9, 9)) >> 9)

#define DDR_PHY_MR1_DE_RSVD_8(x)                 (((x) << 8) & GENMASK(8, 8))
#define DDR_PHY_MR1_DE_RSVD_8_M                  GENMASK(8, 8)
#define DDR_PHY_MR1_DE_RSVD_8_X(x)               (((x) & GENMASK(8, 8)) >> 8)

#define DDR_PHY_MR1_LEVEL(x)                     (((x) << 7) & GENMASK(7, 7))
#define DDR_PHY_MR1_LEVEL_M                      GENMASK(7, 7)
#define DDR_PHY_MR1_LEVEL_X(x)                   (((x) & GENMASK(7, 7)) >> 7)

#define DDR_PHY_MR1_RTT_6(x)                     (((x) << 6) & GENMASK(6, 6))
#define DDR_PHY_MR1_RTT_6_M                      GENMASK(6, 6)
#define DDR_PHY_MR1_RTT_6_X(x)                   (((x) & GENMASK(6, 6)) >> 6)

#define DDR_PHY_MR1_DIC_5(x)                     (((x) << 5) & GENMASK(5, 5))
#define DDR_PHY_MR1_DIC_5_M                      GENMASK(5, 5)
#define DDR_PHY_MR1_DIC_5_X(x)                   (((x) & GENMASK(5, 5)) >> 5)

#define DDR_PHY_MR1_AL(x)                        (((x) << 3) & GENMASK(4, 3))
#define DDR_PHY_MR1_AL_M                         GENMASK(4, 3)
#define DDR_PHY_MR1_AL_X(x)                      (((x) & GENMASK(4, 3)) >> 3)

#define DDR_PHY_MR1_RTT_2(x)                     (((x) << 2) & GENMASK(2, 2))
#define DDR_PHY_MR1_RTT_2_M                      GENMASK(2, 2)
#define DDR_PHY_MR1_RTT_2_X(x)                   (((x) & GENMASK(2, 2)) >> 2)

#define DDR_PHY_MR1_DIC_1(x)                     (((x) << 1) & GENMASK(1, 1))
#define DDR_PHY_MR1_DIC_1_M                      GENMASK(1, 1)
#define DDR_PHY_MR1_DIC_1_X(x)                   (((x) & GENMASK(1, 1)) >> 1)

#define DDR_PHY_MR1_DE(x)                        ((x) & GENMASK(0, 0))
#define DDR_PHY_MR1_DE_M                         GENMASK(0, 0)
#define DDR_PHY_MR1_DE_X(x)                      ((x) & GENMASK(0, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:MR2 */
#define DDR_PHY_MR2               __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 92, 0, 1, 4)

#define DDR_PHY_MR2_RSVD_15_11(x)                (((x) << 11) & GENMASK(15, 11))
#define DDR_PHY_MR2_RSVD_15_11_M                 GENMASK(15, 11)
#define DDR_PHY_MR2_RSVD_15_11_X(x)              (((x) & GENMASK(15, 11)) >> 11)

#define DDR_PHY_MR2_RTT_WR(x)                    (((x) << 9) & GENMASK(10, 9))
#define DDR_PHY_MR2_RTT_WR_M                     GENMASK(10, 9)
#define DDR_PHY_MR2_RTT_WR_X(x)                  (((x) & GENMASK(10, 9)) >> 9)

#define DDR_PHY_MR2_MR2_RSVD_8(x)                (((x) << 8) & GENMASK(8, 8))
#define DDR_PHY_MR2_MR2_RSVD_8_M                 GENMASK(8, 8)
#define DDR_PHY_MR2_MR2_RSVD_8_X(x)              (((x) & GENMASK(8, 8)) >> 8)

#define DDR_PHY_MR2_SRT(x)                       (((x) << 7) & GENMASK(7, 7))
#define DDR_PHY_MR2_SRT_M                        GENMASK(7, 7)
#define DDR_PHY_MR2_SRT_X(x)                     (((x) & GENMASK(7, 7)) >> 7)

#define DDR_PHY_MR2_ASR(x)                       (((x) << 6) & GENMASK(6, 6))
#define DDR_PHY_MR2_ASR_M                        GENMASK(6, 6)
#define DDR_PHY_MR2_ASR_X(x)                     (((x) & GENMASK(6, 6)) >> 6)

#define DDR_PHY_MR2_CWL(x)                       (((x) << 3) & GENMASK(5, 3))
#define DDR_PHY_MR2_CWL_M                        GENMASK(5, 3)
#define DDR_PHY_MR2_CWL_X(x)                     (((x) & GENMASK(5, 3)) >> 3)

#define DDR_PHY_MR2_PASR(x)                      ((x) & GENMASK(2, 0))
#define DDR_PHY_MR2_PASR_M                       GENMASK(2, 0)
#define DDR_PHY_MR2_PASR_X(x)                    ((x) & GENMASK(2, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:MR3 */
#define DDR_PHY_MR3               __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 96, 0, 1, 4)

#define DDR_PHY_MR3_RSVD_15_3(x)                 (((x) << 3) & GENMASK(15, 3))
#define DDR_PHY_MR3_RSVD_15_3_M                  GENMASK(15, 3)
#define DDR_PHY_MR3_RSVD_15_3_X(x)               (((x) & GENMASK(15, 3)) >> 3)

#define DDR_PHY_MR3_MPR(x)                       (((x) << 2) & GENMASK(2, 2))
#define DDR_PHY_MR3_MPR_M                        GENMASK(2, 2)
#define DDR_PHY_MR3_MPR_X(x)                     (((x) & GENMASK(2, 2)) >> 2)

#define DDR_PHY_MR3_MPRLOC(x)                    ((x) & GENMASK(1, 0))
#define DDR_PHY_MR3_MPRLOC_M                     GENMASK(1, 0)
#define DDR_PHY_MR3_MPRLOC_X(x)                  ((x) & GENMASK(1, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:ODTCR */
#define DDR_PHY_ODTCR             __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 100, 0, 1, 4)

#define DDR_PHY_ODTCR_WRODT(x)                   (((x) << 16) & GENMASK(31, 16))
#define DDR_PHY_ODTCR_WRODT_M                    GENMASK(31, 16)
#define DDR_PHY_ODTCR_WRODT_X(x)                 (((x) & GENMASK(31, 16)) >> 16)

#define DDR_PHY_ODTCR_RDODT(x)                   ((x) & GENMASK(15, 0))
#define DDR_PHY_ODTCR_RDODT_M                    GENMASK(15, 0)
#define DDR_PHY_ODTCR_RDODT_X(x)                 ((x) & GENMASK(15, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DTCR */
#define DDR_PHY_DTCR              __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 104, 0, 1, 4)

#define DDR_PHY_DTCR_RFSHDT(x)                   (((x) << 28) & GENMASK(31, 28))
#define DDR_PHY_DTCR_RFSHDT_M                    GENMASK(31, 28)
#define DDR_PHY_DTCR_RFSHDT_X(x)                 (((x) & GENMASK(31, 28)) >> 28)

#define DDR_PHY_DTCR_RANKEN(x)                   (((x) << 24) & GENMASK(27, 24))
#define DDR_PHY_DTCR_RANKEN_M                    GENMASK(27, 24)
#define DDR_PHY_DTCR_RANKEN_X(x)                 (((x) & GENMASK(27, 24)) >> 24)

#define DDR_PHY_DTCR_DTEXD(x)                    (((x) << 22) & GENMASK(22, 22))
#define DDR_PHY_DTCR_DTEXD_M                     GENMASK(22, 22)
#define DDR_PHY_DTCR_DTEXD_X(x)                  (((x) & GENMASK(22, 22)) >> 22)

#define DDR_PHY_DTCR_DTDSTP(x)                   (((x) << 21) & GENMASK(21, 21))
#define DDR_PHY_DTCR_DTDSTP_M                    GENMASK(21, 21)
#define DDR_PHY_DTCR_DTDSTP_X(x)                 (((x) & GENMASK(21, 21)) >> 21)

#define DDR_PHY_DTCR_DTDEN(x)                    (((x) << 20) & GENMASK(20, 20))
#define DDR_PHY_DTCR_DTDEN_M                     GENMASK(20, 20)
#define DDR_PHY_DTCR_DTDEN_X(x)                  (((x) & GENMASK(20, 20)) >> 20)

#define DDR_PHY_DTCR_DTDBS(x)                    (((x) << 16) & GENMASK(19, 16))
#define DDR_PHY_DTCR_DTDBS_M                     GENMASK(19, 16)
#define DDR_PHY_DTCR_DTDBS_X(x)                  (((x) & GENMASK(19, 16)) >> 16)

#define DDR_PHY_DTCR_DTWDQMO(x)                  (((x) << 14) & GENMASK(14, 14))
#define DDR_PHY_DTCR_DTWDQMO_M                   GENMASK(14, 14)
#define DDR_PHY_DTCR_DTWDQMO_X(x)                (((x) & GENMASK(14, 14)) >> 14)

#define DDR_PHY_DTCR_DTBDC(x)                    (((x) << 13) & GENMASK(13, 13))
#define DDR_PHY_DTCR_DTBDC_M                     GENMASK(13, 13)
#define DDR_PHY_DTCR_DTBDC_X(x)                  (((x) & GENMASK(13, 13)) >> 13)

#define DDR_PHY_DTCR_DTWBDDM(x)                  (((x) << 12) & GENMASK(12, 12))
#define DDR_PHY_DTCR_DTWBDDM_M                   GENMASK(12, 12)
#define DDR_PHY_DTCR_DTWBDDM_X(x)                (((x) & GENMASK(12, 12)) >> 12)

#define DDR_PHY_DTCR_DTWDQM(x)                   (((x) << 8) & GENMASK(11, 8))
#define DDR_PHY_DTCR_DTWDQM_M                    GENMASK(11, 8)
#define DDR_PHY_DTCR_DTWDQM_X(x)                 (((x) & GENMASK(11, 8)) >> 8)

#define DDR_PHY_DTCR_DTCMPD(x)                   (((x) << 7) & GENMASK(7, 7))
#define DDR_PHY_DTCR_DTCMPD_M                    GENMASK(7, 7)
#define DDR_PHY_DTCR_DTCMPD_X(x)                 (((x) & GENMASK(7, 7)) >> 7)

#define DDR_PHY_DTCR_DTMPR(x)                    (((x) << 6) & GENMASK(6, 6))
#define DDR_PHY_DTCR_DTMPR_M                     GENMASK(6, 6)
#define DDR_PHY_DTCR_DTMPR_X(x)                  (((x) & GENMASK(6, 6)) >> 6)

#define DDR_PHY_DTCR_DTRANK(x)                   (((x) << 4) & GENMASK(5, 4))
#define DDR_PHY_DTCR_DTRANK_M                    GENMASK(5, 4)
#define DDR_PHY_DTCR_DTRANK_X(x)                 (((x) & GENMASK(5, 4)) >> 4)

#define DDR_PHY_DTCR_DTRPTN(x)                   ((x) & GENMASK(3, 0))
#define DDR_PHY_DTCR_DTRPTN_M                    GENMASK(3, 0)
#define DDR_PHY_DTCR_DTRPTN_X(x)                 ((x) & GENMASK(3, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DTAR0 */
#define DDR_PHY_DTAR0             __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 108, 0, 1, 4)

#define DDR_PHY_DTAR0_DTAR0_DTBANK(x)            (((x) << 28) & GENMASK(30, 28))
#define DDR_PHY_DTAR0_DTAR0_DTBANK_M             GENMASK(30, 28)
#define DDR_PHY_DTAR0_DTAR0_DTBANK_X(x)          (((x) & GENMASK(30, 28)) >> 28)

#define DDR_PHY_DTAR0_DTAR0_DTROW(x)             (((x) << 12) & GENMASK(27, 12))
#define DDR_PHY_DTAR0_DTAR0_DTROW_M              GENMASK(27, 12)
#define DDR_PHY_DTAR0_DTAR0_DTROW_X(x)           (((x) & GENMASK(27, 12)) >> 12)

#define DDR_PHY_DTAR0_DTAR0_DTCOL(x)             ((x) & GENMASK(11, 0))
#define DDR_PHY_DTAR0_DTAR0_DTCOL_M              GENMASK(11, 0)
#define DDR_PHY_DTAR0_DTAR0_DTCOL_X(x)           ((x) & GENMASK(11, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DTAR1 */
#define DDR_PHY_DTAR1             __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 112, 0, 1, 4)

#define DDR_PHY_DTAR1_DTAR1_DTBANK(x)            (((x) << 28) & GENMASK(30, 28))
#define DDR_PHY_DTAR1_DTAR1_DTBANK_M             GENMASK(30, 28)
#define DDR_PHY_DTAR1_DTAR1_DTBANK_X(x)          (((x) & GENMASK(30, 28)) >> 28)

#define DDR_PHY_DTAR1_DTAR1_DTROW(x)             (((x) << 12) & GENMASK(27, 12))
#define DDR_PHY_DTAR1_DTAR1_DTROW_M              GENMASK(27, 12)
#define DDR_PHY_DTAR1_DTAR1_DTROW_X(x)           (((x) & GENMASK(27, 12)) >> 12)

#define DDR_PHY_DTAR1_DTAR1_DTCOL(x)             ((x) & GENMASK(11, 0))
#define DDR_PHY_DTAR1_DTAR1_DTCOL_M              GENMASK(11, 0)
#define DDR_PHY_DTAR1_DTAR1_DTCOL_X(x)           ((x) & GENMASK(11, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DTAR2 */
#define DDR_PHY_DTAR2             __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 116, 0, 1, 4)

#define DDR_PHY_DTAR2_DTAR2_DTBANK(x)            (((x) << 28) & GENMASK(30, 28))
#define DDR_PHY_DTAR2_DTAR2_DTBANK_M             GENMASK(30, 28)
#define DDR_PHY_DTAR2_DTAR2_DTBANK_X(x)          (((x) & GENMASK(30, 28)) >> 28)

#define DDR_PHY_DTAR2_DTAR2_DTROW(x)             (((x) << 12) & GENMASK(27, 12))
#define DDR_PHY_DTAR2_DTAR2_DTROW_M              GENMASK(27, 12)
#define DDR_PHY_DTAR2_DTAR2_DTROW_X(x)           (((x) & GENMASK(27, 12)) >> 12)

#define DDR_PHY_DTAR2_DTAR2_DTCOL(x)             ((x) & GENMASK(11, 0))
#define DDR_PHY_DTAR2_DTAR2_DTCOL_M              GENMASK(11, 0)
#define DDR_PHY_DTAR2_DTAR2_DTCOL_X(x)           ((x) & GENMASK(11, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DTAR3 */
#define DDR_PHY_DTAR3             __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 120, 0, 1, 4)

#define DDR_PHY_DTAR3_DTAR3_DTBANK(x)            (((x) << 28) & GENMASK(30, 28))
#define DDR_PHY_DTAR3_DTAR3_DTBANK_M             GENMASK(30, 28)
#define DDR_PHY_DTAR3_DTAR3_DTBANK_X(x)          (((x) & GENMASK(30, 28)) >> 28)

#define DDR_PHY_DTAR3_DTAR3_DTROW(x)             (((x) << 12) & GENMASK(27, 12))
#define DDR_PHY_DTAR3_DTAR3_DTROW_M              GENMASK(27, 12)
#define DDR_PHY_DTAR3_DTAR3_DTROW_X(x)           (((x) & GENMASK(27, 12)) >> 12)

#define DDR_PHY_DTAR3_DTAR3_DTCOL(x)             ((x) & GENMASK(11, 0))
#define DDR_PHY_DTAR3_DTAR3_DTCOL_M              GENMASK(11, 0)
#define DDR_PHY_DTAR3_DTAR3_DTCOL_X(x)           ((x) & GENMASK(11, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DTDR0 */
#define DDR_PHY_DTDR0             __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 124, 0, 1, 4)

#define DDR_PHY_DTDR0_DTBYTE3(x)                 (((x) << 24) & GENMASK(31, 24))
#define DDR_PHY_DTDR0_DTBYTE3_M                  GENMASK(31, 24)
#define DDR_PHY_DTDR0_DTBYTE3_X(x)               (((x) & GENMASK(31, 24)) >> 24)

#define DDR_PHY_DTDR0_DTBYTE2(x)                 (((x) << 16) & GENMASK(23, 16))
#define DDR_PHY_DTDR0_DTBYTE2_M                  GENMASK(23, 16)
#define DDR_PHY_DTDR0_DTBYTE2_X(x)               (((x) & GENMASK(23, 16)) >> 16)

#define DDR_PHY_DTDR0_DTBYTE1(x)                 (((x) << 8) & GENMASK(15, 8))
#define DDR_PHY_DTDR0_DTBYTE1_M                  GENMASK(15, 8)
#define DDR_PHY_DTDR0_DTBYTE1_X(x)               (((x) & GENMASK(15, 8)) >> 8)

#define DDR_PHY_DTDR0_DTBYTE0(x)                 ((x) & GENMASK(7, 0))
#define DDR_PHY_DTDR0_DTBYTE0_M                  GENMASK(7, 0)
#define DDR_PHY_DTDR0_DTBYTE0_X(x)               ((x) & GENMASK(7, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DTDR1 */
#define DDR_PHY_DTDR1             __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 128, 0, 1, 4)

#define DDR_PHY_DTDR1_DTBYTE7(x)                 (((x) << 24) & GENMASK(31, 24))
#define DDR_PHY_DTDR1_DTBYTE7_M                  GENMASK(31, 24)
#define DDR_PHY_DTDR1_DTBYTE7_X(x)               (((x) & GENMASK(31, 24)) >> 24)

#define DDR_PHY_DTDR1_DTBYTE6(x)                 (((x) << 16) & GENMASK(23, 16))
#define DDR_PHY_DTDR1_DTBYTE6_M                  GENMASK(23, 16)
#define DDR_PHY_DTDR1_DTBYTE6_X(x)               (((x) & GENMASK(23, 16)) >> 16)

#define DDR_PHY_DTDR1_DTBYTE5(x)                 (((x) << 8) & GENMASK(15, 8))
#define DDR_PHY_DTDR1_DTBYTE5_M                  GENMASK(15, 8)
#define DDR_PHY_DTDR1_DTBYTE5_X(x)               (((x) & GENMASK(15, 8)) >> 8)

#define DDR_PHY_DTDR1_DTBYTE4(x)                 ((x) & GENMASK(7, 0))
#define DDR_PHY_DTDR1_DTBYTE4_M                  GENMASK(7, 0)
#define DDR_PHY_DTDR1_DTBYTE4_X(x)               ((x) & GENMASK(7, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DTEDR0 */
#define DDR_PHY_DTEDR0            __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 132, 0, 1, 4)

#define DDR_PHY_DTEDR0_DTWBMX(x)                 (((x) << 24) & GENMASK(31, 24))
#define DDR_PHY_DTEDR0_DTWBMX_M                  GENMASK(31, 24)
#define DDR_PHY_DTEDR0_DTWBMX_X(x)               (((x) & GENMASK(31, 24)) >> 24)

#define DDR_PHY_DTEDR0_DTWBMN(x)                 (((x) << 16) & GENMASK(23, 16))
#define DDR_PHY_DTEDR0_DTWBMN_M                  GENMASK(23, 16)
#define DDR_PHY_DTEDR0_DTWBMN_X(x)               (((x) & GENMASK(23, 16)) >> 16)

#define DDR_PHY_DTEDR0_DTWLMX(x)                 (((x) << 8) & GENMASK(15, 8))
#define DDR_PHY_DTEDR0_DTWLMX_M                  GENMASK(15, 8)
#define DDR_PHY_DTEDR0_DTWLMX_X(x)               (((x) & GENMASK(15, 8)) >> 8)

#define DDR_PHY_DTEDR0_DTWLMN(x)                 ((x) & GENMASK(7, 0))
#define DDR_PHY_DTEDR0_DTWLMN_M                  GENMASK(7, 0)
#define DDR_PHY_DTEDR0_DTWLMN_X(x)               ((x) & GENMASK(7, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DTEDR1 */
#define DDR_PHY_DTEDR1            __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 136, 0, 1, 4)

#define DDR_PHY_DTEDR1_DTRBMX(x)                 (((x) << 24) & GENMASK(31, 24))
#define DDR_PHY_DTEDR1_DTRBMX_M                  GENMASK(31, 24)
#define DDR_PHY_DTEDR1_DTRBMX_X(x)               (((x) & GENMASK(31, 24)) >> 24)

#define DDR_PHY_DTEDR1_DTRBMN(x)                 (((x) << 16) & GENMASK(23, 16))
#define DDR_PHY_DTEDR1_DTRBMN_M                  GENMASK(23, 16)
#define DDR_PHY_DTEDR1_DTRBMN_X(x)               (((x) & GENMASK(23, 16)) >> 16)

#define DDR_PHY_DTEDR1_DTRLMX(x)                 (((x) << 8) & GENMASK(15, 8))
#define DDR_PHY_DTEDR1_DTRLMX_M                  GENMASK(15, 8)
#define DDR_PHY_DTEDR1_DTRLMX_X(x)               (((x) & GENMASK(15, 8)) >> 8)

#define DDR_PHY_DTEDR1_DTRLMN(x)                 ((x) & GENMASK(7, 0))
#define DDR_PHY_DTEDR1_DTRLMN_M                  GENMASK(7, 0)
#define DDR_PHY_DTEDR1_DTRLMN_X(x)               ((x) & GENMASK(7, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:PGCR2 */
#define DDR_PHY_PGCR2             __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 140, 0, 1, 4)

#define DDR_PHY_PGCR2_DYNACPDD(x)                (((x) << 31) & GENMASK(31, 31))
#define DDR_PHY_PGCR2_DYNACPDD_M                 GENMASK(31, 31)
#define DDR_PHY_PGCR2_DYNACPDD_X(x)              (((x) & GENMASK(31, 31)) >> 31)

#define DDR_PHY_PGCR2_LPMSTRC0(x)                (((x) << 30) & GENMASK(30, 30))
#define DDR_PHY_PGCR2_LPMSTRC0_M                 GENMASK(30, 30)
#define DDR_PHY_PGCR2_LPMSTRC0_X(x)              (((x) & GENMASK(30, 30)) >> 30)

#define DDR_PHY_PGCR2_ACPDDC(x)                  (((x) << 29) & GENMASK(29, 29))
#define DDR_PHY_PGCR2_ACPDDC_M                   GENMASK(29, 29)
#define DDR_PHY_PGCR2_ACPDDC_X(x)                (((x) & GENMASK(29, 29)) >> 29)

#define DDR_PHY_PGCR2_SHRAC(x)                   (((x) << 28) & GENMASK(28, 28))
#define DDR_PHY_PGCR2_SHRAC_M                    GENMASK(28, 28)
#define DDR_PHY_PGCR2_SHRAC_X(x)                 (((x) & GENMASK(28, 28)) >> 28)

#define DDR_PHY_PGCR2_DTPMXTMR(x)                (((x) << 20) & GENMASK(27, 20))
#define DDR_PHY_PGCR2_DTPMXTMR_M                 GENMASK(27, 20)
#define DDR_PHY_PGCR2_DTPMXTMR_X(x)              (((x) & GENMASK(27, 20)) >> 20)

#define DDR_PHY_PGCR2_FXDLAT(x)                  (((x) << 19) & GENMASK(19, 19))
#define DDR_PHY_PGCR2_FXDLAT_M                   GENMASK(19, 19)
#define DDR_PHY_PGCR2_FXDLAT_X(x)                (((x) & GENMASK(19, 19)) >> 19)

#define DDR_PHY_PGCR2_NOBUB(x)                   (((x) << 18) & GENMASK(18, 18))
#define DDR_PHY_PGCR2_NOBUB_M                    GENMASK(18, 18)
#define DDR_PHY_PGCR2_NOBUB_X(x)                 (((x) & GENMASK(18, 18)) >> 18)

#define DDR_PHY_PGCR2_TREFPRD(x)                 ((x) & GENMASK(17, 0))
#define DDR_PHY_PGCR2_TREFPRD_M                  GENMASK(17, 0)
#define DDR_PHY_PGCR2_TREFPRD_X(x)               ((x) & GENMASK(17, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:RDIMMGCR0 */
#define DDR_PHY_RDIMMGCR0         __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 176, 0, 1, 4)

#define DDR_PHY_RDIMMGCR0_MIRROR(x)              (((x) << 31) & GENMASK(31, 31))
#define DDR_PHY_RDIMMGCR0_MIRROR_M               GENMASK(31, 31)
#define DDR_PHY_RDIMMGCR0_MIRROR_X(x)            (((x) & GENMASK(31, 31)) >> 31)

#define DDR_PHY_RDIMMGCR0_QCSEN(x)               (((x) << 30) & GENMASK(30, 30))
#define DDR_PHY_RDIMMGCR0_QCSEN_M                GENMASK(30, 30)
#define DDR_PHY_RDIMMGCR0_QCSEN_X(x)             (((x) & GENMASK(30, 30)) >> 30)

#define DDR_PHY_RDIMMGCR0_MIRROROE(x)            (((x) << 29) & GENMASK(29, 29))
#define DDR_PHY_RDIMMGCR0_MIRROROE_M             GENMASK(29, 29)
#define DDR_PHY_RDIMMGCR0_MIRROROE_X(x)          (((x) & GENMASK(29, 29)) >> 29)

#define DDR_PHY_RDIMMGCR0_QCSENOE(x)             (((x) << 28) & GENMASK(28, 28))
#define DDR_PHY_RDIMMGCR0_QCSENOE_M              GENMASK(28, 28)
#define DDR_PHY_RDIMMGCR0_QCSENOE_X(x)           (((x) & GENMASK(28, 28)) >> 28)

#define DDR_PHY_RDIMMGCR0_RDIMMIOM(x)            (((x) << 27) & GENMASK(27, 27))
#define DDR_PHY_RDIMMGCR0_RDIMMIOM_M             GENMASK(27, 27)
#define DDR_PHY_RDIMMGCR0_RDIMMIOM_X(x)          (((x) & GENMASK(27, 27)) >> 27)

#define DDR_PHY_RDIMMGCR0_RDIMMPDR(x)            (((x) << 26) & GENMASK(26, 26))
#define DDR_PHY_RDIMMGCR0_RDIMMPDR_M             GENMASK(26, 26)
#define DDR_PHY_RDIMMGCR0_RDIMMPDR_X(x)          (((x) & GENMASK(26, 26)) >> 26)

#define DDR_PHY_RDIMMGCR0_RDIMMPDD(x)            (((x) << 25) & GENMASK(25, 25))
#define DDR_PHY_RDIMMGCR0_RDIMMPDD_M             GENMASK(25, 25)
#define DDR_PHY_RDIMMGCR0_RDIMMPDD_X(x)          (((x) & GENMASK(25, 25)) >> 25)

#define DDR_PHY_RDIMMGCR0_RDIMMODT(x)            (((x) << 24) & GENMASK(24, 24))
#define DDR_PHY_RDIMMGCR0_RDIMMODT_M             GENMASK(24, 24)
#define DDR_PHY_RDIMMGCR0_RDIMMODT_X(x)          (((x) & GENMASK(24, 24)) >> 24)

#define DDR_PHY_RDIMMGCR0_ERROUTOE(x)            (((x) << 23) & GENMASK(23, 23))
#define DDR_PHY_RDIMMGCR0_ERROUTOE_M             GENMASK(23, 23)
#define DDR_PHY_RDIMMGCR0_ERROUTOE_X(x)          (((x) & GENMASK(23, 23)) >> 23)

#define DDR_PHY_RDIMMGCR0_ERROUTIOM(x)           (((x) << 22) & GENMASK(22, 22))
#define DDR_PHY_RDIMMGCR0_ERROUTIOM_M            GENMASK(22, 22)
#define DDR_PHY_RDIMMGCR0_ERROUTIOM_X(x)         (((x) & GENMASK(22, 22)) >> 22)

#define DDR_PHY_RDIMMGCR0_ERROUTPDR(x)           (((x) << 21) & GENMASK(21, 21))
#define DDR_PHY_RDIMMGCR0_ERROUTPDR_M            GENMASK(21, 21)
#define DDR_PHY_RDIMMGCR0_ERROUTPDR_X(x)         (((x) & GENMASK(21, 21)) >> 21)

#define DDR_PHY_RDIMMGCR0_ERROUTPDD(x)           (((x) << 20) & GENMASK(20, 20))
#define DDR_PHY_RDIMMGCR0_ERROUTPDD_M            GENMASK(20, 20)
#define DDR_PHY_RDIMMGCR0_ERROUTPDD_X(x)         (((x) & GENMASK(20, 20)) >> 20)

#define DDR_PHY_RDIMMGCR0_ERROUTODT(x)           (((x) << 19) & GENMASK(19, 19))
#define DDR_PHY_RDIMMGCR0_ERROUTODT_M            GENMASK(19, 19)
#define DDR_PHY_RDIMMGCR0_ERROUTODT_X(x)         (((x) & GENMASK(19, 19)) >> 19)

#define DDR_PHY_RDIMMGCR0_PARINOE(x)             (((x) << 18) & GENMASK(18, 18))
#define DDR_PHY_RDIMMGCR0_PARINOE_M              GENMASK(18, 18)
#define DDR_PHY_RDIMMGCR0_PARINOE_X(x)           (((x) & GENMASK(18, 18)) >> 18)

#define DDR_PHY_RDIMMGCR0_PARINIOM(x)            (((x) << 17) & GENMASK(17, 17))
#define DDR_PHY_RDIMMGCR0_PARINIOM_M             GENMASK(17, 17)
#define DDR_PHY_RDIMMGCR0_PARINIOM_X(x)          (((x) & GENMASK(17, 17)) >> 17)

#define DDR_PHY_RDIMMGCR0_PARINPDR(x)            (((x) << 16) & GENMASK(16, 16))
#define DDR_PHY_RDIMMGCR0_PARINPDR_M             GENMASK(16, 16)
#define DDR_PHY_RDIMMGCR0_PARINPDR_X(x)          (((x) & GENMASK(16, 16)) >> 16)

#define DDR_PHY_RDIMMGCR0_PARINPDD(x)            (((x) << 15) & GENMASK(15, 15))
#define DDR_PHY_RDIMMGCR0_PARINPDD_M             GENMASK(15, 15)
#define DDR_PHY_RDIMMGCR0_PARINPDD_X(x)          (((x) & GENMASK(15, 15)) >> 15)

#define DDR_PHY_RDIMMGCR0_PARINODT(x)            (((x) << 14) & GENMASK(14, 14))
#define DDR_PHY_RDIMMGCR0_PARINODT_M             GENMASK(14, 14)
#define DDR_PHY_RDIMMGCR0_PARINODT_X(x)          (((x) & GENMASK(14, 14)) >> 14)

#define DDR_PHY_RDIMMGCR0_SOPERR(x)              (((x) << 2) & GENMASK(2, 2))
#define DDR_PHY_RDIMMGCR0_SOPERR_M               GENMASK(2, 2)
#define DDR_PHY_RDIMMGCR0_SOPERR_X(x)            (((x) & GENMASK(2, 2)) >> 2)

#define DDR_PHY_RDIMMGCR0_ERRNOREG(x)            (((x) << 1) & GENMASK(1, 1))
#define DDR_PHY_RDIMMGCR0_ERRNOREG_M             GENMASK(1, 1)
#define DDR_PHY_RDIMMGCR0_ERRNOREG_X(x)          (((x) & GENMASK(1, 1)) >> 1)

#define DDR_PHY_RDIMMGCR0_RDIMM(x)               ((x) & GENMASK(0, 0))
#define DDR_PHY_RDIMMGCR0_RDIMM_M                GENMASK(0, 0)
#define DDR_PHY_RDIMMGCR0_RDIMM_X(x)             ((x) & GENMASK(0, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:RDIMMGCR1 */
#define DDR_PHY_RDIMMGCR1         __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 180, 0, 1, 4)

#define DDR_PHY_RDIMMGCR1_CRINIT(x)              (((x) << 16) & GENMASK(31, 16))
#define DDR_PHY_RDIMMGCR1_CRINIT_M               GENMASK(31, 16)
#define DDR_PHY_RDIMMGCR1_CRINIT_X(x)            (((x) & GENMASK(31, 16)) >> 16)

#define DDR_PHY_RDIMMGCR1_TBCMRD(x)              (((x) << 12) & GENMASK(14, 12))
#define DDR_PHY_RDIMMGCR1_TBCMRD_M               GENMASK(14, 12)
#define DDR_PHY_RDIMMGCR1_TBCMRD_X(x)            (((x) & GENMASK(14, 12)) >> 12)

#define DDR_PHY_RDIMMGCR1_TBCSTAB(x)             ((x) & GENMASK(11, 0))
#define DDR_PHY_RDIMMGCR1_TBCSTAB_M              GENMASK(11, 0)
#define DDR_PHY_RDIMMGCR1_TBCSTAB_X(x)           ((x) & GENMASK(11, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:RDIMMCR0 */
#define DDR_PHY_RDIMMCR0          __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 184, 0, 1, 4)

#define DDR_PHY_RDIMMCR0_RC7(x)                  (((x) << 28) & GENMASK(31, 28))
#define DDR_PHY_RDIMMCR0_RC7_M                   GENMASK(31, 28)
#define DDR_PHY_RDIMMCR0_RC7_X(x)                (((x) & GENMASK(31, 28)) >> 28)

#define DDR_PHY_RDIMMCR0_RC6(x)                  (((x) << 24) & GENMASK(27, 24))
#define DDR_PHY_RDIMMCR0_RC6_M                   GENMASK(27, 24)
#define DDR_PHY_RDIMMCR0_RC6_X(x)                (((x) & GENMASK(27, 24)) >> 24)

#define DDR_PHY_RDIMMCR0_RC5(x)                  (((x) << 20) & GENMASK(23, 20))
#define DDR_PHY_RDIMMCR0_RC5_M                   GENMASK(23, 20)
#define DDR_PHY_RDIMMCR0_RC5_X(x)                (((x) & GENMASK(23, 20)) >> 20)

#define DDR_PHY_RDIMMCR0_RC4(x)                  (((x) << 16) & GENMASK(19, 16))
#define DDR_PHY_RDIMMCR0_RC4_M                   GENMASK(19, 16)
#define DDR_PHY_RDIMMCR0_RC4_X(x)                (((x) & GENMASK(19, 16)) >> 16)

#define DDR_PHY_RDIMMCR0_RC3(x)                  (((x) << 12) & GENMASK(15, 12))
#define DDR_PHY_RDIMMCR0_RC3_M                   GENMASK(15, 12)
#define DDR_PHY_RDIMMCR0_RC3_X(x)                (((x) & GENMASK(15, 12)) >> 12)

#define DDR_PHY_RDIMMCR0_RC2(x)                  (((x) << 8) & GENMASK(11, 8))
#define DDR_PHY_RDIMMCR0_RC2_M                   GENMASK(11, 8)
#define DDR_PHY_RDIMMCR0_RC2_X(x)                (((x) & GENMASK(11, 8)) >> 8)

#define DDR_PHY_RDIMMCR0_RC1(x)                  (((x) << 4) & GENMASK(7, 4))
#define DDR_PHY_RDIMMCR0_RC1_M                   GENMASK(7, 4)
#define DDR_PHY_RDIMMCR0_RC1_X(x)                (((x) & GENMASK(7, 4)) >> 4)

#define DDR_PHY_RDIMMCR0_RC0(x)                  ((x) & GENMASK(3, 0))
#define DDR_PHY_RDIMMCR0_RC0_M                   GENMASK(3, 0)
#define DDR_PHY_RDIMMCR0_RC0_X(x)                ((x) & GENMASK(3, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:RDIMMCR1 */
#define DDR_PHY_RDIMMCR1          __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 188, 0, 1, 4)

#define DDR_PHY_RDIMMCR1_RC15(x)                 (((x) << 28) & GENMASK(31, 28))
#define DDR_PHY_RDIMMCR1_RC15_M                  GENMASK(31, 28)
#define DDR_PHY_RDIMMCR1_RC15_X(x)               (((x) & GENMASK(31, 28)) >> 28)

#define DDR_PHY_RDIMMCR1_RC14(x)                 (((x) << 24) & GENMASK(27, 24))
#define DDR_PHY_RDIMMCR1_RC14_M                  GENMASK(27, 24)
#define DDR_PHY_RDIMMCR1_RC14_X(x)               (((x) & GENMASK(27, 24)) >> 24)

#define DDR_PHY_RDIMMCR1_RC13(x)                 (((x) << 20) & GENMASK(23, 20))
#define DDR_PHY_RDIMMCR1_RC13_M                  GENMASK(23, 20)
#define DDR_PHY_RDIMMCR1_RC13_X(x)               (((x) & GENMASK(23, 20)) >> 20)

#define DDR_PHY_RDIMMCR1_RC12(x)                 (((x) << 16) & GENMASK(19, 16))
#define DDR_PHY_RDIMMCR1_RC12_M                  GENMASK(19, 16)
#define DDR_PHY_RDIMMCR1_RC12_X(x)               (((x) & GENMASK(19, 16)) >> 16)

#define DDR_PHY_RDIMMCR1_RC11(x)                 (((x) << 12) & GENMASK(15, 12))
#define DDR_PHY_RDIMMCR1_RC11_M                  GENMASK(15, 12)
#define DDR_PHY_RDIMMCR1_RC11_X(x)               (((x) & GENMASK(15, 12)) >> 12)

#define DDR_PHY_RDIMMCR1_RC10(x)                 (((x) << 8) & GENMASK(11, 8))
#define DDR_PHY_RDIMMCR1_RC10_M                  GENMASK(11, 8)
#define DDR_PHY_RDIMMCR1_RC10_X(x)               (((x) & GENMASK(11, 8)) >> 8)

#define DDR_PHY_RDIMMCR1_RC9(x)                  (((x) << 4) & GENMASK(7, 4))
#define DDR_PHY_RDIMMCR1_RC9_M                   GENMASK(7, 4)
#define DDR_PHY_RDIMMCR1_RC9_X(x)                (((x) & GENMASK(7, 4)) >> 4)

#define DDR_PHY_RDIMMCR1_RC8(x)                  ((x) & GENMASK(3, 0))
#define DDR_PHY_RDIMMCR1_RC8_M                   GENMASK(3, 0)
#define DDR_PHY_RDIMMCR1_RC8_X(x)                ((x) & GENMASK(3, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DCUAR */
#define DDR_PHY_DCUAR             __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 192, 0, 1, 4)

#define DDR_PHY_DCUAR_ATYPE(x)                   (((x) << 11) & GENMASK(11, 11))
#define DDR_PHY_DCUAR_ATYPE_M                    GENMASK(11, 11)
#define DDR_PHY_DCUAR_ATYPE_X(x)                 (((x) & GENMASK(11, 11)) >> 11)

#define DDR_PHY_DCUAR_INCA(x)                    (((x) << 10) & GENMASK(10, 10))
#define DDR_PHY_DCUAR_INCA_M                     GENMASK(10, 10)
#define DDR_PHY_DCUAR_INCA_X(x)                  (((x) & GENMASK(10, 10)) >> 10)

#define DDR_PHY_DCUAR_CSEL(x)                    (((x) << 8) & GENMASK(9, 8))
#define DDR_PHY_DCUAR_CSEL_M                     GENMASK(9, 8)
#define DDR_PHY_DCUAR_CSEL_X(x)                  (((x) & GENMASK(9, 8)) >> 8)

#define DDR_PHY_DCUAR_CSADDR(x)                  (((x) << 4) & GENMASK(7, 4))
#define DDR_PHY_DCUAR_CSADDR_M                   GENMASK(7, 4)
#define DDR_PHY_DCUAR_CSADDR_X(x)                (((x) & GENMASK(7, 4)) >> 4)

#define DDR_PHY_DCUAR_CWADDR(x)                  ((x) & GENMASK(3, 0))
#define DDR_PHY_DCUAR_CWADDR_M                   GENMASK(3, 0)
#define DDR_PHY_DCUAR_CWADDR_X(x)                ((x) & GENMASK(3, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DCUDR */
#define DDR_PHY_DCUDR             __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 196, 0, 1, 4)

/*      DDR_PHY:DDR3_2_PHY_PUB:DCURR */
#define DDR_PHY_DCURR             __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 200, 0, 1, 4)

#define DDR_PHY_DCURR_XCEN(x)                    (((x) << 23) & GENMASK(23, 23))
#define DDR_PHY_DCURR_XCEN_M                     GENMASK(23, 23)
#define DDR_PHY_DCURR_XCEN_X(x)                  (((x) & GENMASK(23, 23)) >> 23)

#define DDR_PHY_DCURR_RCEN(x)                    (((x) << 22) & GENMASK(22, 22))
#define DDR_PHY_DCURR_RCEN_M                     GENMASK(22, 22)
#define DDR_PHY_DCURR_RCEN_X(x)                  (((x) & GENMASK(22, 22)) >> 22)

#define DDR_PHY_DCURR_SCOF(x)                    (((x) << 21) & GENMASK(21, 21))
#define DDR_PHY_DCURR_SCOF_M                     GENMASK(21, 21)
#define DDR_PHY_DCURR_SCOF_X(x)                  (((x) & GENMASK(21, 21)) >> 21)

#define DDR_PHY_DCURR_SONF(x)                    (((x) << 20) & GENMASK(20, 20))
#define DDR_PHY_DCURR_SONF_M                     GENMASK(20, 20)
#define DDR_PHY_DCURR_SONF_X(x)                  (((x) & GENMASK(20, 20)) >> 20)

#define DDR_PHY_DCURR_DCURR_NFAIL(x)             (((x) << 12) & GENMASK(19, 12))
#define DDR_PHY_DCURR_DCURR_NFAIL_M              GENMASK(19, 12)
#define DDR_PHY_DCURR_DCURR_NFAIL_X(x)           (((x) & GENMASK(19, 12)) >> 12)

#define DDR_PHY_DCURR_EADDR(x)                   (((x) << 8) & GENMASK(11, 8))
#define DDR_PHY_DCURR_EADDR_M                    GENMASK(11, 8)
#define DDR_PHY_DCURR_EADDR_X(x)                 (((x) & GENMASK(11, 8)) >> 8)

#define DDR_PHY_DCURR_SADDR(x)                   (((x) << 4) & GENMASK(7, 4))
#define DDR_PHY_DCURR_SADDR_M                    GENMASK(7, 4)
#define DDR_PHY_DCURR_SADDR_X(x)                 (((x) & GENMASK(7, 4)) >> 4)

#define DDR_PHY_DCURR_DINST(x)                   ((x) & GENMASK(3, 0))
#define DDR_PHY_DCURR_DINST_M                    GENMASK(3, 0)
#define DDR_PHY_DCURR_DINST_X(x)                 ((x) & GENMASK(3, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DCULR */
#define DDR_PHY_DCULR             __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 204, 0, 1, 4)

#define DDR_PHY_DCULR_XLEADDR(x)                 (((x) << 28) & GENMASK(31, 28))
#define DDR_PHY_DCULR_XLEADDR_M                  GENMASK(31, 28)
#define DDR_PHY_DCULR_XLEADDR_X(x)               (((x) & GENMASK(31, 28)) >> 28)

#define DDR_PHY_DCULR_IDA(x)                     (((x) << 17) & GENMASK(17, 17))
#define DDR_PHY_DCULR_IDA_M                      GENMASK(17, 17)
#define DDR_PHY_DCULR_IDA_X(x)                   (((x) & GENMASK(17, 17)) >> 17)

#define DDR_PHY_DCULR_LINF(x)                    (((x) << 16) & GENMASK(16, 16))
#define DDR_PHY_DCULR_LINF_M                     GENMASK(16, 16)
#define DDR_PHY_DCULR_LINF_X(x)                  (((x) & GENMASK(16, 16)) >> 16)

#define DDR_PHY_DCULR_LCNT(x)                    (((x) << 8) & GENMASK(15, 8))
#define DDR_PHY_DCULR_LCNT_M                     GENMASK(15, 8)
#define DDR_PHY_DCULR_LCNT_X(x)                  (((x) & GENMASK(15, 8)) >> 8)

#define DDR_PHY_DCULR_LEADDR(x)                  (((x) << 4) & GENMASK(7, 4))
#define DDR_PHY_DCULR_LEADDR_M                   GENMASK(7, 4)
#define DDR_PHY_DCULR_LEADDR_X(x)                (((x) & GENMASK(7, 4)) >> 4)

#define DDR_PHY_DCULR_LSADDR(x)                  ((x) & GENMASK(3, 0))
#define DDR_PHY_DCULR_LSADDR_M                   GENMASK(3, 0)
#define DDR_PHY_DCULR_LSADDR_X(x)                ((x) & GENMASK(3, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DCUGCR */
#define DDR_PHY_DCUGCR            __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 208, 0, 1, 4)

#define DDR_PHY_DCUGCR_RCSW(x)                   ((x) & GENMASK(15, 0))
#define DDR_PHY_DCUGCR_RCSW_M                    GENMASK(15, 0)
#define DDR_PHY_DCUGCR_RCSW_X(x)                 ((x) & GENMASK(15, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DCUTPR */
#define DDR_PHY_DCUTPR            __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 212, 0, 1, 4)

#define DDR_PHY_DCUTPR_TDCUT3(x)                 (((x) << 24) & GENMASK(31, 24))
#define DDR_PHY_DCUTPR_TDCUT3_M                  GENMASK(31, 24)
#define DDR_PHY_DCUTPR_TDCUT3_X(x)               (((x) & GENMASK(31, 24)) >> 24)

#define DDR_PHY_DCUTPR_TDCUT2(x)                 (((x) << 16) & GENMASK(23, 16))
#define DDR_PHY_DCUTPR_TDCUT2_M                  GENMASK(23, 16)
#define DDR_PHY_DCUTPR_TDCUT2_X(x)               (((x) & GENMASK(23, 16)) >> 16)

#define DDR_PHY_DCUTPR_TDCUT1(x)                 (((x) << 8) & GENMASK(15, 8))
#define DDR_PHY_DCUTPR_TDCUT1_M                  GENMASK(15, 8)
#define DDR_PHY_DCUTPR_TDCUT1_X(x)               (((x) & GENMASK(15, 8)) >> 8)

#define DDR_PHY_DCUTPR_TDCUT0(x)                 ((x) & GENMASK(7, 0))
#define DDR_PHY_DCUTPR_TDCUT0_M                  GENMASK(7, 0)
#define DDR_PHY_DCUTPR_TDCUT0_X(x)               ((x) & GENMASK(7, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DCUSR0 */
#define DDR_PHY_DCUSR0            __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 216, 0, 1, 4)

#define DDR_PHY_DCUSR0_CFULL(x)                  (((x) << 2) & GENMASK(2, 2))
#define DDR_PHY_DCUSR0_CFULL_M                   GENMASK(2, 2)
#define DDR_PHY_DCUSR0_CFULL_X(x)                (((x) & GENMASK(2, 2)) >> 2)

#define DDR_PHY_DCUSR0_CFAIL(x)                  (((x) << 1) & GENMASK(1, 1))
#define DDR_PHY_DCUSR0_CFAIL_M                   GENMASK(1, 1)
#define DDR_PHY_DCUSR0_CFAIL_X(x)                (((x) & GENMASK(1, 1)) >> 1)

#define DDR_PHY_DCUSR0_RDONE(x)                  ((x) & GENMASK(0, 0))
#define DDR_PHY_DCUSR0_RDONE_M                   GENMASK(0, 0)
#define DDR_PHY_DCUSR0_RDONE_X(x)                ((x) & GENMASK(0, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DCUSR1 */
#define DDR_PHY_DCUSR1            __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 220, 0, 1, 4)

#define DDR_PHY_DCUSR1_LPCNT(x)                  (((x) << 24) & GENMASK(31, 24))
#define DDR_PHY_DCUSR1_LPCNT_M                   GENMASK(31, 24)
#define DDR_PHY_DCUSR1_LPCNT_X(x)                (((x) & GENMASK(31, 24)) >> 24)

#define DDR_PHY_DCUSR1_FLCNT(x)                  (((x) << 16) & GENMASK(23, 16))
#define DDR_PHY_DCUSR1_FLCNT_M                   GENMASK(23, 16)
#define DDR_PHY_DCUSR1_FLCNT_X(x)                (((x) & GENMASK(23, 16)) >> 16)

#define DDR_PHY_DCUSR1_RDCNT(x)                  ((x) & GENMASK(15, 0))
#define DDR_PHY_DCUSR1_RDCNT_M                   GENMASK(15, 0)
#define DDR_PHY_DCUSR1_RDCNT_X(x)                ((x) & GENMASK(15, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:BISTRR */
#define DDR_PHY_BISTRR            __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 256, 0, 1, 4)

#define DDR_PHY_BISTRR_BCCSEL(x)                 (((x) << 25) & GENMASK(26, 25))
#define DDR_PHY_BISTRR_BCCSEL_M                  GENMASK(26, 25)
#define DDR_PHY_BISTRR_BCCSEL_X(x)               (((x) & GENMASK(26, 25)) >> 25)

#define DDR_PHY_BISTRR_BCKSEL(x)                 (((x) << 23) & GENMASK(24, 23))
#define DDR_PHY_BISTRR_BCKSEL_M                  GENMASK(24, 23)
#define DDR_PHY_BISTRR_BCKSEL_X(x)               (((x) & GENMASK(24, 23)) >> 23)

#define DDR_PHY_BISTRR_BDXSEL(x)                 (((x) << 19) & GENMASK(22, 19))
#define DDR_PHY_BISTRR_BDXSEL_M                  GENMASK(22, 19)
#define DDR_PHY_BISTRR_BDXSEL_X(x)               (((x) & GENMASK(22, 19)) >> 19)

#define DDR_PHY_BISTRR_BDPAT(x)                  (((x) << 17) & GENMASK(18, 17))
#define DDR_PHY_BISTRR_BDPAT_M                   GENMASK(18, 17)
#define DDR_PHY_BISTRR_BDPAT_X(x)                (((x) & GENMASK(18, 17)) >> 17)

#define DDR_PHY_BISTRR_BDMEN(x)                  (((x) << 16) & GENMASK(16, 16))
#define DDR_PHY_BISTRR_BDMEN_M                   GENMASK(16, 16)
#define DDR_PHY_BISTRR_BDMEN_X(x)                (((x) & GENMASK(16, 16)) >> 16)

#define DDR_PHY_BISTRR_BACEN(x)                  (((x) << 15) & GENMASK(15, 15))
#define DDR_PHY_BISTRR_BACEN_M                   GENMASK(15, 15)
#define DDR_PHY_BISTRR_BACEN_X(x)                (((x) & GENMASK(15, 15)) >> 15)

#define DDR_PHY_BISTRR_BDXEN(x)                  (((x) << 14) & GENMASK(14, 14))
#define DDR_PHY_BISTRR_BDXEN_M                   GENMASK(14, 14)
#define DDR_PHY_BISTRR_BDXEN_X(x)                (((x) & GENMASK(14, 14)) >> 14)

#define DDR_PHY_BISTRR_BSONF(x)                  (((x) << 13) & GENMASK(13, 13))
#define DDR_PHY_BISTRR_BSONF_M                   GENMASK(13, 13)
#define DDR_PHY_BISTRR_BSONF_X(x)                (((x) & GENMASK(13, 13)) >> 13)

#define DDR_PHY_BISTRR_BISTRR_NFAIL(x)           (((x) << 5) & GENMASK(12, 5))
#define DDR_PHY_BISTRR_BISTRR_NFAIL_M            GENMASK(12, 5)
#define DDR_PHY_BISTRR_BISTRR_NFAIL_X(x)         (((x) & GENMASK(12, 5)) >> 5)

#define DDR_PHY_BISTRR_BINF(x)                   (((x) << 4) & GENMASK(4, 4))
#define DDR_PHY_BISTRR_BINF_M                    GENMASK(4, 4)
#define DDR_PHY_BISTRR_BINF_X(x)                 (((x) & GENMASK(4, 4)) >> 4)

#define DDR_PHY_BISTRR_BMODE(x)                  (((x) << 3) & GENMASK(3, 3))
#define DDR_PHY_BISTRR_BMODE_M                   GENMASK(3, 3)
#define DDR_PHY_BISTRR_BMODE_X(x)                (((x) & GENMASK(3, 3)) >> 3)

#define DDR_PHY_BISTRR_BINST(x)                  ((x) & GENMASK(2, 0))
#define DDR_PHY_BISTRR_BINST_M                   GENMASK(2, 0)
#define DDR_PHY_BISTRR_BINST_X(x)                ((x) & GENMASK(2, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:BISTWCR */
#define DDR_PHY_BISTWCR           __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 260, 0, 1, 4)

#define DDR_PHY_BISTWCR_BWCNT(x)                 ((x) & GENMASK(15, 0))
#define DDR_PHY_BISTWCR_BWCNT_M                  GENMASK(15, 0)
#define DDR_PHY_BISTWCR_BWCNT_X(x)               ((x) & GENMASK(15, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:BISTMSKR0 */
#define DDR_PHY_BISTMSKR0         __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 264, 0, 1, 4)

#define DDR_PHY_BISTMSKR0_ODTMSK(x)              (((x) << 28) & GENMASK(31, 28))
#define DDR_PHY_BISTMSKR0_ODTMSK_M               GENMASK(31, 28)
#define DDR_PHY_BISTMSKR0_ODTMSK_X(x)            (((x) & GENMASK(31, 28)) >> 28)

#define DDR_PHY_BISTMSKR0_CSMSK(x)               (((x) << 24) & GENMASK(27, 24))
#define DDR_PHY_BISTMSKR0_CSMSK_M                GENMASK(27, 24)
#define DDR_PHY_BISTMSKR0_CSMSK_X(x)             (((x) & GENMASK(27, 24)) >> 24)

#define DDR_PHY_BISTMSKR0_CKEMSK(x)              (((x) << 20) & GENMASK(23, 20))
#define DDR_PHY_BISTMSKR0_CKEMSK_M               GENMASK(23, 20)
#define DDR_PHY_BISTMSKR0_CKEMSK_X(x)            (((x) & GENMASK(23, 20)) >> 20)

#define DDR_PHY_BISTMSKR0_WEMSK(x)               (((x) << 19) & GENMASK(19, 19))
#define DDR_PHY_BISTMSKR0_WEMSK_M                GENMASK(19, 19)
#define DDR_PHY_BISTMSKR0_WEMSK_X(x)             (((x) & GENMASK(19, 19)) >> 19)

#define DDR_PHY_BISTMSKR0_BAMSK(x)               (((x) << 16) & GENMASK(18, 16))
#define DDR_PHY_BISTMSKR0_BAMSK_M                GENMASK(18, 16)
#define DDR_PHY_BISTMSKR0_BAMSK_X(x)             (((x) & GENMASK(18, 16)) >> 16)

#define DDR_PHY_BISTMSKR0_AMSK(x)                ((x) & GENMASK(15, 0))
#define DDR_PHY_BISTMSKR0_AMSK_M                 GENMASK(15, 0)
#define DDR_PHY_BISTMSKR0_AMSK_X(x)              ((x) & GENMASK(15, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:BISTMSKR1 */
#define DDR_PHY_BISTMSKR1         __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 268, 0, 1, 4)

#define DDR_PHY_BISTMSKR1_DMMSK(x)               (((x) << 28) & GENMASK(31, 28))
#define DDR_PHY_BISTMSKR1_DMMSK_M                GENMASK(31, 28)
#define DDR_PHY_BISTMSKR1_DMMSK_X(x)             (((x) & GENMASK(31, 28)) >> 28)

#define DDR_PHY_BISTMSKR1_PARMSK(x)              (((x) << 27) & GENMASK(27, 27))
#define DDR_PHY_BISTMSKR1_PARMSK_M               GENMASK(27, 27)
#define DDR_PHY_BISTMSKR1_PARMSK_X(x)            (((x) & GENMASK(27, 27)) >> 27)

#define DDR_PHY_BISTMSKR1_CASMSK(x)              (((x) << 1) & GENMASK(1, 1))
#define DDR_PHY_BISTMSKR1_CASMSK_M               GENMASK(1, 1)
#define DDR_PHY_BISTMSKR1_CASMSK_X(x)            (((x) & GENMASK(1, 1)) >> 1)

#define DDR_PHY_BISTMSKR1_RASMSK(x)              ((x) & GENMASK(0, 0))
#define DDR_PHY_BISTMSKR1_RASMSK_M               GENMASK(0, 0)
#define DDR_PHY_BISTMSKR1_RASMSK_X(x)            ((x) & GENMASK(0, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:BISTMSKR2 */
#define DDR_PHY_BISTMSKR2         __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 272, 0, 1, 4)

/*      DDR_PHY:DDR3_2_PHY_PUB:BISTLSR */
#define DDR_PHY_BISTLSR           __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 276, 0, 1, 4)

/*      DDR_PHY:DDR3_2_PHY_PUB:BISTAR0 */
#define DDR_PHY_BISTAR0           __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 280, 0, 1, 4)

#define DDR_PHY_BISTAR0_BBANK(x)                 (((x) << 28) & GENMASK(31, 28))
#define DDR_PHY_BISTAR0_BBANK_M                  GENMASK(31, 28)
#define DDR_PHY_BISTAR0_BBANK_X(x)               (((x) & GENMASK(31, 28)) >> 28)

#define DDR_PHY_BISTAR0_BROW(x)                  (((x) << 12) & GENMASK(27, 12))
#define DDR_PHY_BISTAR0_BROW_M                   GENMASK(27, 12)
#define DDR_PHY_BISTAR0_BROW_X(x)                (((x) & GENMASK(27, 12)) >> 12)

#define DDR_PHY_BISTAR0_BCOL(x)                  ((x) & GENMASK(11, 0))
#define DDR_PHY_BISTAR0_BCOL_M                   GENMASK(11, 0)
#define DDR_PHY_BISTAR0_BCOL_X(x)                ((x) & GENMASK(11, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:BISTAR1 */
#define DDR_PHY_BISTAR1           __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 284, 0, 1, 4)

#define DDR_PHY_BISTAR1_BAINC(x)                 (((x) << 4) & GENMASK(15, 4))
#define DDR_PHY_BISTAR1_BAINC_M                  GENMASK(15, 4)
#define DDR_PHY_BISTAR1_BAINC_X(x)               (((x) & GENMASK(15, 4)) >> 4)

#define DDR_PHY_BISTAR1_BMRANK(x)                (((x) << 2) & GENMASK(3, 2))
#define DDR_PHY_BISTAR1_BMRANK_M                 GENMASK(3, 2)
#define DDR_PHY_BISTAR1_BMRANK_X(x)              (((x) & GENMASK(3, 2)) >> 2)

#define DDR_PHY_BISTAR1_BRANK(x)                 ((x) & GENMASK(1, 0))
#define DDR_PHY_BISTAR1_BRANK_M                  GENMASK(1, 0)
#define DDR_PHY_BISTAR1_BRANK_X(x)               ((x) & GENMASK(1, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:BISTAR2 */
#define DDR_PHY_BISTAR2           __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 288, 0, 1, 4)

#define DDR_PHY_BISTAR2_BMBANK(x)                (((x) << 28) & GENMASK(30, 28))
#define DDR_PHY_BISTAR2_BMBANK_M                 GENMASK(30, 28)
#define DDR_PHY_BISTAR2_BMBANK_X(x)              (((x) & GENMASK(30, 28)) >> 28)

#define DDR_PHY_BISTAR2_BMROW(x)                 (((x) << 12) & GENMASK(27, 12))
#define DDR_PHY_BISTAR2_BMROW_M                  GENMASK(27, 12)
#define DDR_PHY_BISTAR2_BMROW_X(x)               (((x) & GENMASK(27, 12)) >> 12)

#define DDR_PHY_BISTAR2_BMCOL(x)                 ((x) & GENMASK(11, 0))
#define DDR_PHY_BISTAR2_BMCOL_M                  GENMASK(11, 0)
#define DDR_PHY_BISTAR2_BMCOL_X(x)               ((x) & GENMASK(11, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:BISTUDPR */
#define DDR_PHY_BISTUDPR          __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 292, 0, 1, 4)

#define DDR_PHY_BISTUDPR_BUDP1(x)                (((x) << 16) & GENMASK(31, 16))
#define DDR_PHY_BISTUDPR_BUDP1_M                 GENMASK(31, 16)
#define DDR_PHY_BISTUDPR_BUDP1_X(x)              (((x) & GENMASK(31, 16)) >> 16)

#define DDR_PHY_BISTUDPR_BUDP0(x)                ((x) & GENMASK(15, 0))
#define DDR_PHY_BISTUDPR_BUDP0_M                 GENMASK(15, 0)
#define DDR_PHY_BISTUDPR_BUDP0_X(x)              ((x) & GENMASK(15, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:BISTGSR */
#define DDR_PHY_BISTGSR           __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 296, 0, 1, 4)

#define DDR_PHY_BISTGSR_CASBER(x)                (((x) << 30) & GENMASK(31, 30))
#define DDR_PHY_BISTGSR_CASBER_M                 GENMASK(31, 30)
#define DDR_PHY_BISTGSR_CASBER_X(x)              (((x) & GENMASK(31, 30)) >> 30)

#define DDR_PHY_BISTGSR_RASBER(x)                (((x) << 28) & GENMASK(29, 28))
#define DDR_PHY_BISTGSR_RASBER_M                 GENMASK(29, 28)
#define DDR_PHY_BISTGSR_RASBER_X(x)              (((x) & GENMASK(29, 28)) >> 28)

#define DDR_PHY_BISTGSR_DMBER(x)                 (((x) << 20) & GENMASK(27, 20))
#define DDR_PHY_BISTGSR_DMBER_M                  GENMASK(27, 20)
#define DDR_PHY_BISTGSR_DMBER_X(x)               (((x) & GENMASK(27, 20)) >> 20)

#define DDR_PHY_BISTGSR_PARBER(x)                (((x) << 16) & GENMASK(17, 16))
#define DDR_PHY_BISTGSR_PARBER_M                 GENMASK(17, 16)
#define DDR_PHY_BISTGSR_PARBER_X(x)              (((x) & GENMASK(17, 16)) >> 16)

#define DDR_PHY_BISTGSR_BDXERR(x)                (((x) << 2) & GENMASK(2, 2))
#define DDR_PHY_BISTGSR_BDXERR_M                 GENMASK(2, 2)
#define DDR_PHY_BISTGSR_BDXERR_X(x)              (((x) & GENMASK(2, 2)) >> 2)

#define DDR_PHY_BISTGSR_BACERR(x)                (((x) << 1) & GENMASK(1, 1))
#define DDR_PHY_BISTGSR_BACERR_M                 GENMASK(1, 1)
#define DDR_PHY_BISTGSR_BACERR_X(x)              (((x) & GENMASK(1, 1)) >> 1)

#define DDR_PHY_BISTGSR_BDONE(x)                 ((x) & GENMASK(0, 0))
#define DDR_PHY_BISTGSR_BDONE_M                  GENMASK(0, 0)
#define DDR_PHY_BISTGSR_BDONE_X(x)               ((x) & GENMASK(0, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:BISTWER */
#define DDR_PHY_BISTWER           __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 300, 0, 1, 4)

#define DDR_PHY_BISTWER_DXWER(x)                 (((x) << 16) & GENMASK(31, 16))
#define DDR_PHY_BISTWER_DXWER_M                  GENMASK(31, 16)
#define DDR_PHY_BISTWER_DXWER_X(x)               (((x) & GENMASK(31, 16)) >> 16)

#define DDR_PHY_BISTWER_ACWER(x)                 ((x) & GENMASK(15, 0))
#define DDR_PHY_BISTWER_ACWER_M                  GENMASK(15, 0)
#define DDR_PHY_BISTWER_ACWER_X(x)               ((x) & GENMASK(15, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:BISTBER0 */
#define DDR_PHY_BISTBER0          __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 304, 0, 1, 4)

/*      DDR_PHY:DDR3_2_PHY_PUB:BISTBER1 */
#define DDR_PHY_BISTBER1          __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 308, 0, 1, 4)

#define DDR_PHY_BISTBER1_ODTBER(x)               (((x) << 24) & GENMASK(31, 24))
#define DDR_PHY_BISTBER1_ODTBER_M                GENMASK(31, 24)
#define DDR_PHY_BISTBER1_ODTBER_X(x)             (((x) & GENMASK(31, 24)) >> 24)

#define DDR_PHY_BISTBER1_CSBER(x)                (((x) << 16) & GENMASK(23, 16))
#define DDR_PHY_BISTBER1_CSBER_M                 GENMASK(23, 16)
#define DDR_PHY_BISTBER1_CSBER_X(x)              (((x) & GENMASK(23, 16)) >> 16)

#define DDR_PHY_BISTBER1_CKEBER(x)               (((x) << 8) & GENMASK(15, 8))
#define DDR_PHY_BISTBER1_CKEBER_M                GENMASK(15, 8)
#define DDR_PHY_BISTBER1_CKEBER_X(x)             (((x) & GENMASK(15, 8)) >> 8)

#define DDR_PHY_BISTBER1_WEBER(x)                (((x) << 6) & GENMASK(7, 6))
#define DDR_PHY_BISTBER1_WEBER_M                 GENMASK(7, 6)
#define DDR_PHY_BISTBER1_WEBER_X(x)              (((x) & GENMASK(7, 6)) >> 6)

#define DDR_PHY_BISTBER1_BABER(x)                ((x) & GENMASK(5, 0))
#define DDR_PHY_BISTBER1_BABER_M                 GENMASK(5, 0)
#define DDR_PHY_BISTBER1_BABER_X(x)              ((x) & GENMASK(5, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:BISTBER2 */
#define DDR_PHY_BISTBER2          __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 312, 0, 1, 4)

/*      DDR_PHY:DDR3_2_PHY_PUB:BISTBER3 */
#define DDR_PHY_BISTBER3          __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 316, 0, 1, 4)

/*      DDR_PHY:DDR3_2_PHY_PUB:BISTWCSR */
#define DDR_PHY_BISTWCSR          __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 320, 0, 1, 4)

#define DDR_PHY_BISTWCSR_DXWCNT(x)               (((x) << 16) & GENMASK(31, 16))
#define DDR_PHY_BISTWCSR_DXWCNT_M                GENMASK(31, 16)
#define DDR_PHY_BISTWCSR_DXWCNT_X(x)             (((x) & GENMASK(31, 16)) >> 16)

#define DDR_PHY_BISTWCSR_ACWCNT(x)               ((x) & GENMASK(15, 0))
#define DDR_PHY_BISTWCSR_ACWCNT_M                GENMASK(15, 0)
#define DDR_PHY_BISTWCSR_ACWCNT_X(x)             ((x) & GENMASK(15, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:BISTFWR0 */
#define DDR_PHY_BISTFWR0          __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 324, 0, 1, 4)

#define DDR_PHY_BISTFWR0_ODTWEBS(x)              (((x) << 28) & GENMASK(31, 28))
#define DDR_PHY_BISTFWR0_ODTWEBS_M               GENMASK(31, 28)
#define DDR_PHY_BISTFWR0_ODTWEBS_X(x)            (((x) & GENMASK(31, 28)) >> 28)

#define DDR_PHY_BISTFWR0_CSWEBS(x)               (((x) << 24) & GENMASK(27, 24))
#define DDR_PHY_BISTFWR0_CSWEBS_M                GENMASK(27, 24)
#define DDR_PHY_BISTFWR0_CSWEBS_X(x)             (((x) & GENMASK(27, 24)) >> 24)

#define DDR_PHY_BISTFWR0_CKEWEBS(x)              (((x) << 20) & GENMASK(23, 20))
#define DDR_PHY_BISTFWR0_CKEWEBS_M               GENMASK(23, 20)
#define DDR_PHY_BISTFWR0_CKEWEBS_X(x)            (((x) & GENMASK(23, 20)) >> 20)

#define DDR_PHY_BISTFWR0_WEWEBS(x)               (((x) << 19) & GENMASK(19, 19))
#define DDR_PHY_BISTFWR0_WEWEBS_M                GENMASK(19, 19)
#define DDR_PHY_BISTFWR0_WEWEBS_X(x)             (((x) & GENMASK(19, 19)) >> 19)

#define DDR_PHY_BISTFWR0_BAWEBS(x)               (((x) << 16) & GENMASK(18, 16))
#define DDR_PHY_BISTFWR0_BAWEBS_M                GENMASK(18, 16)
#define DDR_PHY_BISTFWR0_BAWEBS_X(x)             (((x) & GENMASK(18, 16)) >> 16)

#define DDR_PHY_BISTFWR0_AWEBS(x)                ((x) & GENMASK(15, 0))
#define DDR_PHY_BISTFWR0_AWEBS_M                 GENMASK(15, 0)
#define DDR_PHY_BISTFWR0_AWEBS_X(x)              ((x) & GENMASK(15, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:BISTFWR1 */
#define DDR_PHY_BISTFWR1          __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 328, 0, 1, 4)

#define DDR_PHY_BISTFWR1_DMWEBS(x)               (((x) << 28) & GENMASK(31, 28))
#define DDR_PHY_BISTFWR1_DMWEBS_M                GENMASK(31, 28)
#define DDR_PHY_BISTFWR1_DMWEBS_X(x)             (((x) & GENMASK(31, 28)) >> 28)

#define DDR_PHY_BISTFWR1_PARWEBS(x)              (((x) << 26) & GENMASK(26, 26))
#define DDR_PHY_BISTFWR1_PARWEBS_M               GENMASK(26, 26)
#define DDR_PHY_BISTFWR1_PARWEBS_X(x)            (((x) & GENMASK(26, 26)) >> 26)

#define DDR_PHY_BISTFWR1_CASWEBS(x)              (((x) << 1) & GENMASK(1, 1))
#define DDR_PHY_BISTFWR1_CASWEBS_M               GENMASK(1, 1)
#define DDR_PHY_BISTFWR1_CASWEBS_X(x)            (((x) & GENMASK(1, 1)) >> 1)

#define DDR_PHY_BISTFWR1_RASWEBS(x)              ((x) & GENMASK(0, 0))
#define DDR_PHY_BISTFWR1_RASWEBS_M               GENMASK(0, 0)
#define DDR_PHY_BISTFWR1_RASWEBS_X(x)            ((x) & GENMASK(0, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:BISTFWR2 */
#define DDR_PHY_BISTFWR2          __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 332, 0, 1, 4)

/*      DDR_PHY:DDR3_2_PHY_PUB:AACR */
#define DDR_PHY_AACR              __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 372, 0, 1, 4)

#define DDR_PHY_AACR_AAOENC(x)                   (((x) << 31) & GENMASK(31, 31))
#define DDR_PHY_AACR_AAOENC_M                    GENMASK(31, 31)
#define DDR_PHY_AACR_AAOENC_X(x)                 (((x) & GENMASK(31, 31)) >> 31)

#define DDR_PHY_AACR_AAENC(x)                    (((x) << 30) & GENMASK(30, 30))
#define DDR_PHY_AACR_AAENC_M                     GENMASK(30, 30)
#define DDR_PHY_AACR_AAENC_X(x)                  (((x) & GENMASK(30, 30)) >> 30)

#define DDR_PHY_AACR_AATR(x)                     ((x) & GENMASK(29, 0))
#define DDR_PHY_AACR_AATR_M                      GENMASK(29, 0)
#define DDR_PHY_AACR_AATR_X(x)                   ((x) & GENMASK(29, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:ZQ0CR0 */
#define DDR_PHY_ZQ0CR0            __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 384, 0, 1, 4)

#define DDR_PHY_ZQ0CR0_ZQ0_ZQPD(x)               (((x) << 31) & GENMASK(31, 31))
#define DDR_PHY_ZQ0CR0_ZQ0_ZQPD_M                GENMASK(31, 31)
#define DDR_PHY_ZQ0CR0_ZQ0_ZQPD_X(x)             (((x) & GENMASK(31, 31)) >> 31)

#define DDR_PHY_ZQ0CR0_ZQ0_ZCALEN(x)             (((x) << 30) & GENMASK(30, 30))
#define DDR_PHY_ZQ0CR0_ZQ0_ZCALEN_M              GENMASK(30, 30)
#define DDR_PHY_ZQ0CR0_ZQ0_ZCALEN_X(x)           (((x) & GENMASK(30, 30)) >> 30)

#define DDR_PHY_ZQ0CR0_ZQ0_ZCALBYP(x)            (((x) << 29) & GENMASK(29, 29))
#define DDR_PHY_ZQ0CR0_ZQ0_ZCALBYP_M             GENMASK(29, 29)
#define DDR_PHY_ZQ0CR0_ZQ0_ZCALBYP_X(x)          (((x) & GENMASK(29, 29)) >> 29)

#define DDR_PHY_ZQ0CR0_ZQ0_ZDEN(x)               (((x) << 28) & GENMASK(28, 28))
#define DDR_PHY_ZQ0CR0_ZQ0_ZDEN_M                GENMASK(28, 28)
#define DDR_PHY_ZQ0CR0_ZQ0_ZDEN_X(x)             (((x) & GENMASK(28, 28)) >> 28)

#define DDR_PHY_ZQ0CR0_ZQ0_ZDATA(x)              ((x) & GENMASK(27, 0))
#define DDR_PHY_ZQ0CR0_ZQ0_ZDATA_M               GENMASK(27, 0)
#define DDR_PHY_ZQ0CR0_ZQ0_ZDATA_X(x)            ((x) & GENMASK(27, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:ZQ0CR1 */
#define DDR_PHY_ZQ0CR1            __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 388, 0, 1, 4)

#define DDR_PHY_ZQ0CR1_ZQ0_DFIPU1(x)             (((x) << 17) & GENMASK(17, 17))
#define DDR_PHY_ZQ0CR1_ZQ0_DFIPU1_M              GENMASK(17, 17)
#define DDR_PHY_ZQ0CR1_ZQ0_DFIPU1_X(x)           (((x) & GENMASK(17, 17)) >> 17)

#define DDR_PHY_ZQ0CR1_ZQ0_DFIPU0(x)             (((x) << 16) & GENMASK(16, 16))
#define DDR_PHY_ZQ0CR1_ZQ0_DFIPU0_M              GENMASK(16, 16)
#define DDR_PHY_ZQ0CR1_ZQ0_DFIPU0_X(x)           (((x) & GENMASK(16, 16)) >> 16)

#define DDR_PHY_ZQ0CR1_ZQ0_DFICCU(x)             (((x) << 14) & GENMASK(14, 14))
#define DDR_PHY_ZQ0CR1_ZQ0_DFICCU_M              GENMASK(14, 14)
#define DDR_PHY_ZQ0CR1_ZQ0_DFICCU_X(x)           (((x) & GENMASK(14, 14)) >> 14)

#define DDR_PHY_ZQ0CR1_ZQ0_DFICU1(x)             (((x) << 13) & GENMASK(13, 13))
#define DDR_PHY_ZQ0CR1_ZQ0_DFICU1_M              GENMASK(13, 13)
#define DDR_PHY_ZQ0CR1_ZQ0_DFICU1_X(x)           (((x) & GENMASK(13, 13)) >> 13)

#define DDR_PHY_ZQ0CR1_ZQ0_DFICU0(x)             (((x) << 12) & GENMASK(12, 12))
#define DDR_PHY_ZQ0CR1_ZQ0_DFICU0_M              GENMASK(12, 12)
#define DDR_PHY_ZQ0CR1_ZQ0_DFICU0_X(x)           (((x) & GENMASK(12, 12)) >> 12)

#define DDR_PHY_ZQ0CR1_ZQ0_ZPROG(x)              ((x) & GENMASK(7, 0))
#define DDR_PHY_ZQ0CR1_ZQ0_ZPROG_M               GENMASK(7, 0)
#define DDR_PHY_ZQ0CR1_ZQ0_ZPROG_X(x)            ((x) & GENMASK(7, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:ZQ0SR0 */
#define DDR_PHY_ZQ0SR0            __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 392, 0, 1, 4)

#define DDR_PHY_ZQ0SR0_ZQ0_ZDONE(x)              (((x) << 31) & GENMASK(31, 31))
#define DDR_PHY_ZQ0SR0_ZQ0_ZDONE_M               GENMASK(31, 31)
#define DDR_PHY_ZQ0SR0_ZQ0_ZDONE_X(x)            (((x) & GENMASK(31, 31)) >> 31)

#define DDR_PHY_ZQ0SR0_ZQ0_ZERR(x)               (((x) << 30) & GENMASK(30, 30))
#define DDR_PHY_ZQ0SR0_ZQ0_ZERR_M                GENMASK(30, 30)
#define DDR_PHY_ZQ0SR0_ZQ0_ZERR_X(x)             (((x) & GENMASK(30, 30)) >> 30)

#define DDR_PHY_ZQ0SR0_ZQ0_ZCTRL(x)              ((x) & GENMASK(27, 0))
#define DDR_PHY_ZQ0SR0_ZQ0_ZCTRL_M               GENMASK(27, 0)
#define DDR_PHY_ZQ0SR0_ZQ0_ZCTRL_X(x)            ((x) & GENMASK(27, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:ZQ0SR1 */
#define DDR_PHY_ZQ0SR1            __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 396, 0, 1, 4)

#define DDR_PHY_ZQ0SR1_ZQ0_OPU(x)                (((x) << 6) & GENMASK(7, 6))
#define DDR_PHY_ZQ0SR1_ZQ0_OPU_M                 GENMASK(7, 6)
#define DDR_PHY_ZQ0SR1_ZQ0_OPU_X(x)              (((x) & GENMASK(7, 6)) >> 6)

#define DDR_PHY_ZQ0SR1_ZQ0_OPD(x)                (((x) << 4) & GENMASK(5, 4))
#define DDR_PHY_ZQ0SR1_ZQ0_OPD_M                 GENMASK(5, 4)
#define DDR_PHY_ZQ0SR1_ZQ0_OPD_X(x)              (((x) & GENMASK(5, 4)) >> 4)

#define DDR_PHY_ZQ0SR1_ZQ0_ZPU(x)                (((x) << 2) & GENMASK(3, 2))
#define DDR_PHY_ZQ0SR1_ZQ0_ZPU_M                 GENMASK(3, 2)
#define DDR_PHY_ZQ0SR1_ZQ0_ZPU_X(x)              (((x) & GENMASK(3, 2)) >> 2)

#define DDR_PHY_ZQ0SR1_ZQ0_ZPD(x)                ((x) & GENMASK(1, 0))
#define DDR_PHY_ZQ0SR1_ZQ0_ZPD_M                 GENMASK(1, 0)
#define DDR_PHY_ZQ0SR1_ZQ0_ZPD_X(x)              ((x) & GENMASK(1, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:ZQ1CR0 */
#define DDR_PHY_ZQ1CR0            __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 400, 0, 1, 4)

#define DDR_PHY_ZQ1CR0_ZQ1_ZQPD(x)               (((x) << 31) & GENMASK(31, 31))
#define DDR_PHY_ZQ1CR0_ZQ1_ZQPD_M                GENMASK(31, 31)
#define DDR_PHY_ZQ1CR0_ZQ1_ZQPD_X(x)             (((x) & GENMASK(31, 31)) >> 31)

#define DDR_PHY_ZQ1CR0_ZQ1_ZCALEN(x)             (((x) << 30) & GENMASK(30, 30))
#define DDR_PHY_ZQ1CR0_ZQ1_ZCALEN_M              GENMASK(30, 30)
#define DDR_PHY_ZQ1CR0_ZQ1_ZCALEN_X(x)           (((x) & GENMASK(30, 30)) >> 30)

#define DDR_PHY_ZQ1CR0_ZQ1_ZCALBYP(x)            (((x) << 29) & GENMASK(29, 29))
#define DDR_PHY_ZQ1CR0_ZQ1_ZCALBYP_M             GENMASK(29, 29)
#define DDR_PHY_ZQ1CR0_ZQ1_ZCALBYP_X(x)          (((x) & GENMASK(29, 29)) >> 29)

#define DDR_PHY_ZQ1CR0_ZQ1_ZDEN(x)               (((x) << 28) & GENMASK(28, 28))
#define DDR_PHY_ZQ1CR0_ZQ1_ZDEN_M                GENMASK(28, 28)
#define DDR_PHY_ZQ1CR0_ZQ1_ZDEN_X(x)             (((x) & GENMASK(28, 28)) >> 28)

#define DDR_PHY_ZQ1CR0_ZQ1_ZDATA(x)              ((x) & GENMASK(27, 0))
#define DDR_PHY_ZQ1CR0_ZQ1_ZDATA_M               GENMASK(27, 0)
#define DDR_PHY_ZQ1CR0_ZQ1_ZDATA_X(x)            ((x) & GENMASK(27, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:ZQ1CR1 */
#define DDR_PHY_ZQ1CR1            __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 404, 0, 1, 4)

#define DDR_PHY_ZQ1CR1_ZQ1_DFIPU1(x)             (((x) << 17) & GENMASK(17, 17))
#define DDR_PHY_ZQ1CR1_ZQ1_DFIPU1_M              GENMASK(17, 17)
#define DDR_PHY_ZQ1CR1_ZQ1_DFIPU1_X(x)           (((x) & GENMASK(17, 17)) >> 17)

#define DDR_PHY_ZQ1CR1_ZQ1_DFIPU0(x)             (((x) << 16) & GENMASK(16, 16))
#define DDR_PHY_ZQ1CR1_ZQ1_DFIPU0_M              GENMASK(16, 16)
#define DDR_PHY_ZQ1CR1_ZQ1_DFIPU0_X(x)           (((x) & GENMASK(16, 16)) >> 16)

#define DDR_PHY_ZQ1CR1_ZQ1_DFICCU(x)             (((x) << 14) & GENMASK(14, 14))
#define DDR_PHY_ZQ1CR1_ZQ1_DFICCU_M              GENMASK(14, 14)
#define DDR_PHY_ZQ1CR1_ZQ1_DFICCU_X(x)           (((x) & GENMASK(14, 14)) >> 14)

#define DDR_PHY_ZQ1CR1_ZQ1_DFICU1(x)             (((x) << 13) & GENMASK(13, 13))
#define DDR_PHY_ZQ1CR1_ZQ1_DFICU1_M              GENMASK(13, 13)
#define DDR_PHY_ZQ1CR1_ZQ1_DFICU1_X(x)           (((x) & GENMASK(13, 13)) >> 13)

#define DDR_PHY_ZQ1CR1_ZQ1_DFICU0(x)             (((x) << 12) & GENMASK(12, 12))
#define DDR_PHY_ZQ1CR1_ZQ1_DFICU0_M              GENMASK(12, 12)
#define DDR_PHY_ZQ1CR1_ZQ1_DFICU0_X(x)           (((x) & GENMASK(12, 12)) >> 12)

#define DDR_PHY_ZQ1CR1_ZQ1_ZPROG(x)              ((x) & GENMASK(7, 0))
#define DDR_PHY_ZQ1CR1_ZQ1_ZPROG_M               GENMASK(7, 0)
#define DDR_PHY_ZQ1CR1_ZQ1_ZPROG_X(x)            ((x) & GENMASK(7, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:ZQ1SR0 */
#define DDR_PHY_ZQ1SR0            __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 408, 0, 1, 4)

#define DDR_PHY_ZQ1SR0_ZQ1_ZDONE(x)              (((x) << 31) & GENMASK(31, 31))
#define DDR_PHY_ZQ1SR0_ZQ1_ZDONE_M               GENMASK(31, 31)
#define DDR_PHY_ZQ1SR0_ZQ1_ZDONE_X(x)            (((x) & GENMASK(31, 31)) >> 31)

#define DDR_PHY_ZQ1SR0_ZQ1_ZERR(x)               (((x) << 30) & GENMASK(30, 30))
#define DDR_PHY_ZQ1SR0_ZQ1_ZERR_M                GENMASK(30, 30)
#define DDR_PHY_ZQ1SR0_ZQ1_ZERR_X(x)             (((x) & GENMASK(30, 30)) >> 30)

#define DDR_PHY_ZQ1SR0_ZQ1_ZCTRL(x)              ((x) & GENMASK(27, 0))
#define DDR_PHY_ZQ1SR0_ZQ1_ZCTRL_M               GENMASK(27, 0)
#define DDR_PHY_ZQ1SR0_ZQ1_ZCTRL_X(x)            ((x) & GENMASK(27, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:ZQ1SR1 */
#define DDR_PHY_ZQ1SR1            __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 412, 0, 1, 4)

#define DDR_PHY_ZQ1SR1_ZQ1_OPU(x)                (((x) << 6) & GENMASK(7, 6))
#define DDR_PHY_ZQ1SR1_ZQ1_OPU_M                 GENMASK(7, 6)
#define DDR_PHY_ZQ1SR1_ZQ1_OPU_X(x)              (((x) & GENMASK(7, 6)) >> 6)

#define DDR_PHY_ZQ1SR1_ZQ1_OPD(x)                (((x) << 4) & GENMASK(5, 4))
#define DDR_PHY_ZQ1SR1_ZQ1_OPD_M                 GENMASK(5, 4)
#define DDR_PHY_ZQ1SR1_ZQ1_OPD_X(x)              (((x) & GENMASK(5, 4)) >> 4)

#define DDR_PHY_ZQ1SR1_ZQ1_ZPU(x)                (((x) << 2) & GENMASK(3, 2))
#define DDR_PHY_ZQ1SR1_ZQ1_ZPU_M                 GENMASK(3, 2)
#define DDR_PHY_ZQ1SR1_ZQ1_ZPU_X(x)              (((x) & GENMASK(3, 2)) >> 2)

#define DDR_PHY_ZQ1SR1_ZQ1_ZPD(x)                ((x) & GENMASK(1, 0))
#define DDR_PHY_ZQ1SR1_ZQ1_ZPD_M                 GENMASK(1, 0)
#define DDR_PHY_ZQ1SR1_ZQ1_ZPD_X(x)              ((x) & GENMASK(1, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DX0GCR */
#define DDR_PHY_DX0GCR            __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 448, 0, 1, 4)

#define DDR_PHY_DX0GCR_DX0_CALBYP(x)             (((x) << 31) & GENMASK(31, 31))
#define DDR_PHY_DX0GCR_DX0_CALBYP_M              GENMASK(31, 31)
#define DDR_PHY_DX0GCR_DX0_CALBYP_X(x)           (((x) & GENMASK(31, 31)) >> 31)

#define DDR_PHY_DX0GCR_DX0_MDLEN(x)              (((x) << 30) & GENMASK(30, 30))
#define DDR_PHY_DX0GCR_DX0_MDLEN_M               GENMASK(30, 30)
#define DDR_PHY_DX0GCR_DX0_MDLEN_X(x)            (((x) & GENMASK(30, 30)) >> 30)

#define DDR_PHY_DX0GCR_DX0_WLRKEN(x)             (((x) << 26) & GENMASK(29, 26))
#define DDR_PHY_DX0GCR_DX0_WLRKEN_M              GENMASK(29, 26)
#define DDR_PHY_DX0GCR_DX0_WLRKEN_X(x)           (((x) & GENMASK(29, 26)) >> 26)

#define DDR_PHY_DX0GCR_DX0_PLLBYP(x)             (((x) << 19) & GENMASK(19, 19))
#define DDR_PHY_DX0GCR_DX0_PLLBYP_M              GENMASK(19, 19)
#define DDR_PHY_DX0GCR_DX0_PLLBYP_X(x)           (((x) & GENMASK(19, 19)) >> 19)

#define DDR_PHY_DX0GCR_DX0_GSHIFT(x)             (((x) << 18) & GENMASK(18, 18))
#define DDR_PHY_DX0GCR_DX0_GSHIFT_M              GENMASK(18, 18)
#define DDR_PHY_DX0GCR_DX0_GSHIFT_X(x)           (((x) & GENMASK(18, 18)) >> 18)

#define DDR_PHY_DX0GCR_DX0_PLLPD(x)              (((x) << 17) & GENMASK(17, 17))
#define DDR_PHY_DX0GCR_DX0_PLLPD_M               GENMASK(17, 17)
#define DDR_PHY_DX0GCR_DX0_PLLPD_X(x)            (((x) & GENMASK(17, 17)) >> 17)

#define DDR_PHY_DX0GCR_DX0_PLLRST(x)             (((x) << 16) & GENMASK(16, 16))
#define DDR_PHY_DX0GCR_DX0_PLLRST_M              GENMASK(16, 16)
#define DDR_PHY_DX0GCR_DX0_PLLRST_X(x)           (((x) & GENMASK(16, 16)) >> 16)

#define DDR_PHY_DX0GCR_DX0_DXOEO(x)              (((x) << 14) & GENMASK(15, 14))
#define DDR_PHY_DX0GCR_DX0_DXOEO_M               GENMASK(15, 14)
#define DDR_PHY_DX0GCR_DX0_DXOEO_X(x)            (((x) & GENMASK(15, 14)) >> 14)

#define DDR_PHY_DX0GCR_DX0_RTTOAL(x)             (((x) << 13) & GENMASK(13, 13))
#define DDR_PHY_DX0GCR_DX0_RTTOAL_M              GENMASK(13, 13)
#define DDR_PHY_DX0GCR_DX0_RTTOAL_X(x)           (((x) & GENMASK(13, 13)) >> 13)

#define DDR_PHY_DX0GCR_DX0_RTTOH(x)              (((x) << 11) & GENMASK(12, 11))
#define DDR_PHY_DX0GCR_DX0_RTTOH_M               GENMASK(12, 11)
#define DDR_PHY_DX0GCR_DX0_RTTOH_X(x)            (((x) & GENMASK(12, 11)) >> 11)

#define DDR_PHY_DX0GCR_DX0_DQRTT(x)              (((x) << 10) & GENMASK(10, 10))
#define DDR_PHY_DX0GCR_DX0_DQRTT_M               GENMASK(10, 10)
#define DDR_PHY_DX0GCR_DX0_DQRTT_X(x)            (((x) & GENMASK(10, 10)) >> 10)

#define DDR_PHY_DX0GCR_DX0_DQSRTT(x)             (((x) << 9) & GENMASK(9, 9))
#define DDR_PHY_DX0GCR_DX0_DQSRTT_M              GENMASK(9, 9)
#define DDR_PHY_DX0GCR_DX0_DQSRTT_X(x)           (((x) & GENMASK(9, 9)) >> 9)

#define DDR_PHY_DX0GCR_DX0_DSEN(x)               (((x) << 7) & GENMASK(8, 7))
#define DDR_PHY_DX0GCR_DX0_DSEN_M                GENMASK(8, 7)
#define DDR_PHY_DX0GCR_DX0_DSEN_X(x)             (((x) & GENMASK(8, 7)) >> 7)

#define DDR_PHY_DX0GCR_DX0_DQSRPD(x)             (((x) << 6) & GENMASK(6, 6))
#define DDR_PHY_DX0GCR_DX0_DQSRPD_M              GENMASK(6, 6)
#define DDR_PHY_DX0GCR_DX0_DQSRPD_X(x)           (((x) & GENMASK(6, 6)) >> 6)

#define DDR_PHY_DX0GCR_DX0_DXPDR(x)              (((x) << 5) & GENMASK(5, 5))
#define DDR_PHY_DX0GCR_DX0_DXPDR_M               GENMASK(5, 5)
#define DDR_PHY_DX0GCR_DX0_DXPDR_X(x)            (((x) & GENMASK(5, 5)) >> 5)

#define DDR_PHY_DX0GCR_DX0_DXPDD(x)              (((x) << 4) & GENMASK(4, 4))
#define DDR_PHY_DX0GCR_DX0_DXPDD_M               GENMASK(4, 4)
#define DDR_PHY_DX0GCR_DX0_DXPDD_X(x)            (((x) & GENMASK(4, 4)) >> 4)

#define DDR_PHY_DX0GCR_DX0_DXIOM(x)              (((x) << 3) & GENMASK(3, 3))
#define DDR_PHY_DX0GCR_DX0_DXIOM_M               GENMASK(3, 3)
#define DDR_PHY_DX0GCR_DX0_DXIOM_X(x)            (((x) & GENMASK(3, 3)) >> 3)

#define DDR_PHY_DX0GCR_DX0_DQODT(x)              (((x) << 2) & GENMASK(2, 2))
#define DDR_PHY_DX0GCR_DX0_DQODT_M               GENMASK(2, 2)
#define DDR_PHY_DX0GCR_DX0_DQODT_X(x)            (((x) & GENMASK(2, 2)) >> 2)

#define DDR_PHY_DX0GCR_DX0_DQSODT(x)             (((x) << 1) & GENMASK(1, 1))
#define DDR_PHY_DX0GCR_DX0_DQSODT_M              GENMASK(1, 1)
#define DDR_PHY_DX0GCR_DX0_DQSODT_X(x)           (((x) & GENMASK(1, 1)) >> 1)

#define DDR_PHY_DX0GCR_DX0_DXEN(x)               ((x) & GENMASK(0, 0))
#define DDR_PHY_DX0GCR_DX0_DXEN_M                GENMASK(0, 0)
#define DDR_PHY_DX0GCR_DX0_DXEN_X(x)             ((x) & GENMASK(0, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DX0GSR0 */
#define DDR_PHY_DX0GSR0           __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 452, 0, 1, 4)

#define DDR_PHY_DX0GSR0_DX0_WLDQ(x)              (((x) << 28) & GENMASK(28, 28))
#define DDR_PHY_DX0GSR0_DX0_WLDQ_M               GENMASK(28, 28)
#define DDR_PHY_DX0GSR0_DX0_WLDQ_X(x)            (((x) & GENMASK(28, 28)) >> 28)

#define DDR_PHY_DX0GSR0_DX0_QSGERR(x)            (((x) << 24) & GENMASK(27, 24))
#define DDR_PHY_DX0GSR0_DX0_QSGERR_M             GENMASK(27, 24)
#define DDR_PHY_DX0GSR0_DX0_QSGERR_X(x)          (((x) & GENMASK(27, 24)) >> 24)

#define DDR_PHY_DX0GSR0_DX0_GDQSPRD(x)           (((x) << 16) & GENMASK(23, 16))
#define DDR_PHY_DX0GSR0_DX0_GDQSPRD_M            GENMASK(23, 16)
#define DDR_PHY_DX0GSR0_DX0_GDQSPRD_X(x)         (((x) & GENMASK(23, 16)) >> 16)

#define DDR_PHY_DX0GSR0_DX0_DPLOCK(x)            (((x) << 15) & GENMASK(15, 15))
#define DDR_PHY_DX0GSR0_DX0_DPLOCK_M             GENMASK(15, 15)
#define DDR_PHY_DX0GSR0_DX0_DPLOCK_X(x)          (((x) & GENMASK(15, 15)) >> 15)

#define DDR_PHY_DX0GSR0_DX0_WLPRD(x)             (((x) << 7) & GENMASK(14, 7))
#define DDR_PHY_DX0GSR0_DX0_WLPRD_M              GENMASK(14, 7)
#define DDR_PHY_DX0GSR0_DX0_WLPRD_X(x)           (((x) & GENMASK(14, 7)) >> 7)

#define DDR_PHY_DX0GSR0_DX0_WLERR(x)             (((x) << 6) & GENMASK(6, 6))
#define DDR_PHY_DX0GSR0_DX0_WLERR_M              GENMASK(6, 6)
#define DDR_PHY_DX0GSR0_DX0_WLERR_X(x)           (((x) & GENMASK(6, 6)) >> 6)

#define DDR_PHY_DX0GSR0_DX0_WLDONE(x)            (((x) << 5) & GENMASK(5, 5))
#define DDR_PHY_DX0GSR0_DX0_WLDONE_M             GENMASK(5, 5)
#define DDR_PHY_DX0GSR0_DX0_WLDONE_X(x)          (((x) & GENMASK(5, 5)) >> 5)

#define DDR_PHY_DX0GSR0_DX0_WLCAL(x)             (((x) << 4) & GENMASK(4, 4))
#define DDR_PHY_DX0GSR0_DX0_WLCAL_M              GENMASK(4, 4)
#define DDR_PHY_DX0GSR0_DX0_WLCAL_X(x)           (((x) & GENMASK(4, 4)) >> 4)

#define DDR_PHY_DX0GSR0_DX0_GDQSCAL(x)           (((x) << 3) & GENMASK(3, 3))
#define DDR_PHY_DX0GSR0_DX0_GDQSCAL_M            GENMASK(3, 3)
#define DDR_PHY_DX0GSR0_DX0_GDQSCAL_X(x)         (((x) & GENMASK(3, 3)) >> 3)

#define DDR_PHY_DX0GSR0_DX0_RDQSCAL(x)           (((x) << 1) & GENMASK(1, 1))
#define DDR_PHY_DX0GSR0_DX0_RDQSCAL_M            GENMASK(1, 1)
#define DDR_PHY_DX0GSR0_DX0_RDQSCAL_X(x)         (((x) & GENMASK(1, 1)) >> 1)

#define DDR_PHY_DX0GSR0_DX0_WDQCAL(x)            ((x) & GENMASK(0, 0))
#define DDR_PHY_DX0GSR0_DX0_WDQCAL_M             GENMASK(0, 0)
#define DDR_PHY_DX0GSR0_DX0_WDQCAL_X(x)          ((x) & GENMASK(0, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DX0GSR1 */
#define DDR_PHY_DX0GSR1           __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 456, 0, 1, 4)

#define DDR_PHY_DX0GSR1_DX0_DLTCODE(x)           (((x) << 1) & GENMASK(24, 1))
#define DDR_PHY_DX0GSR1_DX0_DLTCODE_M            GENMASK(24, 1)
#define DDR_PHY_DX0GSR1_DX0_DLTCODE_X(x)         (((x) & GENMASK(24, 1)) >> 1)

#define DDR_PHY_DX0GSR1_DX0_DLTDONE(x)           ((x) & GENMASK(0, 0))
#define DDR_PHY_DX0GSR1_DX0_DLTDONE_M            GENMASK(0, 0)
#define DDR_PHY_DX0GSR1_DX0_DLTDONE_X(x)         ((x) & GENMASK(0, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DX0BDLR0 */
#define DDR_PHY_DX0BDLR0          __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 460, 0, 1, 4)

#define DDR_PHY_DX0BDLR0_DX0_DQ4WBD(x)           (((x) << 24) & GENMASK(29, 24))
#define DDR_PHY_DX0BDLR0_DX0_DQ4WBD_M            GENMASK(29, 24)
#define DDR_PHY_DX0BDLR0_DX0_DQ4WBD_X(x)         (((x) & GENMASK(29, 24)) >> 24)

#define DDR_PHY_DX0BDLR0_DX0_DQ3WBD(x)           (((x) << 18) & GENMASK(23, 18))
#define DDR_PHY_DX0BDLR0_DX0_DQ3WBD_M            GENMASK(23, 18)
#define DDR_PHY_DX0BDLR0_DX0_DQ3WBD_X(x)         (((x) & GENMASK(23, 18)) >> 18)

#define DDR_PHY_DX0BDLR0_DX0_DQ2WBD(x)           (((x) << 12) & GENMASK(17, 12))
#define DDR_PHY_DX0BDLR0_DX0_DQ2WBD_M            GENMASK(17, 12)
#define DDR_PHY_DX0BDLR0_DX0_DQ2WBD_X(x)         (((x) & GENMASK(17, 12)) >> 12)

#define DDR_PHY_DX0BDLR0_DX0_DQ1WBD(x)           (((x) << 6) & GENMASK(11, 6))
#define DDR_PHY_DX0BDLR0_DX0_DQ1WBD_M            GENMASK(11, 6)
#define DDR_PHY_DX0BDLR0_DX0_DQ1WBD_X(x)         (((x) & GENMASK(11, 6)) >> 6)

#define DDR_PHY_DX0BDLR0_DX0_DQ0WBD(x)           ((x) & GENMASK(5, 0))
#define DDR_PHY_DX0BDLR0_DX0_DQ0WBD_M            GENMASK(5, 0)
#define DDR_PHY_DX0BDLR0_DX0_DQ0WBD_X(x)         ((x) & GENMASK(5, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DX0BDLR1 */
#define DDR_PHY_DX0BDLR1          __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 464, 0, 1, 4)

#define DDR_PHY_DX0BDLR1_DX0_DSWBD(x)            (((x) << 24) & GENMASK(29, 24))
#define DDR_PHY_DX0BDLR1_DX0_DSWBD_M             GENMASK(29, 24)
#define DDR_PHY_DX0BDLR1_DX0_DSWBD_X(x)          (((x) & GENMASK(29, 24)) >> 24)

#define DDR_PHY_DX0BDLR1_DX0_DMWBD(x)            (((x) << 18) & GENMASK(23, 18))
#define DDR_PHY_DX0BDLR1_DX0_DMWBD_M             GENMASK(23, 18)
#define DDR_PHY_DX0BDLR1_DX0_DMWBD_X(x)          (((x) & GENMASK(23, 18)) >> 18)

#define DDR_PHY_DX0BDLR1_DX0_DQ7WBD(x)           (((x) << 12) & GENMASK(17, 12))
#define DDR_PHY_DX0BDLR1_DX0_DQ7WBD_M            GENMASK(17, 12)
#define DDR_PHY_DX0BDLR1_DX0_DQ7WBD_X(x)         (((x) & GENMASK(17, 12)) >> 12)

#define DDR_PHY_DX0BDLR1_DX0_DQ6WBD(x)           (((x) << 6) & GENMASK(11, 6))
#define DDR_PHY_DX0BDLR1_DX0_DQ6WBD_M            GENMASK(11, 6)
#define DDR_PHY_DX0BDLR1_DX0_DQ6WBD_X(x)         (((x) & GENMASK(11, 6)) >> 6)

#define DDR_PHY_DX0BDLR1_DX0_DQ5WBD(x)           ((x) & GENMASK(5, 0))
#define DDR_PHY_DX0BDLR1_DX0_DQ5WBD_M            GENMASK(5, 0)
#define DDR_PHY_DX0BDLR1_DX0_DQ5WBD_X(x)         ((x) & GENMASK(5, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DX0BDLR2 */
#define DDR_PHY_DX0BDLR2          __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 468, 0, 1, 4)

#define DDR_PHY_DX0BDLR2_DX0_DSRBD(x)            (((x) << 12) & GENMASK(17, 12))
#define DDR_PHY_DX0BDLR2_DX0_DSRBD_M             GENMASK(17, 12)
#define DDR_PHY_DX0BDLR2_DX0_DSRBD_X(x)          (((x) & GENMASK(17, 12)) >> 12)

#define DDR_PHY_DX0BDLR2_DX0_DQOEBD(x)           (((x) << 6) & GENMASK(11, 6))
#define DDR_PHY_DX0BDLR2_DX0_DQOEBD_M            GENMASK(11, 6)
#define DDR_PHY_DX0BDLR2_DX0_DQOEBD_X(x)         (((x) & GENMASK(11, 6)) >> 6)

#define DDR_PHY_DX0BDLR2_DX0_DSOEBD(x)           ((x) & GENMASK(5, 0))
#define DDR_PHY_DX0BDLR2_DX0_DSOEBD_M            GENMASK(5, 0)
#define DDR_PHY_DX0BDLR2_DX0_DSOEBD_X(x)         ((x) & GENMASK(5, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DX0BDLR3 */
#define DDR_PHY_DX0BDLR3          __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 472, 0, 1, 4)

#define DDR_PHY_DX0BDLR3_DX0_DQ4RBD(x)           (((x) << 24) & GENMASK(29, 24))
#define DDR_PHY_DX0BDLR3_DX0_DQ4RBD_M            GENMASK(29, 24)
#define DDR_PHY_DX0BDLR3_DX0_DQ4RBD_X(x)         (((x) & GENMASK(29, 24)) >> 24)

#define DDR_PHY_DX0BDLR3_DX0_DQ3RBD(x)           (((x) << 18) & GENMASK(23, 18))
#define DDR_PHY_DX0BDLR3_DX0_DQ3RBD_M            GENMASK(23, 18)
#define DDR_PHY_DX0BDLR3_DX0_DQ3RBD_X(x)         (((x) & GENMASK(23, 18)) >> 18)

#define DDR_PHY_DX0BDLR3_DX0_DQ2RBD(x)           (((x) << 12) & GENMASK(17, 12))
#define DDR_PHY_DX0BDLR3_DX0_DQ2RBD_M            GENMASK(17, 12)
#define DDR_PHY_DX0BDLR3_DX0_DQ2RBD_X(x)         (((x) & GENMASK(17, 12)) >> 12)

#define DDR_PHY_DX0BDLR3_DX0_DQ1RBD(x)           (((x) << 6) & GENMASK(11, 6))
#define DDR_PHY_DX0BDLR3_DX0_DQ1RBD_M            GENMASK(11, 6)
#define DDR_PHY_DX0BDLR3_DX0_DQ1RBD_X(x)         (((x) & GENMASK(11, 6)) >> 6)

#define DDR_PHY_DX0BDLR3_DX0_DQ0RBD(x)           ((x) & GENMASK(5, 0))
#define DDR_PHY_DX0BDLR3_DX0_DQ0RBD_M            GENMASK(5, 0)
#define DDR_PHY_DX0BDLR3_DX0_DQ0RBD_X(x)         ((x) & GENMASK(5, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DX0BDLR4 */
#define DDR_PHY_DX0BDLR4          __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 476, 0, 1, 4)

#define DDR_PHY_DX0BDLR4_DX0_DMRBD(x)            (((x) << 18) & GENMASK(23, 18))
#define DDR_PHY_DX0BDLR4_DX0_DMRBD_M             GENMASK(23, 18)
#define DDR_PHY_DX0BDLR4_DX0_DMRBD_X(x)          (((x) & GENMASK(23, 18)) >> 18)

#define DDR_PHY_DX0BDLR4_DX0_DQ7RBD(x)           (((x) << 12) & GENMASK(17, 12))
#define DDR_PHY_DX0BDLR4_DX0_DQ7RBD_M            GENMASK(17, 12)
#define DDR_PHY_DX0BDLR4_DX0_DQ7RBD_X(x)         (((x) & GENMASK(17, 12)) >> 12)

#define DDR_PHY_DX0BDLR4_DX0_DQ6RBD(x)           (((x) << 6) & GENMASK(11, 6))
#define DDR_PHY_DX0BDLR4_DX0_DQ6RBD_M            GENMASK(11, 6)
#define DDR_PHY_DX0BDLR4_DX0_DQ6RBD_X(x)         (((x) & GENMASK(11, 6)) >> 6)

#define DDR_PHY_DX0BDLR4_DX0_DQ5RBD(x)           ((x) & GENMASK(5, 0))
#define DDR_PHY_DX0BDLR4_DX0_DQ5RBD_M            GENMASK(5, 0)
#define DDR_PHY_DX0BDLR4_DX0_DQ5RBD_X(x)         ((x) & GENMASK(5, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DX0LCDLR0 */
#define DDR_PHY_DX0LCDLR0         __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 480, 0, 1, 4)

#define DDR_PHY_DX0LCDLR0_DX0_R3WLD(x)           (((x) << 24) & GENMASK(31, 24))
#define DDR_PHY_DX0LCDLR0_DX0_R3WLD_M            GENMASK(31, 24)
#define DDR_PHY_DX0LCDLR0_DX0_R3WLD_X(x)         (((x) & GENMASK(31, 24)) >> 24)

#define DDR_PHY_DX0LCDLR0_DX0_R2WLD(x)           (((x) << 16) & GENMASK(23, 16))
#define DDR_PHY_DX0LCDLR0_DX0_R2WLD_M            GENMASK(23, 16)
#define DDR_PHY_DX0LCDLR0_DX0_R2WLD_X(x)         (((x) & GENMASK(23, 16)) >> 16)

#define DDR_PHY_DX0LCDLR0_DX0_R1WLD(x)           (((x) << 8) & GENMASK(15, 8))
#define DDR_PHY_DX0LCDLR0_DX0_R1WLD_M            GENMASK(15, 8)
#define DDR_PHY_DX0LCDLR0_DX0_R1WLD_X(x)         (((x) & GENMASK(15, 8)) >> 8)

#define DDR_PHY_DX0LCDLR0_DX0_R0WLD(x)           ((x) & GENMASK(7, 0))
#define DDR_PHY_DX0LCDLR0_DX0_R0WLD_M            GENMASK(7, 0)
#define DDR_PHY_DX0LCDLR0_DX0_R0WLD_X(x)         ((x) & GENMASK(7, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DX0LCDLR1 */
#define DDR_PHY_DX0LCDLR1         __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 484, 0, 1, 4)

#define DDR_PHY_DX0LCDLR1_DX0_RDQSD(x)           (((x) << 8) & GENMASK(15, 8))
#define DDR_PHY_DX0LCDLR1_DX0_RDQSD_M            GENMASK(15, 8)
#define DDR_PHY_DX0LCDLR1_DX0_RDQSD_X(x)         (((x) & GENMASK(15, 8)) >> 8)

#define DDR_PHY_DX0LCDLR1_DX0_WDQD(x)            ((x) & GENMASK(7, 0))
#define DDR_PHY_DX0LCDLR1_DX0_WDQD_M             GENMASK(7, 0)
#define DDR_PHY_DX0LCDLR1_DX0_WDQD_X(x)          ((x) & GENMASK(7, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DX0LCDLR2 */
#define DDR_PHY_DX0LCDLR2         __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 488, 0, 1, 4)

#define DDR_PHY_DX0LCDLR2_DX0_R3DQSGD(x)         (((x) << 24) & GENMASK(31, 24))
#define DDR_PHY_DX0LCDLR2_DX0_R3DQSGD_M          GENMASK(31, 24)
#define DDR_PHY_DX0LCDLR2_DX0_R3DQSGD_X(x)       (((x) & GENMASK(31, 24)) >> 24)

#define DDR_PHY_DX0LCDLR2_DX0_R2DQSGD(x)         (((x) << 16) & GENMASK(23, 16))
#define DDR_PHY_DX0LCDLR2_DX0_R2DQSGD_M          GENMASK(23, 16)
#define DDR_PHY_DX0LCDLR2_DX0_R2DQSGD_X(x)       (((x) & GENMASK(23, 16)) >> 16)

#define DDR_PHY_DX0LCDLR2_DX0_R1DQSGD(x)         (((x) << 8) & GENMASK(15, 8))
#define DDR_PHY_DX0LCDLR2_DX0_R1DQSGD_M          GENMASK(15, 8)
#define DDR_PHY_DX0LCDLR2_DX0_R1DQSGD_X(x)       (((x) & GENMASK(15, 8)) >> 8)

#define DDR_PHY_DX0LCDLR2_DX0_R0DQSGD(x)         ((x) & GENMASK(7, 0))
#define DDR_PHY_DX0LCDLR2_DX0_R0DQSGD_M          GENMASK(7, 0)
#define DDR_PHY_DX0LCDLR2_DX0_R0DQSGD_X(x)       ((x) & GENMASK(7, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DX0MDLR */
#define DDR_PHY_DX0MDLR           __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 492, 0, 1, 4)

#define DDR_PHY_DX0MDLR_DX0_MDLD(x)              (((x) << 16) & GENMASK(23, 16))
#define DDR_PHY_DX0MDLR_DX0_MDLD_M               GENMASK(23, 16)
#define DDR_PHY_DX0MDLR_DX0_MDLD_X(x)            (((x) & GENMASK(23, 16)) >> 16)

#define DDR_PHY_DX0MDLR_DX0_TPRD(x)              (((x) << 8) & GENMASK(15, 8))
#define DDR_PHY_DX0MDLR_DX0_TPRD_M               GENMASK(15, 8)
#define DDR_PHY_DX0MDLR_DX0_TPRD_X(x)            (((x) & GENMASK(15, 8)) >> 8)

#define DDR_PHY_DX0MDLR_DX0_IPRD(x)              ((x) & GENMASK(7, 0))
#define DDR_PHY_DX0MDLR_DX0_IPRD_M               GENMASK(7, 0)
#define DDR_PHY_DX0MDLR_DX0_IPRD_X(x)            ((x) & GENMASK(7, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DX0GTR */
#define DDR_PHY_DX0GTR            __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 496, 0, 1, 4)

#define DDR_PHY_DX0GTR_DX0_WLSL(x)               (((x) << 12) & GENMASK(19, 12))
#define DDR_PHY_DX0GTR_DX0_WLSL_M                GENMASK(19, 12)
#define DDR_PHY_DX0GTR_DX0_WLSL_X(x)             (((x) & GENMASK(19, 12)) >> 12)

#define DDR_PHY_DX0GTR_DX0_DGSL(x)               ((x) & GENMASK(11, 0))
#define DDR_PHY_DX0GTR_DX0_DGSL_M                GENMASK(11, 0)
#define DDR_PHY_DX0GTR_DX0_DGSL_X(x)             ((x) & GENMASK(11, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DX0GSR2 */
#define DDR_PHY_DX0GSR2           __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 500, 0, 1, 4)

#define DDR_PHY_DX0GSR2_DX0_ESTAT(x)             (((x) << 8) & GENMASK(11, 8))
#define DDR_PHY_DX0GSR2_DX0_ESTAT_M              GENMASK(11, 8)
#define DDR_PHY_DX0GSR2_DX0_ESTAT_X(x)           (((x) & GENMASK(11, 8)) >> 8)

#define DDR_PHY_DX0GSR2_DX0_WEWN(x)              (((x) << 7) & GENMASK(7, 7))
#define DDR_PHY_DX0GSR2_DX0_WEWN_M               GENMASK(7, 7)
#define DDR_PHY_DX0GSR2_DX0_WEWN_X(x)            (((x) & GENMASK(7, 7)) >> 7)

#define DDR_PHY_DX0GSR2_DX0_WEERR(x)             (((x) << 6) & GENMASK(6, 6))
#define DDR_PHY_DX0GSR2_DX0_WEERR_M              GENMASK(6, 6)
#define DDR_PHY_DX0GSR2_DX0_WEERR_X(x)           (((x) & GENMASK(6, 6)) >> 6)

#define DDR_PHY_DX0GSR2_DX0_REWN(x)              (((x) << 5) & GENMASK(5, 5))
#define DDR_PHY_DX0GSR2_DX0_REWN_M               GENMASK(5, 5)
#define DDR_PHY_DX0GSR2_DX0_REWN_X(x)            (((x) & GENMASK(5, 5)) >> 5)

#define DDR_PHY_DX0GSR2_DX0_REERR(x)             (((x) << 4) & GENMASK(4, 4))
#define DDR_PHY_DX0GSR2_DX0_REERR_M              GENMASK(4, 4)
#define DDR_PHY_DX0GSR2_DX0_REERR_X(x)           (((x) & GENMASK(4, 4)) >> 4)

#define DDR_PHY_DX0GSR2_DX0_WDWN(x)              (((x) << 3) & GENMASK(3, 3))
#define DDR_PHY_DX0GSR2_DX0_WDWN_M               GENMASK(3, 3)
#define DDR_PHY_DX0GSR2_DX0_WDWN_X(x)            (((x) & GENMASK(3, 3)) >> 3)

#define DDR_PHY_DX0GSR2_DX0_WDERR(x)             (((x) << 2) & GENMASK(2, 2))
#define DDR_PHY_DX0GSR2_DX0_WDERR_M              GENMASK(2, 2)
#define DDR_PHY_DX0GSR2_DX0_WDERR_X(x)           (((x) & GENMASK(2, 2)) >> 2)

#define DDR_PHY_DX0GSR2_DX0_RDWN(x)              (((x) << 1) & GENMASK(1, 1))
#define DDR_PHY_DX0GSR2_DX0_RDWN_M               GENMASK(1, 1)
#define DDR_PHY_DX0GSR2_DX0_RDWN_X(x)            (((x) & GENMASK(1, 1)) >> 1)

#define DDR_PHY_DX0GSR2_DX0_RDERR(x)             ((x) & GENMASK(0, 0))
#define DDR_PHY_DX0GSR2_DX0_RDERR_M              GENMASK(0, 0)
#define DDR_PHY_DX0GSR2_DX0_RDERR_X(x)           ((x) & GENMASK(0, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DX1GCR */
#define DDR_PHY_DX1GCR            __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 512, 0, 1, 4)

#define DDR_PHY_DX1GCR_DX1_CALBYP(x)             (((x) << 31) & GENMASK(31, 31))
#define DDR_PHY_DX1GCR_DX1_CALBYP_M              GENMASK(31, 31)
#define DDR_PHY_DX1GCR_DX1_CALBYP_X(x)           (((x) & GENMASK(31, 31)) >> 31)

#define DDR_PHY_DX1GCR_DX1_MDLEN(x)              (((x) << 30) & GENMASK(30, 30))
#define DDR_PHY_DX1GCR_DX1_MDLEN_M               GENMASK(30, 30)
#define DDR_PHY_DX1GCR_DX1_MDLEN_X(x)            (((x) & GENMASK(30, 30)) >> 30)

#define DDR_PHY_DX1GCR_DX1_WLRKEN(x)             (((x) << 26) & GENMASK(29, 26))
#define DDR_PHY_DX1GCR_DX1_WLRKEN_M              GENMASK(29, 26)
#define DDR_PHY_DX1GCR_DX1_WLRKEN_X(x)           (((x) & GENMASK(29, 26)) >> 26)

#define DDR_PHY_DX1GCR_DX1_PLLBYP(x)             (((x) << 19) & GENMASK(19, 19))
#define DDR_PHY_DX1GCR_DX1_PLLBYP_M              GENMASK(19, 19)
#define DDR_PHY_DX1GCR_DX1_PLLBYP_X(x)           (((x) & GENMASK(19, 19)) >> 19)

#define DDR_PHY_DX1GCR_DX1_GSHIFT(x)             (((x) << 18) & GENMASK(18, 18))
#define DDR_PHY_DX1GCR_DX1_GSHIFT_M              GENMASK(18, 18)
#define DDR_PHY_DX1GCR_DX1_GSHIFT_X(x)           (((x) & GENMASK(18, 18)) >> 18)

#define DDR_PHY_DX1GCR_DX1_PLLPD(x)              (((x) << 17) & GENMASK(17, 17))
#define DDR_PHY_DX1GCR_DX1_PLLPD_M               GENMASK(17, 17)
#define DDR_PHY_DX1GCR_DX1_PLLPD_X(x)            (((x) & GENMASK(17, 17)) >> 17)

#define DDR_PHY_DX1GCR_DX1_PLLRST(x)             (((x) << 16) & GENMASK(16, 16))
#define DDR_PHY_DX1GCR_DX1_PLLRST_M              GENMASK(16, 16)
#define DDR_PHY_DX1GCR_DX1_PLLRST_X(x)           (((x) & GENMASK(16, 16)) >> 16)

#define DDR_PHY_DX1GCR_DX1_DXOEO(x)              (((x) << 14) & GENMASK(15, 14))
#define DDR_PHY_DX1GCR_DX1_DXOEO_M               GENMASK(15, 14)
#define DDR_PHY_DX1GCR_DX1_DXOEO_X(x)            (((x) & GENMASK(15, 14)) >> 14)

#define DDR_PHY_DX1GCR_DX1_RTTOAL(x)             (((x) << 13) & GENMASK(13, 13))
#define DDR_PHY_DX1GCR_DX1_RTTOAL_M              GENMASK(13, 13)
#define DDR_PHY_DX1GCR_DX1_RTTOAL_X(x)           (((x) & GENMASK(13, 13)) >> 13)

#define DDR_PHY_DX1GCR_DX1_RTTOH(x)              (((x) << 11) & GENMASK(12, 11))
#define DDR_PHY_DX1GCR_DX1_RTTOH_M               GENMASK(12, 11)
#define DDR_PHY_DX1GCR_DX1_RTTOH_X(x)            (((x) & GENMASK(12, 11)) >> 11)

#define DDR_PHY_DX1GCR_DX1_DQRTT(x)              (((x) << 10) & GENMASK(10, 10))
#define DDR_PHY_DX1GCR_DX1_DQRTT_M               GENMASK(10, 10)
#define DDR_PHY_DX1GCR_DX1_DQRTT_X(x)            (((x) & GENMASK(10, 10)) >> 10)

#define DDR_PHY_DX1GCR_DX1_DQSRTT(x)             (((x) << 9) & GENMASK(9, 9))
#define DDR_PHY_DX1GCR_DX1_DQSRTT_M              GENMASK(9, 9)
#define DDR_PHY_DX1GCR_DX1_DQSRTT_X(x)           (((x) & GENMASK(9, 9)) >> 9)

#define DDR_PHY_DX1GCR_DX1_DSEN(x)               (((x) << 7) & GENMASK(8, 7))
#define DDR_PHY_DX1GCR_DX1_DSEN_M                GENMASK(8, 7)
#define DDR_PHY_DX1GCR_DX1_DSEN_X(x)             (((x) & GENMASK(8, 7)) >> 7)

#define DDR_PHY_DX1GCR_DX1_DQSRPD(x)             (((x) << 6) & GENMASK(6, 6))
#define DDR_PHY_DX1GCR_DX1_DQSRPD_M              GENMASK(6, 6)
#define DDR_PHY_DX1GCR_DX1_DQSRPD_X(x)           (((x) & GENMASK(6, 6)) >> 6)

#define DDR_PHY_DX1GCR_DX1_DXPDR(x)              (((x) << 5) & GENMASK(5, 5))
#define DDR_PHY_DX1GCR_DX1_DXPDR_M               GENMASK(5, 5)
#define DDR_PHY_DX1GCR_DX1_DXPDR_X(x)            (((x) & GENMASK(5, 5)) >> 5)

#define DDR_PHY_DX1GCR_DX1_DXPDD(x)              (((x) << 4) & GENMASK(4, 4))
#define DDR_PHY_DX1GCR_DX1_DXPDD_M               GENMASK(4, 4)
#define DDR_PHY_DX1GCR_DX1_DXPDD_X(x)            (((x) & GENMASK(4, 4)) >> 4)

#define DDR_PHY_DX1GCR_DX1_DXIOM(x)              (((x) << 3) & GENMASK(3, 3))
#define DDR_PHY_DX1GCR_DX1_DXIOM_M               GENMASK(3, 3)
#define DDR_PHY_DX1GCR_DX1_DXIOM_X(x)            (((x) & GENMASK(3, 3)) >> 3)

#define DDR_PHY_DX1GCR_DX1_DQODT(x)              (((x) << 2) & GENMASK(2, 2))
#define DDR_PHY_DX1GCR_DX1_DQODT_M               GENMASK(2, 2)
#define DDR_PHY_DX1GCR_DX1_DQODT_X(x)            (((x) & GENMASK(2, 2)) >> 2)

#define DDR_PHY_DX1GCR_DX1_DQSODT(x)             (((x) << 1) & GENMASK(1, 1))
#define DDR_PHY_DX1GCR_DX1_DQSODT_M              GENMASK(1, 1)
#define DDR_PHY_DX1GCR_DX1_DQSODT_X(x)           (((x) & GENMASK(1, 1)) >> 1)

#define DDR_PHY_DX1GCR_DX1_DXEN(x)               ((x) & GENMASK(0, 0))
#define DDR_PHY_DX1GCR_DX1_DXEN_M                GENMASK(0, 0)
#define DDR_PHY_DX1GCR_DX1_DXEN_X(x)             ((x) & GENMASK(0, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DX1GSR0 */
#define DDR_PHY_DX1GSR0           __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 516, 0, 1, 4)

#define DDR_PHY_DX1GSR0_DX1_WLDQ(x)              (((x) << 28) & GENMASK(28, 28))
#define DDR_PHY_DX1GSR0_DX1_WLDQ_M               GENMASK(28, 28)
#define DDR_PHY_DX1GSR0_DX1_WLDQ_X(x)            (((x) & GENMASK(28, 28)) >> 28)

#define DDR_PHY_DX1GSR0_DX1_QSGERR(x)            (((x) << 24) & GENMASK(27, 24))
#define DDR_PHY_DX1GSR0_DX1_QSGERR_M             GENMASK(27, 24)
#define DDR_PHY_DX1GSR0_DX1_QSGERR_X(x)          (((x) & GENMASK(27, 24)) >> 24)

#define DDR_PHY_DX1GSR0_DX1_GDQSPRD(x)           (((x) << 16) & GENMASK(23, 16))
#define DDR_PHY_DX1GSR0_DX1_GDQSPRD_M            GENMASK(23, 16)
#define DDR_PHY_DX1GSR0_DX1_GDQSPRD_X(x)         (((x) & GENMASK(23, 16)) >> 16)

#define DDR_PHY_DX1GSR0_DX1_DPLOCK(x)            (((x) << 15) & GENMASK(15, 15))
#define DDR_PHY_DX1GSR0_DX1_DPLOCK_M             GENMASK(15, 15)
#define DDR_PHY_DX1GSR0_DX1_DPLOCK_X(x)          (((x) & GENMASK(15, 15)) >> 15)

#define DDR_PHY_DX1GSR0_DX1_WLPRD(x)             (((x) << 7) & GENMASK(14, 7))
#define DDR_PHY_DX1GSR0_DX1_WLPRD_M              GENMASK(14, 7)
#define DDR_PHY_DX1GSR0_DX1_WLPRD_X(x)           (((x) & GENMASK(14, 7)) >> 7)

#define DDR_PHY_DX1GSR0_DX1_WLERR(x)             (((x) << 6) & GENMASK(6, 6))
#define DDR_PHY_DX1GSR0_DX1_WLERR_M              GENMASK(6, 6)
#define DDR_PHY_DX1GSR0_DX1_WLERR_X(x)           (((x) & GENMASK(6, 6)) >> 6)

#define DDR_PHY_DX1GSR0_DX1_WLDONE(x)            (((x) << 5) & GENMASK(5, 5))
#define DDR_PHY_DX1GSR0_DX1_WLDONE_M             GENMASK(5, 5)
#define DDR_PHY_DX1GSR0_DX1_WLDONE_X(x)          (((x) & GENMASK(5, 5)) >> 5)

#define DDR_PHY_DX1GSR0_DX1_WLCAL(x)             (((x) << 4) & GENMASK(4, 4))
#define DDR_PHY_DX1GSR0_DX1_WLCAL_M              GENMASK(4, 4)
#define DDR_PHY_DX1GSR0_DX1_WLCAL_X(x)           (((x) & GENMASK(4, 4)) >> 4)

#define DDR_PHY_DX1GSR0_DX1_GDQSCAL(x)           (((x) << 3) & GENMASK(3, 3))
#define DDR_PHY_DX1GSR0_DX1_GDQSCAL_M            GENMASK(3, 3)
#define DDR_PHY_DX1GSR0_DX1_GDQSCAL_X(x)         (((x) & GENMASK(3, 3)) >> 3)

#define DDR_PHY_DX1GSR0_DX1_RDQSCAL(x)           (((x) << 1) & GENMASK(1, 1))
#define DDR_PHY_DX1GSR0_DX1_RDQSCAL_M            GENMASK(1, 1)
#define DDR_PHY_DX1GSR0_DX1_RDQSCAL_X(x)         (((x) & GENMASK(1, 1)) >> 1)

#define DDR_PHY_DX1GSR0_DX1_WDQCAL(x)            ((x) & GENMASK(0, 0))
#define DDR_PHY_DX1GSR0_DX1_WDQCAL_M             GENMASK(0, 0)
#define DDR_PHY_DX1GSR0_DX1_WDQCAL_X(x)          ((x) & GENMASK(0, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DX1GSR1 */
#define DDR_PHY_DX1GSR1           __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 520, 0, 1, 4)

#define DDR_PHY_DX1GSR1_DX1_DLTCODE(x)           (((x) << 1) & GENMASK(24, 1))
#define DDR_PHY_DX1GSR1_DX1_DLTCODE_M            GENMASK(24, 1)
#define DDR_PHY_DX1GSR1_DX1_DLTCODE_X(x)         (((x) & GENMASK(24, 1)) >> 1)

#define DDR_PHY_DX1GSR1_DX1_DLTDONE(x)           ((x) & GENMASK(0, 0))
#define DDR_PHY_DX1GSR1_DX1_DLTDONE_M            GENMASK(0, 0)
#define DDR_PHY_DX1GSR1_DX1_DLTDONE_X(x)         ((x) & GENMASK(0, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DX1BDLR0 */
#define DDR_PHY_DX1BDLR0          __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 524, 0, 1, 4)

#define DDR_PHY_DX1BDLR0_DX1_DQ4WBD(x)           (((x) << 24) & GENMASK(29, 24))
#define DDR_PHY_DX1BDLR0_DX1_DQ4WBD_M            GENMASK(29, 24)
#define DDR_PHY_DX1BDLR0_DX1_DQ4WBD_X(x)         (((x) & GENMASK(29, 24)) >> 24)

#define DDR_PHY_DX1BDLR0_DX1_DQ3WBD(x)           (((x) << 18) & GENMASK(23, 18))
#define DDR_PHY_DX1BDLR0_DX1_DQ3WBD_M            GENMASK(23, 18)
#define DDR_PHY_DX1BDLR0_DX1_DQ3WBD_X(x)         (((x) & GENMASK(23, 18)) >> 18)

#define DDR_PHY_DX1BDLR0_DX1_DQ2WBD(x)           (((x) << 12) & GENMASK(17, 12))
#define DDR_PHY_DX1BDLR0_DX1_DQ2WBD_M            GENMASK(17, 12)
#define DDR_PHY_DX1BDLR0_DX1_DQ2WBD_X(x)         (((x) & GENMASK(17, 12)) >> 12)

#define DDR_PHY_DX1BDLR0_DX1_DQ1WBD(x)           (((x) << 6) & GENMASK(11, 6))
#define DDR_PHY_DX1BDLR0_DX1_DQ1WBD_M            GENMASK(11, 6)
#define DDR_PHY_DX1BDLR0_DX1_DQ1WBD_X(x)         (((x) & GENMASK(11, 6)) >> 6)

#define DDR_PHY_DX1BDLR0_DX1_DQ0WBD(x)           ((x) & GENMASK(5, 0))
#define DDR_PHY_DX1BDLR0_DX1_DQ0WBD_M            GENMASK(5, 0)
#define DDR_PHY_DX1BDLR0_DX1_DQ0WBD_X(x)         ((x) & GENMASK(5, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DX1BDLR1 */
#define DDR_PHY_DX1BDLR1          __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 528, 0, 1, 4)

#define DDR_PHY_DX1BDLR1_DX1_DSWBD(x)            (((x) << 24) & GENMASK(29, 24))
#define DDR_PHY_DX1BDLR1_DX1_DSWBD_M             GENMASK(29, 24)
#define DDR_PHY_DX1BDLR1_DX1_DSWBD_X(x)          (((x) & GENMASK(29, 24)) >> 24)

#define DDR_PHY_DX1BDLR1_DX1_DMWBD(x)            (((x) << 18) & GENMASK(23, 18))
#define DDR_PHY_DX1BDLR1_DX1_DMWBD_M             GENMASK(23, 18)
#define DDR_PHY_DX1BDLR1_DX1_DMWBD_X(x)          (((x) & GENMASK(23, 18)) >> 18)

#define DDR_PHY_DX1BDLR1_DX1_DQ7WBD(x)           (((x) << 12) & GENMASK(17, 12))
#define DDR_PHY_DX1BDLR1_DX1_DQ7WBD_M            GENMASK(17, 12)
#define DDR_PHY_DX1BDLR1_DX1_DQ7WBD_X(x)         (((x) & GENMASK(17, 12)) >> 12)

#define DDR_PHY_DX1BDLR1_DX1_DQ6WBD(x)           (((x) << 6) & GENMASK(11, 6))
#define DDR_PHY_DX1BDLR1_DX1_DQ6WBD_M            GENMASK(11, 6)
#define DDR_PHY_DX1BDLR1_DX1_DQ6WBD_X(x)         (((x) & GENMASK(11, 6)) >> 6)

#define DDR_PHY_DX1BDLR1_DX1_DQ5WBD(x)           ((x) & GENMASK(5, 0))
#define DDR_PHY_DX1BDLR1_DX1_DQ5WBD_M            GENMASK(5, 0)
#define DDR_PHY_DX1BDLR1_DX1_DQ5WBD_X(x)         ((x) & GENMASK(5, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DX1BDLR2 */
#define DDR_PHY_DX1BDLR2          __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 532, 0, 1, 4)

#define DDR_PHY_DX1BDLR2_DX1_DSRBD(x)            (((x) << 12) & GENMASK(17, 12))
#define DDR_PHY_DX1BDLR2_DX1_DSRBD_M             GENMASK(17, 12)
#define DDR_PHY_DX1BDLR2_DX1_DSRBD_X(x)          (((x) & GENMASK(17, 12)) >> 12)

#define DDR_PHY_DX1BDLR2_DX1_DQOEBD(x)           (((x) << 6) & GENMASK(11, 6))
#define DDR_PHY_DX1BDLR2_DX1_DQOEBD_M            GENMASK(11, 6)
#define DDR_PHY_DX1BDLR2_DX1_DQOEBD_X(x)         (((x) & GENMASK(11, 6)) >> 6)

#define DDR_PHY_DX1BDLR2_DX1_DSOEBD(x)           ((x) & GENMASK(5, 0))
#define DDR_PHY_DX1BDLR2_DX1_DSOEBD_M            GENMASK(5, 0)
#define DDR_PHY_DX1BDLR2_DX1_DSOEBD_X(x)         ((x) & GENMASK(5, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DX1BDLR3 */
#define DDR_PHY_DX1BDLR3          __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 536, 0, 1, 4)

#define DDR_PHY_DX1BDLR3_DX1_DQ4RBD(x)           (((x) << 24) & GENMASK(29, 24))
#define DDR_PHY_DX1BDLR3_DX1_DQ4RBD_M            GENMASK(29, 24)
#define DDR_PHY_DX1BDLR3_DX1_DQ4RBD_X(x)         (((x) & GENMASK(29, 24)) >> 24)

#define DDR_PHY_DX1BDLR3_DX1_DQ3RBD(x)           (((x) << 18) & GENMASK(23, 18))
#define DDR_PHY_DX1BDLR3_DX1_DQ3RBD_M            GENMASK(23, 18)
#define DDR_PHY_DX1BDLR3_DX1_DQ3RBD_X(x)         (((x) & GENMASK(23, 18)) >> 18)

#define DDR_PHY_DX1BDLR3_DX1_DQ2RBD(x)           (((x) << 12) & GENMASK(17, 12))
#define DDR_PHY_DX1BDLR3_DX1_DQ2RBD_M            GENMASK(17, 12)
#define DDR_PHY_DX1BDLR3_DX1_DQ2RBD_X(x)         (((x) & GENMASK(17, 12)) >> 12)

#define DDR_PHY_DX1BDLR3_DX1_DQ1RBD(x)           (((x) << 6) & GENMASK(11, 6))
#define DDR_PHY_DX1BDLR3_DX1_DQ1RBD_M            GENMASK(11, 6)
#define DDR_PHY_DX1BDLR3_DX1_DQ1RBD_X(x)         (((x) & GENMASK(11, 6)) >> 6)

#define DDR_PHY_DX1BDLR3_DX1_DQ0RBD(x)           ((x) & GENMASK(5, 0))
#define DDR_PHY_DX1BDLR3_DX1_DQ0RBD_M            GENMASK(5, 0)
#define DDR_PHY_DX1BDLR3_DX1_DQ0RBD_X(x)         ((x) & GENMASK(5, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DX1BDLR4 */
#define DDR_PHY_DX1BDLR4          __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 540, 0, 1, 4)

#define DDR_PHY_DX1BDLR4_DX1_DMRBD(x)            (((x) << 18) & GENMASK(23, 18))
#define DDR_PHY_DX1BDLR4_DX1_DMRBD_M             GENMASK(23, 18)
#define DDR_PHY_DX1BDLR4_DX1_DMRBD_X(x)          (((x) & GENMASK(23, 18)) >> 18)

#define DDR_PHY_DX1BDLR4_DX1_DQ7RBD(x)           (((x) << 12) & GENMASK(17, 12))
#define DDR_PHY_DX1BDLR4_DX1_DQ7RBD_M            GENMASK(17, 12)
#define DDR_PHY_DX1BDLR4_DX1_DQ7RBD_X(x)         (((x) & GENMASK(17, 12)) >> 12)

#define DDR_PHY_DX1BDLR4_DX1_DQ6RBD(x)           (((x) << 6) & GENMASK(11, 6))
#define DDR_PHY_DX1BDLR4_DX1_DQ6RBD_M            GENMASK(11, 6)
#define DDR_PHY_DX1BDLR4_DX1_DQ6RBD_X(x)         (((x) & GENMASK(11, 6)) >> 6)

#define DDR_PHY_DX1BDLR4_DX1_DQ5RBD(x)           ((x) & GENMASK(5, 0))
#define DDR_PHY_DX1BDLR4_DX1_DQ5RBD_M            GENMASK(5, 0)
#define DDR_PHY_DX1BDLR4_DX1_DQ5RBD_X(x)         ((x) & GENMASK(5, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DX1LCDLR0 */
#define DDR_PHY_DX1LCDLR0         __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 544, 0, 1, 4)

#define DDR_PHY_DX1LCDLR0_DX1_R3WLD(x)           (((x) << 24) & GENMASK(31, 24))
#define DDR_PHY_DX1LCDLR0_DX1_R3WLD_M            GENMASK(31, 24)
#define DDR_PHY_DX1LCDLR0_DX1_R3WLD_X(x)         (((x) & GENMASK(31, 24)) >> 24)

#define DDR_PHY_DX1LCDLR0_DX1_R2WLD(x)           (((x) << 16) & GENMASK(23, 16))
#define DDR_PHY_DX1LCDLR0_DX1_R2WLD_M            GENMASK(23, 16)
#define DDR_PHY_DX1LCDLR0_DX1_R2WLD_X(x)         (((x) & GENMASK(23, 16)) >> 16)

#define DDR_PHY_DX1LCDLR0_DX1_R1WLD(x)           (((x) << 8) & GENMASK(15, 8))
#define DDR_PHY_DX1LCDLR0_DX1_R1WLD_M            GENMASK(15, 8)
#define DDR_PHY_DX1LCDLR0_DX1_R1WLD_X(x)         (((x) & GENMASK(15, 8)) >> 8)

#define DDR_PHY_DX1LCDLR0_DX1_R0WLD(x)           ((x) & GENMASK(7, 0))
#define DDR_PHY_DX1LCDLR0_DX1_R0WLD_M            GENMASK(7, 0)
#define DDR_PHY_DX1LCDLR0_DX1_R0WLD_X(x)         ((x) & GENMASK(7, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DX1LCDLR1 */
#define DDR_PHY_DX1LCDLR1         __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 548, 0, 1, 4)

#define DDR_PHY_DX1LCDLR1_DX1_RDQSD(x)           (((x) << 8) & GENMASK(15, 8))
#define DDR_PHY_DX1LCDLR1_DX1_RDQSD_M            GENMASK(15, 8)
#define DDR_PHY_DX1LCDLR1_DX1_RDQSD_X(x)         (((x) & GENMASK(15, 8)) >> 8)

#define DDR_PHY_DX1LCDLR1_DX1_WDQD(x)            ((x) & GENMASK(7, 0))
#define DDR_PHY_DX1LCDLR1_DX1_WDQD_M             GENMASK(7, 0)
#define DDR_PHY_DX1LCDLR1_DX1_WDQD_X(x)          ((x) & GENMASK(7, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DX1LCDLR2 */
#define DDR_PHY_DX1LCDLR2         __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 552, 0, 1, 4)

#define DDR_PHY_DX1LCDLR2_DX1_R3DQSGD(x)         (((x) << 24) & GENMASK(31, 24))
#define DDR_PHY_DX1LCDLR2_DX1_R3DQSGD_M          GENMASK(31, 24)
#define DDR_PHY_DX1LCDLR2_DX1_R3DQSGD_X(x)       (((x) & GENMASK(31, 24)) >> 24)

#define DDR_PHY_DX1LCDLR2_DX1_R2DQSGD(x)         (((x) << 16) & GENMASK(23, 16))
#define DDR_PHY_DX1LCDLR2_DX1_R2DQSGD_M          GENMASK(23, 16)
#define DDR_PHY_DX1LCDLR2_DX1_R2DQSGD_X(x)       (((x) & GENMASK(23, 16)) >> 16)

#define DDR_PHY_DX1LCDLR2_DX1_R1DQSGD(x)         (((x) << 8) & GENMASK(15, 8))
#define DDR_PHY_DX1LCDLR2_DX1_R1DQSGD_M          GENMASK(15, 8)
#define DDR_PHY_DX1LCDLR2_DX1_R1DQSGD_X(x)       (((x) & GENMASK(15, 8)) >> 8)

#define DDR_PHY_DX1LCDLR2_DX1_R0DQSGD(x)         ((x) & GENMASK(7, 0))
#define DDR_PHY_DX1LCDLR2_DX1_R0DQSGD_M          GENMASK(7, 0)
#define DDR_PHY_DX1LCDLR2_DX1_R0DQSGD_X(x)       ((x) & GENMASK(7, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DX1MDLR */
#define DDR_PHY_DX1MDLR           __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 556, 0, 1, 4)

#define DDR_PHY_DX1MDLR_DX1_MDLD(x)              (((x) << 16) & GENMASK(23, 16))
#define DDR_PHY_DX1MDLR_DX1_MDLD_M               GENMASK(23, 16)
#define DDR_PHY_DX1MDLR_DX1_MDLD_X(x)            (((x) & GENMASK(23, 16)) >> 16)

#define DDR_PHY_DX1MDLR_DX1_TPRD(x)              (((x) << 8) & GENMASK(15, 8))
#define DDR_PHY_DX1MDLR_DX1_TPRD_M               GENMASK(15, 8)
#define DDR_PHY_DX1MDLR_DX1_TPRD_X(x)            (((x) & GENMASK(15, 8)) >> 8)

#define DDR_PHY_DX1MDLR_DX1_IPRD(x)              ((x) & GENMASK(7, 0))
#define DDR_PHY_DX1MDLR_DX1_IPRD_M               GENMASK(7, 0)
#define DDR_PHY_DX1MDLR_DX1_IPRD_X(x)            ((x) & GENMASK(7, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DX1GTR */
#define DDR_PHY_DX1GTR            __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 560, 0, 1, 4)

#define DDR_PHY_DX1GTR_DX1_WLSL(x)               (((x) << 12) & GENMASK(19, 12))
#define DDR_PHY_DX1GTR_DX1_WLSL_M                GENMASK(19, 12)
#define DDR_PHY_DX1GTR_DX1_WLSL_X(x)             (((x) & GENMASK(19, 12)) >> 12)

#define DDR_PHY_DX1GTR_DX1_DGSL(x)               ((x) & GENMASK(11, 0))
#define DDR_PHY_DX1GTR_DX1_DGSL_M                GENMASK(11, 0)
#define DDR_PHY_DX1GTR_DX1_DGSL_X(x)             ((x) & GENMASK(11, 0))

/*      DDR_PHY:DDR3_2_PHY_PUB:DX1GSR2 */
#define DDR_PHY_DX1GSR2           __REG(TARGET_DDR_PHY,\
					0, 1, 0, 0, 1, 4096, 564, 0, 1, 4)

#define DDR_PHY_DX1GSR2_DX1_ESTAT(x)             (((x) << 8) & GENMASK(11, 8))
#define DDR_PHY_DX1GSR2_DX1_ESTAT_M              GENMASK(11, 8)
#define DDR_PHY_DX1GSR2_DX1_ESTAT_X(x)           (((x) & GENMASK(11, 8)) >> 8)

#define DDR_PHY_DX1GSR2_DX1_WEWN(x)              (((x) << 7) & GENMASK(7, 7))
#define DDR_PHY_DX1GSR2_DX1_WEWN_M               GENMASK(7, 7)
#define DDR_PHY_DX1GSR2_DX1_WEWN_X(x)            (((x) & GENMASK(7, 7)) >> 7)

#define DDR_PHY_DX1GSR2_DX1_WEERR(x)             (((x) << 6) & GENMASK(6, 6))
#define DDR_PHY_DX1GSR2_DX1_WEERR_M              GENMASK(6, 6)
#define DDR_PHY_DX1GSR2_DX1_WEERR_X(x)           (((x) & GENMASK(6, 6)) >> 6)

#define DDR_PHY_DX1GSR2_DX1_REWN(x)              (((x) << 5) & GENMASK(5, 5))
#define DDR_PHY_DX1GSR2_DX1_REWN_M               GENMASK(5, 5)
#define DDR_PHY_DX1GSR2_DX1_REWN_X(x)            (((x) & GENMASK(5, 5)) >> 5)

#define DDR_PHY_DX1GSR2_DX1_REERR(x)             (((x) << 4) & GENMASK(4, 4))
#define DDR_PHY_DX1GSR2_DX1_REERR_M              GENMASK(4, 4)
#define DDR_PHY_DX1GSR2_DX1_REERR_X(x)           (((x) & GENMASK(4, 4)) >> 4)

#define DDR_PHY_DX1GSR2_DX1_WDWN(x)              (((x) << 3) & GENMASK(3, 3))
#define DDR_PHY_DX1GSR2_DX1_WDWN_M               GENMASK(3, 3)
#define DDR_PHY_DX1GSR2_DX1_WDWN_X(x)            (((x) & GENMASK(3, 3)) >> 3)

#define DDR_PHY_DX1GSR2_DX1_WDERR(x)             (((x) << 2) & GENMASK(2, 2))
#define DDR_PHY_DX1GSR2_DX1_WDERR_M              GENMASK(2, 2)
#define DDR_PHY_DX1GSR2_DX1_WDERR_X(x)           (((x) & GENMASK(2, 2)) >> 2)

#define DDR_PHY_DX1GSR2_DX1_RDWN(x)              (((x) << 1) & GENMASK(1, 1))
#define DDR_PHY_DX1GSR2_DX1_RDWN_M               GENMASK(1, 1)
#define DDR_PHY_DX1GSR2_DX1_RDWN_X(x)            (((x) & GENMASK(1, 1)) >> 1)

#define DDR_PHY_DX1GSR2_DX1_RDERR(x)             ((x) & GENMASK(0, 0))
#define DDR_PHY_DX1GSR2_DX1_RDERR_M              GENMASK(0, 0)
#define DDR_PHY_DX1GSR2_DX1_RDERR_X(x)           ((x) & GENMASK(0, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:MSTR */
#define DDR_UMCTL2_MSTR           __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 0, 0, 1, 4)

#define DDR_UMCTL2_MSTR_ACTIVE_RANKS(x)          (((x) << 24) & GENMASK(25, 24))
#define DDR_UMCTL2_MSTR_ACTIVE_RANKS_M           GENMASK(25, 24)
#define DDR_UMCTL2_MSTR_ACTIVE_RANKS_X(x)        (((x) & GENMASK(25, 24)) >> 24)

#define DDR_UMCTL2_MSTR_BURST_RDWR(x)            (((x) << 16) & GENMASK(19, 16))
#define DDR_UMCTL2_MSTR_BURST_RDWR_M             GENMASK(19, 16)
#define DDR_UMCTL2_MSTR_BURST_RDWR_X(x)          (((x) & GENMASK(19, 16)) >> 16)

#define DDR_UMCTL2_MSTR_DLL_OFF_MODE(x)          (((x) << 15) & GENMASK(15, 15))
#define DDR_UMCTL2_MSTR_DLL_OFF_MODE_M           GENMASK(15, 15)
#define DDR_UMCTL2_MSTR_DLL_OFF_MODE_X(x)        (((x) & GENMASK(15, 15)) >> 15)

#define DDR_UMCTL2_MSTR_DATA_BUS_WIDTH(x)        (((x) << 12) & GENMASK(13, 12))
#define DDR_UMCTL2_MSTR_DATA_BUS_WIDTH_M         GENMASK(13, 12)
#define DDR_UMCTL2_MSTR_DATA_BUS_WIDTH_X(x)      (((x) & GENMASK(13, 12)) >> 12)

#define DDR_UMCTL2_MSTR_EN_2T_TIMING_MODE(x)     (((x) << 10) & GENMASK(10, 10))
#define DDR_UMCTL2_MSTR_EN_2T_TIMING_MODE_M      GENMASK(10, 10)
#define DDR_UMCTL2_MSTR_EN_2T_TIMING_MODE_X(x)   (((x) & GENMASK(10, 10)) >> 10)

#define DDR_UMCTL2_MSTR_BURSTCHOP(x)             (((x) << 9) & GENMASK(9, 9))
#define DDR_UMCTL2_MSTR_BURSTCHOP_M              GENMASK(9, 9)
#define DDR_UMCTL2_MSTR_BURSTCHOP_X(x)           (((x) & GENMASK(9, 9)) >> 9)

#define DDR_UMCTL2_MSTR_DDR3(x)                  ((x) & GENMASK(0, 0))
#define DDR_UMCTL2_MSTR_DDR3_M                   GENMASK(0, 0)
#define DDR_UMCTL2_MSTR_DDR3_X(x)                ((x) & GENMASK(0, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:STAT */
#define DDR_UMCTL2_STAT           __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 4, 0, 1, 4)

#define DDR_UMCTL2_STAT_SELFREF_CAM_NOT_EMPTY(x) (((x) << 12) & GENMASK(12, 12))
#define DDR_UMCTL2_STAT_SELFREF_CAM_NOT_EMPTY_M  GENMASK(12, 12)
#define DDR_UMCTL2_STAT_SELFREF_CAM_NOT_EMPTY_X(x)\
	(((x) & GENMASK(12, 12)) >> 12)

#define DDR_UMCTL2_STAT_SELFREF_TYPE(x)          (((x) << 4) & GENMASK(5, 4))
#define DDR_UMCTL2_STAT_SELFREF_TYPE_M           GENMASK(5, 4)
#define DDR_UMCTL2_STAT_SELFREF_TYPE_X(x)        (((x) & GENMASK(5, 4)) >> 4)

#define DDR_UMCTL2_STAT_OPERATING_MODE(x)        ((x) & GENMASK(1, 0))
#define DDR_UMCTL2_STAT_OPERATING_MODE_M         GENMASK(1, 0)
#define DDR_UMCTL2_STAT_OPERATING_MODE_X(x)      ((x) & GENMASK(1, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:MRCTRL0 */
#define DDR_UMCTL2_MRCTRL0        __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 16, 0, 1, 4)

#define DDR_UMCTL2_MRCTRL0_MR_WR(x)              (((x) << 31) & GENMASK(31, 31))
#define DDR_UMCTL2_MRCTRL0_MR_WR_M               GENMASK(31, 31)
#define DDR_UMCTL2_MRCTRL0_MR_WR_X(x)            (((x) & GENMASK(31, 31)) >> 31)

#define DDR_UMCTL2_MRCTRL0_MR_ADDR(x)            (((x) << 12) & GENMASK(15, 12))
#define DDR_UMCTL2_MRCTRL0_MR_ADDR_M             GENMASK(15, 12)
#define DDR_UMCTL2_MRCTRL0_MR_ADDR_X(x)          (((x) & GENMASK(15, 12)) >> 12)

#define DDR_UMCTL2_MRCTRL0_MR_RANK(x)            (((x) << 4) & GENMASK(5, 4))
#define DDR_UMCTL2_MRCTRL0_MR_RANK_M             GENMASK(5, 4)
#define DDR_UMCTL2_MRCTRL0_MR_RANK_X(x)          (((x) & GENMASK(5, 4)) >> 4)

/*      DDR_UMCTL2:UMCTL2_REGS:MRCTRL1 */
#define DDR_UMCTL2_MRCTRL1        __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 20, 0, 1, 4)

#define DDR_UMCTL2_MRCTRL1_MR_DATA(x)            ((x) & GENMASK(15, 0))
#define DDR_UMCTL2_MRCTRL1_MR_DATA_M             GENMASK(15, 0)
#define DDR_UMCTL2_MRCTRL1_MR_DATA_X(x)          ((x) & GENMASK(15, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:MRSTAT */
#define DDR_UMCTL2_MRSTAT         __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 24, 0, 1, 4)

#define DDR_UMCTL2_MRSTAT_MR_WR_BUSY(x)          ((x) & GENMASK(0, 0))
#define DDR_UMCTL2_MRSTAT_MR_WR_BUSY_M           GENMASK(0, 0)
#define DDR_UMCTL2_MRSTAT_MR_WR_BUSY_X(x)        ((x) & GENMASK(0, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:PWRCTL */
#define DDR_UMCTL2_PWRCTL         __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 48, 0, 1, 4)

#define DDR_UMCTL2_PWRCTL_DIS_CAM_DRAIN_SELFREF(x) (((x) << 7) & GENMASK(7, 7))
#define DDR_UMCTL2_PWRCTL_DIS_CAM_DRAIN_SELFREF_M GENMASK(7, 7)
#define DDR_UMCTL2_PWRCTL_DIS_CAM_DRAIN_SELFREF_X(x)\
	(((x) & GENMASK(7, 7)) >> 7)

#define DDR_UMCTL2_PWRCTL_SELFREF_SW(x)          (((x) << 5) & GENMASK(5, 5))
#define DDR_UMCTL2_PWRCTL_SELFREF_SW_M           GENMASK(5, 5)
#define DDR_UMCTL2_PWRCTL_SELFREF_SW_X(x)        (((x) & GENMASK(5, 5)) >> 5)

#define DDR_UMCTL2_PWRCTL_EN_DFI_DRAM_CLK_DISABLE(x)\
	(((x) << 3) & GENMASK(3, 3))
#define DDR_UMCTL2_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_M GENMASK(3, 3)
#define DDR_UMCTL2_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_X(x)\
	(((x) & GENMASK(3, 3)) >> 3)

#define DDR_UMCTL2_PWRCTL_POWERDOWN_EN(x)        (((x) << 1) & GENMASK(1, 1))
#define DDR_UMCTL2_PWRCTL_POWERDOWN_EN_M         GENMASK(1, 1)
#define DDR_UMCTL2_PWRCTL_POWERDOWN_EN_X(x)      (((x) & GENMASK(1, 1)) >> 1)

#define DDR_UMCTL2_PWRCTL_SELFREF_EN(x)          ((x) & GENMASK(0, 0))
#define DDR_UMCTL2_PWRCTL_SELFREF_EN_M           GENMASK(0, 0)
#define DDR_UMCTL2_PWRCTL_SELFREF_EN_X(x)        ((x) & GENMASK(0, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:PWRTMG */
#define DDR_UMCTL2_PWRTMG         __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 52, 0, 1, 4)

#define DDR_UMCTL2_PWRTMG_SELFREF_TO_X32(x)      (((x) << 16) & GENMASK(23, 16))
#define DDR_UMCTL2_PWRTMG_SELFREF_TO_X32_M       GENMASK(23, 16)
#define DDR_UMCTL2_PWRTMG_SELFREF_TO_X32_X(x)    (((x) & GENMASK(23, 16)) >> 16)

#define DDR_UMCTL2_PWRTMG_POWERDOWN_TO_X32(x)    ((x) & GENMASK(4, 0))
#define DDR_UMCTL2_PWRTMG_POWERDOWN_TO_X32_M     GENMASK(4, 0)
#define DDR_UMCTL2_PWRTMG_POWERDOWN_TO_X32_X(x)  ((x) & GENMASK(4, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:HWLPCTL */
#define DDR_UMCTL2_HWLPCTL        __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 56, 0, 1, 4)

#define DDR_UMCTL2_HWLPCTL_HW_LP_IDLE_X32(x)     (((x) << 16) & GENMASK(27, 16))
#define DDR_UMCTL2_HWLPCTL_HW_LP_IDLE_X32_M      GENMASK(27, 16)
#define DDR_UMCTL2_HWLPCTL_HW_LP_IDLE_X32_X(x)   (((x) & GENMASK(27, 16)) >> 16)

#define DDR_UMCTL2_HWLPCTL_HW_LP_EXIT_IDLE_EN(x) (((x) << 1) & GENMASK(1, 1))
#define DDR_UMCTL2_HWLPCTL_HW_LP_EXIT_IDLE_EN_M  GENMASK(1, 1)
#define DDR_UMCTL2_HWLPCTL_HW_LP_EXIT_IDLE_EN_X(x) (((x) & GENMASK(1, 1)) >> 1)

#define DDR_UMCTL2_HWLPCTL_HW_LP_EN(x)           ((x) & GENMASK(0, 0))
#define DDR_UMCTL2_HWLPCTL_HW_LP_EN_M            GENMASK(0, 0)
#define DDR_UMCTL2_HWLPCTL_HW_LP_EN_X(x)         ((x) & GENMASK(0, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:RFSHCTL0 */
#define DDR_UMCTL2_RFSHCTL0       __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 80, 0, 1, 4)

#define DDR_UMCTL2_RFSHCTL0_REFRESH_MARGIN(x)    (((x) << 20) & GENMASK(23, 20))
#define DDR_UMCTL2_RFSHCTL0_REFRESH_MARGIN_M     GENMASK(23, 20)
#define DDR_UMCTL2_RFSHCTL0_REFRESH_MARGIN_X(x)  (((x) & GENMASK(23, 20)) >> 20)

#define DDR_UMCTL2_RFSHCTL0_REFRESH_TO_X1_X32(x) (((x) << 12) & GENMASK(16, 12))
#define DDR_UMCTL2_RFSHCTL0_REFRESH_TO_X1_X32_M  GENMASK(16, 12)
#define DDR_UMCTL2_RFSHCTL0_REFRESH_TO_X1_X32_X(x)\
	(((x) & GENMASK(16, 12)) >> 12)

#define DDR_UMCTL2_RFSHCTL0_REFRESH_BURST(x)     (((x) << 4) & GENMASK(9, 4))
#define DDR_UMCTL2_RFSHCTL0_REFRESH_BURST_M      GENMASK(9, 4)
#define DDR_UMCTL2_RFSHCTL0_REFRESH_BURST_X(x)   (((x) & GENMASK(9, 4)) >> 4)

/*      DDR_UMCTL2:UMCTL2_REGS:RFSHCTL1 */
#define DDR_UMCTL2_RFSHCTL1       __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 84, 0, 1, 4)

#define DDR_UMCTL2_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32(x)\
	(((x) << 16) & GENMASK(27, 16))
#define DDR_UMCTL2_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_M GENMASK(27, 16)
#define DDR_UMCTL2_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_X(x)\
	(((x) & GENMASK(27, 16)) >> 16)

#define DDR_UMCTL2_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32(x)\
	((x) & GENMASK(11, 0))
#define DDR_UMCTL2_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_M GENMASK(11, 0)
#define DDR_UMCTL2_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_X(x)\
	((x) & GENMASK(11, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:RFSHCTL3 */
#define DDR_UMCTL2_RFSHCTL3       __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 96, 0, 1, 4)

#define DDR_UMCTL2_RFSHCTL3_REFRESH_UPDATE_LEVEL(x) (((x) << 1) & GENMASK(1, 1))
#define DDR_UMCTL2_RFSHCTL3_REFRESH_UPDATE_LEVEL_M GENMASK(1, 1)
#define DDR_UMCTL2_RFSHCTL3_REFRESH_UPDATE_LEVEL_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define DDR_UMCTL2_RFSHCTL3_DIS_AUTO_REFRESH(x)  ((x) & GENMASK(0, 0))
#define DDR_UMCTL2_RFSHCTL3_DIS_AUTO_REFRESH_M   GENMASK(0, 0)
#define DDR_UMCTL2_RFSHCTL3_DIS_AUTO_REFRESH_X(x) ((x) & GENMASK(0, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:RFSHTMG */
#define DDR_UMCTL2_RFSHTMG        __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 100, 0, 1, 4)

#define DDR_UMCTL2_RFSHTMG_T_RFC_NOM_X1_X32(x)   (((x) << 16) & GENMASK(27, 16))
#define DDR_UMCTL2_RFSHTMG_T_RFC_NOM_X1_X32_M    GENMASK(27, 16)
#define DDR_UMCTL2_RFSHTMG_T_RFC_NOM_X1_X32_X(x) (((x) & GENMASK(27, 16)) >> 16)

#define DDR_UMCTL2_RFSHTMG_T_RFC_MIN(x)          ((x) & GENMASK(9, 0))
#define DDR_UMCTL2_RFSHTMG_T_RFC_MIN_M           GENMASK(9, 0)
#define DDR_UMCTL2_RFSHTMG_T_RFC_MIN_X(x)        ((x) & GENMASK(9, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:ECCCFG0 */
#define DDR_UMCTL2_ECCCFG0        __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 112, 0, 1, 4)

#define DDR_UMCTL2_ECCCFG0_ECC_REGION_MAP_GRANU(x)\
	(((x) << 30) & GENMASK(31, 30))
#define DDR_UMCTL2_ECCCFG0_ECC_REGION_MAP_GRANU_M GENMASK(31, 30)
#define DDR_UMCTL2_ECCCFG0_ECC_REGION_MAP_GRANU_X(x)\
	(((x) & GENMASK(31, 30)) >> 30)

#define DDR_UMCTL2_ECCCFG0_ECC_REGION_MAP_OTHER(x)\
	(((x) << 29) & GENMASK(29, 29))
#define DDR_UMCTL2_ECCCFG0_ECC_REGION_MAP_OTHER_M GENMASK(29, 29)
#define DDR_UMCTL2_ECCCFG0_ECC_REGION_MAP_OTHER_X(x)\
	(((x) & GENMASK(29, 29)) >> 29)

#define DDR_UMCTL2_ECCCFG0_ECC_AP_ERR_THRESHOLD(x)\
	(((x) << 24) & GENMASK(24, 24))
#define DDR_UMCTL2_ECCCFG0_ECC_AP_ERR_THRESHOLD_M GENMASK(24, 24)
#define DDR_UMCTL2_ECCCFG0_ECC_AP_ERR_THRESHOLD_X(x)\
	(((x) & GENMASK(24, 24)) >> 24)

#define DDR_UMCTL2_ECCCFG0_BLK_CHANNEL_IDLE_TIME_X32(x)\
	(((x) << 16) & GENMASK(21, 16))
#define DDR_UMCTL2_ECCCFG0_BLK_CHANNEL_IDLE_TIME_X32_M GENMASK(21, 16)
#define DDR_UMCTL2_ECCCFG0_BLK_CHANNEL_IDLE_TIME_X32_X(x)\
	(((x) & GENMASK(21, 16)) >> 16)

#define DDR_UMCTL2_ECCCFG0_ECC_REGION_MAP(x)     (((x) << 8) & GENMASK(14, 8))
#define DDR_UMCTL2_ECCCFG0_ECC_REGION_MAP_M      GENMASK(14, 8)
#define DDR_UMCTL2_ECCCFG0_ECC_REGION_MAP_X(x)   (((x) & GENMASK(14, 8)) >> 8)

#define DDR_UMCTL2_ECCCFG0_ECC_REGION_REMAP_EN(x) (((x) << 7) & GENMASK(7, 7))
#define DDR_UMCTL2_ECCCFG0_ECC_REGION_REMAP_EN_M GENMASK(7, 7)
#define DDR_UMCTL2_ECCCFG0_ECC_REGION_REMAP_EN_X(x) (((x) & GENMASK(7, 7)) >> 7)

#define DDR_UMCTL2_ECCCFG0_ECC_AP_EN(x)          (((x) << 6) & GENMASK(6, 6))
#define DDR_UMCTL2_ECCCFG0_ECC_AP_EN_M           GENMASK(6, 6)
#define DDR_UMCTL2_ECCCFG0_ECC_AP_EN_X(x)        (((x) & GENMASK(6, 6)) >> 6)

#define DDR_UMCTL2_ECCCFG0_DIS_SCRUB(x)          (((x) << 4) & GENMASK(4, 4))
#define DDR_UMCTL2_ECCCFG0_DIS_SCRUB_M           GENMASK(4, 4)
#define DDR_UMCTL2_ECCCFG0_DIS_SCRUB_X(x)        (((x) & GENMASK(4, 4)) >> 4)

#define DDR_UMCTL2_ECCCFG0_ECC_MODE(x)           ((x) & GENMASK(2, 0))
#define DDR_UMCTL2_ECCCFG0_ECC_MODE_M            GENMASK(2, 0)
#define DDR_UMCTL2_ECCCFG0_ECC_MODE_X(x)         ((x) & GENMASK(2, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:ECCCFG1 */
#define DDR_UMCTL2_ECCCFG1        __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 116, 0, 1, 4)

#define DDR_UMCTL2_ECCCFG1_ACTIVE_BLK_CHANNEL(x) (((x) << 8) & GENMASK(12, 8))
#define DDR_UMCTL2_ECCCFG1_ACTIVE_BLK_CHANNEL_M  GENMASK(12, 8)
#define DDR_UMCTL2_ECCCFG1_ACTIVE_BLK_CHANNEL_X(x) (((x) & GENMASK(12, 8)) >> 8)

#define DDR_UMCTL2_ECCCFG1_BLK_CHANNEL_ACTIVE_TERM(x)\
	(((x) << 7) & GENMASK(7, 7))
#define DDR_UMCTL2_ECCCFG1_BLK_CHANNEL_ACTIVE_TERM_M GENMASK(7, 7)
#define DDR_UMCTL2_ECCCFG1_BLK_CHANNEL_ACTIVE_TERM_X(x)\
	(((x) & GENMASK(7, 7)) >> 7)

#define DDR_UMCTL2_ECCCFG1_ECC_REGION_WASTE_LOCK(x) (((x) << 5) & GENMASK(5, 5))
#define DDR_UMCTL2_ECCCFG1_ECC_REGION_WASTE_LOCK_M GENMASK(5, 5)
#define DDR_UMCTL2_ECCCFG1_ECC_REGION_WASTE_LOCK_X(x)\
	(((x) & GENMASK(5, 5)) >> 5)

#define DDR_UMCTL2_ECCCFG1_ECC_REGION_PARITY_LOCK(x)\
	(((x) << 4) & GENMASK(4, 4))
#define DDR_UMCTL2_ECCCFG1_ECC_REGION_PARITY_LOCK_M GENMASK(4, 4)
#define DDR_UMCTL2_ECCCFG1_ECC_REGION_PARITY_LOCK_X(x)\
	(((x) & GENMASK(4, 4)) >> 4)

#define DDR_UMCTL2_ECCCFG1_DATA_POISON_BIT(x)    (((x) << 1) & GENMASK(1, 1))
#define DDR_UMCTL2_ECCCFG1_DATA_POISON_BIT_M     GENMASK(1, 1)
#define DDR_UMCTL2_ECCCFG1_DATA_POISON_BIT_X(x)  (((x) & GENMASK(1, 1)) >> 1)

#define DDR_UMCTL2_ECCCFG1_DATA_POISON_EN(x)     ((x) & GENMASK(0, 0))
#define DDR_UMCTL2_ECCCFG1_DATA_POISON_EN_M      GENMASK(0, 0)
#define DDR_UMCTL2_ECCCFG1_DATA_POISON_EN_X(x)   ((x) & GENMASK(0, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:ECCSTAT */
#define DDR_UMCTL2_ECCSTAT        __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 120, 0, 1, 4)

#define DDR_UMCTL2_ECCSTAT_ECC_UNCORRECTED_ERR(x)\
	(((x) << 16) & GENMASK(16, 16))
#define DDR_UMCTL2_ECCSTAT_ECC_UNCORRECTED_ERR_M GENMASK(16, 16)
#define DDR_UMCTL2_ECCSTAT_ECC_UNCORRECTED_ERR_X(x)\
	(((x) & GENMASK(16, 16)) >> 16)

#define DDR_UMCTL2_ECCSTAT_ECC_CORRECTED_ERR(x)  (((x) << 8) & GENMASK(8, 8))
#define DDR_UMCTL2_ECCSTAT_ECC_CORRECTED_ERR_M   GENMASK(8, 8)
#define DDR_UMCTL2_ECCSTAT_ECC_CORRECTED_ERR_X(x) (((x) & GENMASK(8, 8)) >> 8)

#define DDR_UMCTL2_ECCSTAT_ECC_CORRECTED_BIT_NUM(x) ((x) & GENMASK(6, 0))
#define DDR_UMCTL2_ECCSTAT_ECC_CORRECTED_BIT_NUM_M GENMASK(6, 0)
#define DDR_UMCTL2_ECCSTAT_ECC_CORRECTED_BIT_NUM_X(x) ((x) & GENMASK(6, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:ECCCTL */
#define DDR_UMCTL2_ECCCTL         __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 124, 0, 1, 4)

#define DDR_UMCTL2_ECCCTL_ECC_AP_ERR_INTR_FORCE(x)\
	(((x) << 18) & GENMASK(18, 18))
#define DDR_UMCTL2_ECCCTL_ECC_AP_ERR_INTR_FORCE_M GENMASK(18, 18)
#define DDR_UMCTL2_ECCCTL_ECC_AP_ERR_INTR_FORCE_X(x)\
	(((x) & GENMASK(18, 18)) >> 18)

#define DDR_UMCTL2_ECCCTL_ECC_UNCORRECTED_ERR_INTR_FORCE(x)\
	(((x) << 17) & GENMASK(17, 17))
#define DDR_UMCTL2_ECCCTL_ECC_UNCORRECTED_ERR_INTR_FORCE_M GENMASK(17, 17)
#define DDR_UMCTL2_ECCCTL_ECC_UNCORRECTED_ERR_INTR_FORCE_X(x)\
	(((x) & GENMASK(17, 17)) >> 17)

#define DDR_UMCTL2_ECCCTL_ECC_CORRECTED_ERR_INTR_FORCE(x)\
	(((x) << 16) & GENMASK(16, 16))
#define DDR_UMCTL2_ECCCTL_ECC_CORRECTED_ERR_INTR_FORCE_M GENMASK(16, 16)
#define DDR_UMCTL2_ECCCTL_ECC_CORRECTED_ERR_INTR_FORCE_X(x)\
	(((x) & GENMASK(16, 16)) >> 16)

#define DDR_UMCTL2_ECCCTL_ECC_AP_ERR_INTR_EN(x)  (((x) << 10) & GENMASK(10, 10))
#define DDR_UMCTL2_ECCCTL_ECC_AP_ERR_INTR_EN_M   GENMASK(10, 10)
#define DDR_UMCTL2_ECCCTL_ECC_AP_ERR_INTR_EN_X(x)\
	(((x) & GENMASK(10, 10)) >> 10)

#define DDR_UMCTL2_ECCCTL_ECC_UNCORRECTED_ERR_INTR_EN(x)\
	(((x) << 9) & GENMASK(9, 9))
#define DDR_UMCTL2_ECCCTL_ECC_UNCORRECTED_ERR_INTR_EN_M GENMASK(9, 9)
#define DDR_UMCTL2_ECCCTL_ECC_UNCORRECTED_ERR_INTR_EN_X(x)\
	(((x) & GENMASK(9, 9)) >> 9)

#define DDR_UMCTL2_ECCCTL_ECC_CORRECTED_ERR_INTR_EN(x)\
	(((x) << 8) & GENMASK(8, 8))
#define DDR_UMCTL2_ECCCTL_ECC_CORRECTED_ERR_INTR_EN_M GENMASK(8, 8)
#define DDR_UMCTL2_ECCCTL_ECC_CORRECTED_ERR_INTR_EN_X(x)\
	(((x) & GENMASK(8, 8)) >> 8)

#define DDR_UMCTL2_ECCCTL_ECC_AP_ERR_INTR_CLR(x) (((x) << 4) & GENMASK(4, 4))
#define DDR_UMCTL2_ECCCTL_ECC_AP_ERR_INTR_CLR_M  GENMASK(4, 4)
#define DDR_UMCTL2_ECCCTL_ECC_AP_ERR_INTR_CLR_X(x) (((x) & GENMASK(4, 4)) >> 4)

#define DDR_UMCTL2_ECCCTL_ECC_UNCORR_ERR_CNT_CLR(x) (((x) << 3) & GENMASK(3, 3))
#define DDR_UMCTL2_ECCCTL_ECC_UNCORR_ERR_CNT_CLR_M GENMASK(3, 3)
#define DDR_UMCTL2_ECCCTL_ECC_UNCORR_ERR_CNT_CLR_X(x)\
	(((x) & GENMASK(3, 3)) >> 3)

#define DDR_UMCTL2_ECCCTL_ECC_CORR_ERR_CNT_CLR(x) (((x) << 2) & GENMASK(2, 2))
#define DDR_UMCTL2_ECCCTL_ECC_CORR_ERR_CNT_CLR_M GENMASK(2, 2)
#define DDR_UMCTL2_ECCCTL_ECC_CORR_ERR_CNT_CLR_X(x) (((x) & GENMASK(2, 2)) >> 2)

#define DDR_UMCTL2_ECCCTL_ECC_UNCORRECTED_ERR_CLR(x)\
	(((x) << 1) & GENMASK(1, 1))
#define DDR_UMCTL2_ECCCTL_ECC_UNCORRECTED_ERR_CLR_M GENMASK(1, 1)
#define DDR_UMCTL2_ECCCTL_ECC_UNCORRECTED_ERR_CLR_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define DDR_UMCTL2_ECCCTL_ECC_CORRECTED_ERR_CLR(x) ((x) & GENMASK(0, 0))
#define DDR_UMCTL2_ECCCTL_ECC_CORRECTED_ERR_CLR_M GENMASK(0, 0)
#define DDR_UMCTL2_ECCCTL_ECC_CORRECTED_ERR_CLR_X(x) ((x) & GENMASK(0, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:ECCERRCNT */
#define DDR_UMCTL2_ECCERRCNT      __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 128, 0, 1, 4)

#define DDR_UMCTL2_ECCERRCNT_ECC_UNCORR_ERR_CNT(x)\
	(((x) << 16) & GENMASK(31, 16))
#define DDR_UMCTL2_ECCERRCNT_ECC_UNCORR_ERR_CNT_M GENMASK(31, 16)
#define DDR_UMCTL2_ECCERRCNT_ECC_UNCORR_ERR_CNT_X(x)\
	(((x) & GENMASK(31, 16)) >> 16)

#define DDR_UMCTL2_ECCERRCNT_ECC_CORR_ERR_CNT(x) ((x) & GENMASK(15, 0))
#define DDR_UMCTL2_ECCERRCNT_ECC_CORR_ERR_CNT_M  GENMASK(15, 0)
#define DDR_UMCTL2_ECCERRCNT_ECC_CORR_ERR_CNT_X(x) ((x) & GENMASK(15, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:ECCCADDR0 */
#define DDR_UMCTL2_ECCCADDR0      __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 132, 0, 1, 4)

#define DDR_UMCTL2_ECCCADDR0_ECC_CORR_RANK(x)    (((x) << 24) & GENMASK(24, 24))
#define DDR_UMCTL2_ECCCADDR0_ECC_CORR_RANK_M     GENMASK(24, 24)
#define DDR_UMCTL2_ECCCADDR0_ECC_CORR_RANK_X(x)  (((x) & GENMASK(24, 24)) >> 24)

#define DDR_UMCTL2_ECCCADDR0_ECC_CORR_ROW(x)     ((x) & GENMASK(15, 0))
#define DDR_UMCTL2_ECCCADDR0_ECC_CORR_ROW_M      GENMASK(15, 0)
#define DDR_UMCTL2_ECCCADDR0_ECC_CORR_ROW_X(x)   ((x) & GENMASK(15, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:ECCCADDR1 */
#define DDR_UMCTL2_ECCCADDR1      __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 136, 0, 1, 4)

#define DDR_UMCTL2_ECCCADDR1_ECC_CORR_BANK(x)    (((x) << 16) & GENMASK(18, 16))
#define DDR_UMCTL2_ECCCADDR1_ECC_CORR_BANK_M     GENMASK(18, 16)
#define DDR_UMCTL2_ECCCADDR1_ECC_CORR_BANK_X(x)  (((x) & GENMASK(18, 16)) >> 16)

#define DDR_UMCTL2_ECCCADDR1_ECC_CORR_COL(x)     ((x) & GENMASK(11, 0))
#define DDR_UMCTL2_ECCCADDR1_ECC_CORR_COL_M      GENMASK(11, 0)
#define DDR_UMCTL2_ECCCADDR1_ECC_CORR_COL_X(x)   ((x) & GENMASK(11, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:ECCCSYN0 */
#define DDR_UMCTL2_ECCCSYN0       __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 140, 0, 1, 4)

/*      DDR_UMCTL2:UMCTL2_REGS:ECCCSYN1 */
#define DDR_UMCTL2_ECCCSYN1       __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 144, 0, 1, 4)

/*      DDR_UMCTL2:UMCTL2_REGS:ECCCSYN2 */
#define DDR_UMCTL2_ECCCSYN2       __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 148, 0, 1, 4)

#define DDR_UMCTL2_ECCCSYN2_ECC_CORR_SYNDROMES_71_64(x) ((x) & GENMASK(7, 0))
#define DDR_UMCTL2_ECCCSYN2_ECC_CORR_SYNDROMES_71_64_M GENMASK(7, 0)
#define DDR_UMCTL2_ECCCSYN2_ECC_CORR_SYNDROMES_71_64_X(x) ((x) & GENMASK(7, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:ECCBITMASK0 */
#define DDR_UMCTL2_ECCBITMASK0    __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 152, 0, 1, 4)

/*      DDR_UMCTL2:UMCTL2_REGS:ECCBITMASK1 */
#define DDR_UMCTL2_ECCBITMASK1    __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 156, 0, 1, 4)

/*      DDR_UMCTL2:UMCTL2_REGS:ECCBITMASK2 */
#define DDR_UMCTL2_ECCBITMASK2    __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 160, 0, 1, 4)

#define DDR_UMCTL2_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64(x) ((x) & GENMASK(7, 0))
#define DDR_UMCTL2_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64_M GENMASK(7, 0)
#define DDR_UMCTL2_ECCBITMASK2_ECC_CORR_BIT_MASK_71_64_X(x)\
	((x) & GENMASK(7, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:ECCUADDR0 */
#define DDR_UMCTL2_ECCUADDR0      __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 164, 0, 1, 4)

#define DDR_UMCTL2_ECCUADDR0_ECC_UNCORR_RANK(x)  (((x) << 24) & GENMASK(24, 24))
#define DDR_UMCTL2_ECCUADDR0_ECC_UNCORR_RANK_M   GENMASK(24, 24)
#define DDR_UMCTL2_ECCUADDR0_ECC_UNCORR_RANK_X(x)\
	(((x) & GENMASK(24, 24)) >> 24)

#define DDR_UMCTL2_ECCUADDR0_ECC_UNCORR_ROW(x)   ((x) & GENMASK(15, 0))
#define DDR_UMCTL2_ECCUADDR0_ECC_UNCORR_ROW_M    GENMASK(15, 0)
#define DDR_UMCTL2_ECCUADDR0_ECC_UNCORR_ROW_X(x) ((x) & GENMASK(15, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:ECCUADDR1 */
#define DDR_UMCTL2_ECCUADDR1      __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 168, 0, 1, 4)

#define DDR_UMCTL2_ECCUADDR1_ECC_UNCORR_BANK(x)  (((x) << 16) & GENMASK(18, 16))
#define DDR_UMCTL2_ECCUADDR1_ECC_UNCORR_BANK_M   GENMASK(18, 16)
#define DDR_UMCTL2_ECCUADDR1_ECC_UNCORR_BANK_X(x)\
	(((x) & GENMASK(18, 16)) >> 16)

#define DDR_UMCTL2_ECCUADDR1_ECC_UNCORR_COL(x)   ((x) & GENMASK(11, 0))
#define DDR_UMCTL2_ECCUADDR1_ECC_UNCORR_COL_M    GENMASK(11, 0)
#define DDR_UMCTL2_ECCUADDR1_ECC_UNCORR_COL_X(x) ((x) & GENMASK(11, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:ECCUSYN0 */
#define DDR_UMCTL2_ECCUSYN0       __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 172, 0, 1, 4)

/*      DDR_UMCTL2:UMCTL2_REGS:ECCUSYN1 */
#define DDR_UMCTL2_ECCUSYN1       __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 176, 0, 1, 4)

/*      DDR_UMCTL2:UMCTL2_REGS:ECCUSYN2 */
#define DDR_UMCTL2_ECCUSYN2       __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 180, 0, 1, 4)

#define DDR_UMCTL2_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64(x) ((x) & GENMASK(7, 0))
#define DDR_UMCTL2_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64_M GENMASK(7, 0)
#define DDR_UMCTL2_ECCUSYN2_ECC_UNCORR_SYNDROMES_71_64_X(x)\
	((x) & GENMASK(7, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:ECCPOISONADDR0 */
#define DDR_UMCTL2_ECCPOISONADDR0 __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 184, 0, 1, 4)

#define DDR_UMCTL2_ECCPOISONADDR0_ECC_POISON_RANK(x)\
	(((x) << 24) & GENMASK(24, 24))
#define DDR_UMCTL2_ECCPOISONADDR0_ECC_POISON_RANK_M GENMASK(24, 24)
#define DDR_UMCTL2_ECCPOISONADDR0_ECC_POISON_RANK_X(x)\
	(((x) & GENMASK(24, 24)) >> 24)

#define DDR_UMCTL2_ECCPOISONADDR0_ECC_POISON_COL(x) ((x) & GENMASK(11, 0))
#define DDR_UMCTL2_ECCPOISONADDR0_ECC_POISON_COL_M GENMASK(11, 0)
#define DDR_UMCTL2_ECCPOISONADDR0_ECC_POISON_COL_X(x) ((x) & GENMASK(11, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:ECCPOISONADDR1 */
#define DDR_UMCTL2_ECCPOISONADDR1 __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 188, 0, 1, 4)

#define DDR_UMCTL2_ECCPOISONADDR1_ECC_POISON_BANK(x)\
	(((x) << 24) & GENMASK(26, 24))
#define DDR_UMCTL2_ECCPOISONADDR1_ECC_POISON_BANK_M GENMASK(26, 24)
#define DDR_UMCTL2_ECCPOISONADDR1_ECC_POISON_BANK_X(x)\
	(((x) & GENMASK(26, 24)) >> 24)

#define DDR_UMCTL2_ECCPOISONADDR1_ECC_POISON_ROW(x) ((x) & GENMASK(15, 0))
#define DDR_UMCTL2_ECCPOISONADDR1_ECC_POISON_ROW_M GENMASK(15, 0)
#define DDR_UMCTL2_ECCPOISONADDR1_ECC_POISON_ROW_X(x) ((x) & GENMASK(15, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:CRCPARCTL0 */
#define DDR_UMCTL2_CRCPARCTL0     __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 192, 0, 1, 4)

#define DDR_UMCTL2_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR(x)\
	(((x) << 2) & GENMASK(2, 2))
#define DDR_UMCTL2_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_M GENMASK(2, 2)
#define DDR_UMCTL2_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_X(x)\
	(((x) & GENMASK(2, 2)) >> 2)

#define DDR_UMCTL2_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR(x)\
	(((x) << 1) & GENMASK(1, 1))
#define DDR_UMCTL2_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_M GENMASK(1, 1)
#define DDR_UMCTL2_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define DDR_UMCTL2_CRCPARCTL0_DFI_ALERT_ERR_INT_EN(x) ((x) & GENMASK(0, 0))
#define DDR_UMCTL2_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_M GENMASK(0, 0)
#define DDR_UMCTL2_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_X(x) ((x) & GENMASK(0, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:CRCPARSTAT */
#define DDR_UMCTL2_CRCPARSTAT     __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 204, 0, 1, 4)

#define DDR_UMCTL2_CRCPARSTAT_DFI_ALERT_ERR_INT(x)\
	(((x) << 16) & GENMASK(16, 16))
#define DDR_UMCTL2_CRCPARSTAT_DFI_ALERT_ERR_INT_M GENMASK(16, 16)
#define DDR_UMCTL2_CRCPARSTAT_DFI_ALERT_ERR_INT_X(x)\
	(((x) & GENMASK(16, 16)) >> 16)

#define DDR_UMCTL2_CRCPARSTAT_DFI_ALERT_ERR_CNT(x) ((x) & GENMASK(15, 0))
#define DDR_UMCTL2_CRCPARSTAT_DFI_ALERT_ERR_CNT_M GENMASK(15, 0)
#define DDR_UMCTL2_CRCPARSTAT_DFI_ALERT_ERR_CNT_X(x) ((x) & GENMASK(15, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:INIT0 */
#define DDR_UMCTL2_INIT0          __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 208, 0, 1, 4)

#define DDR_UMCTL2_INIT0_SKIP_DRAM_INIT(x)       (((x) << 30) & GENMASK(31, 30))
#define DDR_UMCTL2_INIT0_SKIP_DRAM_INIT_M        GENMASK(31, 30)
#define DDR_UMCTL2_INIT0_SKIP_DRAM_INIT_X(x)     (((x) & GENMASK(31, 30)) >> 30)

#define DDR_UMCTL2_INIT0_POST_CKE_X1024(x)       (((x) << 16) & GENMASK(25, 16))
#define DDR_UMCTL2_INIT0_POST_CKE_X1024_M        GENMASK(25, 16)
#define DDR_UMCTL2_INIT0_POST_CKE_X1024_X(x)     (((x) & GENMASK(25, 16)) >> 16)

#define DDR_UMCTL2_INIT0_PRE_CKE_X1024(x)        ((x) & GENMASK(11, 0))
#define DDR_UMCTL2_INIT0_PRE_CKE_X1024_M         GENMASK(11, 0)
#define DDR_UMCTL2_INIT0_PRE_CKE_X1024_X(x)      ((x) & GENMASK(11, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:INIT1 */
#define DDR_UMCTL2_INIT1          __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 212, 0, 1, 4)

#define DDR_UMCTL2_INIT1_DRAM_RSTN_X1024(x)      (((x) << 16) & GENMASK(24, 16))
#define DDR_UMCTL2_INIT1_DRAM_RSTN_X1024_M       GENMASK(24, 16)
#define DDR_UMCTL2_INIT1_DRAM_RSTN_X1024_X(x)    (((x) & GENMASK(24, 16)) >> 16)

#define DDR_UMCTL2_INIT1_PRE_OCD_X32(x)          ((x) & GENMASK(3, 0))
#define DDR_UMCTL2_INIT1_PRE_OCD_X32_M           GENMASK(3, 0)
#define DDR_UMCTL2_INIT1_PRE_OCD_X32_X(x)        ((x) & GENMASK(3, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:INIT3 */
#define DDR_UMCTL2_INIT3          __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 220, 0, 1, 4)

#define DDR_UMCTL2_INIT3_MR(x)                   (((x) << 16) & GENMASK(31, 16))
#define DDR_UMCTL2_INIT3_MR_M                    GENMASK(31, 16)
#define DDR_UMCTL2_INIT3_MR_X(x)                 (((x) & GENMASK(31, 16)) >> 16)

#define DDR_UMCTL2_INIT3_EMR(x)                  ((x) & GENMASK(15, 0))
#define DDR_UMCTL2_INIT3_EMR_M                   GENMASK(15, 0)
#define DDR_UMCTL2_INIT3_EMR_X(x)                ((x) & GENMASK(15, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:INIT4 */
#define DDR_UMCTL2_INIT4          __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 224, 0, 1, 4)

#define DDR_UMCTL2_INIT4_EMR2(x)                 (((x) << 16) & GENMASK(31, 16))
#define DDR_UMCTL2_INIT4_EMR2_M                  GENMASK(31, 16)
#define DDR_UMCTL2_INIT4_EMR2_X(x)               (((x) & GENMASK(31, 16)) >> 16)

#define DDR_UMCTL2_INIT4_EMR3(x)                 ((x) & GENMASK(15, 0))
#define DDR_UMCTL2_INIT4_EMR3_M                  GENMASK(15, 0)
#define DDR_UMCTL2_INIT4_EMR3_X(x)               ((x) & GENMASK(15, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:INIT5 */
#define DDR_UMCTL2_INIT5          __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 228, 0, 1, 4)

#define DDR_UMCTL2_INIT5_DEV_ZQINIT_X32(x)       (((x) << 16) & GENMASK(23, 16))
#define DDR_UMCTL2_INIT5_DEV_ZQINIT_X32_M        GENMASK(23, 16)
#define DDR_UMCTL2_INIT5_DEV_ZQINIT_X32_X(x)     (((x) & GENMASK(23, 16)) >> 16)

/*      DDR_UMCTL2:UMCTL2_REGS:DIMMCTL */
#define DDR_UMCTL2_DIMMCTL        __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 240, 0, 1, 4)

#define DDR_UMCTL2_DIMMCTL_DIMM_ADDR_MIRR_EN(x)  (((x) << 1) & GENMASK(1, 1))
#define DDR_UMCTL2_DIMMCTL_DIMM_ADDR_MIRR_EN_M   GENMASK(1, 1)
#define DDR_UMCTL2_DIMMCTL_DIMM_ADDR_MIRR_EN_X(x) (((x) & GENMASK(1, 1)) >> 1)

#define DDR_UMCTL2_DIMMCTL_DIMM_STAGGER_CS_EN(x) ((x) & GENMASK(0, 0))
#define DDR_UMCTL2_DIMMCTL_DIMM_STAGGER_CS_EN_M  GENMASK(0, 0)
#define DDR_UMCTL2_DIMMCTL_DIMM_STAGGER_CS_EN_X(x) ((x) & GENMASK(0, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:RANKCTL */
#define DDR_UMCTL2_RANKCTL        __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 244, 0, 1, 4)

#define DDR_UMCTL2_RANKCTL_DIFF_RANK_WR_GAP_MSB(x)\
	(((x) << 26) & GENMASK(26, 26))
#define DDR_UMCTL2_RANKCTL_DIFF_RANK_WR_GAP_MSB_M GENMASK(26, 26)
#define DDR_UMCTL2_RANKCTL_DIFF_RANK_WR_GAP_MSB_X(x)\
	(((x) & GENMASK(26, 26)) >> 26)

#define DDR_UMCTL2_RANKCTL_DIFF_RANK_RD_GAP_MSB(x)\
	(((x) << 24) & GENMASK(24, 24))
#define DDR_UMCTL2_RANKCTL_DIFF_RANK_RD_GAP_MSB_M GENMASK(24, 24)
#define DDR_UMCTL2_RANKCTL_DIFF_RANK_RD_GAP_MSB_X(x)\
	(((x) & GENMASK(24, 24)) >> 24)

#define DDR_UMCTL2_RANKCTL_MAX_RANK_WR(x)        (((x) << 12) & GENMASK(15, 12))
#define DDR_UMCTL2_RANKCTL_MAX_RANK_WR_M         GENMASK(15, 12)
#define DDR_UMCTL2_RANKCTL_MAX_RANK_WR_X(x)      (((x) & GENMASK(15, 12)) >> 12)

#define DDR_UMCTL2_RANKCTL_DIFF_RANK_WR_GAP(x)   (((x) << 8) & GENMASK(11, 8))
#define DDR_UMCTL2_RANKCTL_DIFF_RANK_WR_GAP_M    GENMASK(11, 8)
#define DDR_UMCTL2_RANKCTL_DIFF_RANK_WR_GAP_X(x) (((x) & GENMASK(11, 8)) >> 8)

#define DDR_UMCTL2_RANKCTL_DIFF_RANK_RD_GAP(x)   (((x) << 4) & GENMASK(7, 4))
#define DDR_UMCTL2_RANKCTL_DIFF_RANK_RD_GAP_M    GENMASK(7, 4)
#define DDR_UMCTL2_RANKCTL_DIFF_RANK_RD_GAP_X(x) (((x) & GENMASK(7, 4)) >> 4)

#define DDR_UMCTL2_RANKCTL_MAX_RANK_RD(x)        ((x) & GENMASK(3, 0))
#define DDR_UMCTL2_RANKCTL_MAX_RANK_RD_M         GENMASK(3, 0)
#define DDR_UMCTL2_RANKCTL_MAX_RANK_RD_X(x)      ((x) & GENMASK(3, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:DRAMTMG0 */
#define DDR_UMCTL2_DRAMTMG0       __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 256, 0, 1, 4)

#define DDR_UMCTL2_DRAMTMG0_WR2PRE(x)            (((x) << 24) & GENMASK(30, 24))
#define DDR_UMCTL2_DRAMTMG0_WR2PRE_M             GENMASK(30, 24)
#define DDR_UMCTL2_DRAMTMG0_WR2PRE_X(x)          (((x) & GENMASK(30, 24)) >> 24)

#define DDR_UMCTL2_DRAMTMG0_T_FAW(x)             (((x) << 16) & GENMASK(21, 16))
#define DDR_UMCTL2_DRAMTMG0_T_FAW_M              GENMASK(21, 16)
#define DDR_UMCTL2_DRAMTMG0_T_FAW_X(x)           (((x) & GENMASK(21, 16)) >> 16)

#define DDR_UMCTL2_DRAMTMG0_T_RAS_MAX(x)         (((x) << 8) & GENMASK(14, 8))
#define DDR_UMCTL2_DRAMTMG0_T_RAS_MAX_M          GENMASK(14, 8)
#define DDR_UMCTL2_DRAMTMG0_T_RAS_MAX_X(x)       (((x) & GENMASK(14, 8)) >> 8)

#define DDR_UMCTL2_DRAMTMG0_T_RAS_MIN(x)         ((x) & GENMASK(5, 0))
#define DDR_UMCTL2_DRAMTMG0_T_RAS_MIN_M          GENMASK(5, 0)
#define DDR_UMCTL2_DRAMTMG0_T_RAS_MIN_X(x)       ((x) & GENMASK(5, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:DRAMTMG1 */
#define DDR_UMCTL2_DRAMTMG1       __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 260, 0, 1, 4)

#define DDR_UMCTL2_DRAMTMG1_T_XP(x)              (((x) << 16) & GENMASK(20, 16))
#define DDR_UMCTL2_DRAMTMG1_T_XP_M               GENMASK(20, 16)
#define DDR_UMCTL2_DRAMTMG1_T_XP_X(x)            (((x) & GENMASK(20, 16)) >> 16)

#define DDR_UMCTL2_DRAMTMG1_RD2PRE(x)            (((x) << 8) & GENMASK(13, 8))
#define DDR_UMCTL2_DRAMTMG1_RD2PRE_M             GENMASK(13, 8)
#define DDR_UMCTL2_DRAMTMG1_RD2PRE_X(x)          (((x) & GENMASK(13, 8)) >> 8)

#define DDR_UMCTL2_DRAMTMG1_T_RC(x)              ((x) & GENMASK(6, 0))
#define DDR_UMCTL2_DRAMTMG1_T_RC_M               GENMASK(6, 0)
#define DDR_UMCTL2_DRAMTMG1_T_RC_X(x)            ((x) & GENMASK(6, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:DRAMTMG2 */
#define DDR_UMCTL2_DRAMTMG2       __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 264, 0, 1, 4)

#define DDR_UMCTL2_DRAMTMG2_RD2WR(x)             (((x) << 8) & GENMASK(13, 8))
#define DDR_UMCTL2_DRAMTMG2_RD2WR_M              GENMASK(13, 8)
#define DDR_UMCTL2_DRAMTMG2_RD2WR_X(x)           (((x) & GENMASK(13, 8)) >> 8)

#define DDR_UMCTL2_DRAMTMG2_WR2RD(x)             ((x) & GENMASK(5, 0))
#define DDR_UMCTL2_DRAMTMG2_WR2RD_M              GENMASK(5, 0)
#define DDR_UMCTL2_DRAMTMG2_WR2RD_X(x)           ((x) & GENMASK(5, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:DRAMTMG3 */
#define DDR_UMCTL2_DRAMTMG3       __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 268, 0, 1, 4)

#define DDR_UMCTL2_DRAMTMG3_T_MRD(x)             (((x) << 12) & GENMASK(17, 12))
#define DDR_UMCTL2_DRAMTMG3_T_MRD_M              GENMASK(17, 12)
#define DDR_UMCTL2_DRAMTMG3_T_MRD_X(x)           (((x) & GENMASK(17, 12)) >> 12)

#define DDR_UMCTL2_DRAMTMG3_T_MOD(x)             ((x) & GENMASK(9, 0))
#define DDR_UMCTL2_DRAMTMG3_T_MOD_M              GENMASK(9, 0)
#define DDR_UMCTL2_DRAMTMG3_T_MOD_X(x)           ((x) & GENMASK(9, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:DRAMTMG4 */
#define DDR_UMCTL2_DRAMTMG4       __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 272, 0, 1, 4)

#define DDR_UMCTL2_DRAMTMG4_T_RCD(x)             (((x) << 24) & GENMASK(28, 24))
#define DDR_UMCTL2_DRAMTMG4_T_RCD_M              GENMASK(28, 24)
#define DDR_UMCTL2_DRAMTMG4_T_RCD_X(x)           (((x) & GENMASK(28, 24)) >> 24)

#define DDR_UMCTL2_DRAMTMG4_T_CCD(x)             (((x) << 16) & GENMASK(19, 16))
#define DDR_UMCTL2_DRAMTMG4_T_CCD_M              GENMASK(19, 16)
#define DDR_UMCTL2_DRAMTMG4_T_CCD_X(x)           (((x) & GENMASK(19, 16)) >> 16)

#define DDR_UMCTL2_DRAMTMG4_T_RRD(x)             (((x) << 8) & GENMASK(11, 8))
#define DDR_UMCTL2_DRAMTMG4_T_RRD_M              GENMASK(11, 8)
#define DDR_UMCTL2_DRAMTMG4_T_RRD_X(x)           (((x) & GENMASK(11, 8)) >> 8)

#define DDR_UMCTL2_DRAMTMG4_T_RP(x)              ((x) & GENMASK(4, 0))
#define DDR_UMCTL2_DRAMTMG4_T_RP_M               GENMASK(4, 0)
#define DDR_UMCTL2_DRAMTMG4_T_RP_X(x)            ((x) & GENMASK(4, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:DRAMTMG5 */
#define DDR_UMCTL2_DRAMTMG5       __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 276, 0, 1, 4)

#define DDR_UMCTL2_DRAMTMG5_T_CKSRX(x)           (((x) << 24) & GENMASK(27, 24))
#define DDR_UMCTL2_DRAMTMG5_T_CKSRX_M            GENMASK(27, 24)
#define DDR_UMCTL2_DRAMTMG5_T_CKSRX_X(x)         (((x) & GENMASK(27, 24)) >> 24)

#define DDR_UMCTL2_DRAMTMG5_T_CKSRE(x)           (((x) << 16) & GENMASK(22, 16))
#define DDR_UMCTL2_DRAMTMG5_T_CKSRE_M            GENMASK(22, 16)
#define DDR_UMCTL2_DRAMTMG5_T_CKSRE_X(x)         (((x) & GENMASK(22, 16)) >> 16)

#define DDR_UMCTL2_DRAMTMG5_T_CKESR(x)           (((x) << 8) & GENMASK(13, 8))
#define DDR_UMCTL2_DRAMTMG5_T_CKESR_M            GENMASK(13, 8)
#define DDR_UMCTL2_DRAMTMG5_T_CKESR_X(x)         (((x) & GENMASK(13, 8)) >> 8)

#define DDR_UMCTL2_DRAMTMG5_T_CKE(x)             ((x) & GENMASK(4, 0))
#define DDR_UMCTL2_DRAMTMG5_T_CKE_M              GENMASK(4, 0)
#define DDR_UMCTL2_DRAMTMG5_T_CKE_X(x)           ((x) & GENMASK(4, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:DRAMTMG8 */
#define DDR_UMCTL2_DRAMTMG8       __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 288, 0, 1, 4)

#define DDR_UMCTL2_DRAMTMG8_T_XS_DLL_X32(x)      (((x) << 8) & GENMASK(14, 8))
#define DDR_UMCTL2_DRAMTMG8_T_XS_DLL_X32_M       GENMASK(14, 8)
#define DDR_UMCTL2_DRAMTMG8_T_XS_DLL_X32_X(x)    (((x) & GENMASK(14, 8)) >> 8)

#define DDR_UMCTL2_DRAMTMG8_T_XS_X32(x)          ((x) & GENMASK(6, 0))
#define DDR_UMCTL2_DRAMTMG8_T_XS_X32_M           GENMASK(6, 0)
#define DDR_UMCTL2_DRAMTMG8_T_XS_X32_X(x)        ((x) & GENMASK(6, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:DRAMTMG15 */
#define DDR_UMCTL2_DRAMTMG15      __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 316, 0, 1, 4)

#define DDR_UMCTL2_DRAMTMG15_EN_DFI_LP_T_STAB(x) (((x) << 31) & GENMASK(31, 31))
#define DDR_UMCTL2_DRAMTMG15_EN_DFI_LP_T_STAB_M  GENMASK(31, 31)
#define DDR_UMCTL2_DRAMTMG15_EN_DFI_LP_T_STAB_X(x)\
	(((x) & GENMASK(31, 31)) >> 31)

#define DDR_UMCTL2_DRAMTMG15_T_STAB_X32(x)       ((x) & GENMASK(7, 0))
#define DDR_UMCTL2_DRAMTMG15_T_STAB_X32_M        GENMASK(7, 0)
#define DDR_UMCTL2_DRAMTMG15_T_STAB_X32_X(x)     ((x) & GENMASK(7, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:ZQCTL0 */
#define DDR_UMCTL2_ZQCTL0         __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 384, 0, 1, 4)

#define DDR_UMCTL2_ZQCTL0_DIS_AUTO_ZQ(x)         (((x) << 31) & GENMASK(31, 31))
#define DDR_UMCTL2_ZQCTL0_DIS_AUTO_ZQ_M          GENMASK(31, 31)
#define DDR_UMCTL2_ZQCTL0_DIS_AUTO_ZQ_X(x)       (((x) & GENMASK(31, 31)) >> 31)

#define DDR_UMCTL2_ZQCTL0_DIS_SRX_ZQCL(x)        (((x) << 30) & GENMASK(30, 30))
#define DDR_UMCTL2_ZQCTL0_DIS_SRX_ZQCL_M         GENMASK(30, 30)
#define DDR_UMCTL2_ZQCTL0_DIS_SRX_ZQCL_X(x)      (((x) & GENMASK(30, 30)) >> 30)

#define DDR_UMCTL2_ZQCTL0_ZQ_RESISTOR_SHARED(x)  (((x) << 29) & GENMASK(29, 29))
#define DDR_UMCTL2_ZQCTL0_ZQ_RESISTOR_SHARED_M   GENMASK(29, 29)
#define DDR_UMCTL2_ZQCTL0_ZQ_RESISTOR_SHARED_X(x)\
	(((x) & GENMASK(29, 29)) >> 29)

#define DDR_UMCTL2_ZQCTL0_T_ZQ_LONG_NOP(x)       (((x) << 16) & GENMASK(26, 16))
#define DDR_UMCTL2_ZQCTL0_T_ZQ_LONG_NOP_M        GENMASK(26, 16)
#define DDR_UMCTL2_ZQCTL0_T_ZQ_LONG_NOP_X(x)     (((x) & GENMASK(26, 16)) >> 16)

#define DDR_UMCTL2_ZQCTL0_T_ZQ_SHORT_NOP(x)      ((x) & GENMASK(9, 0))
#define DDR_UMCTL2_ZQCTL0_T_ZQ_SHORT_NOP_M       GENMASK(9, 0)
#define DDR_UMCTL2_ZQCTL0_T_ZQ_SHORT_NOP_X(x)    ((x) & GENMASK(9, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:ZQCTL1 */
#define DDR_UMCTL2_ZQCTL1         __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 388, 0, 1, 4)

#define DDR_UMCTL2_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024(x) ((x) & GENMASK(19, 0))
#define DDR_UMCTL2_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_M GENMASK(19, 0)
#define DDR_UMCTL2_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_X(x) ((x) & GENMASK(19, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:DFITMG0 */
#define DDR_UMCTL2_DFITMG0        __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 400, 0, 1, 4)

#define DDR_UMCTL2_DFITMG0_DFI_T_CTRL_DELAY(x)   (((x) << 24) & GENMASK(28, 24))
#define DDR_UMCTL2_DFITMG0_DFI_T_CTRL_DELAY_M    GENMASK(28, 24)
#define DDR_UMCTL2_DFITMG0_DFI_T_CTRL_DELAY_X(x) (((x) & GENMASK(28, 24)) >> 24)

#define DDR_UMCTL2_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK(x)\
	(((x) << 23) & GENMASK(23, 23))
#define DDR_UMCTL2_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK_M GENMASK(23, 23)
#define DDR_UMCTL2_DFITMG0_DFI_RDDATA_USE_DFI_PHY_CLK_X(x)\
	(((x) & GENMASK(23, 23)) >> 23)

#define DDR_UMCTL2_DFITMG0_DFI_T_RDDATA_EN(x)    (((x) << 16) & GENMASK(22, 16))
#define DDR_UMCTL2_DFITMG0_DFI_T_RDDATA_EN_M     GENMASK(22, 16)
#define DDR_UMCTL2_DFITMG0_DFI_T_RDDATA_EN_X(x)  (((x) & GENMASK(22, 16)) >> 16)

#define DDR_UMCTL2_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK(x)\
	(((x) << 15) & GENMASK(15, 15))
#define DDR_UMCTL2_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK_M GENMASK(15, 15)
#define DDR_UMCTL2_DFITMG0_DFI_WRDATA_USE_DFI_PHY_CLK_X(x)\
	(((x) & GENMASK(15, 15)) >> 15)

#define DDR_UMCTL2_DFITMG0_DFI_TPHY_WRDATA(x)    (((x) << 8) & GENMASK(13, 8))
#define DDR_UMCTL2_DFITMG0_DFI_TPHY_WRDATA_M     GENMASK(13, 8)
#define DDR_UMCTL2_DFITMG0_DFI_TPHY_WRDATA_X(x)  (((x) & GENMASK(13, 8)) >> 8)

#define DDR_UMCTL2_DFITMG0_DFI_TPHY_WRLAT(x)     ((x) & GENMASK(5, 0))
#define DDR_UMCTL2_DFITMG0_DFI_TPHY_WRLAT_M      GENMASK(5, 0)
#define DDR_UMCTL2_DFITMG0_DFI_TPHY_WRLAT_X(x)   ((x) & GENMASK(5, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:DFITMG1 */
#define DDR_UMCTL2_DFITMG1        __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 404, 0, 1, 4)

#define DDR_UMCTL2_DFITMG1_DFI_T_PARIN_LAT(x)    (((x) << 24) & GENMASK(25, 24))
#define DDR_UMCTL2_DFITMG1_DFI_T_PARIN_LAT_M     GENMASK(25, 24)
#define DDR_UMCTL2_DFITMG1_DFI_T_PARIN_LAT_X(x)  (((x) & GENMASK(25, 24)) >> 24)

#define DDR_UMCTL2_DFITMG1_DFI_T_WRDATA_DELAY(x) (((x) << 16) & GENMASK(20, 16))
#define DDR_UMCTL2_DFITMG1_DFI_T_WRDATA_DELAY_M  GENMASK(20, 16)
#define DDR_UMCTL2_DFITMG1_DFI_T_WRDATA_DELAY_X(x)\
	(((x) & GENMASK(20, 16)) >> 16)

#define DDR_UMCTL2_DFITMG1_DFI_T_DRAM_CLK_DISABLE(x)\
	(((x) << 8) & GENMASK(12, 8))
#define DDR_UMCTL2_DFITMG1_DFI_T_DRAM_CLK_DISABLE_M GENMASK(12, 8)
#define DDR_UMCTL2_DFITMG1_DFI_T_DRAM_CLK_DISABLE_X(x)\
	(((x) & GENMASK(12, 8)) >> 8)

#define DDR_UMCTL2_DFITMG1_DFI_T_DRAM_CLK_ENABLE(x) ((x) & GENMASK(4, 0))
#define DDR_UMCTL2_DFITMG1_DFI_T_DRAM_CLK_ENABLE_M GENMASK(4, 0)
#define DDR_UMCTL2_DFITMG1_DFI_T_DRAM_CLK_ENABLE_X(x) ((x) & GENMASK(4, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:DFILPCFG0 */
#define DDR_UMCTL2_DFILPCFG0      __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 408, 0, 1, 4)

#define DDR_UMCTL2_DFILPCFG0_DFI_TLP_RESP(x)     (((x) << 24) & GENMASK(28, 24))
#define DDR_UMCTL2_DFILPCFG0_DFI_TLP_RESP_M      GENMASK(28, 24)
#define DDR_UMCTL2_DFILPCFG0_DFI_TLP_RESP_X(x)   (((x) & GENMASK(28, 24)) >> 24)

#define DDR_UMCTL2_DFILPCFG0_DFI_LP_WAKEUP_SR(x) (((x) << 12) & GENMASK(15, 12))
#define DDR_UMCTL2_DFILPCFG0_DFI_LP_WAKEUP_SR_M  GENMASK(15, 12)
#define DDR_UMCTL2_DFILPCFG0_DFI_LP_WAKEUP_SR_X(x)\
	(((x) & GENMASK(15, 12)) >> 12)

#define DDR_UMCTL2_DFILPCFG0_DFI_LP_EN_SR(x)     (((x) << 8) & GENMASK(8, 8))
#define DDR_UMCTL2_DFILPCFG0_DFI_LP_EN_SR_M      GENMASK(8, 8)
#define DDR_UMCTL2_DFILPCFG0_DFI_LP_EN_SR_X(x)   (((x) & GENMASK(8, 8)) >> 8)

#define DDR_UMCTL2_DFILPCFG0_DFI_LP_WAKEUP_PD(x) (((x) << 4) & GENMASK(7, 4))
#define DDR_UMCTL2_DFILPCFG0_DFI_LP_WAKEUP_PD_M  GENMASK(7, 4)
#define DDR_UMCTL2_DFILPCFG0_DFI_LP_WAKEUP_PD_X(x) (((x) & GENMASK(7, 4)) >> 4)

#define DDR_UMCTL2_DFILPCFG0_DFI_LP_EN_PD(x)     ((x) & GENMASK(0, 0))
#define DDR_UMCTL2_DFILPCFG0_DFI_LP_EN_PD_M      GENMASK(0, 0)
#define DDR_UMCTL2_DFILPCFG0_DFI_LP_EN_PD_X(x)   ((x) & GENMASK(0, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:DFIUPD0 */
#define DDR_UMCTL2_DFIUPD0        __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 416, 0, 1, 4)

#define DDR_UMCTL2_DFIUPD0_DIS_AUTO_CTRLUPD(x)   (((x) << 31) & GENMASK(31, 31))
#define DDR_UMCTL2_DFIUPD0_DIS_AUTO_CTRLUPD_M    GENMASK(31, 31)
#define DDR_UMCTL2_DFIUPD0_DIS_AUTO_CTRLUPD_X(x) (((x) & GENMASK(31, 31)) >> 31)

#define DDR_UMCTL2_DFIUPD0_DIS_AUTO_CTRLUPD_SRX(x)\
	(((x) << 30) & GENMASK(30, 30))
#define DDR_UMCTL2_DFIUPD0_DIS_AUTO_CTRLUPD_SRX_M GENMASK(30, 30)
#define DDR_UMCTL2_DFIUPD0_DIS_AUTO_CTRLUPD_SRX_X(x)\
	(((x) & GENMASK(30, 30)) >> 30)

#define DDR_UMCTL2_DFIUPD0_CTRLUPD_PRE_SRX(x)    (((x) << 29) & GENMASK(29, 29))
#define DDR_UMCTL2_DFIUPD0_CTRLUPD_PRE_SRX_M     GENMASK(29, 29)
#define DDR_UMCTL2_DFIUPD0_CTRLUPD_PRE_SRX_X(x)  (((x) & GENMASK(29, 29)) >> 29)

#define DDR_UMCTL2_DFIUPD0_DFI_T_CTRLUP_MAX(x)   (((x) << 16) & GENMASK(25, 16))
#define DDR_UMCTL2_DFIUPD0_DFI_T_CTRLUP_MAX_M    GENMASK(25, 16)
#define DDR_UMCTL2_DFIUPD0_DFI_T_CTRLUP_MAX_X(x) (((x) & GENMASK(25, 16)) >> 16)

#define DDR_UMCTL2_DFIUPD0_DFI_T_CTRLUP_MIN(x)   ((x) & GENMASK(9, 0))
#define DDR_UMCTL2_DFIUPD0_DFI_T_CTRLUP_MIN_M    GENMASK(9, 0)
#define DDR_UMCTL2_DFIUPD0_DFI_T_CTRLUP_MIN_X(x) ((x) & GENMASK(9, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:DFIUPD1 */
#define DDR_UMCTL2_DFIUPD1        __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 420, 0, 1, 4)

#define DDR_UMCTL2_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024(x)\
	(((x) << 16) & GENMASK(23, 16))
#define DDR_UMCTL2_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_M GENMASK(23, 16)
#define DDR_UMCTL2_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_X(x)\
	(((x) & GENMASK(23, 16)) >> 16)

#define DDR_UMCTL2_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024(x)\
	((x) & GENMASK(7, 0))
#define DDR_UMCTL2_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_M GENMASK(7, 0)
#define DDR_UMCTL2_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_X(x)\
	((x) & GENMASK(7, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:DFIUPD2 */
#define DDR_UMCTL2_DFIUPD2        __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 424, 0, 1, 4)

#define DDR_UMCTL2_DFIUPD2_DFI_PHYUPD_EN(x)      (((x) << 31) & GENMASK(31, 31))
#define DDR_UMCTL2_DFIUPD2_DFI_PHYUPD_EN_M       GENMASK(31, 31)
#define DDR_UMCTL2_DFIUPD2_DFI_PHYUPD_EN_X(x)    (((x) & GENMASK(31, 31)) >> 31)

/*      DDR_UMCTL2:UMCTL2_REGS:DFIMISC */
#define DDR_UMCTL2_DFIMISC        __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 432, 0, 1, 4)

#define DDR_UMCTL2_DFIMISC_DFI_FREQUENCY(x)      (((x) << 8) & GENMASK(12, 8))
#define DDR_UMCTL2_DFIMISC_DFI_FREQUENCY_M       GENMASK(12, 8)
#define DDR_UMCTL2_DFIMISC_DFI_FREQUENCY_X(x)    (((x) & GENMASK(12, 8)) >> 8)

#define DDR_UMCTL2_DFIMISC_DFI_INIT_START(x)     (((x) << 5) & GENMASK(5, 5))
#define DDR_UMCTL2_DFIMISC_DFI_INIT_START_M      GENMASK(5, 5)
#define DDR_UMCTL2_DFIMISC_DFI_INIT_START_X(x)   (((x) & GENMASK(5, 5)) >> 5)

#define DDR_UMCTL2_DFIMISC_CTL_IDLE_EN(x)        (((x) << 4) & GENMASK(4, 4))
#define DDR_UMCTL2_DFIMISC_CTL_IDLE_EN_M         GENMASK(4, 4)
#define DDR_UMCTL2_DFIMISC_CTL_IDLE_EN_X(x)      (((x) & GENMASK(4, 4)) >> 4)

#define DDR_UMCTL2_DFIMISC_DFI_INIT_COMPLETE_EN(x) ((x) & GENMASK(0, 0))
#define DDR_UMCTL2_DFIMISC_DFI_INIT_COMPLETE_EN_M GENMASK(0, 0)
#define DDR_UMCTL2_DFIMISC_DFI_INIT_COMPLETE_EN_X(x) ((x) & GENMASK(0, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:DFISTAT */
#define DDR_UMCTL2_DFISTAT        __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 444, 0, 1, 4)

#define DDR_UMCTL2_DFISTAT_DFI_LP_ACK(x)         (((x) << 1) & GENMASK(1, 1))
#define DDR_UMCTL2_DFISTAT_DFI_LP_ACK_M          GENMASK(1, 1)
#define DDR_UMCTL2_DFISTAT_DFI_LP_ACK_X(x)       (((x) & GENMASK(1, 1)) >> 1)

#define DDR_UMCTL2_DFISTAT_DFI_INIT_COMPLETE(x)  ((x) & GENMASK(0, 0))
#define DDR_UMCTL2_DFISTAT_DFI_INIT_COMPLETE_M   GENMASK(0, 0)
#define DDR_UMCTL2_DFISTAT_DFI_INIT_COMPLETE_X(x) ((x) & GENMASK(0, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:DFIPHYMSTR */
#define DDR_UMCTL2_DFIPHYMSTR     __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 452, 0, 1, 4)

#define DDR_UMCTL2_DFIPHYMSTR_DFI_PHYMSTR_BLK_REF_X32(x)\
	(((x) << 24) & GENMASK(31, 24))
#define DDR_UMCTL2_DFIPHYMSTR_DFI_PHYMSTR_BLK_REF_X32_M GENMASK(31, 24)
#define DDR_UMCTL2_DFIPHYMSTR_DFI_PHYMSTR_BLK_REF_X32_X(x)\
	(((x) & GENMASK(31, 24)) >> 24)

#define DDR_UMCTL2_DFIPHYMSTR_DFI_PHYMSTR_EN(x)  ((x) & GENMASK(0, 0))
#define DDR_UMCTL2_DFIPHYMSTR_DFI_PHYMSTR_EN_M   GENMASK(0, 0)
#define DDR_UMCTL2_DFIPHYMSTR_DFI_PHYMSTR_EN_X(x) ((x) & GENMASK(0, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:ADDRMAP0 */
#define DDR_UMCTL2_ADDRMAP0       __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 512, 0, 1, 4)

#define DDR_UMCTL2_ADDRMAP0_ADDRMAP_CS_BIT0(x)   ((x) & GENMASK(4, 0))
#define DDR_UMCTL2_ADDRMAP0_ADDRMAP_CS_BIT0_M    GENMASK(4, 0)
#define DDR_UMCTL2_ADDRMAP0_ADDRMAP_CS_BIT0_X(x) ((x) & GENMASK(4, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:ADDRMAP1 */
#define DDR_UMCTL2_ADDRMAP1       __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 516, 0, 1, 4)

#define DDR_UMCTL2_ADDRMAP1_ADDRMAP_BANK_B2(x)   (((x) << 16) & GENMASK(21, 16))
#define DDR_UMCTL2_ADDRMAP1_ADDRMAP_BANK_B2_M    GENMASK(21, 16)
#define DDR_UMCTL2_ADDRMAP1_ADDRMAP_BANK_B2_X(x) (((x) & GENMASK(21, 16)) >> 16)

#define DDR_UMCTL2_ADDRMAP1_ADDRMAP_BANK_B1(x)   (((x) << 8) & GENMASK(13, 8))
#define DDR_UMCTL2_ADDRMAP1_ADDRMAP_BANK_B1_M    GENMASK(13, 8)
#define DDR_UMCTL2_ADDRMAP1_ADDRMAP_BANK_B1_X(x) (((x) & GENMASK(13, 8)) >> 8)

#define DDR_UMCTL2_ADDRMAP1_ADDRMAP_BANK_B0(x)   ((x) & GENMASK(5, 0))
#define DDR_UMCTL2_ADDRMAP1_ADDRMAP_BANK_B0_M    GENMASK(5, 0)
#define DDR_UMCTL2_ADDRMAP1_ADDRMAP_BANK_B0_X(x) ((x) & GENMASK(5, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:ADDRMAP2 */
#define DDR_UMCTL2_ADDRMAP2       __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 520, 0, 1, 4)

#define DDR_UMCTL2_ADDRMAP2_ADDRMAP_COL_B5(x)    (((x) << 24) & GENMASK(27, 24))
#define DDR_UMCTL2_ADDRMAP2_ADDRMAP_COL_B5_M     GENMASK(27, 24)
#define DDR_UMCTL2_ADDRMAP2_ADDRMAP_COL_B5_X(x)  (((x) & GENMASK(27, 24)) >> 24)

#define DDR_UMCTL2_ADDRMAP2_ADDRMAP_COL_B4(x)    (((x) << 16) & GENMASK(19, 16))
#define DDR_UMCTL2_ADDRMAP2_ADDRMAP_COL_B4_M     GENMASK(19, 16)
#define DDR_UMCTL2_ADDRMAP2_ADDRMAP_COL_B4_X(x)  (((x) & GENMASK(19, 16)) >> 16)

#define DDR_UMCTL2_ADDRMAP2_ADDRMAP_COL_B3(x)    (((x) << 8) & GENMASK(12, 8))
#define DDR_UMCTL2_ADDRMAP2_ADDRMAP_COL_B3_M     GENMASK(12, 8)
#define DDR_UMCTL2_ADDRMAP2_ADDRMAP_COL_B3_X(x)  (((x) & GENMASK(12, 8)) >> 8)

#define DDR_UMCTL2_ADDRMAP2_ADDRMAP_COL_B2(x)    ((x) & GENMASK(3, 0))
#define DDR_UMCTL2_ADDRMAP2_ADDRMAP_COL_B2_M     GENMASK(3, 0)
#define DDR_UMCTL2_ADDRMAP2_ADDRMAP_COL_B2_X(x)  ((x) & GENMASK(3, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:ADDRMAP3 */
#define DDR_UMCTL2_ADDRMAP3       __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 524, 0, 1, 4)

#define DDR_UMCTL2_ADDRMAP3_ADDRMAP_COL_B9(x)    (((x) << 24) & GENMASK(28, 24))
#define DDR_UMCTL2_ADDRMAP3_ADDRMAP_COL_B9_M     GENMASK(28, 24)
#define DDR_UMCTL2_ADDRMAP3_ADDRMAP_COL_B9_X(x)  (((x) & GENMASK(28, 24)) >> 24)

#define DDR_UMCTL2_ADDRMAP3_ADDRMAP_COL_B8(x)    (((x) << 16) & GENMASK(20, 16))
#define DDR_UMCTL2_ADDRMAP3_ADDRMAP_COL_B8_M     GENMASK(20, 16)
#define DDR_UMCTL2_ADDRMAP3_ADDRMAP_COL_B8_X(x)  (((x) & GENMASK(20, 16)) >> 16)

#define DDR_UMCTL2_ADDRMAP3_ADDRMAP_COL_B7(x)    (((x) << 8) & GENMASK(12, 8))
#define DDR_UMCTL2_ADDRMAP3_ADDRMAP_COL_B7_M     GENMASK(12, 8)
#define DDR_UMCTL2_ADDRMAP3_ADDRMAP_COL_B7_X(x)  (((x) & GENMASK(12, 8)) >> 8)

#define DDR_UMCTL2_ADDRMAP3_ADDRMAP_COL_B6(x)    ((x) & GENMASK(4, 0))
#define DDR_UMCTL2_ADDRMAP3_ADDRMAP_COL_B6_M     GENMASK(4, 0)
#define DDR_UMCTL2_ADDRMAP3_ADDRMAP_COL_B6_X(x)  ((x) & GENMASK(4, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:ADDRMAP4 */
#define DDR_UMCTL2_ADDRMAP4       __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 528, 0, 1, 4)

#define DDR_UMCTL2_ADDRMAP4_ADDRMAP_COL_B11(x)   (((x) << 8) & GENMASK(12, 8))
#define DDR_UMCTL2_ADDRMAP4_ADDRMAP_COL_B11_M    GENMASK(12, 8)
#define DDR_UMCTL2_ADDRMAP4_ADDRMAP_COL_B11_X(x) (((x) & GENMASK(12, 8)) >> 8)

#define DDR_UMCTL2_ADDRMAP4_ADDRMAP_COL_B10(x)   ((x) & GENMASK(4, 0))
#define DDR_UMCTL2_ADDRMAP4_ADDRMAP_COL_B10_M    GENMASK(4, 0)
#define DDR_UMCTL2_ADDRMAP4_ADDRMAP_COL_B10_X(x) ((x) & GENMASK(4, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:ADDRMAP5 */
#define DDR_UMCTL2_ADDRMAP5       __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 532, 0, 1, 4)

#define DDR_UMCTL2_ADDRMAP5_ADDRMAP_ROW_B11(x)   (((x) << 24) & GENMASK(27, 24))
#define DDR_UMCTL2_ADDRMAP5_ADDRMAP_ROW_B11_M    GENMASK(27, 24)
#define DDR_UMCTL2_ADDRMAP5_ADDRMAP_ROW_B11_X(x) (((x) & GENMASK(27, 24)) >> 24)

#define DDR_UMCTL2_ADDRMAP5_ADDRMAP_ROW_B2_10(x) (((x) << 16) & GENMASK(19, 16))
#define DDR_UMCTL2_ADDRMAP5_ADDRMAP_ROW_B2_10_M  GENMASK(19, 16)
#define DDR_UMCTL2_ADDRMAP5_ADDRMAP_ROW_B2_10_X(x)\
	(((x) & GENMASK(19, 16)) >> 16)

#define DDR_UMCTL2_ADDRMAP5_ADDRMAP_ROW_B1(x)    (((x) << 8) & GENMASK(11, 8))
#define DDR_UMCTL2_ADDRMAP5_ADDRMAP_ROW_B1_M     GENMASK(11, 8)
#define DDR_UMCTL2_ADDRMAP5_ADDRMAP_ROW_B1_X(x)  (((x) & GENMASK(11, 8)) >> 8)

#define DDR_UMCTL2_ADDRMAP5_ADDRMAP_ROW_B0(x)    ((x) & GENMASK(3, 0))
#define DDR_UMCTL2_ADDRMAP5_ADDRMAP_ROW_B0_M     GENMASK(3, 0)
#define DDR_UMCTL2_ADDRMAP5_ADDRMAP_ROW_B0_X(x)  ((x) & GENMASK(3, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:ADDRMAP6 */
#define DDR_UMCTL2_ADDRMAP6       __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 536, 0, 1, 4)

#define DDR_UMCTL2_ADDRMAP6_ADDRMAP_ROW_B15(x)   (((x) << 24) & GENMASK(27, 24))
#define DDR_UMCTL2_ADDRMAP6_ADDRMAP_ROW_B15_M    GENMASK(27, 24)
#define DDR_UMCTL2_ADDRMAP6_ADDRMAP_ROW_B15_X(x) (((x) & GENMASK(27, 24)) >> 24)

#define DDR_UMCTL2_ADDRMAP6_ADDRMAP_ROW_B14(x)   (((x) << 16) & GENMASK(19, 16))
#define DDR_UMCTL2_ADDRMAP6_ADDRMAP_ROW_B14_M    GENMASK(19, 16)
#define DDR_UMCTL2_ADDRMAP6_ADDRMAP_ROW_B14_X(x) (((x) & GENMASK(19, 16)) >> 16)

#define DDR_UMCTL2_ADDRMAP6_ADDRMAP_ROW_B13(x)   (((x) << 8) & GENMASK(11, 8))
#define DDR_UMCTL2_ADDRMAP6_ADDRMAP_ROW_B13_M    GENMASK(11, 8)
#define DDR_UMCTL2_ADDRMAP6_ADDRMAP_ROW_B13_X(x) (((x) & GENMASK(11, 8)) >> 8)

#define DDR_UMCTL2_ADDRMAP6_ADDRMAP_ROW_B12(x)   ((x) & GENMASK(3, 0))
#define DDR_UMCTL2_ADDRMAP6_ADDRMAP_ROW_B12_M    GENMASK(3, 0)
#define DDR_UMCTL2_ADDRMAP6_ADDRMAP_ROW_B12_X(x) ((x) & GENMASK(3, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:ADDRMAP9 */
#define DDR_UMCTL2_ADDRMAP9       __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 548, 0, 1, 4)

#define DDR_UMCTL2_ADDRMAP9_ADDRMAP_ROW_B5(x)    (((x) << 24) & GENMASK(27, 24))
#define DDR_UMCTL2_ADDRMAP9_ADDRMAP_ROW_B5_M     GENMASK(27, 24)
#define DDR_UMCTL2_ADDRMAP9_ADDRMAP_ROW_B5_X(x)  (((x) & GENMASK(27, 24)) >> 24)

#define DDR_UMCTL2_ADDRMAP9_ADDRMAP_ROW_B4(x)    (((x) << 16) & GENMASK(19, 16))
#define DDR_UMCTL2_ADDRMAP9_ADDRMAP_ROW_B4_M     GENMASK(19, 16)
#define DDR_UMCTL2_ADDRMAP9_ADDRMAP_ROW_B4_X(x)  (((x) & GENMASK(19, 16)) >> 16)

#define DDR_UMCTL2_ADDRMAP9_ADDRMAP_ROW_B3(x)    (((x) << 8) & GENMASK(11, 8))
#define DDR_UMCTL2_ADDRMAP9_ADDRMAP_ROW_B3_M     GENMASK(11, 8)
#define DDR_UMCTL2_ADDRMAP9_ADDRMAP_ROW_B3_X(x)  (((x) & GENMASK(11, 8)) >> 8)

#define DDR_UMCTL2_ADDRMAP9_ADDRMAP_ROW_B2(x)    ((x) & GENMASK(3, 0))
#define DDR_UMCTL2_ADDRMAP9_ADDRMAP_ROW_B2_M     GENMASK(3, 0)
#define DDR_UMCTL2_ADDRMAP9_ADDRMAP_ROW_B2_X(x)  ((x) & GENMASK(3, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:ADDRMAP10 */
#define DDR_UMCTL2_ADDRMAP10      __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 552, 0, 1, 4)

#define DDR_UMCTL2_ADDRMAP10_ADDRMAP_ROW_B9(x)   (((x) << 24) & GENMASK(27, 24))
#define DDR_UMCTL2_ADDRMAP10_ADDRMAP_ROW_B9_M    GENMASK(27, 24)
#define DDR_UMCTL2_ADDRMAP10_ADDRMAP_ROW_B9_X(x) (((x) & GENMASK(27, 24)) >> 24)

#define DDR_UMCTL2_ADDRMAP10_ADDRMAP_ROW_B8(x)   (((x) << 16) & GENMASK(19, 16))
#define DDR_UMCTL2_ADDRMAP10_ADDRMAP_ROW_B8_M    GENMASK(19, 16)
#define DDR_UMCTL2_ADDRMAP10_ADDRMAP_ROW_B8_X(x) (((x) & GENMASK(19, 16)) >> 16)

#define DDR_UMCTL2_ADDRMAP10_ADDRMAP_ROW_B7(x)   (((x) << 8) & GENMASK(11, 8))
#define DDR_UMCTL2_ADDRMAP10_ADDRMAP_ROW_B7_M    GENMASK(11, 8)
#define DDR_UMCTL2_ADDRMAP10_ADDRMAP_ROW_B7_X(x) (((x) & GENMASK(11, 8)) >> 8)

#define DDR_UMCTL2_ADDRMAP10_ADDRMAP_ROW_B6(x)   ((x) & GENMASK(3, 0))
#define DDR_UMCTL2_ADDRMAP10_ADDRMAP_ROW_B6_M    GENMASK(3, 0)
#define DDR_UMCTL2_ADDRMAP10_ADDRMAP_ROW_B6_X(x) ((x) & GENMASK(3, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:ADDRMAP11 */
#define DDR_UMCTL2_ADDRMAP11      __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 556, 0, 1, 4)

#define DDR_UMCTL2_ADDRMAP11_ADDRMAP_ROW_B10(x)  ((x) & GENMASK(3, 0))
#define DDR_UMCTL2_ADDRMAP11_ADDRMAP_ROW_B10_M   GENMASK(3, 0)
#define DDR_UMCTL2_ADDRMAP11_ADDRMAP_ROW_B10_X(x) ((x) & GENMASK(3, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:ODTCFG */
#define DDR_UMCTL2_ODTCFG         __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 576, 0, 1, 4)

#define DDR_UMCTL2_ODTCFG_WR_ODT_HOLD(x)         (((x) << 24) & GENMASK(27, 24))
#define DDR_UMCTL2_ODTCFG_WR_ODT_HOLD_M          GENMASK(27, 24)
#define DDR_UMCTL2_ODTCFG_WR_ODT_HOLD_X(x)       (((x) & GENMASK(27, 24)) >> 24)

#define DDR_UMCTL2_ODTCFG_WR_ODT_DELAY(x)        (((x) << 16) & GENMASK(20, 16))
#define DDR_UMCTL2_ODTCFG_WR_ODT_DELAY_M         GENMASK(20, 16)
#define DDR_UMCTL2_ODTCFG_WR_ODT_DELAY_X(x)      (((x) & GENMASK(20, 16)) >> 16)

#define DDR_UMCTL2_ODTCFG_RD_ODT_HOLD(x)         (((x) << 8) & GENMASK(11, 8))
#define DDR_UMCTL2_ODTCFG_RD_ODT_HOLD_M          GENMASK(11, 8)
#define DDR_UMCTL2_ODTCFG_RD_ODT_HOLD_X(x)       (((x) & GENMASK(11, 8)) >> 8)

#define DDR_UMCTL2_ODTCFG_RD_ODT_DELAY(x)        (((x) << 2) & GENMASK(6, 2))
#define DDR_UMCTL2_ODTCFG_RD_ODT_DELAY_M         GENMASK(6, 2)
#define DDR_UMCTL2_ODTCFG_RD_ODT_DELAY_X(x)      (((x) & GENMASK(6, 2)) >> 2)

/*      DDR_UMCTL2:UMCTL2_REGS:ODTMAP */
#define DDR_UMCTL2_ODTMAP         __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 580, 0, 1, 4)

#define DDR_UMCTL2_ODTMAP_RANK1_RD_ODT(x)        (((x) << 12) & GENMASK(13, 12))
#define DDR_UMCTL2_ODTMAP_RANK1_RD_ODT_M         GENMASK(13, 12)
#define DDR_UMCTL2_ODTMAP_RANK1_RD_ODT_X(x)      (((x) & GENMASK(13, 12)) >> 12)

#define DDR_UMCTL2_ODTMAP_RANK1_WR_ODT(x)        (((x) << 8) & GENMASK(9, 8))
#define DDR_UMCTL2_ODTMAP_RANK1_WR_ODT_M         GENMASK(9, 8)
#define DDR_UMCTL2_ODTMAP_RANK1_WR_ODT_X(x)      (((x) & GENMASK(9, 8)) >> 8)

#define DDR_UMCTL2_ODTMAP_RANK0_RD_ODT(x)        (((x) << 4) & GENMASK(5, 4))
#define DDR_UMCTL2_ODTMAP_RANK0_RD_ODT_M         GENMASK(5, 4)
#define DDR_UMCTL2_ODTMAP_RANK0_RD_ODT_X(x)      (((x) & GENMASK(5, 4)) >> 4)

#define DDR_UMCTL2_ODTMAP_RANK0_WR_ODT(x)        ((x) & GENMASK(1, 0))
#define DDR_UMCTL2_ODTMAP_RANK0_WR_ODT_M         GENMASK(1, 0)
#define DDR_UMCTL2_ODTMAP_RANK0_WR_ODT_X(x)      ((x) & GENMASK(1, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:SCHED */
#define DDR_UMCTL2_SCHED          __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 592, 0, 1, 4)

#define DDR_UMCTL2_SCHED_RDWR_IDLE_GAP(x)        (((x) << 24) & GENMASK(30, 24))
#define DDR_UMCTL2_SCHED_RDWR_IDLE_GAP_M         GENMASK(30, 24)
#define DDR_UMCTL2_SCHED_RDWR_IDLE_GAP_X(x)      (((x) & GENMASK(30, 24)) >> 24)

#define DDR_UMCTL2_SCHED_GO2CRITICAL_HYSTERESIS(x)\
	(((x) << 16) & GENMASK(23, 16))
#define DDR_UMCTL2_SCHED_GO2CRITICAL_HYSTERESIS_M GENMASK(23, 16)
#define DDR_UMCTL2_SCHED_GO2CRITICAL_HYSTERESIS_X(x)\
	(((x) & GENMASK(23, 16)) >> 16)

#define DDR_UMCTL2_SCHED_LPR_NUM_ENTRIES(x)      (((x) << 8) & GENMASK(12, 8))
#define DDR_UMCTL2_SCHED_LPR_NUM_ENTRIES_M       GENMASK(12, 8)
#define DDR_UMCTL2_SCHED_LPR_NUM_ENTRIES_X(x)    (((x) & GENMASK(12, 8)) >> 8)

#define DDR_UMCTL2_SCHED_AUTOPRE_RMW(x)          (((x) << 7) & GENMASK(7, 7))
#define DDR_UMCTL2_SCHED_AUTOPRE_RMW_M           GENMASK(7, 7)
#define DDR_UMCTL2_SCHED_AUTOPRE_RMW_X(x)        (((x) & GENMASK(7, 7)) >> 7)

#define DDR_UMCTL2_SCHED_PAGECLOSE(x)            (((x) << 2) & GENMASK(2, 2))
#define DDR_UMCTL2_SCHED_PAGECLOSE_M             GENMASK(2, 2)
#define DDR_UMCTL2_SCHED_PAGECLOSE_X(x)          (((x) & GENMASK(2, 2)) >> 2)

#define DDR_UMCTL2_SCHED_PREFER_WRITE(x)         (((x) << 1) & GENMASK(1, 1))
#define DDR_UMCTL2_SCHED_PREFER_WRITE_M          GENMASK(1, 1)
#define DDR_UMCTL2_SCHED_PREFER_WRITE_X(x)       (((x) & GENMASK(1, 1)) >> 1)

#define DDR_UMCTL2_SCHED_DIS_OPT_WRECC_COLLISION_FLUSH(x) ((x) & GENMASK(0, 0))
#define DDR_UMCTL2_SCHED_DIS_OPT_WRECC_COLLISION_FLUSH_M GENMASK(0, 0)
#define DDR_UMCTL2_SCHED_DIS_OPT_WRECC_COLLISION_FLUSH_X(x)\
	((x) & GENMASK(0, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:SCHED1 */
#define DDR_UMCTL2_SCHED1         __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 596, 0, 1, 4)

#define DDR_UMCTL2_SCHED1_PAGECLOSE_TIMER(x)     ((x) & GENMASK(7, 0))
#define DDR_UMCTL2_SCHED1_PAGECLOSE_TIMER_M      GENMASK(7, 0)
#define DDR_UMCTL2_SCHED1_PAGECLOSE_TIMER_X(x)   ((x) & GENMASK(7, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:PERFHPR1 */
#define DDR_UMCTL2_PERFHPR1       __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 604, 0, 1, 4)

#define DDR_UMCTL2_PERFHPR1_HPR_XACT_RUN_LENGTH(x)\
	(((x) << 24) & GENMASK(31, 24))
#define DDR_UMCTL2_PERFHPR1_HPR_XACT_RUN_LENGTH_M GENMASK(31, 24)
#define DDR_UMCTL2_PERFHPR1_HPR_XACT_RUN_LENGTH_X(x)\
	(((x) & GENMASK(31, 24)) >> 24)

#define DDR_UMCTL2_PERFHPR1_HPR_MAX_STARVE(x)    ((x) & GENMASK(15, 0))
#define DDR_UMCTL2_PERFHPR1_HPR_MAX_STARVE_M     GENMASK(15, 0)
#define DDR_UMCTL2_PERFHPR1_HPR_MAX_STARVE_X(x)  ((x) & GENMASK(15, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:PERFLPR1 */
#define DDR_UMCTL2_PERFLPR1       __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 612, 0, 1, 4)

#define DDR_UMCTL2_PERFLPR1_LPR_XACT_RUN_LENGTH(x)\
	(((x) << 24) & GENMASK(31, 24))
#define DDR_UMCTL2_PERFLPR1_LPR_XACT_RUN_LENGTH_M GENMASK(31, 24)
#define DDR_UMCTL2_PERFLPR1_LPR_XACT_RUN_LENGTH_X(x)\
	(((x) & GENMASK(31, 24)) >> 24)

#define DDR_UMCTL2_PERFLPR1_LPR_MAX_STARVE(x)    ((x) & GENMASK(15, 0))
#define DDR_UMCTL2_PERFLPR1_LPR_MAX_STARVE_M     GENMASK(15, 0)
#define DDR_UMCTL2_PERFLPR1_LPR_MAX_STARVE_X(x)  ((x) & GENMASK(15, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:PERFWR1 */
#define DDR_UMCTL2_PERFWR1        __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 620, 0, 1, 4)

#define DDR_UMCTL2_PERFWR1_W_XACT_RUN_LENGTH(x)  (((x) << 24) & GENMASK(31, 24))
#define DDR_UMCTL2_PERFWR1_W_XACT_RUN_LENGTH_M   GENMASK(31, 24)
#define DDR_UMCTL2_PERFWR1_W_XACT_RUN_LENGTH_X(x)\
	(((x) & GENMASK(31, 24)) >> 24)

#define DDR_UMCTL2_PERFWR1_W_MAX_STARVE(x)       ((x) & GENMASK(15, 0))
#define DDR_UMCTL2_PERFWR1_W_MAX_STARVE_M        GENMASK(15, 0)
#define DDR_UMCTL2_PERFWR1_W_MAX_STARVE_X(x)     ((x) & GENMASK(15, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:DBG0 */
#define DDR_UMCTL2_DBG0           __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 768, 0, 1, 4)

#define DDR_UMCTL2_DBG0_DIS_MAX_RANK_WR_OPT(x)   (((x) << 7) & GENMASK(7, 7))
#define DDR_UMCTL2_DBG0_DIS_MAX_RANK_WR_OPT_M    GENMASK(7, 7)
#define DDR_UMCTL2_DBG0_DIS_MAX_RANK_WR_OPT_X(x) (((x) & GENMASK(7, 7)) >> 7)

#define DDR_UMCTL2_DBG0_DIS_MAX_RANK_RD_OPT(x)   (((x) << 6) & GENMASK(6, 6))
#define DDR_UMCTL2_DBG0_DIS_MAX_RANK_RD_OPT_M    GENMASK(6, 6)
#define DDR_UMCTL2_DBG0_DIS_MAX_RANK_RD_OPT_X(x) (((x) & GENMASK(6, 6)) >> 6)

#define DDR_UMCTL2_DBG0_DIS_COLLISION_PAGE_OPT(x) (((x) << 4) & GENMASK(4, 4))
#define DDR_UMCTL2_DBG0_DIS_COLLISION_PAGE_OPT_M GENMASK(4, 4)
#define DDR_UMCTL2_DBG0_DIS_COLLISION_PAGE_OPT_X(x) (((x) & GENMASK(4, 4)) >> 4)

#define DDR_UMCTL2_DBG0_DIS_WC(x)                ((x) & GENMASK(0, 0))
#define DDR_UMCTL2_DBG0_DIS_WC_M                 GENMASK(0, 0)
#define DDR_UMCTL2_DBG0_DIS_WC_X(x)              ((x) & GENMASK(0, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:DBG1 */
#define DDR_UMCTL2_DBG1           __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 772, 0, 1, 4)

#define DDR_UMCTL2_DBG1_DIS_HIF(x)               (((x) << 1) & GENMASK(1, 1))
#define DDR_UMCTL2_DBG1_DIS_HIF_M                GENMASK(1, 1)
#define DDR_UMCTL2_DBG1_DIS_HIF_X(x)             (((x) & GENMASK(1, 1)) >> 1)

#define DDR_UMCTL2_DBG1_DIS_DQ(x)                ((x) & GENMASK(0, 0))
#define DDR_UMCTL2_DBG1_DIS_DQ_M                 GENMASK(0, 0)
#define DDR_UMCTL2_DBG1_DIS_DQ_X(x)              ((x) & GENMASK(0, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:DBGCAM */
#define DDR_UMCTL2_DBGCAM         __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 776, 0, 1, 4)

#define DDR_UMCTL2_DBGCAM_WR_DATA_PIPELINE_EMPTY(x)\
	(((x) << 29) & GENMASK(29, 29))
#define DDR_UMCTL2_DBGCAM_WR_DATA_PIPELINE_EMPTY_M GENMASK(29, 29)
#define DDR_UMCTL2_DBGCAM_WR_DATA_PIPELINE_EMPTY_X(x)\
	(((x) & GENMASK(29, 29)) >> 29)

#define DDR_UMCTL2_DBGCAM_RD_DATA_PIPELINE_EMPTY(x)\
	(((x) << 28) & GENMASK(28, 28))
#define DDR_UMCTL2_DBGCAM_RD_DATA_PIPELINE_EMPTY_M GENMASK(28, 28)
#define DDR_UMCTL2_DBGCAM_RD_DATA_PIPELINE_EMPTY_X(x)\
	(((x) & GENMASK(28, 28)) >> 28)

#define DDR_UMCTL2_DBGCAM_DBG_WR_Q_EMPTY(x)      (((x) << 26) & GENMASK(26, 26))
#define DDR_UMCTL2_DBGCAM_DBG_WR_Q_EMPTY_M       GENMASK(26, 26)
#define DDR_UMCTL2_DBGCAM_DBG_WR_Q_EMPTY_X(x)    (((x) & GENMASK(26, 26)) >> 26)

#define DDR_UMCTL2_DBGCAM_DBG_RD_Q_EMPTY(x)      (((x) << 25) & GENMASK(25, 25))
#define DDR_UMCTL2_DBGCAM_DBG_RD_Q_EMPTY_M       GENMASK(25, 25)
#define DDR_UMCTL2_DBGCAM_DBG_RD_Q_EMPTY_X(x)    (((x) & GENMASK(25, 25)) >> 25)

#define DDR_UMCTL2_DBGCAM_DBG_STALL(x)           (((x) << 24) & GENMASK(24, 24))
#define DDR_UMCTL2_DBGCAM_DBG_STALL_M            GENMASK(24, 24)
#define DDR_UMCTL2_DBGCAM_DBG_STALL_X(x)         (((x) & GENMASK(24, 24)) >> 24)

#define DDR_UMCTL2_DBGCAM_DBG_W_Q_DEPTH(x)       (((x) << 16) & GENMASK(21, 16))
#define DDR_UMCTL2_DBGCAM_DBG_W_Q_DEPTH_M        GENMASK(21, 16)
#define DDR_UMCTL2_DBGCAM_DBG_W_Q_DEPTH_X(x)     (((x) & GENMASK(21, 16)) >> 16)

#define DDR_UMCTL2_DBGCAM_DBG_LPR_Q_DEPTH(x)     (((x) << 8) & GENMASK(13, 8))
#define DDR_UMCTL2_DBGCAM_DBG_LPR_Q_DEPTH_M      GENMASK(13, 8)
#define DDR_UMCTL2_DBGCAM_DBG_LPR_Q_DEPTH_X(x)   (((x) & GENMASK(13, 8)) >> 8)

#define DDR_UMCTL2_DBGCAM_DBG_HPR_Q_DEPTH(x)     ((x) & GENMASK(5, 0))
#define DDR_UMCTL2_DBGCAM_DBG_HPR_Q_DEPTH_M      GENMASK(5, 0)
#define DDR_UMCTL2_DBGCAM_DBG_HPR_Q_DEPTH_X(x)   ((x) & GENMASK(5, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:DBGCMD */
#define DDR_UMCTL2_DBGCMD         __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 780, 0, 1, 4)

#define DDR_UMCTL2_DBGCMD_CTRLUPD(x)             (((x) << 5) & GENMASK(5, 5))
#define DDR_UMCTL2_DBGCMD_CTRLUPD_M              GENMASK(5, 5)
#define DDR_UMCTL2_DBGCMD_CTRLUPD_X(x)           (((x) & GENMASK(5, 5)) >> 5)

#define DDR_UMCTL2_DBGCMD_ZQ_CALIB_SHORT(x)      (((x) << 4) & GENMASK(4, 4))
#define DDR_UMCTL2_DBGCMD_ZQ_CALIB_SHORT_M       GENMASK(4, 4)
#define DDR_UMCTL2_DBGCMD_ZQ_CALIB_SHORT_X(x)    (((x) & GENMASK(4, 4)) >> 4)

#define DDR_UMCTL2_DBGCMD_RANK1_REFRESH(x)       (((x) << 1) & GENMASK(1, 1))
#define DDR_UMCTL2_DBGCMD_RANK1_REFRESH_M        GENMASK(1, 1)
#define DDR_UMCTL2_DBGCMD_RANK1_REFRESH_X(x)     (((x) & GENMASK(1, 1)) >> 1)

#define DDR_UMCTL2_DBGCMD_RANK0_REFRESH(x)       ((x) & GENMASK(0, 0))
#define DDR_UMCTL2_DBGCMD_RANK0_REFRESH_M        GENMASK(0, 0)
#define DDR_UMCTL2_DBGCMD_RANK0_REFRESH_X(x)     ((x) & GENMASK(0, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:DBGSTAT */
#define DDR_UMCTL2_DBGSTAT        __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 784, 0, 1, 4)

#define DDR_UMCTL2_DBGSTAT_CTRLUPD_BUSY(x)       (((x) << 5) & GENMASK(5, 5))
#define DDR_UMCTL2_DBGSTAT_CTRLUPD_BUSY_M        GENMASK(5, 5)
#define DDR_UMCTL2_DBGSTAT_CTRLUPD_BUSY_X(x)     (((x) & GENMASK(5, 5)) >> 5)

#define DDR_UMCTL2_DBGSTAT_ZQ_CALIB_SHORT_BUSY(x) (((x) << 4) & GENMASK(4, 4))
#define DDR_UMCTL2_DBGSTAT_ZQ_CALIB_SHORT_BUSY_M GENMASK(4, 4)
#define DDR_UMCTL2_DBGSTAT_ZQ_CALIB_SHORT_BUSY_X(x) (((x) & GENMASK(4, 4)) >> 4)

#define DDR_UMCTL2_DBGSTAT_RANK1_REFRESH_BUSY(x) (((x) << 1) & GENMASK(1, 1))
#define DDR_UMCTL2_DBGSTAT_RANK1_REFRESH_BUSY_M  GENMASK(1, 1)
#define DDR_UMCTL2_DBGSTAT_RANK1_REFRESH_BUSY_X(x) (((x) & GENMASK(1, 1)) >> 1)

#define DDR_UMCTL2_DBGSTAT_RANK0_REFRESH_BUSY(x) ((x) & GENMASK(0, 0))
#define DDR_UMCTL2_DBGSTAT_RANK0_REFRESH_BUSY_M  GENMASK(0, 0)
#define DDR_UMCTL2_DBGSTAT_RANK0_REFRESH_BUSY_X(x) ((x) & GENMASK(0, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:DBGCAM1 */
#define DDR_UMCTL2_DBGCAM1        __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 792, 0, 1, 4)

#define DDR_UMCTL2_DBGCAM1_DBG_WRECC_Q_DEPTH(x)  ((x) & GENMASK(5, 0))
#define DDR_UMCTL2_DBGCAM1_DBG_WRECC_Q_DEPTH_M   GENMASK(5, 0)
#define DDR_UMCTL2_DBGCAM1_DBG_WRECC_Q_DEPTH_X(x) ((x) & GENMASK(5, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:SWCTL */
#define DDR_UMCTL2_SWCTL          __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 800, 0, 1, 4)

#define DDR_UMCTL2_SWCTL_SW_DONE(x)              ((x) & GENMASK(0, 0))
#define DDR_UMCTL2_SWCTL_SW_DONE_M               GENMASK(0, 0)
#define DDR_UMCTL2_SWCTL_SW_DONE_X(x)            ((x) & GENMASK(0, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:SWSTAT */
#define DDR_UMCTL2_SWSTAT         __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 804, 0, 1, 4)

#define DDR_UMCTL2_SWSTAT_SW_DONE_ACK(x)         ((x) & GENMASK(0, 0))
#define DDR_UMCTL2_SWSTAT_SW_DONE_ACK_M          GENMASK(0, 0)
#define DDR_UMCTL2_SWSTAT_SW_DONE_ACK_X(x)       ((x) & GENMASK(0, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:SWCTLSTATIC */
#define DDR_UMCTL2_SWCTLSTATIC    __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 808, 0, 1, 4)

#define DDR_UMCTL2_SWCTLSTATIC_SW_STATIC_UNLOCK(x) ((x) & GENMASK(0, 0))
#define DDR_UMCTL2_SWCTLSTATIC_SW_STATIC_UNLOCK_M GENMASK(0, 0)
#define DDR_UMCTL2_SWCTLSTATIC_SW_STATIC_UNLOCK_X(x) ((x) & GENMASK(0, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:POISONCFG */
#define DDR_UMCTL2_POISONCFG      __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 876, 0, 1, 4)

#define DDR_UMCTL2_POISONCFG_RD_POISON_INTR_CLR(x)\
	(((x) << 24) & GENMASK(24, 24))
#define DDR_UMCTL2_POISONCFG_RD_POISON_INTR_CLR_M GENMASK(24, 24)
#define DDR_UMCTL2_POISONCFG_RD_POISON_INTR_CLR_X(x)\
	(((x) & GENMASK(24, 24)) >> 24)

#define DDR_UMCTL2_POISONCFG_RD_POISON_INTR_EN(x)\
	(((x) << 20) & GENMASK(20, 20))
#define DDR_UMCTL2_POISONCFG_RD_POISON_INTR_EN_M GENMASK(20, 20)
#define DDR_UMCTL2_POISONCFG_RD_POISON_INTR_EN_X(x)\
	(((x) & GENMASK(20, 20)) >> 20)

#define DDR_UMCTL2_POISONCFG_RD_POISON_SLVERR_EN(x)\
	(((x) << 16) & GENMASK(16, 16))
#define DDR_UMCTL2_POISONCFG_RD_POISON_SLVERR_EN_M GENMASK(16, 16)
#define DDR_UMCTL2_POISONCFG_RD_POISON_SLVERR_EN_X(x)\
	(((x) & GENMASK(16, 16)) >> 16)

#define DDR_UMCTL2_POISONCFG_WR_POISON_INTR_CLR(x) (((x) << 8) & GENMASK(8, 8))
#define DDR_UMCTL2_POISONCFG_WR_POISON_INTR_CLR_M GENMASK(8, 8)
#define DDR_UMCTL2_POISONCFG_WR_POISON_INTR_CLR_X(x)\
	(((x) & GENMASK(8, 8)) >> 8)

#define DDR_UMCTL2_POISONCFG_WR_POISON_INTR_EN(x) (((x) << 4) & GENMASK(4, 4))
#define DDR_UMCTL2_POISONCFG_WR_POISON_INTR_EN_M GENMASK(4, 4)
#define DDR_UMCTL2_POISONCFG_WR_POISON_INTR_EN_X(x) (((x) & GENMASK(4, 4)) >> 4)

#define DDR_UMCTL2_POISONCFG_WR_POISON_SLVERR_EN(x) ((x) & GENMASK(0, 0))
#define DDR_UMCTL2_POISONCFG_WR_POISON_SLVERR_EN_M GENMASK(0, 0)
#define DDR_UMCTL2_POISONCFG_WR_POISON_SLVERR_EN_X(x) ((x) & GENMASK(0, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:POISONSTAT */
#define DDR_UMCTL2_POISONSTAT     __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 880, 0, 1, 4)

#define DDR_UMCTL2_POISONSTAT_RD_POISON_INTR_2(x)\
	(((x) << 18) & GENMASK(18, 18))
#define DDR_UMCTL2_POISONSTAT_RD_POISON_INTR_2_M GENMASK(18, 18)
#define DDR_UMCTL2_POISONSTAT_RD_POISON_INTR_2_X(x)\
	(((x) & GENMASK(18, 18)) >> 18)

#define DDR_UMCTL2_POISONSTAT_RD_POISON_INTR_1(x)\
	(((x) << 17) & GENMASK(17, 17))
#define DDR_UMCTL2_POISONSTAT_RD_POISON_INTR_1_M GENMASK(17, 17)
#define DDR_UMCTL2_POISONSTAT_RD_POISON_INTR_1_X(x)\
	(((x) & GENMASK(17, 17)) >> 17)

#define DDR_UMCTL2_POISONSTAT_RD_POISON_INTR_0(x)\
	(((x) << 16) & GENMASK(16, 16))
#define DDR_UMCTL2_POISONSTAT_RD_POISON_INTR_0_M GENMASK(16, 16)
#define DDR_UMCTL2_POISONSTAT_RD_POISON_INTR_0_X(x)\
	(((x) & GENMASK(16, 16)) >> 16)

#define DDR_UMCTL2_POISONSTAT_WR_POISON_INTR_2(x) (((x) << 2) & GENMASK(2, 2))
#define DDR_UMCTL2_POISONSTAT_WR_POISON_INTR_2_M GENMASK(2, 2)
#define DDR_UMCTL2_POISONSTAT_WR_POISON_INTR_2_X(x) (((x) & GENMASK(2, 2)) >> 2)

#define DDR_UMCTL2_POISONSTAT_WR_POISON_INTR_1(x) (((x) << 1) & GENMASK(1, 1))
#define DDR_UMCTL2_POISONSTAT_WR_POISON_INTR_1_M GENMASK(1, 1)
#define DDR_UMCTL2_POISONSTAT_WR_POISON_INTR_1_X(x) (((x) & GENMASK(1, 1)) >> 1)

#define DDR_UMCTL2_POISONSTAT_WR_POISON_INTR_0(x) ((x) & GENMASK(0, 0))
#define DDR_UMCTL2_POISONSTAT_WR_POISON_INTR_0_M GENMASK(0, 0)
#define DDR_UMCTL2_POISONSTAT_WR_POISON_INTR_0_X(x) ((x) & GENMASK(0, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:ADVECCINDEX */
#define DDR_UMCTL2_ADVECCINDEX    __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 884, 0, 1, 4)

#define DDR_UMCTL2_ADVECCINDEX_ECC_POISON_BEATS_SEL(x)\
	(((x) << 5) & GENMASK(8, 5))
#define DDR_UMCTL2_ADVECCINDEX_ECC_POISON_BEATS_SEL_M GENMASK(8, 5)
#define DDR_UMCTL2_ADVECCINDEX_ECC_POISON_BEATS_SEL_X(x)\
	(((x) & GENMASK(8, 5)) >> 5)

#define DDR_UMCTL2_ADVECCINDEX_ECC_ERR_SYMBOL_SEL(x)\
	(((x) << 3) & GENMASK(4, 3))
#define DDR_UMCTL2_ADVECCINDEX_ECC_ERR_SYMBOL_SEL_M GENMASK(4, 3)
#define DDR_UMCTL2_ADVECCINDEX_ECC_ERR_SYMBOL_SEL_X(x)\
	(((x) & GENMASK(4, 3)) >> 3)

#define DDR_UMCTL2_ADVECCINDEX_ECC_SYNDROME_SEL(x) ((x) & GENMASK(2, 0))
#define DDR_UMCTL2_ADVECCINDEX_ECC_SYNDROME_SEL_M GENMASK(2, 0)
#define DDR_UMCTL2_ADVECCINDEX_ECC_SYNDROME_SEL_X(x) ((x) & GENMASK(2, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:ECCPOISONPAT0 */
#define DDR_UMCTL2_ECCPOISONPAT0  __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 892, 0, 1, 4)

/*      DDR_UMCTL2:UMCTL2_REGS:ECCPOISONPAT2 */
#define DDR_UMCTL2_ECCPOISONPAT2  __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 900, 0, 1, 4)

#define DDR_UMCTL2_ECCPOISONPAT2_ECC_POISON_DATA_71_64(x) ((x) & GENMASK(7, 0))
#define DDR_UMCTL2_ECCPOISONPAT2_ECC_POISON_DATA_71_64_M GENMASK(7, 0)
#define DDR_UMCTL2_ECCPOISONPAT2_ECC_POISON_DATA_71_64_X(x)\
	((x) & GENMASK(7, 0))

/*      DDR_UMCTL2:UMCTL2_REGS:ECCAPSTAT */
#define DDR_UMCTL2_ECCAPSTAT      __REG(TARGET_DDR_UMCTL2,\
					0, 1, 0, 0, 1, 1016, 904, 0, 1, 4)

#define DDR_UMCTL2_ECCAPSTAT_ECC_AP_ERR(x)       ((x) & GENMASK(0, 0))
#define DDR_UMCTL2_ECCAPSTAT_ECC_AP_ERR_M        GENMASK(0, 0)
#define DDR_UMCTL2_ECCAPSTAT_ECC_AP_ERR_X(x)     ((x) & GENMASK(0, 0))

/*      DDR_UMCTL2:UMCTL2_MP:PSTAT */
#define DDR_UMCTL2_PSTAT          __REG(TARGET_DDR_UMCTL2,\
					0, 1, 1016, 0, 1, 5896, 4, 0, 1, 4)

#define DDR_UMCTL2_PSTAT_WR_PORT_BUSY_2(x)       (((x) << 18) & GENMASK(18, 18))
#define DDR_UMCTL2_PSTAT_WR_PORT_BUSY_2_M        GENMASK(18, 18)
#define DDR_UMCTL2_PSTAT_WR_PORT_BUSY_2_X(x)     (((x) & GENMASK(18, 18)) >> 18)

#define DDR_UMCTL2_PSTAT_WR_PORT_BUSY_1(x)       (((x) << 17) & GENMASK(17, 17))
#define DDR_UMCTL2_PSTAT_WR_PORT_BUSY_1_M        GENMASK(17, 17)
#define DDR_UMCTL2_PSTAT_WR_PORT_BUSY_1_X(x)     (((x) & GENMASK(17, 17)) >> 17)

#define DDR_UMCTL2_PSTAT_WR_PORT_BUSY_0(x)       (((x) << 16) & GENMASK(16, 16))
#define DDR_UMCTL2_PSTAT_WR_PORT_BUSY_0_M        GENMASK(16, 16)
#define DDR_UMCTL2_PSTAT_WR_PORT_BUSY_0_X(x)     (((x) & GENMASK(16, 16)) >> 16)

#define DDR_UMCTL2_PSTAT_RD_PORT_BUSY_2(x)       (((x) << 2) & GENMASK(2, 2))
#define DDR_UMCTL2_PSTAT_RD_PORT_BUSY_2_M        GENMASK(2, 2)
#define DDR_UMCTL2_PSTAT_RD_PORT_BUSY_2_X(x)     (((x) & GENMASK(2, 2)) >> 2)

#define DDR_UMCTL2_PSTAT_RD_PORT_BUSY_1(x)       (((x) << 1) & GENMASK(1, 1))
#define DDR_UMCTL2_PSTAT_RD_PORT_BUSY_1_M        GENMASK(1, 1)
#define DDR_UMCTL2_PSTAT_RD_PORT_BUSY_1_X(x)     (((x) & GENMASK(1, 1)) >> 1)

#define DDR_UMCTL2_PSTAT_RD_PORT_BUSY_0(x)       ((x) & GENMASK(0, 0))
#define DDR_UMCTL2_PSTAT_RD_PORT_BUSY_0_M        GENMASK(0, 0)
#define DDR_UMCTL2_PSTAT_RD_PORT_BUSY_0_X(x)     ((x) & GENMASK(0, 0))

/*      DDR_UMCTL2:UMCTL2_MP:PCCFG */
#define DDR_UMCTL2_PCCFG          __REG(TARGET_DDR_UMCTL2,\
					0, 1, 1016, 0, 1, 5896, 8, 0, 1, 4)

#define DDR_UMCTL2_PCCFG_BL_EXP_MODE(x)          (((x) << 8) & GENMASK(8, 8))
#define DDR_UMCTL2_PCCFG_BL_EXP_MODE_M           GENMASK(8, 8)
#define DDR_UMCTL2_PCCFG_BL_EXP_MODE_X(x)        (((x) & GENMASK(8, 8)) >> 8)

#define DDR_UMCTL2_PCCFG_PAGEMATCH_LIMIT(x)      (((x) << 4) & GENMASK(4, 4))
#define DDR_UMCTL2_PCCFG_PAGEMATCH_LIMIT_M       GENMASK(4, 4)
#define DDR_UMCTL2_PCCFG_PAGEMATCH_LIMIT_X(x)    (((x) & GENMASK(4, 4)) >> 4)

#define DDR_UMCTL2_PCCFG_GO2CRITICAL_EN(x)       ((x) & GENMASK(0, 0))
#define DDR_UMCTL2_PCCFG_GO2CRITICAL_EN_M        GENMASK(0, 0)
#define DDR_UMCTL2_PCCFG_GO2CRITICAL_EN_X(x)     ((x) & GENMASK(0, 0))

/*      DDR_UMCTL2:UMCTL2_MP:PCFGR_0 */
#define DDR_UMCTL2_PCFGR_0        __REG(TARGET_DDR_UMCTL2,\
					0, 1, 1016, 0, 1, 5896, 12, 0, 1, 4)

#define DDR_UMCTL2_PCFGR_0_PCFGR_0_RD_PORT_PAGEMATCH_EN(x)\
	(((x) << 14) & GENMASK(14, 14))
#define DDR_UMCTL2_PCFGR_0_PCFGR_0_RD_PORT_PAGEMATCH_EN_M GENMASK(14, 14)
#define DDR_UMCTL2_PCFGR_0_PCFGR_0_RD_PORT_PAGEMATCH_EN_X(x)\
	(((x) & GENMASK(14, 14)) >> 14)

#define DDR_UMCTL2_PCFGR_0_PCFGR_0_RD_PORT_URGENT_EN(x)\
	(((x) << 13) & GENMASK(13, 13))
#define DDR_UMCTL2_PCFGR_0_PCFGR_0_RD_PORT_URGENT_EN_M GENMASK(13, 13)
#define DDR_UMCTL2_PCFGR_0_PCFGR_0_RD_PORT_URGENT_EN_X(x)\
	(((x) & GENMASK(13, 13)) >> 13)

#define DDR_UMCTL2_PCFGR_0_PCFGR_0_RD_PORT_AGING_EN(x)\
	(((x) << 12) & GENMASK(12, 12))
#define DDR_UMCTL2_PCFGR_0_PCFGR_0_RD_PORT_AGING_EN_M GENMASK(12, 12)
#define DDR_UMCTL2_PCFGR_0_PCFGR_0_RD_PORT_AGING_EN_X(x)\
	(((x) & GENMASK(12, 12)) >> 12)

#define DDR_UMCTL2_PCFGR_0_PCFGR_0_RD_PORT_PRIORITY(x) ((x) & GENMASK(9, 0))
#define DDR_UMCTL2_PCFGR_0_PCFGR_0_RD_PORT_PRIORITY_M GENMASK(9, 0)
#define DDR_UMCTL2_PCFGR_0_PCFGR_0_RD_PORT_PRIORITY_X(x) ((x) & GENMASK(9, 0))

/*      DDR_UMCTL2:UMCTL2_MP:PCFGW_0 */
#define DDR_UMCTL2_PCFGW_0        __REG(TARGET_DDR_UMCTL2,\
					0, 1, 1016, 0, 1, 5896, 16, 0, 1, 4)

#define DDR_UMCTL2_PCFGW_0_PCFGW_0_WR_PORT_PAGEMATCH_EN(x)\
	(((x) << 14) & GENMASK(14, 14))
#define DDR_UMCTL2_PCFGW_0_PCFGW_0_WR_PORT_PAGEMATCH_EN_M GENMASK(14, 14)
#define DDR_UMCTL2_PCFGW_0_PCFGW_0_WR_PORT_PAGEMATCH_EN_X(x)\
	(((x) & GENMASK(14, 14)) >> 14)

#define DDR_UMCTL2_PCFGW_0_PCFGW_0_WR_PORT_URGENT_EN(x)\
	(((x) << 13) & GENMASK(13, 13))
#define DDR_UMCTL2_PCFGW_0_PCFGW_0_WR_PORT_URGENT_EN_M GENMASK(13, 13)
#define DDR_UMCTL2_PCFGW_0_PCFGW_0_WR_PORT_URGENT_EN_X(x)\
	(((x) & GENMASK(13, 13)) >> 13)

#define DDR_UMCTL2_PCFGW_0_PCFGW_0_WR_PORT_AGING_EN(x)\
	(((x) << 12) & GENMASK(12, 12))
#define DDR_UMCTL2_PCFGW_0_PCFGW_0_WR_PORT_AGING_EN_M GENMASK(12, 12)
#define DDR_UMCTL2_PCFGW_0_PCFGW_0_WR_PORT_AGING_EN_X(x)\
	(((x) & GENMASK(12, 12)) >> 12)

#define DDR_UMCTL2_PCFGW_0_PCFGW_0_WR_PORT_PRIORITY(x) ((x) & GENMASK(9, 0))
#define DDR_UMCTL2_PCFGW_0_PCFGW_0_WR_PORT_PRIORITY_M GENMASK(9, 0)
#define DDR_UMCTL2_PCFGW_0_PCFGW_0_WR_PORT_PRIORITY_X(x) ((x) & GENMASK(9, 0))

/*      DDR_UMCTL2:UMCTL2_MP:PCTRL_0 */
#define DDR_UMCTL2_PCTRL_0        __REG(TARGET_DDR_UMCTL2,\
					0, 1, 1016, 0, 1, 5896, 152, 0, 1, 4)

#define DDR_UMCTL2_PCTRL_0_PCTRL_0_PORT_EN(x)    ((x) & GENMASK(0, 0))
#define DDR_UMCTL2_PCTRL_0_PCTRL_0_PORT_EN_M     GENMASK(0, 0)
#define DDR_UMCTL2_PCTRL_0_PCTRL_0_PORT_EN_X(x)  ((x) & GENMASK(0, 0))

/*      DDR_UMCTL2:UMCTL2_MP:PCFGQOS0_0 */
#define DDR_UMCTL2_PCFGQOS0_0     __REG(TARGET_DDR_UMCTL2,\
					0, 1, 1016, 0, 1, 5896, 156, 0, 1, 4)

#define DDR_UMCTL2_PCFGQOS0_0_PCFGQOS0_0_RQOS_MAP_REGION1(x)\
	(((x) << 20) & GENMASK(21, 20))
#define DDR_UMCTL2_PCFGQOS0_0_PCFGQOS0_0_RQOS_MAP_REGION1_M GENMASK(21, 20)
#define DDR_UMCTL2_PCFGQOS0_0_PCFGQOS0_0_RQOS_MAP_REGION1_X(x)\
	(((x) & GENMASK(21, 20)) >> 20)

#define DDR_UMCTL2_PCFGQOS0_0_PCFGQOS0_0_RQOS_MAP_REGION0(x)\
	(((x) << 16) & GENMASK(17, 16))
#define DDR_UMCTL2_PCFGQOS0_0_PCFGQOS0_0_RQOS_MAP_REGION0_M GENMASK(17, 16)
#define DDR_UMCTL2_PCFGQOS0_0_PCFGQOS0_0_RQOS_MAP_REGION0_X(x)\
	(((x) & GENMASK(17, 16)) >> 16)

#define DDR_UMCTL2_PCFGQOS0_0_PCFGQOS0_0_RQOS_MAP_LEVEL1(x)\
	((x) & GENMASK(3, 0))
#define DDR_UMCTL2_PCFGQOS0_0_PCFGQOS0_0_RQOS_MAP_LEVEL1_M GENMASK(3, 0)
#define DDR_UMCTL2_PCFGQOS0_0_PCFGQOS0_0_RQOS_MAP_LEVEL1_X(x)\
	((x) & GENMASK(3, 0))

/*      DDR_UMCTL2:UMCTL2_MP:PCFGQOS1_0 */
#define DDR_UMCTL2_PCFGQOS1_0     __REG(TARGET_DDR_UMCTL2,\
					0, 1, 1016, 0, 1, 5896, 160, 0, 1, 4)

#define DDR_UMCTL2_PCFGQOS1_0_PCFGQOS1_0_RQOS_MAP_TIMEOUTR(x)\
	(((x) << 16) & GENMASK(26, 16))
#define DDR_UMCTL2_PCFGQOS1_0_PCFGQOS1_0_RQOS_MAP_TIMEOUTR_M GENMASK(26, 16)
#define DDR_UMCTL2_PCFGQOS1_0_PCFGQOS1_0_RQOS_MAP_TIMEOUTR_X(x)\
	(((x) & GENMASK(26, 16)) >> 16)

#define DDR_UMCTL2_PCFGQOS1_0_PCFGQOS1_0_RQOS_MAP_TIMEOUTB(x)\
	((x) & GENMASK(10, 0))
#define DDR_UMCTL2_PCFGQOS1_0_PCFGQOS1_0_RQOS_MAP_TIMEOUTB_M GENMASK(10, 0)
#define DDR_UMCTL2_PCFGQOS1_0_PCFGQOS1_0_RQOS_MAP_TIMEOUTB_X(x)\
	((x) & GENMASK(10, 0))

/*      DDR_UMCTL2:UMCTL2_MP:PCFGWQOS0_0 */
#define DDR_UMCTL2_PCFGWQOS0_0    __REG(TARGET_DDR_UMCTL2,\
					0, 1, 1016, 0, 1, 5896, 164, 0, 1, 4)

#define DDR_UMCTL2_PCFGWQOS0_0_PCFGWQOS0_0_WQOS_MAP_REGION2(x)\
	(((x) << 24) & GENMASK(25, 24))
#define DDR_UMCTL2_PCFGWQOS0_0_PCFGWQOS0_0_WQOS_MAP_REGION2_M GENMASK(25, 24)
#define DDR_UMCTL2_PCFGWQOS0_0_PCFGWQOS0_0_WQOS_MAP_REGION2_X(x)\
	(((x) & GENMASK(25, 24)) >> 24)

#define DDR_UMCTL2_PCFGWQOS0_0_PCFGWQOS0_0_WQOS_MAP_REGION1(x)\
	(((x) << 20) & GENMASK(21, 20))
#define DDR_UMCTL2_PCFGWQOS0_0_PCFGWQOS0_0_WQOS_MAP_REGION1_M GENMASK(21, 20)
#define DDR_UMCTL2_PCFGWQOS0_0_PCFGWQOS0_0_WQOS_MAP_REGION1_X(x)\
	(((x) & GENMASK(21, 20)) >> 20)

#define DDR_UMCTL2_PCFGWQOS0_0_PCFGWQOS0_0_WQOS_MAP_REGION0(x)\
	(((x) << 16) & GENMASK(17, 16))
#define DDR_UMCTL2_PCFGWQOS0_0_PCFGWQOS0_0_WQOS_MAP_REGION0_M GENMASK(17, 16)
#define DDR_UMCTL2_PCFGWQOS0_0_PCFGWQOS0_0_WQOS_MAP_REGION0_X(x)\
	(((x) & GENMASK(17, 16)) >> 16)

#define DDR_UMCTL2_PCFGWQOS0_0_PCFGWQOS0_0_WQOS_MAP_LEVEL2(x)\
	(((x) << 8) & GENMASK(11, 8))
#define DDR_UMCTL2_PCFGWQOS0_0_PCFGWQOS0_0_WQOS_MAP_LEVEL2_M GENMASK(11, 8)
#define DDR_UMCTL2_PCFGWQOS0_0_PCFGWQOS0_0_WQOS_MAP_LEVEL2_X(x)\
	(((x) & GENMASK(11, 8)) >> 8)

#define DDR_UMCTL2_PCFGWQOS0_0_PCFGWQOS0_0_WQOS_MAP_LEVEL1(x)\
	((x) & GENMASK(3, 0))
#define DDR_UMCTL2_PCFGWQOS0_0_PCFGWQOS0_0_WQOS_MAP_LEVEL1_M GENMASK(3, 0)
#define DDR_UMCTL2_PCFGWQOS0_0_PCFGWQOS0_0_WQOS_MAP_LEVEL1_X(x)\
	((x) & GENMASK(3, 0))

/*      DDR_UMCTL2:UMCTL2_MP:PCFGWQOS1_0 */
#define DDR_UMCTL2_PCFGWQOS1_0    __REG(TARGET_DDR_UMCTL2,\
					0, 1, 1016, 0, 1, 5896, 168, 0, 1, 4)

#define DDR_UMCTL2_PCFGWQOS1_0_PCFGWQOS1_0_WQOS_MAP_TIMEOUT2(x)\
	(((x) << 16) & GENMASK(26, 16))
#define DDR_UMCTL2_PCFGWQOS1_0_PCFGWQOS1_0_WQOS_MAP_TIMEOUT2_M GENMASK(26, 16)
#define DDR_UMCTL2_PCFGWQOS1_0_PCFGWQOS1_0_WQOS_MAP_TIMEOUT2_X(x)\
	(((x) & GENMASK(26, 16)) >> 16)

#define DDR_UMCTL2_PCFGWQOS1_0_PCFGWQOS1_0_WQOS_MAP_TIMEOUT1(x)\
	((x) & GENMASK(10, 0))
#define DDR_UMCTL2_PCFGWQOS1_0_PCFGWQOS1_0_WQOS_MAP_TIMEOUT1_M GENMASK(10, 0)
#define DDR_UMCTL2_PCFGWQOS1_0_PCFGWQOS1_0_WQOS_MAP_TIMEOUT1_X(x)\
	((x) & GENMASK(10, 0))

/*      DDR_UMCTL2:UMCTL2_MP:PCFGR_1 */
#define DDR_UMCTL2_PCFGR_1        __REG(TARGET_DDR_UMCTL2,\
					0, 1, 1016, 0, 1, 5896, 188, 0, 1, 4)

#define DDR_UMCTL2_PCFGR_1_PCFGR_1_RD_PORT_PAGEMATCH_EN(x)\
	(((x) << 14) & GENMASK(14, 14))
#define DDR_UMCTL2_PCFGR_1_PCFGR_1_RD_PORT_PAGEMATCH_EN_M GENMASK(14, 14)
#define DDR_UMCTL2_PCFGR_1_PCFGR_1_RD_PORT_PAGEMATCH_EN_X(x)\
	(((x) & GENMASK(14, 14)) >> 14)

#define DDR_UMCTL2_PCFGR_1_PCFGR_1_RD_PORT_URGENT_EN(x)\
	(((x) << 13) & GENMASK(13, 13))
#define DDR_UMCTL2_PCFGR_1_PCFGR_1_RD_PORT_URGENT_EN_M GENMASK(13, 13)
#define DDR_UMCTL2_PCFGR_1_PCFGR_1_RD_PORT_URGENT_EN_X(x)\
	(((x) & GENMASK(13, 13)) >> 13)

#define DDR_UMCTL2_PCFGR_1_PCFGR_1_RD_PORT_AGING_EN(x)\
	(((x) << 12) & GENMASK(12, 12))
#define DDR_UMCTL2_PCFGR_1_PCFGR_1_RD_PORT_AGING_EN_M GENMASK(12, 12)
#define DDR_UMCTL2_PCFGR_1_PCFGR_1_RD_PORT_AGING_EN_X(x)\
	(((x) & GENMASK(12, 12)) >> 12)

#define DDR_UMCTL2_PCFGR_1_PCFGR_1_RD_PORT_PRIORITY(x) ((x) & GENMASK(9, 0))
#define DDR_UMCTL2_PCFGR_1_PCFGR_1_RD_PORT_PRIORITY_M GENMASK(9, 0)
#define DDR_UMCTL2_PCFGR_1_PCFGR_1_RD_PORT_PRIORITY_X(x) ((x) & GENMASK(9, 0))

/*      DDR_UMCTL2:UMCTL2_MP:PCFGW_1 */
#define DDR_UMCTL2_PCFGW_1        __REG(TARGET_DDR_UMCTL2,\
					0, 1, 1016, 0, 1, 5896, 192, 0, 1, 4)

#define DDR_UMCTL2_PCFGW_1_PCFGW_1_WR_PORT_PAGEMATCH_EN(x)\
	(((x) << 14) & GENMASK(14, 14))
#define DDR_UMCTL2_PCFGW_1_PCFGW_1_WR_PORT_PAGEMATCH_EN_M GENMASK(14, 14)
#define DDR_UMCTL2_PCFGW_1_PCFGW_1_WR_PORT_PAGEMATCH_EN_X(x)\
	(((x) & GENMASK(14, 14)) >> 14)

#define DDR_UMCTL2_PCFGW_1_PCFGW_1_WR_PORT_URGENT_EN(x)\
	(((x) << 13) & GENMASK(13, 13))
#define DDR_UMCTL2_PCFGW_1_PCFGW_1_WR_PORT_URGENT_EN_M GENMASK(13, 13)
#define DDR_UMCTL2_PCFGW_1_PCFGW_1_WR_PORT_URGENT_EN_X(x)\
	(((x) & GENMASK(13, 13)) >> 13)

#define DDR_UMCTL2_PCFGW_1_PCFGW_1_WR_PORT_AGING_EN(x)\
	(((x) << 12) & GENMASK(12, 12))
#define DDR_UMCTL2_PCFGW_1_PCFGW_1_WR_PORT_AGING_EN_M GENMASK(12, 12)
#define DDR_UMCTL2_PCFGW_1_PCFGW_1_WR_PORT_AGING_EN_X(x)\
	(((x) & GENMASK(12, 12)) >> 12)

#define DDR_UMCTL2_PCFGW_1_PCFGW_1_WR_PORT_PRIORITY(x) ((x) & GENMASK(9, 0))
#define DDR_UMCTL2_PCFGW_1_PCFGW_1_WR_PORT_PRIORITY_M GENMASK(9, 0)
#define DDR_UMCTL2_PCFGW_1_PCFGW_1_WR_PORT_PRIORITY_X(x) ((x) & GENMASK(9, 0))

/*      DDR_UMCTL2:UMCTL2_MP:PCTRL_1 */
#define DDR_UMCTL2_PCTRL_1        __REG(TARGET_DDR_UMCTL2,\
					0, 1, 1016, 0, 1, 5896, 328, 0, 1, 4)

#define DDR_UMCTL2_PCTRL_1_PCTRL_1_PORT_EN(x)    ((x) & GENMASK(0, 0))
#define DDR_UMCTL2_PCTRL_1_PCTRL_1_PORT_EN_M     GENMASK(0, 0)
#define DDR_UMCTL2_PCTRL_1_PCTRL_1_PORT_EN_X(x)  ((x) & GENMASK(0, 0))

/*      DDR_UMCTL2:UMCTL2_MP:PCFGQOS0_1 */
#define DDR_UMCTL2_PCFGQOS0_1     __REG(TARGET_DDR_UMCTL2,\
					0, 1, 1016, 0, 1, 5896, 332, 0, 1, 4)

#define DDR_UMCTL2_PCFGQOS0_1_PCFGQOS0_1_RQOS_MAP_REGION1(x)\
	(((x) << 20) & GENMASK(21, 20))
#define DDR_UMCTL2_PCFGQOS0_1_PCFGQOS0_1_RQOS_MAP_REGION1_M GENMASK(21, 20)
#define DDR_UMCTL2_PCFGQOS0_1_PCFGQOS0_1_RQOS_MAP_REGION1_X(x)\
	(((x) & GENMASK(21, 20)) >> 20)

#define DDR_UMCTL2_PCFGQOS0_1_PCFGQOS0_1_RQOS_MAP_REGION0(x)\
	(((x) << 16) & GENMASK(17, 16))
#define DDR_UMCTL2_PCFGQOS0_1_PCFGQOS0_1_RQOS_MAP_REGION0_M GENMASK(17, 16)
#define DDR_UMCTL2_PCFGQOS0_1_PCFGQOS0_1_RQOS_MAP_REGION0_X(x)\
	(((x) & GENMASK(17, 16)) >> 16)

#define DDR_UMCTL2_PCFGQOS0_1_PCFGQOS0_1_RQOS_MAP_LEVEL1(x)\
	((x) & GENMASK(3, 0))
#define DDR_UMCTL2_PCFGQOS0_1_PCFGQOS0_1_RQOS_MAP_LEVEL1_M GENMASK(3, 0)
#define DDR_UMCTL2_PCFGQOS0_1_PCFGQOS0_1_RQOS_MAP_LEVEL1_X(x)\
	((x) & GENMASK(3, 0))

/*      DDR_UMCTL2:UMCTL2_MP:PCFGQOS1_1 */
#define DDR_UMCTL2_PCFGQOS1_1     __REG(TARGET_DDR_UMCTL2,\
					0, 1, 1016, 0, 1, 5896, 336, 0, 1, 4)

#define DDR_UMCTL2_PCFGQOS1_1_PCFGQOS1_1_RQOS_MAP_TIMEOUTR(x)\
	(((x) << 16) & GENMASK(26, 16))
#define DDR_UMCTL2_PCFGQOS1_1_PCFGQOS1_1_RQOS_MAP_TIMEOUTR_M GENMASK(26, 16)
#define DDR_UMCTL2_PCFGQOS1_1_PCFGQOS1_1_RQOS_MAP_TIMEOUTR_X(x)\
	(((x) & GENMASK(26, 16)) >> 16)

#define DDR_UMCTL2_PCFGQOS1_1_PCFGQOS1_1_RQOS_MAP_TIMEOUTB(x)\
	((x) & GENMASK(10, 0))
#define DDR_UMCTL2_PCFGQOS1_1_PCFGQOS1_1_RQOS_MAP_TIMEOUTB_M GENMASK(10, 0)
#define DDR_UMCTL2_PCFGQOS1_1_PCFGQOS1_1_RQOS_MAP_TIMEOUTB_X(x)\
	((x) & GENMASK(10, 0))

/*      DDR_UMCTL2:UMCTL2_MP:PCFGWQOS0_1 */
#define DDR_UMCTL2_PCFGWQOS0_1    __REG(TARGET_DDR_UMCTL2,\
					0, 1, 1016, 0, 1, 5896, 340, 0, 1, 4)

#define DDR_UMCTL2_PCFGWQOS0_1_PCFGWQOS0_1_WQOS_MAP_REGION2(x)\
	(((x) << 24) & GENMASK(25, 24))
#define DDR_UMCTL2_PCFGWQOS0_1_PCFGWQOS0_1_WQOS_MAP_REGION2_M GENMASK(25, 24)
#define DDR_UMCTL2_PCFGWQOS0_1_PCFGWQOS0_1_WQOS_MAP_REGION2_X(x)\
	(((x) & GENMASK(25, 24)) >> 24)

#define DDR_UMCTL2_PCFGWQOS0_1_PCFGWQOS0_1_WQOS_MAP_REGION1(x)\
	(((x) << 20) & GENMASK(21, 20))
#define DDR_UMCTL2_PCFGWQOS0_1_PCFGWQOS0_1_WQOS_MAP_REGION1_M GENMASK(21, 20)
#define DDR_UMCTL2_PCFGWQOS0_1_PCFGWQOS0_1_WQOS_MAP_REGION1_X(x)\
	(((x) & GENMASK(21, 20)) >> 20)

#define DDR_UMCTL2_PCFGWQOS0_1_PCFGWQOS0_1_WQOS_MAP_REGION0(x)\
	(((x) << 16) & GENMASK(17, 16))
#define DDR_UMCTL2_PCFGWQOS0_1_PCFGWQOS0_1_WQOS_MAP_REGION0_M GENMASK(17, 16)
#define DDR_UMCTL2_PCFGWQOS0_1_PCFGWQOS0_1_WQOS_MAP_REGION0_X(x)\
	(((x) & GENMASK(17, 16)) >> 16)

#define DDR_UMCTL2_PCFGWQOS0_1_PCFGWQOS0_1_WQOS_MAP_LEVEL2(x)\
	(((x) << 8) & GENMASK(11, 8))
#define DDR_UMCTL2_PCFGWQOS0_1_PCFGWQOS0_1_WQOS_MAP_LEVEL2_M GENMASK(11, 8)
#define DDR_UMCTL2_PCFGWQOS0_1_PCFGWQOS0_1_WQOS_MAP_LEVEL2_X(x)\
	(((x) & GENMASK(11, 8)) >> 8)

#define DDR_UMCTL2_PCFGWQOS0_1_PCFGWQOS0_1_WQOS_MAP_LEVEL1(x)\
	((x) & GENMASK(3, 0))
#define DDR_UMCTL2_PCFGWQOS0_1_PCFGWQOS0_1_WQOS_MAP_LEVEL1_M GENMASK(3, 0)
#define DDR_UMCTL2_PCFGWQOS0_1_PCFGWQOS0_1_WQOS_MAP_LEVEL1_X(x)\
	((x) & GENMASK(3, 0))

/*      DDR_UMCTL2:UMCTL2_MP:PCFGWQOS1_1 */
#define DDR_UMCTL2_PCFGWQOS1_1    __REG(TARGET_DDR_UMCTL2,\
					0, 1, 1016, 0, 1, 5896, 344, 0, 1, 4)

#define DDR_UMCTL2_PCFGWQOS1_1_PCFGWQOS1_1_WQOS_MAP_TIMEOUT2(x)\
	(((x) << 16) & GENMASK(26, 16))
#define DDR_UMCTL2_PCFGWQOS1_1_PCFGWQOS1_1_WQOS_MAP_TIMEOUT2_M GENMASK(26, 16)
#define DDR_UMCTL2_PCFGWQOS1_1_PCFGWQOS1_1_WQOS_MAP_TIMEOUT2_X(x)\
	(((x) & GENMASK(26, 16)) >> 16)

#define DDR_UMCTL2_PCFGWQOS1_1_PCFGWQOS1_1_WQOS_MAP_TIMEOUT1(x)\
	((x) & GENMASK(10, 0))
#define DDR_UMCTL2_PCFGWQOS1_1_PCFGWQOS1_1_WQOS_MAP_TIMEOUT1_M GENMASK(10, 0)
#define DDR_UMCTL2_PCFGWQOS1_1_PCFGWQOS1_1_WQOS_MAP_TIMEOUT1_X(x)\
	((x) & GENMASK(10, 0))

/*      DDR_UMCTL2:UMCTL2_MP:PCFGR_2 */
#define DDR_UMCTL2_PCFGR_2        __REG(TARGET_DDR_UMCTL2,\
					0, 1, 1016, 0, 1, 5896, 364, 0, 1, 4)

#define DDR_UMCTL2_PCFGR_2_PCFGR_2_RD_PORT_PAGEMATCH_EN(x)\
	(((x) << 14) & GENMASK(14, 14))
#define DDR_UMCTL2_PCFGR_2_PCFGR_2_RD_PORT_PAGEMATCH_EN_M GENMASK(14, 14)
#define DDR_UMCTL2_PCFGR_2_PCFGR_2_RD_PORT_PAGEMATCH_EN_X(x)\
	(((x) & GENMASK(14, 14)) >> 14)

#define DDR_UMCTL2_PCFGR_2_PCFGR_2_RD_PORT_URGENT_EN(x)\
	(((x) << 13) & GENMASK(13, 13))
#define DDR_UMCTL2_PCFGR_2_PCFGR_2_RD_PORT_URGENT_EN_M GENMASK(13, 13)
#define DDR_UMCTL2_PCFGR_2_PCFGR_2_RD_PORT_URGENT_EN_X(x)\
	(((x) & GENMASK(13, 13)) >> 13)

#define DDR_UMCTL2_PCFGR_2_PCFGR_2_RD_PORT_AGING_EN(x)\
	(((x) << 12) & GENMASK(12, 12))
#define DDR_UMCTL2_PCFGR_2_PCFGR_2_RD_PORT_AGING_EN_M GENMASK(12, 12)
#define DDR_UMCTL2_PCFGR_2_PCFGR_2_RD_PORT_AGING_EN_X(x)\
	(((x) & GENMASK(12, 12)) >> 12)

#define DDR_UMCTL2_PCFGR_2_PCFGR_2_RD_PORT_PRIORITY(x) ((x) & GENMASK(9, 0))
#define DDR_UMCTL2_PCFGR_2_PCFGR_2_RD_PORT_PRIORITY_M GENMASK(9, 0)
#define DDR_UMCTL2_PCFGR_2_PCFGR_2_RD_PORT_PRIORITY_X(x) ((x) & GENMASK(9, 0))

/*      DDR_UMCTL2:UMCTL2_MP:PCFGW_2 */
#define DDR_UMCTL2_PCFGW_2        __REG(TARGET_DDR_UMCTL2,\
					0, 1, 1016, 0, 1, 5896, 368, 0, 1, 4)

#define DDR_UMCTL2_PCFGW_2_PCFGW_2_WR_PORT_PAGEMATCH_EN(x)\
	(((x) << 14) & GENMASK(14, 14))
#define DDR_UMCTL2_PCFGW_2_PCFGW_2_WR_PORT_PAGEMATCH_EN_M GENMASK(14, 14)
#define DDR_UMCTL2_PCFGW_2_PCFGW_2_WR_PORT_PAGEMATCH_EN_X(x)\
	(((x) & GENMASK(14, 14)) >> 14)

#define DDR_UMCTL2_PCFGW_2_PCFGW_2_WR_PORT_URGENT_EN(x)\
	(((x) << 13) & GENMASK(13, 13))
#define DDR_UMCTL2_PCFGW_2_PCFGW_2_WR_PORT_URGENT_EN_M GENMASK(13, 13)
#define DDR_UMCTL2_PCFGW_2_PCFGW_2_WR_PORT_URGENT_EN_X(x)\
	(((x) & GENMASK(13, 13)) >> 13)

#define DDR_UMCTL2_PCFGW_2_PCFGW_2_WR_PORT_AGING_EN(x)\
	(((x) << 12) & GENMASK(12, 12))
#define DDR_UMCTL2_PCFGW_2_PCFGW_2_WR_PORT_AGING_EN_M GENMASK(12, 12)
#define DDR_UMCTL2_PCFGW_2_PCFGW_2_WR_PORT_AGING_EN_X(x)\
	(((x) & GENMASK(12, 12)) >> 12)

#define DDR_UMCTL2_PCFGW_2_PCFGW_2_WR_PORT_PRIORITY(x) ((x) & GENMASK(9, 0))
#define DDR_UMCTL2_PCFGW_2_PCFGW_2_WR_PORT_PRIORITY_M GENMASK(9, 0)
#define DDR_UMCTL2_PCFGW_2_PCFGW_2_WR_PORT_PRIORITY_X(x) ((x) & GENMASK(9, 0))

/*      DDR_UMCTL2:UMCTL2_MP:PCTRL_2 */
#define DDR_UMCTL2_PCTRL_2        __REG(TARGET_DDR_UMCTL2,\
					0, 1, 1016, 0, 1, 5896, 504, 0, 1, 4)

#define DDR_UMCTL2_PCTRL_2_PCTRL_2_PORT_EN(x)    ((x) & GENMASK(0, 0))
#define DDR_UMCTL2_PCTRL_2_PCTRL_2_PORT_EN_M     GENMASK(0, 0)
#define DDR_UMCTL2_PCTRL_2_PCTRL_2_PORT_EN_X(x)  ((x) & GENMASK(0, 0))

/*      DDR_UMCTL2:UMCTL2_MP:PCFGQOS0_2 */
#define DDR_UMCTL2_PCFGQOS0_2     __REG(TARGET_DDR_UMCTL2,\
					0, 1, 1016, 0, 1, 5896, 508, 0, 1, 4)

#define DDR_UMCTL2_PCFGQOS0_2_PCFGQOS0_2_RQOS_MAP_REGION1(x)\
	(((x) << 20) & GENMASK(21, 20))
#define DDR_UMCTL2_PCFGQOS0_2_PCFGQOS0_2_RQOS_MAP_REGION1_M GENMASK(21, 20)
#define DDR_UMCTL2_PCFGQOS0_2_PCFGQOS0_2_RQOS_MAP_REGION1_X(x)\
	(((x) & GENMASK(21, 20)) >> 20)

#define DDR_UMCTL2_PCFGQOS0_2_PCFGQOS0_2_RQOS_MAP_REGION0(x)\
	(((x) << 16) & GENMASK(17, 16))
#define DDR_UMCTL2_PCFGQOS0_2_PCFGQOS0_2_RQOS_MAP_REGION0_M GENMASK(17, 16)
#define DDR_UMCTL2_PCFGQOS0_2_PCFGQOS0_2_RQOS_MAP_REGION0_X(x)\
	(((x) & GENMASK(17, 16)) >> 16)

#define DDR_UMCTL2_PCFGQOS0_2_PCFGQOS0_2_RQOS_MAP_LEVEL1(x)\
	((x) & GENMASK(3, 0))
#define DDR_UMCTL2_PCFGQOS0_2_PCFGQOS0_2_RQOS_MAP_LEVEL1_M GENMASK(3, 0)
#define DDR_UMCTL2_PCFGQOS0_2_PCFGQOS0_2_RQOS_MAP_LEVEL1_X(x)\
	((x) & GENMASK(3, 0))

/*      DDR_UMCTL2:UMCTL2_MP:PCFGQOS1_2 */
#define DDR_UMCTL2_PCFGQOS1_2     __REG(TARGET_DDR_UMCTL2,\
					0, 1, 1016, 0, 1, 5896, 512, 0, 1, 4)

#define DDR_UMCTL2_PCFGQOS1_2_PCFGQOS1_2_RQOS_MAP_TIMEOUTR(x)\
	(((x) << 16) & GENMASK(26, 16))
#define DDR_UMCTL2_PCFGQOS1_2_PCFGQOS1_2_RQOS_MAP_TIMEOUTR_M GENMASK(26, 16)
#define DDR_UMCTL2_PCFGQOS1_2_PCFGQOS1_2_RQOS_MAP_TIMEOUTR_X(x)\
	(((x) & GENMASK(26, 16)) >> 16)

#define DDR_UMCTL2_PCFGQOS1_2_PCFGQOS1_2_RQOS_MAP_TIMEOUTB(x)\
	((x) & GENMASK(10, 0))
#define DDR_UMCTL2_PCFGQOS1_2_PCFGQOS1_2_RQOS_MAP_TIMEOUTB_M GENMASK(10, 0)
#define DDR_UMCTL2_PCFGQOS1_2_PCFGQOS1_2_RQOS_MAP_TIMEOUTB_X(x)\
	((x) & GENMASK(10, 0))

/*      DDR_UMCTL2:UMCTL2_MP:PCFGWQOS0_2 */
#define DDR_UMCTL2_PCFGWQOS0_2    __REG(TARGET_DDR_UMCTL2,\
					0, 1, 1016, 0, 1, 5896, 516, 0, 1, 4)

#define DDR_UMCTL2_PCFGWQOS0_2_PCFGWQOS0_2_WQOS_MAP_REGION2(x)\
	(((x) << 24) & GENMASK(25, 24))
#define DDR_UMCTL2_PCFGWQOS0_2_PCFGWQOS0_2_WQOS_MAP_REGION2_M GENMASK(25, 24)
#define DDR_UMCTL2_PCFGWQOS0_2_PCFGWQOS0_2_WQOS_MAP_REGION2_X(x)\
	(((x) & GENMASK(25, 24)) >> 24)

#define DDR_UMCTL2_PCFGWQOS0_2_PCFGWQOS0_2_WQOS_MAP_REGION1(x)\
	(((x) << 20) & GENMASK(21, 20))
#define DDR_UMCTL2_PCFGWQOS0_2_PCFGWQOS0_2_WQOS_MAP_REGION1_M GENMASK(21, 20)
#define DDR_UMCTL2_PCFGWQOS0_2_PCFGWQOS0_2_WQOS_MAP_REGION1_X(x)\
	(((x) & GENMASK(21, 20)) >> 20)

#define DDR_UMCTL2_PCFGWQOS0_2_PCFGWQOS0_2_WQOS_MAP_REGION0(x)\
	(((x) << 16) & GENMASK(17, 16))
#define DDR_UMCTL2_PCFGWQOS0_2_PCFGWQOS0_2_WQOS_MAP_REGION0_M GENMASK(17, 16)
#define DDR_UMCTL2_PCFGWQOS0_2_PCFGWQOS0_2_WQOS_MAP_REGION0_X(x)\
	(((x) & GENMASK(17, 16)) >> 16)

#define DDR_UMCTL2_PCFGWQOS0_2_PCFGWQOS0_2_WQOS_MAP_LEVEL2(x)\
	(((x) << 8) & GENMASK(11, 8))
#define DDR_UMCTL2_PCFGWQOS0_2_PCFGWQOS0_2_WQOS_MAP_LEVEL2_M GENMASK(11, 8)
#define DDR_UMCTL2_PCFGWQOS0_2_PCFGWQOS0_2_WQOS_MAP_LEVEL2_X(x)\
	(((x) & GENMASK(11, 8)) >> 8)

#define DDR_UMCTL2_PCFGWQOS0_2_PCFGWQOS0_2_WQOS_MAP_LEVEL1(x)\
	((x) & GENMASK(3, 0))
#define DDR_UMCTL2_PCFGWQOS0_2_PCFGWQOS0_2_WQOS_MAP_LEVEL1_M GENMASK(3, 0)
#define DDR_UMCTL2_PCFGWQOS0_2_PCFGWQOS0_2_WQOS_MAP_LEVEL1_X(x)\
	((x) & GENMASK(3, 0))

/*      DDR_UMCTL2:UMCTL2_MP:PCFGWQOS1_2 */
#define DDR_UMCTL2_PCFGWQOS1_2    __REG(TARGET_DDR_UMCTL2,\
					0, 1, 1016, 0, 1, 5896, 520, 0, 1, 4)

#define DDR_UMCTL2_PCFGWQOS1_2_PCFGWQOS1_2_WQOS_MAP_TIMEOUT2(x)\
	(((x) << 16) & GENMASK(26, 16))
#define DDR_UMCTL2_PCFGWQOS1_2_PCFGWQOS1_2_WQOS_MAP_TIMEOUT2_M GENMASK(26, 16)
#define DDR_UMCTL2_PCFGWQOS1_2_PCFGWQOS1_2_WQOS_MAP_TIMEOUT2_X(x)\
	(((x) & GENMASK(26, 16)) >> 16)

#define DDR_UMCTL2_PCFGWQOS1_2_PCFGWQOS1_2_WQOS_MAP_TIMEOUT1(x)\
	((x) & GENMASK(10, 0))
#define DDR_UMCTL2_PCFGWQOS1_2_PCFGWQOS1_2_WQOS_MAP_TIMEOUT1_M GENMASK(10, 0)
#define DDR_UMCTL2_PCFGWQOS1_2_PCFGWQOS1_2_WQOS_MAP_TIMEOUT1_X(x)\
	((x) & GENMASK(10, 0))

/*      DDR_UMCTL2:UMCTL2_MP:SARBASE0 */
#define DDR_UMCTL2_SARBASE0       __REG(TARGET_DDR_UMCTL2,\
					0, 1, 1016, 0, 1, 5896, 2828, 0, 1, 4)

#define DDR_UMCTL2_SARBASE0_BASE_ADDR(x)         ((x) & GENMASK(2, 0))
#define DDR_UMCTL2_SARBASE0_BASE_ADDR_M          GENMASK(2, 0)
#define DDR_UMCTL2_SARBASE0_BASE_ADDR_X(x)       ((x) & GENMASK(2, 0))

/*      DDR_UMCTL2:UMCTL2_MP:SARSIZE0 */
#define DDR_UMCTL2_SARSIZE0       __REG(TARGET_DDR_UMCTL2,\
					0, 1, 1016, 0, 1, 5896, 2832, 0, 1, 4)

#define DDR_UMCTL2_SARSIZE0_NBLOCKS(x)           ((x) & GENMASK(7, 0))
#define DDR_UMCTL2_SARSIZE0_NBLOCKS_M            GENMASK(7, 0)
#define DDR_UMCTL2_SARSIZE0_NBLOCKS_X(x)         ((x) & GENMASK(7, 0))

/*      DDR_UMCTL2:UMCTL2_MP:SBRCTL */
#define DDR_UMCTL2_SBRCTL         __REG(TARGET_DDR_UMCTL2,\
					0, 1, 1016, 0, 1, 5896, 2860, 0, 1, 4)

#define DDR_UMCTL2_SBRCTL_SCRUB_INTERVAL(x)      (((x) << 8) & GENMASK(20, 8))
#define DDR_UMCTL2_SBRCTL_SCRUB_INTERVAL_M       GENMASK(20, 8)
#define DDR_UMCTL2_SBRCTL_SCRUB_INTERVAL_X(x)    (((x) & GENMASK(20, 8)) >> 8)

#define DDR_UMCTL2_SBRCTL_SCRUB_BURST(x)         (((x) << 4) & GENMASK(6, 4))
#define DDR_UMCTL2_SBRCTL_SCRUB_BURST_M          GENMASK(6, 4)
#define DDR_UMCTL2_SBRCTL_SCRUB_BURST_X(x)       (((x) & GENMASK(6, 4)) >> 4)

#define DDR_UMCTL2_SBRCTL_SCRUB_MODE(x)          (((x) << 2) & GENMASK(2, 2))
#define DDR_UMCTL2_SBRCTL_SCRUB_MODE_M           GENMASK(2, 2)
#define DDR_UMCTL2_SBRCTL_SCRUB_MODE_X(x)        (((x) & GENMASK(2, 2)) >> 2)

#define DDR_UMCTL2_SBRCTL_SCRUB_DURING_LOWPOWER(x) (((x) << 1) & GENMASK(1, 1))
#define DDR_UMCTL2_SBRCTL_SCRUB_DURING_LOWPOWER_M GENMASK(1, 1)
#define DDR_UMCTL2_SBRCTL_SCRUB_DURING_LOWPOWER_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define DDR_UMCTL2_SBRCTL_SCRUB_EN(x)            ((x) & GENMASK(0, 0))
#define DDR_UMCTL2_SBRCTL_SCRUB_EN_M             GENMASK(0, 0)
#define DDR_UMCTL2_SBRCTL_SCRUB_EN_X(x)          ((x) & GENMASK(0, 0))

/*      DDR_UMCTL2:UMCTL2_MP:SBRSTAT */
#define DDR_UMCTL2_SBRSTAT        __REG(TARGET_DDR_UMCTL2,\
					0, 1, 1016, 0, 1, 5896, 2864, 0, 1, 4)

#define DDR_UMCTL2_SBRSTAT_SCRUB_DONE(x)         (((x) << 1) & GENMASK(1, 1))
#define DDR_UMCTL2_SBRSTAT_SCRUB_DONE_M          GENMASK(1, 1)
#define DDR_UMCTL2_SBRSTAT_SCRUB_DONE_X(x)       (((x) & GENMASK(1, 1)) >> 1)

#define DDR_UMCTL2_SBRSTAT_SCRUB_BUSY(x)         ((x) & GENMASK(0, 0))
#define DDR_UMCTL2_SBRSTAT_SCRUB_BUSY_M          GENMASK(0, 0)
#define DDR_UMCTL2_SBRSTAT_SCRUB_BUSY_X(x)       ((x) & GENMASK(0, 0))

/*      DDR_UMCTL2:UMCTL2_MP:SBRWDATA0 */
#define DDR_UMCTL2_SBRWDATA0      __REG(TARGET_DDR_UMCTL2,\
					0, 1, 1016, 0, 1, 5896, 2868, 0, 1, 4)

/*      DDR_UMCTL2:UMCTL2_MP:SBRSTART0 */
#define DDR_UMCTL2_SBRSTART0      __REG(TARGET_DDR_UMCTL2,\
					0, 1, 1016, 0, 1, 5896, 2880, 0, 1, 4)

/*      DDR_UMCTL2:UMCTL2_MP:SBRSTART1 */
#define DDR_UMCTL2_SBRSTART1      __REG(TARGET_DDR_UMCTL2,\
					0, 1, 1016, 0, 1, 5896, 2884, 0, 1, 4)

#define DDR_UMCTL2_SBRSTART1_SBR_ADDRESS_START_MASK_1(x) ((x) & GENMASK(3, 0))
#define DDR_UMCTL2_SBRSTART1_SBR_ADDRESS_START_MASK_1_M GENMASK(3, 0)
#define DDR_UMCTL2_SBRSTART1_SBR_ADDRESS_START_MASK_1_X(x) ((x) & GENMASK(3, 0))

/*      DDR_UMCTL2:UMCTL2_MP:SBRRANGE0 */
#define DDR_UMCTL2_SBRRANGE0      __REG(TARGET_DDR_UMCTL2,\
					0, 1, 1016, 0, 1, 5896, 2888, 0, 1, 4)

/*      DDR_UMCTL2:UMCTL2_MP:SBRRANGE1 */
#define DDR_UMCTL2_SBRRANGE1      __REG(TARGET_DDR_UMCTL2,\
					0, 1, 1016, 0, 1, 5896, 2892, 0, 1, 4)

#define DDR_UMCTL2_SBRRANGE1_SBR_ADDRESS_RANGE_MASK_1(x) ((x) & GENMASK(3, 0))
#define DDR_UMCTL2_SBRRANGE1_SBR_ADDRESS_RANGE_MASK_1_M GENMASK(3, 0)
#define DDR_UMCTL2_SBRRANGE1_SBR_ADDRESS_RANGE_MASK_1_X(x) ((x) & GENMASK(3, 0))

/*      DDR_UMCTL2:UMCTL2_MP:UMCTL2_VER_NUMBER */
#define DDR_UMCTL2_UMCTL2_VER_NUMBER __REG(TARGET_DDR_UMCTL2,\
					0, 1, 1016, 0, 1, 5896, 3064, 0, 1, 4)

/*      DDR_UMCTL2:UMCTL2_MP:UMCTL2_VER_TYPE */
#define DDR_UMCTL2_UMCTL2_VER_TYPE __REG(TARGET_DDR_UMCTL2,\
					0, 1, 1016, 0, 1, 5896, 3068, 0, 1, 4)

/*      GCB:CHIP_REGS:CHIP_ID */
#define GCB_CHIP_ID               __REG(TARGET_GCB,\
					0, 1, 0, 0, 1, 68, 0, 0, 1, 4)

#define GCB_CHIP_ID_REV_ID(x)                    (((x) << 28) & GENMASK(31, 28))
#define GCB_CHIP_ID_REV_ID_M                     GENMASK(31, 28)
#define GCB_CHIP_ID_REV_ID_X(x)                  (((x) & GENMASK(31, 28)) >> 28)

#define GCB_CHIP_ID_PART_ID(x)                   (((x) << 12) & GENMASK(27, 12))
#define GCB_CHIP_ID_PART_ID_M                    GENMASK(27, 12)
#define GCB_CHIP_ID_PART_ID_X(x)                 (((x) & GENMASK(27, 12)) >> 12)

#define GCB_CHIP_ID_MFG_ID(x)                    (((x) << 1) & GENMASK(11, 1))
#define GCB_CHIP_ID_MFG_ID_M                     GENMASK(11, 1)
#define GCB_CHIP_ID_MFG_ID_X(x)                  (((x) & GENMASK(11, 1)) >> 1)

#define GCB_CHIP_ID_ONE(x)                       ((x) & GENMASK(0, 0))
#define GCB_CHIP_ID_ONE_M                        GENMASK(0, 0)
#define GCB_CHIP_ID_ONE_X(x)                     ((x) & GENMASK(0, 0))

/*      GCB:CHIP_REGS:REVID_RAW */
#define GCB_REVID_RAW             __REG(TARGET_GCB,\
					0, 1, 0, 0, 1, 68, 4, 0, 1, 4)

#define GCB_REVID_RAW_REV_ID_RAW(x)              ((x) & GENMASK(14, 0))
#define GCB_REVID_RAW_REV_ID_RAW_M               GENMASK(14, 0)
#define GCB_REVID_RAW_REV_ID_RAW_X(x)            ((x) & GENMASK(14, 0))

/*      GCB:CHIP_REGS:GPR */
#define GCB_GPR                   __REG(TARGET_GCB,\
					0, 1, 0, 0, 1, 68, 8, 0, 1, 4)

/*      GCB:CHIP_REGS:SOFT_RST */
#define GCB_SOFT_RST              __REG(TARGET_GCB,\
					0, 1, 0, 0, 1, 68, 12, 0, 1, 4)

#define GCB_SOFT_RST_SOFT_SWC_RST(x)             (((x) << 1) & GENMASK(1, 1))
#define GCB_SOFT_RST_SOFT_SWC_RST_M              GENMASK(1, 1)
#define GCB_SOFT_RST_SOFT_SWC_RST_X(x)           (((x) & GENMASK(1, 1)) >> 1)

#define GCB_SOFT_RST_SOFT_CHIP_RST(x)            ((x) & GENMASK(0, 0))
#define GCB_SOFT_RST_SOFT_CHIP_RST_M             GENMASK(0, 0)
#define GCB_SOFT_RST_SOFT_CHIP_RST_X(x)          ((x) & GENMASK(0, 0))

/*      GCB:CHIP_REGS:HW_STAT */
#define GCB_HW_STAT               __REG(TARGET_GCB,\
					0, 1, 0, 0, 1, 68, 16, 0, 1, 4)

#define GCB_HW_STAT_PLL_CONF(x)                  (((x) << 3) & GENMASK(4, 3))
#define GCB_HW_STAT_PLL_CONF_M                   GENMASK(4, 3)
#define GCB_HW_STAT_PLL_CONF_X(x)                (((x) & GENMASK(4, 3)) >> 3)

#define GCB_HW_STAT_SJTAG_MUX(x)                 ((x) & GENMASK(2, 0))
#define GCB_HW_STAT_SJTAG_MUX_M                  GENMASK(2, 0)
#define GCB_HW_STAT_SJTAG_MUX_X(x)               ((x) & GENMASK(2, 0))

/*      GCB:CHIP_REGS:HW_SGPIO_TO_SD_MAP_CFG */
#define GCB_HW_SGPIO_TO_SD_MAP_CFG(r) __REG(TARGET_GCB,\
					0, 1, 0, 0, 1, 68, 20, r, 8, 4)

#define GCB_HW_SGPIO_TO_SD_MAP_CFG_SGPIO_TO_SD_SEL(x) ((x) & GENMASK(6, 0))
#define GCB_HW_SGPIO_TO_SD_MAP_CFG_SGPIO_TO_SD_SEL_M GENMASK(6, 0)
#define GCB_HW_SGPIO_TO_SD_MAP_CFG_SGPIO_TO_SD_SEL_X(x) ((x) & GENMASK(6, 0))

/*      GCB:CHIP_REGS:HW_SGPIO_TO_SERDES_SD_MAP_CFG */
#define GCB_HW_SGPIO_TO_SERDES_SD_MAP_CFG(r) __REG(TARGET_GCB,\
					0, 1, 0, 0, 1, 68, 52, r, 3, 4)

#define GCB_HW_SGPIO_TO_SERDES_SD_MAP_CFG_SGPIO_TO_SERDES_SD_SEL(x)\
	((x) & GENMASK(6, 0))
#define GCB_HW_SGPIO_TO_SERDES_SD_MAP_CFG_SGPIO_TO_SERDES_SD_SEL_M GENMASK(6, 0)
#define GCB_HW_SGPIO_TO_SERDES_SD_MAP_CFG_SGPIO_TO_SERDES_SD_SEL_X(x)\
	((x) & GENMASK(6, 0))

/*      GCB:CHIP_REGS:BUILDID */
#define GCB_BUILDID               __REG(TARGET_GCB,\
					0, 1, 0, 0, 1, 68, 64, 0, 1, 4)

/*      GCB:SI_REGS:IF_CTRL */
#define GCB_IF_CTRL               __REG(TARGET_GCB,\
					0, 1, 68, 0, 1, 8, 0, 0, 1, 4)

#define GCB_IF_CTRL_IF_CTRL(x)                   ((x) & GENMASK(3, 0))
#define GCB_IF_CTRL_IF_CTRL_M                    GENMASK(3, 0)
#define GCB_IF_CTRL_IF_CTRL_X(x)                 ((x) & GENMASK(3, 0))

/*      GCB:SI_REGS:IF_CFGSTAT */
#define GCB_IF_CFGSTAT            __REG(TARGET_GCB,\
					0, 1, 68, 0, 1, 8, 4, 0, 1, 4)

#define GCB_IF_CFGSTAT_IF_STAT(x)                (((x) << 16) & GENMASK(16, 16))
#define GCB_IF_CFGSTAT_IF_STAT_M                 GENMASK(16, 16)
#define GCB_IF_CFGSTAT_IF_STAT_X(x)              (((x) & GENMASK(16, 16)) >> 16)

#define GCB_IF_CFGSTAT_IF_CFG(x)                 ((x) & GENMASK(3, 0))
#define GCB_IF_CFGSTAT_IF_CFG_M                  GENMASK(3, 0)
#define GCB_IF_CFGSTAT_IF_CFG_X(x)               ((x) & GENMASK(3, 0))

/*      GCB:SW_REGS:SW_INTR */
#define GCB_SW_INTR               __REG(TARGET_GCB,\
					0, 1, 76, 0, 1, 4, 0, 0, 1, 4)

#define GCB_SW_INTR_SW1_INTR(x)                  (((x) << 1) & GENMASK(1, 1))
#define GCB_SW_INTR_SW1_INTR_M                   GENMASK(1, 1)
#define GCB_SW_INTR_SW1_INTR_X(x)                (((x) & GENMASK(1, 1)) >> 1)

#define GCB_SW_INTR_SW0_INTR(x)                  ((x) & GENMASK(0, 0))
#define GCB_SW_INTR_SW0_INTR_M                   GENMASK(0, 0)
#define GCB_SW_INTR_SW0_INTR_X(x)                ((x) & GENMASK(0, 0))

/*      GCB:VCORE_ACCESS:VA_CTRL */
#define GCB_VA_CTRL               __REG(TARGET_GCB,\
					0, 1, 80, 0, 1, 20, 0, 0, 1, 4)

#define GCB_VA_CTRL_VA_SIZE(x)                   (((x) << 4) & GENMASK(5, 4))
#define GCB_VA_CTRL_VA_SIZE_M                    GENMASK(5, 4)
#define GCB_VA_CTRL_VA_SIZE_X(x)                 (((x) & GENMASK(5, 4)) >> 4)

#define GCB_VA_CTRL_VA_ERR(x)                    (((x) << 2) & GENMASK(3, 2))
#define GCB_VA_CTRL_VA_ERR_M                     GENMASK(3, 2)
#define GCB_VA_CTRL_VA_ERR_X(x)                  (((x) & GENMASK(3, 2)) >> 2)

#define GCB_VA_CTRL_VA_BUSY_RD(x)                (((x) << 1) & GENMASK(1, 1))
#define GCB_VA_CTRL_VA_BUSY_RD_M                 GENMASK(1, 1)
#define GCB_VA_CTRL_VA_BUSY_RD_X(x)              (((x) & GENMASK(1, 1)) >> 1)

#define GCB_VA_CTRL_VA_BUSY(x)                   ((x) & GENMASK(0, 0))
#define GCB_VA_CTRL_VA_BUSY_M                    GENMASK(0, 0)
#define GCB_VA_CTRL_VA_BUSY_X(x)                 ((x) & GENMASK(0, 0))

/*      GCB:VCORE_ACCESS:VA_ADDR */
#define GCB_VA_ADDR               __REG(TARGET_GCB,\
					0, 1, 80, 0, 1, 20, 4, 0, 1, 4)

/*      GCB:VCORE_ACCESS:VA_DATA */
#define GCB_VA_DATA               __REG(TARGET_GCB,\
					0, 1, 80, 0, 1, 20, 8, 0, 1, 4)

/*      GCB:VCORE_ACCESS:VA_DATA_INCR */
#define GCB_VA_DATA_INCR          __REG(TARGET_GCB,\
					0, 1, 80, 0, 1, 20, 12, 0, 1, 4)

/*      GCB:VCORE_ACCESS:VA_DATA_INERT */
#define GCB_VA_DATA_INERT         __REG(TARGET_GCB,\
					0, 1, 80, 0, 1, 20, 16, 0, 1, 4)

/*      GCB:GPIO:GPIO_OUT_SET */
#define GCB_GPIO_OUT_SET          __REG(TARGET_GCB,\
					0, 1, 100, 0, 1, 180, 0, 0, 1, 4)

/*      GCB:GPIO:GPIO_OUT_SET1 */
#define GCB_GPIO_OUT_SET1         __REG(TARGET_GCB,\
					0, 1, 100, 0, 1, 180, 4, 0, 1, 4)

/*      GCB:GPIO:GPIO_OUT_SET2 */
#define GCB_GPIO_OUT_SET2         __REG(TARGET_GCB,\
					0, 1, 100, 0, 1, 180, 8, 0, 1, 4)

#define GCB_GPIO_OUT_SET2_G_OUT_SET2(x)          ((x) & GENMASK(13, 0))
#define GCB_GPIO_OUT_SET2_G_OUT_SET2_M           GENMASK(13, 0)
#define GCB_GPIO_OUT_SET2_G_OUT_SET2_X(x)        ((x) & GENMASK(13, 0))

/*      GCB:GPIO:GPIO_OUT_CLR */
#define GCB_GPIO_OUT_CLR          __REG(TARGET_GCB,\
					0, 1, 100, 0, 1, 180, 12, 0, 1, 4)

/*      GCB:GPIO:GPIO_OUT_CLR1 */
#define GCB_GPIO_OUT_CLR1         __REG(TARGET_GCB,\
					0, 1, 100, 0, 1, 180, 16, 0, 1, 4)

/*      GCB:GPIO:GPIO_OUT_CLR2 */
#define GCB_GPIO_OUT_CLR2         __REG(TARGET_GCB,\
					0, 1, 100, 0, 1, 180, 20, 0, 1, 4)

#define GCB_GPIO_OUT_CLR2_G_OUT_CLR2(x)          ((x) & GENMASK(13, 0))
#define GCB_GPIO_OUT_CLR2_G_OUT_CLR2_M           GENMASK(13, 0)
#define GCB_GPIO_OUT_CLR2_G_OUT_CLR2_X(x)        ((x) & GENMASK(13, 0))

/*      GCB:GPIO:GPIO_OUT */
#define GCB_GPIO_OUT              __REG(TARGET_GCB,\
					0, 1, 100, 0, 1, 180, 24, 0, 1, 4)

/*      GCB:GPIO:GPIO_OUT1 */
#define GCB_GPIO_OUT1             __REG(TARGET_GCB,\
					0, 1, 100, 0, 1, 180, 28, 0, 1, 4)

/*      GCB:GPIO:GPIO_OUT2 */
#define GCB_GPIO_OUT2             __REG(TARGET_GCB,\
					0, 1, 100, 0, 1, 180, 32, 0, 1, 4)

#define GCB_GPIO_OUT2_G_OUT2(x)                  ((x) & GENMASK(13, 0))
#define GCB_GPIO_OUT2_G_OUT2_M                   GENMASK(13, 0)
#define GCB_GPIO_OUT2_G_OUT2_X(x)                ((x) & GENMASK(13, 0))

/*      GCB:GPIO:GPIO_IN */
#define GCB_GPIO_IN               __REG(TARGET_GCB,\
					0, 1, 100, 0, 1, 180, 36, 0, 1, 4)

/*      GCB:GPIO:GPIO_IN1 */
#define GCB_GPIO_IN1              __REG(TARGET_GCB,\
					0, 1, 100, 0, 1, 180, 40, 0, 1, 4)

/*      GCB:GPIO:GPIO_IN2 */
#define GCB_GPIO_IN2              __REG(TARGET_GCB,\
					0, 1, 100, 0, 1, 180, 44, 0, 1, 4)

#define GCB_GPIO_IN2_G_IN2(x)                    ((x) & GENMASK(13, 0))
#define GCB_GPIO_IN2_G_IN2_M                     GENMASK(13, 0)
#define GCB_GPIO_IN2_G_IN2_X(x)                  ((x) & GENMASK(13, 0))

/*      GCB:GPIO:GPIO_OE */
#define GCB_GPIO_OE               __REG(TARGET_GCB,\
					0, 1, 100, 0, 1, 180, 48, 0, 1, 4)

/*      GCB:GPIO:GPIO_OE1 */
#define GCB_GPIO_OE1              __REG(TARGET_GCB,\
					0, 1, 100, 0, 1, 180, 52, 0, 1, 4)

/*      GCB:GPIO:GPIO_OE2 */
#define GCB_GPIO_OE2              __REG(TARGET_GCB,\
					0, 1, 100, 0, 1, 180, 56, 0, 1, 4)

#define GCB_GPIO_OE2_G_OE2(x)                    ((x) & GENMASK(13, 0))
#define GCB_GPIO_OE2_G_OE2_M                     GENMASK(13, 0)
#define GCB_GPIO_OE2_G_OE2_X(x)                  ((x) & GENMASK(13, 0))

/*      GCB:GPIO:GPIO_INTR */
#define GCB_GPIO_INTR             __REG(TARGET_GCB,\
					0, 1, 100, 0, 1, 180, 60, 0, 1, 4)

/*      GCB:GPIO:GPIO_INTR1 */
#define GCB_GPIO_INTR1            __REG(TARGET_GCB,\
					0, 1, 100, 0, 1, 180, 64, 0, 1, 4)

/*      GCB:GPIO:GPIO_INTR2 */
#define GCB_GPIO_INTR2            __REG(TARGET_GCB,\
					0, 1, 100, 0, 1, 180, 68, 0, 1, 4)

#define GCB_GPIO_INTR2_G_INTR2(x)                ((x) & GENMASK(13, 0))
#define GCB_GPIO_INTR2_G_INTR2_M                 GENMASK(13, 0)
#define GCB_GPIO_INTR2_G_INTR2_X(x)              ((x) & GENMASK(13, 0))

/*      GCB:GPIO:GPIO_INTR_ENA */
#define GCB_GPIO_INTR_ENA         __REG(TARGET_GCB,\
					0, 1, 100, 0, 1, 180, 72, 0, 1, 4)

/*      GCB:GPIO:GPIO_INTR_ENA1 */
#define GCB_GPIO_INTR_ENA1        __REG(TARGET_GCB,\
					0, 1, 100, 0, 1, 180, 76, 0, 1, 4)

/*      GCB:GPIO:GPIO_INTR_ENA2 */
#define GCB_GPIO_INTR_ENA2        __REG(TARGET_GCB,\
					0, 1, 100, 0, 1, 180, 80, 0, 1, 4)

#define GCB_GPIO_INTR_ENA2_G_INTR_ENA2(x)        ((x) & GENMASK(13, 0))
#define GCB_GPIO_INTR_ENA2_G_INTR_ENA2_M         GENMASK(13, 0)
#define GCB_GPIO_INTR_ENA2_G_INTR_ENA2_X(x)      ((x) & GENMASK(13, 0))

/*      GCB:GPIO:GPIO_INTR_IDENT */
#define GCB_GPIO_INTR_IDENT       __REG(TARGET_GCB,\
					0, 1, 100, 0, 1, 180, 84, 0, 1, 4)

/*      GCB:GPIO:GPIO_INTR_IDENT1 */
#define GCB_GPIO_INTR_IDENT1      __REG(TARGET_GCB,\
					0, 1, 100, 0, 1, 180, 88, 0, 1, 4)

/*      GCB:GPIO:GPIO_INTR_IDENT2 */
#define GCB_GPIO_INTR_IDENT2      __REG(TARGET_GCB,\
					0, 1, 100, 0, 1, 180, 92, 0, 1, 4)

#define GCB_GPIO_INTR_IDENT2_G_INTR_IDENT2(x)    ((x) & GENMASK(13, 0))
#define GCB_GPIO_INTR_IDENT2_G_INTR_IDENT2_M     GENMASK(13, 0)
#define GCB_GPIO_INTR_IDENT2_G_INTR_IDENT2_X(x)  ((x) & GENMASK(13, 0))

/*      GCB:GPIO:GPIO_ALT */
#define GCB_GPIO_ALT(r)           __REG(TARGET_GCB,\
					0, 1, 100, 0, 1, 180, 96, r, 3, 4)

/*      GCB:GPIO:GPIO_ALT1 */
#define GCB_GPIO_ALT1(r)          __REG(TARGET_GCB,\
					0, 1, 100, 0, 1, 180, 108, r, 3, 4)

/*      GCB:GPIO:GPIO_ALT2 */
#define GCB_GPIO_ALT2(r)          __REG(TARGET_GCB,\
					0, 1, 100, 0, 1, 180, 120, r, 3, 4)

#define GCB_GPIO_ALT2_G_ALT2(x)                  ((x) & GENMASK(13, 0))
#define GCB_GPIO_ALT2_G_ALT2_M                   GENMASK(13, 0)
#define GCB_GPIO_ALT2_G_ALT2_X(x)                ((x) & GENMASK(13, 0))

/*      GCB:GPIO:GPIO_SD_DEV_MAP */
#define GCB_GPIO_SD_DEV_MAP(r)    __REG(TARGET_GCB,\
					0, 1, 100, 0, 1, 180, 132, r, 6, 4)

#define GCB_GPIO_SD_DEV_MAP_G_SD_DEV_MAP(x)      ((x) & GENMASK(2, 0))
#define GCB_GPIO_SD_DEV_MAP_G_SD_DEV_MAP_M       GENMASK(2, 0)
#define GCB_GPIO_SD_DEV_MAP_G_SD_DEV_MAP_X(x)    ((x) & GENMASK(2, 0))

/*      GCB:GPIO:GPIO_SD_SERDES_MAP */
#define GCB_GPIO_SD_SERDES_MAP(r) __REG(TARGET_GCB,\
					0, 1, 100, 0, 1, 180, 156, r, 6, 4)

#define GCB_GPIO_SD_SERDES_MAP_G_SD_SERDES_MAP(x) ((x) & GENMASK(1, 0))
#define GCB_GPIO_SD_SERDES_MAP_G_SD_SERDES_MAP_M GENMASK(1, 0)
#define GCB_GPIO_SD_SERDES_MAP_G_SD_SERDES_MAP_X(x) ((x) & GENMASK(1, 0))

/*      GCB:MIIM:MII_STATUS */
#define GCB_MII_STATUS(g)         __REG(TARGET_GCB,\
					0, 1, 280, g, 2, 36, 0, 0, 1, 4)

#define GCB_MII_STATUS_SCAN_COMPLETE(x)          (((x) << 4) & GENMASK(4, 4))
#define GCB_MII_STATUS_SCAN_COMPLETE_M           GENMASK(4, 4)
#define GCB_MII_STATUS_SCAN_COMPLETE_X(x)        (((x) & GENMASK(4, 4)) >> 4)

#define GCB_MII_STATUS_STAT_BUSY(x)              (((x) << 3) & GENMASK(3, 3))
#define GCB_MII_STATUS_STAT_BUSY_M               GENMASK(3, 3)
#define GCB_MII_STATUS_STAT_BUSY_X(x)            (((x) & GENMASK(3, 3)) >> 3)

#define GCB_MII_STATUS_STAT_OPR_PEND(x)          (((x) << 2) & GENMASK(2, 2))
#define GCB_MII_STATUS_STAT_OPR_PEND_M           GENMASK(2, 2)
#define GCB_MII_STATUS_STAT_OPR_PEND_X(x)        (((x) & GENMASK(2, 2)) >> 2)

#define GCB_MII_STATUS_STAT_PENDING_RD(x)        (((x) << 1) & GENMASK(1, 1))
#define GCB_MII_STATUS_STAT_PENDING_RD_M         GENMASK(1, 1)
#define GCB_MII_STATUS_STAT_PENDING_RD_X(x)      (((x) & GENMASK(1, 1)) >> 1)

#define GCB_MII_STATUS_STAT_PENDING_WR(x)        ((x) & GENMASK(0, 0))
#define GCB_MII_STATUS_STAT_PENDING_WR_M         GENMASK(0, 0)
#define GCB_MII_STATUS_STAT_PENDING_WR_X(x)      ((x) & GENMASK(0, 0))

/*      GCB:MIIM:MII_CFG_7226 */
#define GCB_MII_CFG_7226(g)       __REG(TARGET_GCB,\
					0, 1, 280, g, 2, 36, 4, 0, 1, 4)

#define GCB_MII_CFG_7226_7226_CFG_FIELD(x)       (((x) << 9) & GENMASK(9, 9))
#define GCB_MII_CFG_7226_7226_CFG_FIELD_M        GENMASK(9, 9)
#define GCB_MII_CFG_7226_7226_CFG_FIELD_X(x)     (((x) & GENMASK(9, 9)) >> 9)

/*      GCB:MIIM:MII_CMD */
#define GCB_MII_CMD(g)            __REG(TARGET_GCB,\
					0, 1, 280, g, 2, 36, 8, 0, 1, 4)

#define GCB_MII_CMD_CMD_VLD(x)                   (((x) << 31) & GENMASK(31, 31))
#define GCB_MII_CMD_CMD_VLD_M                    GENMASK(31, 31)
#define GCB_MII_CMD_CMD_VLD_X(x)                 (((x) & GENMASK(31, 31)) >> 31)

#define GCB_MII_CMD_CMD_PHYAD(x)                 (((x) << 25) & GENMASK(29, 25))
#define GCB_MII_CMD_CMD_PHYAD_M                  GENMASK(29, 25)
#define GCB_MII_CMD_CMD_PHYAD_X(x)               (((x) & GENMASK(29, 25)) >> 25)

#define GCB_MII_CMD_CMD_REGAD(x)                 (((x) << 20) & GENMASK(24, 20))
#define GCB_MII_CMD_CMD_REGAD_M                  GENMASK(24, 20)
#define GCB_MII_CMD_CMD_REGAD_X(x)               (((x) & GENMASK(24, 20)) >> 20)

#define GCB_MII_CMD_CMD_WRDATA(x)                (((x) << 4) & GENMASK(19, 4))
#define GCB_MII_CMD_CMD_WRDATA_M                 GENMASK(19, 4)
#define GCB_MII_CMD_CMD_WRDATA_X(x)              (((x) & GENMASK(19, 4)) >> 4)

#define GCB_MII_CMD_CMD_SINGLE_SCAN(x)           (((x) << 3) & GENMASK(3, 3))
#define GCB_MII_CMD_CMD_SINGLE_SCAN_M            GENMASK(3, 3)
#define GCB_MII_CMD_CMD_SINGLE_SCAN_X(x)         (((x) & GENMASK(3, 3)) >> 3)

#define GCB_MII_CMD_CMD_OPR_FIELD(x)             (((x) << 1) & GENMASK(2, 1))
#define GCB_MII_CMD_CMD_OPR_FIELD_M              GENMASK(2, 1)
#define GCB_MII_CMD_CMD_OPR_FIELD_X(x)           (((x) & GENMASK(2, 1)) >> 1)

#define GCB_MII_CMD_CMD_SCAN(x)                  ((x) & GENMASK(0, 0))
#define GCB_MII_CMD_CMD_SCAN_M                   GENMASK(0, 0)
#define GCB_MII_CMD_CMD_SCAN_X(x)                ((x) & GENMASK(0, 0))

/*      GCB:MIIM:MII_DATA */
#define GCB_MII_DATA(g)           __REG(TARGET_GCB,\
					0, 1, 280, g, 2, 36, 12, 0, 1, 4)

#define GCB_MII_DATA_DATA_SUCCESS(x)             (((x) << 16) & GENMASK(17, 16))
#define GCB_MII_DATA_DATA_SUCCESS_M              GENMASK(17, 16)
#define GCB_MII_DATA_DATA_SUCCESS_X(x)           (((x) & GENMASK(17, 16)) >> 16)

#define GCB_MII_DATA_DATA_RDDATA(x)              ((x) & GENMASK(15, 0))
#define GCB_MII_DATA_DATA_RDDATA_M               GENMASK(15, 0)
#define GCB_MII_DATA_DATA_RDDATA_X(x)            ((x) & GENMASK(15, 0))

/*      GCB:MIIM:MII_CFG */
#define GCB_MII_CFG(g)            __REG(TARGET_GCB,\
					0, 1, 280, g, 2, 36, 16, 0, 1, 4)

#define GCB_MII_CFG_DEADLOCK_FIX_DIS(x)          (((x) << 11) & GENMASK(11, 11))
#define GCB_MII_CFG_DEADLOCK_FIX_DIS_M           GENMASK(11, 11)
#define GCB_MII_CFG_DEADLOCK_FIX_DIS_X(x)        (((x) & GENMASK(11, 11)) >> 11)

#define GCB_MII_CFG_ST_CFG_FIELD(x)              (((x) << 9) & GENMASK(10, 9))
#define GCB_MII_CFG_ST_CFG_FIELD_M               GENMASK(10, 9)
#define GCB_MII_CFG_ST_CFG_FIELD_X(x)            (((x) & GENMASK(10, 9)) >> 9)

#define GCB_MII_CFG_CFG_DBG(x)                   (((x) << 8) & GENMASK(8, 8))
#define GCB_MII_CFG_CFG_DBG_M                    GENMASK(8, 8)
#define GCB_MII_CFG_CFG_DBG_X(x)                 (((x) & GENMASK(8, 8)) >> 8)

#define GCB_MII_CFG_CFG_PRESCALE(x)              ((x) & GENMASK(7, 0))
#define GCB_MII_CFG_CFG_PRESCALE_M               GENMASK(7, 0)
#define GCB_MII_CFG_CFG_PRESCALE_X(x)            ((x) & GENMASK(7, 0))

/*      GCB:MIIM:MII_SCAN_0 */
#define GCB_MII_SCAN_0(g)         __REG(TARGET_GCB,\
					0, 1, 280, g, 2, 36, 20, 0, 1, 4)

#define GCB_MII_SCAN_0_SCAN_PHYADHI(x)           (((x) << 5) & GENMASK(9, 5))
#define GCB_MII_SCAN_0_SCAN_PHYADHI_M            GENMASK(9, 5)
#define GCB_MII_SCAN_0_SCAN_PHYADHI_X(x)         (((x) & GENMASK(9, 5)) >> 5)

#define GCB_MII_SCAN_0_SCAN_PHYADLO(x)           ((x) & GENMASK(4, 0))
#define GCB_MII_SCAN_0_SCAN_PHYADLO_M            GENMASK(4, 0)
#define GCB_MII_SCAN_0_SCAN_PHYADLO_X(x)         ((x) & GENMASK(4, 0))

/*      GCB:MIIM:MII_SCAN_1 */
#define GCB_MII_SCAN_1(g)         __REG(TARGET_GCB,\
					0, 1, 280, g, 2, 36, 24, 0, 1, 4)

#define GCB_MII_SCAN_1_SCAN_MASK(x)              (((x) << 16) & GENMASK(31, 16))
#define GCB_MII_SCAN_1_SCAN_MASK_M               GENMASK(31, 16)
#define GCB_MII_SCAN_1_SCAN_MASK_X(x)            (((x) & GENMASK(31, 16)) >> 16)

#define GCB_MII_SCAN_1_SCAN_EXPECT(x)            ((x) & GENMASK(15, 0))
#define GCB_MII_SCAN_1_SCAN_EXPECT_M             GENMASK(15, 0)
#define GCB_MII_SCAN_1_SCAN_EXPECT_X(x)          ((x) & GENMASK(15, 0))

/*      GCB:MIIM:MII_RSLTS */
#define GCB_MII_RSLTS(g)          __REG(TARGET_GCB,\
					0, 1, 280, g, 2, 36, 28, 0, 1, 4)

/*      GCB:MIIM:MII_RSLTS_VLD */
#define GCB_MII_RSLTS_VLD(g)      __REG(TARGET_GCB,\
					0, 1, 280, g, 2, 36, 32, 0, 1, 4)

/*      GCB:MIIM_READ_SCAN:MII_STICKY */
#define GCB_MII_STICKY(r)         __REG(TARGET_GCB,\
					0, 1, 352, 0, 1, 8, 0, r, 2, 4)

/*      GCB:FLEXCOM_SHARED:SS_MASK */
#define GCB_SS_MASK(g, r)         __REG(TARGET_GCB,\
					0, 1, 360, g, 5, 8, 0, r, 2, 4)

#define GCB_SS_MASK_MASK(x)                      ((x) & GENMASK(20, 0))
#define GCB_SS_MASK_MASK_M                       GENMASK(20, 0)
#define GCB_SS_MASK_MASK_X(x)                    ((x) & GENMASK(20, 0))

/*      GCB:SIO_CTRL:SIO_INPUT_DATA */
#define GCB_SIO_INPUT_DATA(r)     __REG(TARGET_GCB,\
					0, 1, 400, 0, 1, 280, 0, r, 4, 4)

/*      GCB:SIO_CTRL:SIO_CFG */
#define GCB_SIO_CFG               __REG(TARGET_GCB,\
					0, 1, 400, 0, 1, 280, 16, 0, 1, 4)

#define GCB_SIO_CFG_SIO_PWM_WINDOW(x)            (((x) << 20) & GENMASK(27, 20))
#define GCB_SIO_CFG_SIO_PWM_WINDOW_M             GENMASK(27, 20)
#define GCB_SIO_CFG_SIO_PWM_WINDOW_X(x)          (((x) & GENMASK(27, 20)) >> 20)

#define GCB_SIO_CFG_SIO_REDUCED_GAP(x)           (((x) << 19) & GENMASK(19, 19))
#define GCB_SIO_CFG_SIO_REDUCED_GAP_M            GENMASK(19, 19)
#define GCB_SIO_CFG_SIO_REDUCED_GAP_X(x)         (((x) & GENMASK(19, 19)) >> 19)

#define GCB_SIO_CFG_SIO_BMODE_1(x)               (((x) << 17) & GENMASK(18, 17))
#define GCB_SIO_CFG_SIO_BMODE_1_M                GENMASK(18, 17)
#define GCB_SIO_CFG_SIO_BMODE_1_X(x)             (((x) & GENMASK(18, 17)) >> 17)

#define GCB_SIO_CFG_SIO_BMODE_0(x)               (((x) << 15) & GENMASK(16, 15))
#define GCB_SIO_CFG_SIO_BMODE_0_M                GENMASK(16, 15)
#define GCB_SIO_CFG_SIO_BMODE_0_X(x)             (((x) & GENMASK(16, 15)) >> 15)

#define GCB_SIO_CFG_SIO_BLINK_RESET(x)           (((x) << 14) & GENMASK(14, 14))
#define GCB_SIO_CFG_SIO_BLINK_RESET_M            GENMASK(14, 14)
#define GCB_SIO_CFG_SIO_BLINK_RESET_X(x)         (((x) & GENMASK(14, 14)) >> 14)

#define GCB_SIO_CFG_SIO_BURST_GAP_DIS(x)         (((x) << 13) & GENMASK(13, 13))
#define GCB_SIO_CFG_SIO_BURST_GAP_DIS_M          GENMASK(13, 13)
#define GCB_SIO_CFG_SIO_BURST_GAP_DIS_X(x)       (((x) & GENMASK(13, 13)) >> 13)

#define GCB_SIO_CFG_SIO_BURST_GAP(x)             (((x) << 8) & GENMASK(12, 8))
#define GCB_SIO_CFG_SIO_BURST_GAP_M              GENMASK(12, 8)
#define GCB_SIO_CFG_SIO_BURST_GAP_X(x)           (((x) & GENMASK(12, 8)) >> 8)

#define GCB_SIO_CFG_SIO_SINGLE_SHOT(x)           (((x) << 7) & GENMASK(7, 7))
#define GCB_SIO_CFG_SIO_SINGLE_SHOT_M            GENMASK(7, 7)
#define GCB_SIO_CFG_SIO_SINGLE_SHOT_X(x)         (((x) & GENMASK(7, 7)) >> 7)

#define GCB_SIO_CFG_SIO_AUTO_REPEAT(x)           (((x) << 6) & GENMASK(6, 6))
#define GCB_SIO_CFG_SIO_AUTO_REPEAT_M            GENMASK(6, 6)
#define GCB_SIO_CFG_SIO_AUTO_REPEAT_X(x)         (((x) & GENMASK(6, 6)) >> 6)

#define GCB_SIO_CFG_SIO_LD_POLARITY(x)           (((x) << 5) & GENMASK(5, 5))
#define GCB_SIO_CFG_SIO_LD_POLARITY_M            GENMASK(5, 5)
#define GCB_SIO_CFG_SIO_LD_POLARITY_X(x)         (((x) & GENMASK(5, 5)) >> 5)

#define GCB_SIO_CFG_SIO_PORT_WIDTH(x)            (((x) << 3) & GENMASK(4, 3))
#define GCB_SIO_CFG_SIO_PORT_WIDTH_M             GENMASK(4, 3)
#define GCB_SIO_CFG_SIO_PORT_WIDTH_X(x)          (((x) & GENMASK(4, 3)) >> 3)

#define GCB_SIO_CFG_SIO_REVERSE_OUTPUT(x)        (((x) << 2) & GENMASK(2, 2))
#define GCB_SIO_CFG_SIO_REVERSE_OUTPUT_M         GENMASK(2, 2)
#define GCB_SIO_CFG_SIO_REVERSE_OUTPUT_X(x)      (((x) & GENMASK(2, 2)) >> 2)

#define GCB_SIO_CFG_SIO_REVERSE_INPUT(x)         (((x) << 1) & GENMASK(1, 1))
#define GCB_SIO_CFG_SIO_REVERSE_INPUT_M          GENMASK(1, 1)
#define GCB_SIO_CFG_SIO_REVERSE_INPUT_X(x)       (((x) & GENMASK(1, 1)) >> 1)

#define GCB_SIO_CFG_SIO_GLOB_INTR_ENA(x)         ((x) & GENMASK(0, 0))
#define GCB_SIO_CFG_SIO_GLOB_INTR_ENA_M          GENMASK(0, 0)
#define GCB_SIO_CFG_SIO_GLOB_INTR_ENA_X(x)       ((x) & GENMASK(0, 0))

/*      GCB:SIO_CTRL:SIO_CLOCK */
#define GCB_SIO_CLOCK             __REG(TARGET_GCB,\
					0, 1, 400, 0, 1, 280, 20, 0, 1, 4)

#define GCB_SIO_CLOCK_SIO_CLK_FREQ(x)            (((x) << 8) & GENMASK(19, 8))
#define GCB_SIO_CLOCK_SIO_CLK_FREQ_M             GENMASK(19, 8)
#define GCB_SIO_CLOCK_SIO_CLK_FREQ_X(x)          (((x) & GENMASK(19, 8)) >> 8)

#define GCB_SIO_CLOCK_SYS_CLK_PERIOD(x)          ((x) & GENMASK(7, 0))
#define GCB_SIO_CLOCK_SYS_CLK_PERIOD_M           GENMASK(7, 0)
#define GCB_SIO_CLOCK_SYS_CLK_PERIOD_X(x)        ((x) & GENMASK(7, 0))

/*      GCB:SIO_CTRL:SIO_PORT_CFG */
#define GCB_SIO_PORT_CFG(r)       __REG(TARGET_GCB,\
					0, 1, 400, 0, 1, 280, 24, r, 32, 4)

#define GCB_SIO_PORT_CFG_BIT_SOURCE(x)           (((x) << 12) & GENMASK(23, 12))
#define GCB_SIO_PORT_CFG_BIT_SOURCE_M            GENMASK(23, 12)
#define GCB_SIO_PORT_CFG_BIT_SOURCE_X(x)         (((x) & GENMASK(23, 12)) >> 12)

#define GCB_SIO_PORT_CFG_PWM_SOURCE(x)           (((x) << 4) & GENMASK(11, 4))
#define GCB_SIO_PORT_CFG_PWM_SOURCE_M            GENMASK(11, 4)
#define GCB_SIO_PORT_CFG_PWM_SOURCE_X(x)         (((x) & GENMASK(11, 4)) >> 4)

#define GCB_SIO_PORT_CFG_BIT_POLARITY(x)         ((x) & GENMASK(3, 0))
#define GCB_SIO_PORT_CFG_BIT_POLARITY_M          GENMASK(3, 0)
#define GCB_SIO_PORT_CFG_BIT_POLARITY_X(x)       ((x) & GENMASK(3, 0))

/*      GCB:SIO_CTRL:SIO_PORT_ENA */
#define GCB_SIO_PORT_ENA          __REG(TARGET_GCB,\
					0, 1, 400, 0, 1, 280, 152, 0, 1, 4)

/*      GCB:SIO_CTRL:SIO_PWM_CFG */
#define GCB_SIO_PWM_CFG(r)        __REG(TARGET_GCB,\
					0, 1, 400, 0, 1, 280, 156, r, 3, 4)

#define GCB_SIO_PWM_CFG_PWM_DUTY_CYCLE(x)        ((x) & GENMASK(7, 0))
#define GCB_SIO_PWM_CFG_PWM_DUTY_CYCLE_M         GENMASK(7, 0)
#define GCB_SIO_PWM_CFG_PWM_DUTY_CYCLE_X(x)      ((x) & GENMASK(7, 0))

/*      GCB:SIO_CTRL:SIO_INTR_POL */
#define GCB_SIO_INTR_POL(r)       __REG(TARGET_GCB,\
					0, 1, 400, 0, 1, 280, 168, r, 4, 4)

/*      GCB:SIO_CTRL:SIO_INTR_RAW */
#define GCB_SIO_INTR_RAW(r)       __REG(TARGET_GCB,\
					0, 1, 400, 0, 1, 280, 184, r, 4, 4)

/*      GCB:SIO_CTRL:SIO_INTR_TRIGGER0 */
#define GCB_SIO_INTR_TRIGGER0(r)  __REG(TARGET_GCB,\
					0, 1, 400, 0, 1, 280, 200, r, 4, 4)

/*      GCB:SIO_CTRL:SIO_INTR_TRIGGER1 */
#define GCB_SIO_INTR_TRIGGER1(r)  __REG(TARGET_GCB,\
					0, 1, 400, 0, 1, 280, 216, r, 4, 4)

/*      GCB:SIO_CTRL:SIO_INTR */
#define GCB_SIO_INTR(r)           __REG(TARGET_GCB,\
					0, 1, 400, 0, 1, 280, 232, r, 4, 4)

/*      GCB:SIO_CTRL:SIO_INTR_ENA */
#define GCB_SIO_INTR_ENA(r)       __REG(TARGET_GCB,\
					0, 1, 400, 0, 1, 280, 248, r, 4, 4)

/*      GCB:SIO_CTRL:SIO_INTR_IDENT */
#define GCB_SIO_INTR_IDENT(r)     __REG(TARGET_GCB,\
					0, 1, 400, 0, 1, 280, 264, r, 4, 4)

/*      GCB:FAN_CTRL:FAN_CFG */
#define GCB_FAN_CFG               __REG(TARGET_GCB,\
					0, 1, 680, 0, 1, 12, 0, 0, 1, 4)

#define GCB_FAN_CFG_DUTY_CYCLE(x)                (((x) << 16) & GENMASK(23, 16))
#define GCB_FAN_CFG_DUTY_CYCLE_M                 GENMASK(23, 16)
#define GCB_FAN_CFG_DUTY_CYCLE_X(x)              (((x) & GENMASK(23, 16)) >> 16)

#define GCB_FAN_CFG_INV_POL(x)                   (((x) << 3) & GENMASK(3, 3))
#define GCB_FAN_CFG_INV_POL_M                    GENMASK(3, 3)
#define GCB_FAN_CFG_INV_POL_X(x)                 (((x) & GENMASK(3, 3)) >> 3)

#define GCB_FAN_CFG_GATE_ENA(x)                  (((x) << 2) & GENMASK(2, 2))
#define GCB_FAN_CFG_GATE_ENA_M                   GENMASK(2, 2)
#define GCB_FAN_CFG_GATE_ENA_X(x)                (((x) & GENMASK(2, 2)) >> 2)

#define GCB_FAN_CFG_PWM_OPEN_COL_ENA(x)          (((x) << 1) & GENMASK(1, 1))
#define GCB_FAN_CFG_PWM_OPEN_COL_ENA_M           GENMASK(1, 1)
#define GCB_FAN_CFG_PWM_OPEN_COL_ENA_X(x)        (((x) & GENMASK(1, 1)) >> 1)

#define GCB_FAN_CFG_FAN_STAT_CFG(x)              ((x) & GENMASK(0, 0))
#define GCB_FAN_CFG_FAN_STAT_CFG_M               GENMASK(0, 0)
#define GCB_FAN_CFG_FAN_STAT_CFG_X(x)            ((x) & GENMASK(0, 0))

/*      GCB:FAN_CTRL:PWM_FREQ */
#define GCB_PWM_FREQ              __REG(TARGET_GCB,\
					0, 1, 680, 0, 1, 12, 4, 0, 1, 4)

#define GCB_PWM_FREQ_CLK_CYCLES_10US(x)          (((x) << 15) & GENMASK(25, 15))
#define GCB_PWM_FREQ_CLK_CYCLES_10US_M           GENMASK(25, 15)
#define GCB_PWM_FREQ_CLK_CYCLES_10US_X(x)        (((x) & GENMASK(25, 15)) >> 15)

#define GCB_PWM_FREQ_PWM_FREQ(x)                 ((x) & GENMASK(14, 0))
#define GCB_PWM_FREQ_PWM_FREQ_M                  GENMASK(14, 0)
#define GCB_PWM_FREQ_PWM_FREQ_X(x)               ((x) & GENMASK(14, 0))

/*      GCB:FAN_CTRL:FAN_CNT */
#define GCB_FAN_CNT               __REG(TARGET_GCB,\
					0, 1, 680, 0, 1, 12, 8, 0, 1, 4)

#define GCB_FAN_CNT_FAN_CNT(x)                   ((x) & GENMASK(15, 0))
#define GCB_FAN_CNT_FAN_CNT_M                    GENMASK(15, 0)
#define GCB_FAN_CNT_FAN_CNT_X(x)                 ((x) & GENMASK(15, 0))

/*      GCB:MEMITGR:MEMITGR_CTRL */
#define GCB_MEMITGR_CTRL          __REG(TARGET_GCB,\
					0, 1, 692, 0, 1, 24, 0, 0, 1, 4)

#define GCB_MEMITGR_CTRL_ACTIVATE(x)             ((x) & GENMASK(0, 0))
#define GCB_MEMITGR_CTRL_ACTIVATE_M              GENMASK(0, 0)
#define GCB_MEMITGR_CTRL_ACTIVATE_X(x)           ((x) & GENMASK(0, 0))

/*      GCB:MEMITGR:MEMITGR_STAT */
#define GCB_MEMITGR_STAT          __REG(TARGET_GCB,\
					0, 1, 692, 0, 1, 24, 4, 0, 1, 4)

#define GCB_MEMITGR_STAT_INDICATION_OVF(x)       (((x) << 5) & GENMASK(5, 5))
#define GCB_MEMITGR_STAT_INDICATION_OVF_M        GENMASK(5, 5)
#define GCB_MEMITGR_STAT_INDICATION_OVF_X(x)     (((x) & GENMASK(5, 5)) >> 5)

#define GCB_MEMITGR_STAT_INDICATION(x)           (((x) << 4) & GENMASK(4, 4))
#define GCB_MEMITGR_STAT_INDICATION_M            GENMASK(4, 4)
#define GCB_MEMITGR_STAT_INDICATION_X(x)         (((x) & GENMASK(4, 4)) >> 4)

#define GCB_MEMITGR_STAT_MODE_LISTEN(x)          (((x) << 3) & GENMASK(3, 3))
#define GCB_MEMITGR_STAT_MODE_LISTEN_M           GENMASK(3, 3)
#define GCB_MEMITGR_STAT_MODE_LISTEN_X(x)        (((x) & GENMASK(3, 3)) >> 3)

#define GCB_MEMITGR_STAT_MODE_DETECT(x)          (((x) << 2) & GENMASK(2, 2))
#define GCB_MEMITGR_STAT_MODE_DETECT_M           GENMASK(2, 2)
#define GCB_MEMITGR_STAT_MODE_DETECT_X(x)        (((x) & GENMASK(2, 2)) >> 2)

#define GCB_MEMITGR_STAT_MODE_IDLE(x)            (((x) << 1) & GENMASK(1, 1))
#define GCB_MEMITGR_STAT_MODE_IDLE_M             GENMASK(1, 1)
#define GCB_MEMITGR_STAT_MODE_IDLE_X(x)          (((x) & GENMASK(1, 1)) >> 1)

#define GCB_MEMITGR_STAT_MODE_BUSY(x)            ((x) & GENMASK(0, 0))
#define GCB_MEMITGR_STAT_MODE_BUSY_M             GENMASK(0, 0)
#define GCB_MEMITGR_STAT_MODE_BUSY_X(x)          ((x) & GENMASK(0, 0))

/*      GCB:MEMITGR:MEMITGR_INFO */
#define GCB_MEMITGR_INFO          __REG(TARGET_GCB,\
					0, 1, 692, 0, 1, 24, 8, 0, 1, 4)

#define GCB_MEMITGR_INFO_MEM_ERR(x)              (((x) << 31) & GENMASK(31, 31))
#define GCB_MEMITGR_INFO_MEM_ERR_M               GENMASK(31, 31)
#define GCB_MEMITGR_INFO_MEM_ERR_X(x)            (((x) & GENMASK(31, 31)) >> 31)

#define GCB_MEMITGR_INFO_MEM_COR(x)              (((x) << 30) & GENMASK(30, 30))
#define GCB_MEMITGR_INFO_MEM_COR_M               GENMASK(30, 30)
#define GCB_MEMITGR_INFO_MEM_COR_X(x)            (((x) & GENMASK(30, 30)) >> 30)

#define GCB_MEMITGR_INFO_MEM_ERR_OVF(x)          (((x) << 29) & GENMASK(29, 29))
#define GCB_MEMITGR_INFO_MEM_ERR_OVF_M           GENMASK(29, 29)
#define GCB_MEMITGR_INFO_MEM_ERR_OVF_X(x)        (((x) & GENMASK(29, 29)) >> 29)

#define GCB_MEMITGR_INFO_MEM_COR_OVF(x)          (((x) << 28) & GENMASK(28, 28))
#define GCB_MEMITGR_INFO_MEM_COR_OVF_M           GENMASK(28, 28)
#define GCB_MEMITGR_INFO_MEM_COR_OVF_X(x)        (((x) & GENMASK(28, 28)) >> 28)

#define GCB_MEMITGR_INFO_MEM_ADDR(x)             ((x) & GENMASK(27, 0))
#define GCB_MEMITGR_INFO_MEM_ADDR_M              GENMASK(27, 0)
#define GCB_MEMITGR_INFO_MEM_ADDR_X(x)           ((x) & GENMASK(27, 0))

/*      GCB:MEMITGR:MEMITGR_IDX */
#define GCB_MEMITGR_IDX           __REG(TARGET_GCB,\
					0, 1, 692, 0, 1, 24, 12, 0, 1, 4)

#define GCB_MEMITGR_IDX_MEM_IDX(x)               ((x) & GENMASK(15, 0))
#define GCB_MEMITGR_IDX_MEM_IDX_M                GENMASK(15, 0)
#define GCB_MEMITGR_IDX_MEM_IDX_X(x)             ((x) & GENMASK(15, 0))

/*      GCB:MEMITGR:MEMITGR_DIV */
#define GCB_MEMITGR_DIV           __REG(TARGET_GCB,\
					0, 1, 692, 0, 1, 24, 16, 0, 1, 4)

#define GCB_MEMITGR_DIV_MEM_DIV(x)               ((x) & GENMASK(15, 0))
#define GCB_MEMITGR_DIV_MEM_DIV_M                GENMASK(15, 0)
#define GCB_MEMITGR_DIV_MEM_DIV_X(x)             ((x) & GENMASK(15, 0))

/*      GCB:MEMITGR:MEMITGR_DBG */
#define GCB_MEMITGR_DBG           __REG(TARGET_GCB,\
					0, 1, 692, 0, 1, 24, 20, 0, 1, 4)

#define GCB_MEMITGR_DBG_MEM_DIV_SENSE(x)         (((x) << 9) & GENMASK(9, 9))
#define GCB_MEMITGR_DBG_MEM_DIV_SENSE_M          GENMASK(9, 9)
#define GCB_MEMITGR_DBG_MEM_DIV_SENSE_X(x)       (((x) & GENMASK(9, 9)) >> 9)

#define GCB_MEMITGR_DBG_FORCE_INTR(x)            (((x) << 8) & GENMASK(8, 8))
#define GCB_MEMITGR_DBG_FORCE_INTR_M             GENMASK(8, 8)
#define GCB_MEMITGR_DBG_FORCE_INTR_X(x)          (((x) & GENMASK(8, 8)) >> 8)

#define GCB_MEMITGR_DBG_SYNC_IN(x)               (((x) << 7) & GENMASK(7, 7))
#define GCB_MEMITGR_DBG_SYNC_IN_M                GENMASK(7, 7)
#define GCB_MEMITGR_DBG_SYNC_IN_X(x)             (((x) & GENMASK(7, 7)) >> 7)

#define GCB_MEMITGR_DBG_ENA_IN(x)                (((x) << 6) & GENMASK(6, 6))
#define GCB_MEMITGR_DBG_ENA_IN_M                 GENMASK(6, 6)
#define GCB_MEMITGR_DBG_ENA_IN_X(x)              (((x) & GENMASK(6, 6)) >> 6)

#define GCB_MEMITGR_DBG_DATA_IN(x)               (((x) << 5) & GENMASK(5, 5))
#define GCB_MEMITGR_DBG_DATA_IN_M                GENMASK(5, 5)
#define GCB_MEMITGR_DBG_DATA_IN_X(x)             (((x) & GENMASK(5, 5)) >> 5)

#define GCB_MEMITGR_DBG_INTR_IN(x)               (((x) << 4) & GENMASK(4, 4))
#define GCB_MEMITGR_DBG_INTR_IN_M                GENMASK(4, 4)
#define GCB_MEMITGR_DBG_INTR_IN_X(x)             (((x) & GENMASK(4, 4)) >> 4)

#define GCB_MEMITGR_DBG_SYNC_OUT(x)              (((x) << 3) & GENMASK(3, 3))
#define GCB_MEMITGR_DBG_SYNC_OUT_M               GENMASK(3, 3)
#define GCB_MEMITGR_DBG_SYNC_OUT_X(x)            (((x) & GENMASK(3, 3)) >> 3)

#define GCB_MEMITGR_DBG_ENA_OUT(x)               (((x) << 2) & GENMASK(2, 2))
#define GCB_MEMITGR_DBG_ENA_OUT_M                GENMASK(2, 2)
#define GCB_MEMITGR_DBG_ENA_OUT_X(x)             (((x) & GENMASK(2, 2)) >> 2)

#define GCB_MEMITGR_DBG_FORCE_ENA(x)             (((x) << 1) & GENMASK(1, 1))
#define GCB_MEMITGR_DBG_FORCE_ENA_M              GENMASK(1, 1)
#define GCB_MEMITGR_DBG_FORCE_ENA_X(x)           (((x) & GENMASK(1, 1)) >> 1)

#define GCB_MEMITGR_DBG_DETECT_ENA(x)            ((x) & GENMASK(0, 0))
#define GCB_MEMITGR_DBG_DETECT_ENA_M             GENMASK(0, 0)
#define GCB_MEMITGR_DBG_DETECT_ENA_X(x)          ((x) & GENMASK(0, 0))

/*      GCB:ETHERACCESS:VRAP_ACCESS_STAT */
#define GCB_VRAP_ACCESS_STAT      __REG(TARGET_GCB,\
					0, 1, 716, 0, 1, 4, 0, 0, 1, 4)

#define GCB_VRAP_ACCESS_STAT_FRM_RECV_STICKY(x)  (((x) << 3) & GENMASK(3, 3))
#define GCB_VRAP_ACCESS_STAT_FRM_RECV_STICKY_M   GENMASK(3, 3)
#define GCB_VRAP_ACCESS_STAT_FRM_RECV_STICKY_X(x) (((x) & GENMASK(3, 3)) >> 3)

#define GCB_VRAP_ACCESS_STAT_CMD_INVALID_STICKY(x) (((x) << 2) & GENMASK(2, 2))
#define GCB_VRAP_ACCESS_STAT_CMD_INVALID_STICKY_M GENMASK(2, 2)
#define GCB_VRAP_ACCESS_STAT_CMD_INVALID_STICKY_X(x)\
	(((x) & GENMASK(2, 2)) >> 2)

#define GCB_VRAP_ACCESS_STAT_FRM_INVALID_STICKY(x) (((x) << 1) & GENMASK(1, 1))
#define GCB_VRAP_ACCESS_STAT_FRM_INVALID_STICKY_M GENMASK(1, 1)
#define GCB_VRAP_ACCESS_STAT_FRM_INVALID_STICKY_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define GCB_VRAP_ACCESS_STAT_REPLY_ABORT_STICKY(x) ((x) & GENMASK(0, 0))
#define GCB_VRAP_ACCESS_STAT_REPLY_ABORT_STICKY_M GENMASK(0, 0)
#define GCB_VRAP_ACCESS_STAT_REPLY_ABORT_STICKY_X(x) ((x) & GENMASK(0, 0))

/*      HMATRIX2:HMATRIX2_REGS:MATRIX_SRTSR0 */
#define HMATRIX2_MATRIX_SRTSR0    __REG(TARGET_HMATRIX2,\
					0, 1, 0, 0, 1, 716, 640, 0, 1, 4)

#define HMATRIX2_MATRIX_SRTSR0_SRTOP7_SRTSR0(x)  (((x) << 28) & GENMASK(31, 28))
#define HMATRIX2_MATRIX_SRTSR0_SRTOP7_SRTSR0_M   GENMASK(31, 28)
#define HMATRIX2_MATRIX_SRTSR0_SRTOP7_SRTSR0_X(x)\
	(((x) & GENMASK(31, 28)) >> 28)

#define HMATRIX2_MATRIX_SRTSR0_SRTOP6_SRTSR0(x)  (((x) << 24) & GENMASK(27, 24))
#define HMATRIX2_MATRIX_SRTSR0_SRTOP6_SRTSR0_M   GENMASK(27, 24)
#define HMATRIX2_MATRIX_SRTSR0_SRTOP6_SRTSR0_X(x)\
	(((x) & GENMASK(27, 24)) >> 24)

#define HMATRIX2_MATRIX_SRTSR0_SRTOP5_SRTSR0(x)  (((x) << 20) & GENMASK(23, 20))
#define HMATRIX2_MATRIX_SRTSR0_SRTOP5_SRTSR0_M   GENMASK(23, 20)
#define HMATRIX2_MATRIX_SRTSR0_SRTOP5_SRTSR0_X(x)\
	(((x) & GENMASK(23, 20)) >> 20)

#define HMATRIX2_MATRIX_SRTSR0_SRTOP4_SRTSR0(x)  (((x) << 16) & GENMASK(19, 16))
#define HMATRIX2_MATRIX_SRTSR0_SRTOP4_SRTSR0_M   GENMASK(19, 16)
#define HMATRIX2_MATRIX_SRTSR0_SRTOP4_SRTSR0_X(x)\
	(((x) & GENMASK(19, 16)) >> 16)

#define HMATRIX2_MATRIX_SRTSR0_SRTOP3_SRTSR0(x)  (((x) << 12) & GENMASK(15, 12))
#define HMATRIX2_MATRIX_SRTSR0_SRTOP3_SRTSR0_M   GENMASK(15, 12)
#define HMATRIX2_MATRIX_SRTSR0_SRTOP3_SRTSR0_X(x)\
	(((x) & GENMASK(15, 12)) >> 12)

#define HMATRIX2_MATRIX_SRTSR0_SRTOP2_SRTSR0(x)  (((x) << 8) & GENMASK(11, 8))
#define HMATRIX2_MATRIX_SRTSR0_SRTOP2_SRTSR0_M   GENMASK(11, 8)
#define HMATRIX2_MATRIX_SRTSR0_SRTOP2_SRTSR0_X(x) (((x) & GENMASK(11, 8)) >> 8)

#define HMATRIX2_MATRIX_SRTSR0_SRTOP1_SRTSR0(x)  (((x) << 4) & GENMASK(7, 4))
#define HMATRIX2_MATRIX_SRTSR0_SRTOP1_SRTSR0_M   GENMASK(7, 4)
#define HMATRIX2_MATRIX_SRTSR0_SRTOP1_SRTSR0_X(x) (((x) & GENMASK(7, 4)) >> 4)

#define HMATRIX2_MATRIX_SRTSR0_SRTOP0_SRTSR0(x)  ((x) & GENMASK(3, 0))
#define HMATRIX2_MATRIX_SRTSR0_SRTOP0_SRTSR0_M   GENMASK(3, 0)
#define HMATRIX2_MATRIX_SRTSR0_SRTOP0_SRTSR0_X(x) ((x) & GENMASK(3, 0))

/*      HMATRIX2:HMATRIX2_REGS:MATRIX_SRTSR1 */
#define HMATRIX2_MATRIX_SRTSR1    __REG(TARGET_HMATRIX2,\
					0, 1, 0, 0, 1, 716, 644, 0, 1, 4)

#define HMATRIX2_MATRIX_SRTSR1_SRTOP7_SRTSR1(x)  (((x) << 28) & GENMASK(31, 28))
#define HMATRIX2_MATRIX_SRTSR1_SRTOP7_SRTSR1_M   GENMASK(31, 28)
#define HMATRIX2_MATRIX_SRTSR1_SRTOP7_SRTSR1_X(x)\
	(((x) & GENMASK(31, 28)) >> 28)

#define HMATRIX2_MATRIX_SRTSR1_SRTOP6_SRTSR1(x)  (((x) << 24) & GENMASK(27, 24))
#define HMATRIX2_MATRIX_SRTSR1_SRTOP6_SRTSR1_M   GENMASK(27, 24)
#define HMATRIX2_MATRIX_SRTSR1_SRTOP6_SRTSR1_X(x)\
	(((x) & GENMASK(27, 24)) >> 24)

#define HMATRIX2_MATRIX_SRTSR1_SRTOP5_SRTSR1(x)  (((x) << 20) & GENMASK(23, 20))
#define HMATRIX2_MATRIX_SRTSR1_SRTOP5_SRTSR1_M   GENMASK(23, 20)
#define HMATRIX2_MATRIX_SRTSR1_SRTOP5_SRTSR1_X(x)\
	(((x) & GENMASK(23, 20)) >> 20)

#define HMATRIX2_MATRIX_SRTSR1_SRTOP4_SRTSR1(x)  (((x) << 16) & GENMASK(19, 16))
#define HMATRIX2_MATRIX_SRTSR1_SRTOP4_SRTSR1_M   GENMASK(19, 16)
#define HMATRIX2_MATRIX_SRTSR1_SRTOP4_SRTSR1_X(x)\
	(((x) & GENMASK(19, 16)) >> 16)

#define HMATRIX2_MATRIX_SRTSR1_SRTOP3_SRTSR1(x)  (((x) << 12) & GENMASK(15, 12))
#define HMATRIX2_MATRIX_SRTSR1_SRTOP3_SRTSR1_M   GENMASK(15, 12)
#define HMATRIX2_MATRIX_SRTSR1_SRTOP3_SRTSR1_X(x)\
	(((x) & GENMASK(15, 12)) >> 12)

#define HMATRIX2_MATRIX_SRTSR1_SRTOP2_SRTSR1(x)  (((x) << 8) & GENMASK(11, 8))
#define HMATRIX2_MATRIX_SRTSR1_SRTOP2_SRTSR1_M   GENMASK(11, 8)
#define HMATRIX2_MATRIX_SRTSR1_SRTOP2_SRTSR1_X(x) (((x) & GENMASK(11, 8)) >> 8)

#define HMATRIX2_MATRIX_SRTSR1_SRTOP1_SRTSR1(x)  (((x) << 4) & GENMASK(7, 4))
#define HMATRIX2_MATRIX_SRTSR1_SRTOP1_SRTSR1_M   GENMASK(7, 4)
#define HMATRIX2_MATRIX_SRTSR1_SRTOP1_SRTSR1_X(x) (((x) & GENMASK(7, 4)) >> 4)

#define HMATRIX2_MATRIX_SRTSR1_SRTOP0_SRTSR1(x)  ((x) & GENMASK(3, 0))
#define HMATRIX2_MATRIX_SRTSR1_SRTOP0_SRTSR1_M   GENMASK(3, 0)
#define HMATRIX2_MATRIX_SRTSR1_SRTOP0_SRTSR1_X(x) ((x) & GENMASK(3, 0))

/*      TIMERS:TIMERS:TIMER1LOADCOUNT */
#define TIMERS_TIMER1LOADCOUNT    __REG(TARGET_TIMERS,\
					0, 1, 0, 0, 1, 1024, 0, 0, 1, 4)

/*      TIMERS:TIMERS:TIMER1CURRENTVAL */
#define TIMERS_TIMER1CURRENTVAL   __REG(TARGET_TIMERS,\
					0, 1, 0, 0, 1, 1024, 4, 0, 1, 4)

/*      TIMERS:TIMERS:TIMER1CONTROLREG */
#define TIMERS_TIMER1CONTROLREG   __REG(TARGET_TIMERS,\
					0, 1, 0, 0, 1, 1024, 8, 0, 1, 4)

#define TIMERS_TIMER1CONTROLREG_TIMER1CONTROLREG_TIMER_INTERRUPT_MASK(x)\
	(((x) << 2) & GENMASK(2, 2))
#define TIMERS_TIMER1CONTROLREG_TIMER1CONTROLREG_TIMER_INTERRUPT_MASK_M\
	GENMASK(2, 2)
#define TIMERS_TIMER1CONTROLREG_TIMER1CONTROLREG_TIMER_INTERRUPT_MASK_X(x)\
	(((x) & GENMASK(2, 2)) >> 2)

#define TIMERS_TIMER1CONTROLREG_TIMER1CONTROLREG_TIMER_MODE(x)\
	(((x) << 1) & GENMASK(1, 1))
#define TIMERS_TIMER1CONTROLREG_TIMER1CONTROLREG_TIMER_MODE_M GENMASK(1, 1)
#define TIMERS_TIMER1CONTROLREG_TIMER1CONTROLREG_TIMER_MODE_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define TIMERS_TIMER1CONTROLREG_TIMER1CONTROLREG_TIMER_ENABLE(x)\
	((x) & GENMASK(0, 0))
#define TIMERS_TIMER1CONTROLREG_TIMER1CONTROLREG_TIMER_ENABLE_M GENMASK(0, 0)
#define TIMERS_TIMER1CONTROLREG_TIMER1CONTROLREG_TIMER_ENABLE_X(x)\
	((x) & GENMASK(0, 0))

/*      TIMERS:TIMERS:TIMER1EOI */
#define TIMERS_TIMER1EOI          __REG(TARGET_TIMERS,\
					0, 1, 0, 0, 1, 1024, 12, 0, 1, 4)

#define TIMERS_TIMER1EOI_TIMERNEOI(x)            ((x) & GENMASK(0, 0))
#define TIMERS_TIMER1EOI_TIMERNEOI_M             GENMASK(0, 0)
#define TIMERS_TIMER1EOI_TIMERNEOI_X(x)          ((x) & GENMASK(0, 0))

/*      TIMERS:TIMERS:TIMER1INTSTAT */
#define TIMERS_TIMER1INTSTAT      __REG(TARGET_TIMERS,\
					0, 1, 0, 0, 1, 1024, 16, 0, 1, 4)

#define TIMERS_TIMER1INTSTAT_TIMERNINTSTATUS(x)  ((x) & GENMASK(0, 0))
#define TIMERS_TIMER1INTSTAT_TIMERNINTSTATUS_M   GENMASK(0, 0)
#define TIMERS_TIMER1INTSTAT_TIMERNINTSTATUS_X(x) ((x) & GENMASK(0, 0))

/*      TIMERS:TIMERS:TIMER2LOADCOUNT */
#define TIMERS_TIMER2LOADCOUNT    __REG(TARGET_TIMERS,\
					0, 1, 0, 0, 1, 1024, 20, 0, 1, 4)

/*      TIMERS:TIMERS:TIMER2CURRENTVAL */
#define TIMERS_TIMER2CURRENTVAL   __REG(TARGET_TIMERS,\
					0, 1, 0, 0, 1, 1024, 24, 0, 1, 4)

/*      TIMERS:TIMERS:TIMER2CONTROLREG */
#define TIMERS_TIMER2CONTROLREG   __REG(TARGET_TIMERS,\
					0, 1, 0, 0, 1, 1024, 28, 0, 1, 4)

#define TIMERS_TIMER2CONTROLREG_TIMER2CONTROLREG_TIMER_INTERRUPT_MASK(x)\
	(((x) << 2) & GENMASK(2, 2))
#define TIMERS_TIMER2CONTROLREG_TIMER2CONTROLREG_TIMER_INTERRUPT_MASK_M\
	GENMASK(2, 2)
#define TIMERS_TIMER2CONTROLREG_TIMER2CONTROLREG_TIMER_INTERRUPT_MASK_X(x)\
	(((x) & GENMASK(2, 2)) >> 2)

#define TIMERS_TIMER2CONTROLREG_TIMER2CONTROLREG_TIMER_MODE(x)\
	(((x) << 1) & GENMASK(1, 1))
#define TIMERS_TIMER2CONTROLREG_TIMER2CONTROLREG_TIMER_MODE_M GENMASK(1, 1)
#define TIMERS_TIMER2CONTROLREG_TIMER2CONTROLREG_TIMER_MODE_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define TIMERS_TIMER2CONTROLREG_TIMER2CONTROLREG_TIMER_ENABLE(x)\
	((x) & GENMASK(0, 0))
#define TIMERS_TIMER2CONTROLREG_TIMER2CONTROLREG_TIMER_ENABLE_M GENMASK(0, 0)
#define TIMERS_TIMER2CONTROLREG_TIMER2CONTROLREG_TIMER_ENABLE_X(x)\
	((x) & GENMASK(0, 0))

/*      TIMERS:TIMERS:TIMER2EOI */
#define TIMERS_TIMER2EOI          __REG(TARGET_TIMERS,\
					0, 1, 0, 0, 1, 1024, 32, 0, 1, 4)

#define TIMERS_TIMER2EOI_TIMER2EOI(x)            ((x) & GENMASK(0, 0))
#define TIMERS_TIMER2EOI_TIMER2EOI_M             GENMASK(0, 0)
#define TIMERS_TIMER2EOI_TIMER2EOI_X(x)          ((x) & GENMASK(0, 0))

/*      TIMERS:TIMERS:TIMER2INTSTAT */
#define TIMERS_TIMER2INTSTAT      __REG(TARGET_TIMERS,\
					0, 1, 0, 0, 1, 1024, 36, 0, 1, 4)

#define TIMERS_TIMER2INTSTAT_TIMER2INTSTAT(x)    ((x) & GENMASK(0, 0))
#define TIMERS_TIMER2INTSTAT_TIMER2INTSTAT_M     GENMASK(0, 0)
#define TIMERS_TIMER2INTSTAT_TIMER2INTSTAT_X(x)  ((x) & GENMASK(0, 0))

/*      TIMERS:TIMERS:TIMER3LOADCOUNT */
#define TIMERS_TIMER3LOADCOUNT    __REG(TARGET_TIMERS,\
					0, 1, 0, 0, 1, 1024, 40, 0, 1, 4)

/*      TIMERS:TIMERS:TIMER3CURRENTVAL */
#define TIMERS_TIMER3CURRENTVAL   __REG(TARGET_TIMERS,\
					0, 1, 0, 0, 1, 1024, 44, 0, 1, 4)

/*      TIMERS:TIMERS:TIMER3CONTROLREG */
#define TIMERS_TIMER3CONTROLREG   __REG(TARGET_TIMERS,\
					0, 1, 0, 0, 1, 1024, 48, 0, 1, 4)

#define TIMERS_TIMER3CONTROLREG_TIMER3CONTROLREG_TIMER_INTERRUPT_MASK(x)\
	(((x) << 2) & GENMASK(2, 2))
#define TIMERS_TIMER3CONTROLREG_TIMER3CONTROLREG_TIMER_INTERRUPT_MASK_M\
	GENMASK(2, 2)
#define TIMERS_TIMER3CONTROLREG_TIMER3CONTROLREG_TIMER_INTERRUPT_MASK_X(x)\
	(((x) & GENMASK(2, 2)) >> 2)

#define TIMERS_TIMER3CONTROLREG_TIMER3CONTROLREG_TIMER_MODE(x)\
	(((x) << 1) & GENMASK(1, 1))
#define TIMERS_TIMER3CONTROLREG_TIMER3CONTROLREG_TIMER_MODE_M GENMASK(1, 1)
#define TIMERS_TIMER3CONTROLREG_TIMER3CONTROLREG_TIMER_MODE_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define TIMERS_TIMER3CONTROLREG_TIMER3CONTROLREG_TIMER_ENABLE(x)\
	((x) & GENMASK(0, 0))
#define TIMERS_TIMER3CONTROLREG_TIMER3CONTROLREG_TIMER_ENABLE_M GENMASK(0, 0)
#define TIMERS_TIMER3CONTROLREG_TIMER3CONTROLREG_TIMER_ENABLE_X(x)\
	((x) & GENMASK(0, 0))

/*      TIMERS:TIMERS:TIMER3EOI */
#define TIMERS_TIMER3EOI          __REG(TARGET_TIMERS,\
					0, 1, 0, 0, 1, 1024, 52, 0, 1, 4)

#define TIMERS_TIMER3EOI_TIMER3EOI(x)            ((x) & GENMASK(0, 0))
#define TIMERS_TIMER3EOI_TIMER3EOI_M             GENMASK(0, 0)
#define TIMERS_TIMER3EOI_TIMER3EOI_X(x)          ((x) & GENMASK(0, 0))

/*      TIMERS:TIMERS:TIMER3INTSTAT */
#define TIMERS_TIMER3INTSTAT      __REG(TARGET_TIMERS,\
					0, 1, 0, 0, 1, 1024, 56, 0, 1, 4)

#define TIMERS_TIMER3INTSTAT_TIMER3INTSTAT(x)    ((x) & GENMASK(0, 0))
#define TIMERS_TIMER3INTSTAT_TIMER3INTSTAT_M     GENMASK(0, 0)
#define TIMERS_TIMER3INTSTAT_TIMER3INTSTAT_X(x)  ((x) & GENMASK(0, 0))

/*      TIMERS:TIMERS:TIMERSINTSTATUS */
#define TIMERS_TIMERSINTSTATUS    __REG(TARGET_TIMERS,\
					0, 1, 0, 0, 1, 1024, 160, 0, 1, 4)

#define TIMERS_TIMERSINTSTATUS_TIMERSINTSTATUS(x) ((x) & GENMASK(2, 0))
#define TIMERS_TIMERSINTSTATUS_TIMERSINTSTATUS_M GENMASK(2, 0)
#define TIMERS_TIMERSINTSTATUS_TIMERSINTSTATUS_X(x) ((x) & GENMASK(2, 0))

/*      TIMERS:TIMERS:TIMERSEOI */
#define TIMERS_TIMERSEOI          __REG(TARGET_TIMERS,\
					0, 1, 0, 0, 1, 1024, 164, 0, 1, 4)

#define TIMERS_TIMERSEOI_TIMERSEOI(x)            ((x) & GENMASK(2, 0))
#define TIMERS_TIMERSEOI_TIMERSEOI_M             GENMASK(2, 0)
#define TIMERS_TIMERSEOI_TIMERSEOI_X(x)          ((x) & GENMASK(2, 0))

/*      TIMERS:TIMERS:TIMERSRAWINTSTATUS */
#define TIMERS_TIMERSRAWINTSTATUS __REG(TARGET_TIMERS,\
					0, 1, 0, 0, 1, 1024, 168, 0, 1, 4)

#define TIMERS_TIMERSRAWINTSTATUS_TIMERSRAWINTSTAT(x) ((x) & GENMASK(2, 0))
#define TIMERS_TIMERSRAWINTSTATUS_TIMERSRAWINTSTAT_M GENMASK(2, 0)
#define TIMERS_TIMERSRAWINTSTATUS_TIMERSRAWINTSTAT_X(x) ((x) & GENMASK(2, 0))

/*      TIMERS:TIMERS:TIMERS_COMP_VERSION */
#define TIMERS_TIMERS_COMP_VERSION __REG(TARGET_TIMERS,\
					0, 1, 0, 0, 1, 1024, 172, 0, 1, 4)

#endif /* _LAN966X_UBOOT_CPU_REGS_H_ */
