// Seed: 3138161727
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  inout wor id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  final $clog2(19);
  ;
  assign id_7 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd4,
    parameter id_4 = 32'd26,
    parameter id_7 = 32'd95
) (
    id_1,
    id_2,
    _id_3,
    _id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  output logic [7:0] id_9;
  output wire id_8;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_11,
      id_1,
      id_5,
      id_6,
      id_11,
      id_10,
      id_6,
      id_11,
      id_11
  );
  output wire _id_7;
  input wire id_6;
  output wire id_5;
  output wire _id_4;
  output wire _id_3;
  output wire id_2;
  output wire id_1;
  localparam id_13 = 1;
  logic [-1  ===  id_4  &&  id_3 : id_7] id_14;
  assign id_9[1] = (id_6);
endmodule
