Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (win64) Build 2580384 Sat Jun 29 08:12:21 MDT 2019
| Date         : Thu Mar 26 00:47:34 2020
| Host         : ADITYASEHGA539D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_timing_summary_routed.rpt -pb au_top_timing_summary_routed.pb -rpx au_top_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: clks/slowclk/XLXI_39/I_Q3/I_36_35/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clks/slowclk/XLXI_40/I_Q0/I_36_35/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clks/slowclk/XLXI_40/I_Q1/I_36_35/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clks/slowclk/XLXI_40/I_Q2/I_36_35/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clks/slowclk/XLXI_40/I_Q3/I_36_35/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.540        0.000                      0                   20        0.174        0.000                      0                   20        3.000        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_0                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       36.540        0.000                      0                   20        0.174        0.000                      0                   20       19.500        0.000                       0                    14  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clks/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clks/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clks/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clks/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clks/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clks/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.540ns  (required time - arrival time)
  Source:                 clks/slowclk/XLXI_38/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clks/slowclk/XLXI_39/I_Q0/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.049ns  (logic 0.766ns (25.124%)  route 2.283ns (74.876%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clks/my_clk_inst/clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.565    -0.887    clks/slowclk/XLXI_38/I_Q1/C
    SLICE_X34Y47         FDCE                                         r  clks/slowclk/XLXI_38/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.518    -0.369 r  clks/slowclk/XLXI_38/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.843     0.474    clks/slowclk/XLXI_38/I_Q1_n_0
    SLICE_X34Y46         LUT4 (Prop_lut4_I2_O)        0.124     0.598 r  clks/slowclk/XLXI_38/I_36_31/O
                         net (fo=1, routed)           0.701     1.299    clks/slowclk/XLXI_38/I_36_31_n_0
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     1.423 r  clks/slowclk/XLXI_38/I_36_67/O
                         net (fo=4, routed)           0.738     2.161    clks/slowclk/XLXI_39/I_Q0/CE
    SLICE_X37Y46         FDCE                                         r  clks/slowclk/XLXI_39/I_Q0/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clks/my_clk_inst/clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.064 r  clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.445    38.509    clks/slowclk/XLXI_39/I_Q0/C
    SLICE_X37Y46         FDCE                                         r  clks/slowclk/XLXI_39/I_Q0/I_36_35/C
                         clock pessimism              0.491    39.001    
                         clock uncertainty           -0.094    38.906    
    SLICE_X37Y46         FDCE (Setup_fdce_C_CE)      -0.205    38.701    clks/slowclk/XLXI_39/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                         38.701    
                         arrival time                          -2.161    
  -------------------------------------------------------------------
                         slack                                 36.540    

Slack (MET) :             36.540ns  (required time - arrival time)
  Source:                 clks/slowclk/XLXI_38/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clks/slowclk/XLXI_39/I_Q1/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.049ns  (logic 0.766ns (25.124%)  route 2.283ns (74.876%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clks/my_clk_inst/clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.565    -0.887    clks/slowclk/XLXI_38/I_Q1/C
    SLICE_X34Y47         FDCE                                         r  clks/slowclk/XLXI_38/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.518    -0.369 r  clks/slowclk/XLXI_38/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.843     0.474    clks/slowclk/XLXI_38/I_Q1_n_0
    SLICE_X34Y46         LUT4 (Prop_lut4_I2_O)        0.124     0.598 r  clks/slowclk/XLXI_38/I_36_31/O
                         net (fo=1, routed)           0.701     1.299    clks/slowclk/XLXI_38/I_36_31_n_0
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     1.423 r  clks/slowclk/XLXI_38/I_36_67/O
                         net (fo=4, routed)           0.738     2.161    clks/slowclk/XLXI_39/I_Q1/CE
    SLICE_X37Y46         FDCE                                         r  clks/slowclk/XLXI_39/I_Q1/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clks/my_clk_inst/clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.064 r  clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.445    38.509    clks/slowclk/XLXI_39/I_Q1/C
    SLICE_X37Y46         FDCE                                         r  clks/slowclk/XLXI_39/I_Q1/I_36_35/C
                         clock pessimism              0.491    39.001    
                         clock uncertainty           -0.094    38.906    
    SLICE_X37Y46         FDCE (Setup_fdce_C_CE)      -0.205    38.701    clks/slowclk/XLXI_39/I_Q1/I_36_35
  -------------------------------------------------------------------
                         required time                         38.701    
                         arrival time                          -2.161    
  -------------------------------------------------------------------
                         slack                                 36.540    

Slack (MET) :             36.729ns  (required time - arrival time)
  Source:                 clks/slowclk/XLXI_38/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clks/slowclk/XLXI_39/I_Q2/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.766ns (26.787%)  route 2.094ns (73.213%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clks/my_clk_inst/clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.565    -0.887    clks/slowclk/XLXI_38/I_Q1/C
    SLICE_X34Y47         FDCE                                         r  clks/slowclk/XLXI_38/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.518    -0.369 r  clks/slowclk/XLXI_38/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.843     0.474    clks/slowclk/XLXI_38/I_Q1_n_0
    SLICE_X34Y46         LUT4 (Prop_lut4_I2_O)        0.124     0.598 r  clks/slowclk/XLXI_38/I_36_31/O
                         net (fo=1, routed)           0.701     1.299    clks/slowclk/XLXI_38/I_36_31_n_0
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     1.423 r  clks/slowclk/XLXI_38/I_36_67/O
                         net (fo=4, routed)           0.549     1.972    clks/slowclk/XLXI_39/I_Q2/CE
    SLICE_X36Y46         FDCE                                         r  clks/slowclk/XLXI_39/I_Q2/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clks/my_clk_inst/clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.064 r  clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.445    38.509    clks/slowclk/XLXI_39/I_Q2/C
    SLICE_X36Y46         FDCE                                         r  clks/slowclk/XLXI_39/I_Q2/I_36_35/C
                         clock pessimism              0.491    39.001    
                         clock uncertainty           -0.094    38.906    
    SLICE_X36Y46         FDCE (Setup_fdce_C_CE)      -0.205    38.701    clks/slowclk/XLXI_39/I_Q2/I_36_35
  -------------------------------------------------------------------
                         required time                         38.701    
                         arrival time                          -1.972    
  -------------------------------------------------------------------
                         slack                                 36.729    

Slack (MET) :             36.729ns  (required time - arrival time)
  Source:                 clks/slowclk/XLXI_38/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clks/slowclk/XLXI_39/I_Q3/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.766ns (26.787%)  route 2.094ns (73.213%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clks/my_clk_inst/clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.565    -0.887    clks/slowclk/XLXI_38/I_Q1/C
    SLICE_X34Y47         FDCE                                         r  clks/slowclk/XLXI_38/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.518    -0.369 r  clks/slowclk/XLXI_38/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.843     0.474    clks/slowclk/XLXI_38/I_Q1_n_0
    SLICE_X34Y46         LUT4 (Prop_lut4_I2_O)        0.124     0.598 r  clks/slowclk/XLXI_38/I_36_31/O
                         net (fo=1, routed)           0.701     1.299    clks/slowclk/XLXI_38/I_36_31_n_0
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.124     1.423 r  clks/slowclk/XLXI_38/I_36_67/O
                         net (fo=4, routed)           0.549     1.972    clks/slowclk/XLXI_39/I_Q3/CE
    SLICE_X36Y46         FDCE                                         r  clks/slowclk/XLXI_39/I_Q3/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clks/my_clk_inst/clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.064 r  clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.445    38.509    clks/slowclk/XLXI_39/I_Q3/C
    SLICE_X36Y46         FDCE                                         r  clks/slowclk/XLXI_39/I_Q3/I_36_35/C
                         clock pessimism              0.491    39.001    
                         clock uncertainty           -0.094    38.906    
    SLICE_X36Y46         FDCE (Setup_fdce_C_CE)      -0.205    38.701    clks/slowclk/XLXI_39/I_Q3/I_36_35
  -------------------------------------------------------------------
                         required time                         38.701    
                         arrival time                          -1.972    
  -------------------------------------------------------------------
                         slack                                 36.729    

Slack (MET) :             37.514ns  (required time - arrival time)
  Source:                 clks/slowclk/XLXI_37/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clks/slowclk/XLXI_38/I_Q0/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.580ns (27.512%)  route 1.528ns (72.488%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clks/my_clk_inst/clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.566    -0.886    clks/slowclk/XLXI_37/I_Q1/C
    SLICE_X36Y47         FDCE                                         r  clks/slowclk/XLXI_37/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  clks/slowclk/XLXI_37/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.839     0.409    clks/slowclk/XLXI_37/I_Q1_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I2_O)        0.124     0.533 r  clks/slowclk/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.689     1.222    clks/slowclk/XLXI_38/I_Q0/CE
    SLICE_X34Y46         FDCE                                         r  clks/slowclk/XLXI_38/I_Q0/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clks/my_clk_inst/clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.064 r  clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.444    38.508    clks/slowclk/XLXI_38/I_Q0/C
    SLICE_X34Y46         FDCE                                         r  clks/slowclk/XLXI_38/I_Q0/I_36_35/C
                         clock pessimism              0.491    39.000    
                         clock uncertainty           -0.094    38.905    
    SLICE_X34Y46         FDCE (Setup_fdce_C_CE)      -0.169    38.736    clks/slowclk/XLXI_38/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                         38.736    
                         arrival time                          -1.222    
  -------------------------------------------------------------------
                         slack                                 37.514    

Slack (MET) :             37.514ns  (required time - arrival time)
  Source:                 clks/slowclk/XLXI_37/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clks/slowclk/XLXI_38/I_Q3/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.580ns (27.512%)  route 1.528ns (72.488%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clks/my_clk_inst/clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.566    -0.886    clks/slowclk/XLXI_37/I_Q1/C
    SLICE_X36Y47         FDCE                                         r  clks/slowclk/XLXI_37/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  clks/slowclk/XLXI_37/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.839     0.409    clks/slowclk/XLXI_37/I_Q1_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I2_O)        0.124     0.533 r  clks/slowclk/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.689     1.222    clks/slowclk/XLXI_38/I_Q3/CE
    SLICE_X34Y46         FDCE                                         r  clks/slowclk/XLXI_38/I_Q3/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clks/my_clk_inst/clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.064 r  clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.444    38.508    clks/slowclk/XLXI_38/I_Q3/C
    SLICE_X34Y46         FDCE                                         r  clks/slowclk/XLXI_38/I_Q3/I_36_35/C
                         clock pessimism              0.491    39.000    
                         clock uncertainty           -0.094    38.905    
    SLICE_X34Y46         FDCE (Setup_fdce_C_CE)      -0.169    38.736    clks/slowclk/XLXI_38/I_Q3/I_36_35
  -------------------------------------------------------------------
                         required time                         38.736    
                         arrival time                          -1.222    
  -------------------------------------------------------------------
                         slack                                 37.514    

Slack (MET) :             37.662ns  (required time - arrival time)
  Source:                 clks/slowclk/XLXI_38/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clks/slowclk/XLXI_38/I_Q3/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.766ns (33.326%)  route 1.532ns (66.674%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clks/my_clk_inst/clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.565    -0.887    clks/slowclk/XLXI_38/I_Q1/C
    SLICE_X34Y47         FDCE                                         r  clks/slowclk/XLXI_38/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.518    -0.369 r  clks/slowclk/XLXI_38/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.862     0.493    clks/slowclk/XLXI_38/I_Q1_n_0
    SLICE_X34Y46         LUT3 (Prop_lut3_I1_O)        0.124     0.617 r  clks/slowclk/XLXI_38/I_36_32/O
                         net (fo=1, routed)           0.670     1.287    clks/slowclk/XLXI_38/I_Q3/T
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.124     1.411 r  clks/slowclk/XLXI_38/I_Q3/I_36_32/O
                         net (fo=1, routed)           0.000     1.411    clks/slowclk/XLXI_38/I_Q3/TQ
    SLICE_X34Y46         FDCE                                         r  clks/slowclk/XLXI_38/I_Q3/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clks/my_clk_inst/clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.064 r  clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.444    38.508    clks/slowclk/XLXI_38/I_Q3/C
    SLICE_X34Y46         FDCE                                         r  clks/slowclk/XLXI_38/I_Q3/I_36_35/C
                         clock pessimism              0.578    39.087    
                         clock uncertainty           -0.094    38.992    
    SLICE_X34Y46         FDCE (Setup_fdce_C_D)        0.081    39.073    clks/slowclk/XLXI_38/I_Q3/I_36_35
  -------------------------------------------------------------------
                         required time                         39.073    
                         arrival time                          -1.411    
  -------------------------------------------------------------------
                         slack                                 37.662    

Slack (MET) :             37.728ns  (required time - arrival time)
  Source:                 clks/slowclk/XLXI_37/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clks/slowclk/XLXI_38/I_Q1/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.580ns (30.598%)  route 1.316ns (69.402%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clks/my_clk_inst/clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.566    -0.886    clks/slowclk/XLXI_37/I_Q1/C
    SLICE_X36Y47         FDCE                                         r  clks/slowclk/XLXI_37/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  clks/slowclk/XLXI_37/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.839     0.409    clks/slowclk/XLXI_37/I_Q1_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I2_O)        0.124     0.533 r  clks/slowclk/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.476     1.009    clks/slowclk/XLXI_38/I_Q1/CE
    SLICE_X34Y47         FDCE                                         r  clks/slowclk/XLXI_38/I_Q1/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clks/my_clk_inst/clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.064 r  clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.445    38.509    clks/slowclk/XLXI_38/I_Q1/C
    SLICE_X34Y47         FDCE                                         r  clks/slowclk/XLXI_38/I_Q1/I_36_35/C
                         clock pessimism              0.491    39.001    
                         clock uncertainty           -0.094    38.906    
    SLICE_X34Y47         FDCE (Setup_fdce_C_CE)      -0.169    38.737    clks/slowclk/XLXI_38/I_Q1/I_36_35
  -------------------------------------------------------------------
                         required time                         38.737    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                 37.728    

Slack (MET) :             37.728ns  (required time - arrival time)
  Source:                 clks/slowclk/XLXI_37/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clks/slowclk/XLXI_38/I_Q2/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.580ns (30.598%)  route 1.316ns (69.402%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 38.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clks/my_clk_inst/clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.566    -0.886    clks/slowclk/XLXI_37/I_Q1/C
    SLICE_X36Y47         FDCE                                         r  clks/slowclk/XLXI_37/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  clks/slowclk/XLXI_37/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.839     0.409    clks/slowclk/XLXI_37/I_Q1_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I2_O)        0.124     0.533 r  clks/slowclk/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.476     1.009    clks/slowclk/XLXI_38/I_Q2/CE
    SLICE_X34Y47         FDCE                                         r  clks/slowclk/XLXI_38/I_Q2/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clks/my_clk_inst/clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.064 r  clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.445    38.509    clks/slowclk/XLXI_38/I_Q2/C
    SLICE_X34Y47         FDCE                                         r  clks/slowclk/XLXI_38/I_Q2/I_36_35/C
                         clock pessimism              0.491    39.001    
                         clock uncertainty           -0.094    38.906    
    SLICE_X34Y47         FDCE (Setup_fdce_C_CE)      -0.169    38.737    clks/slowclk/XLXI_38/I_Q2/I_36_35
  -------------------------------------------------------------------
                         required time                         38.737    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                 37.728    

Slack (MET) :             37.732ns  (required time - arrival time)
  Source:                 clks/slowclk/XLXI_37/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clks/slowclk/XLXI_37/I_Q2/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 0.704ns (31.928%)  route 1.501ns (68.072%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clks/my_clk_inst/clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.566    -0.886    clks/slowclk/XLXI_37/I_Q1/C
    SLICE_X36Y47         FDCE                                         r  clks/slowclk/XLXI_37/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  clks/slowclk/XLXI_37/I_Q1/I_36_35/Q
                         net (fo=4, routed)           0.834     0.404    clks/slowclk/XLXI_37/I_Q1_n_0
    SLICE_X36Y47         LUT2 (Prop_lut2_I0_O)        0.124     0.528 r  clks/slowclk/XLXI_37/I_36_33/O
                         net (fo=1, routed)           0.667     1.195    clks/slowclk/XLXI_37/I_Q2/T
    SLICE_X36Y47         LUT2 (Prop_lut2_I0_O)        0.124     1.319 r  clks/slowclk/XLXI_37/I_Q2/I_36_32/O
                         net (fo=1, routed)           0.000     1.319    clks/slowclk/XLXI_37/I_Q2/TQ
    SLICE_X36Y47         FDCE                                         r  clks/slowclk/XLXI_37/I_Q2/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clks/my_clk_inst/clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.064 r  clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          1.446    38.510    clks/slowclk/XLXI_37/I_Q2/C
    SLICE_X36Y47         FDCE                                         r  clks/slowclk/XLXI_37/I_Q2/I_36_35/C
                         clock pessimism              0.603    39.114    
                         clock uncertainty           -0.094    39.019    
    SLICE_X36Y47         FDCE (Setup_fdce_C_D)        0.031    39.050    clks/slowclk/XLXI_37/I_Q2/I_36_35
  -------------------------------------------------------------------
                         required time                         39.050    
                         arrival time                          -1.319    
  -------------------------------------------------------------------
                         slack                                 37.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 clks/slowclk/XLXI_37/I_Q3/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clks/slowclk/XLXI_38/I_Q1/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.225%)  route 0.235ns (55.775%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clks/my_clk_inst/clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.564    -0.560    clks/slowclk/XLXI_37/I_Q3/C
    SLICE_X37Y47         FDCE                                         r  clks/slowclk/XLXI_37/I_Q3/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  clks/slowclk/XLXI_37/I_Q3/I_36_35/Q
                         net (fo=2, routed)           0.069    -0.349    clks/slowclk/XLXI_37/I_Q3_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I0_O)        0.045    -0.304 r  clks/slowclk/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.165    -0.139    clks/slowclk/XLXI_38/I_Q1/CE
    SLICE_X34Y47         FDCE                                         r  clks/slowclk/XLXI_38/I_Q1/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clks/my_clk_inst/clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.832    -0.799    clks/slowclk/XLXI_38/I_Q1/C
    SLICE_X34Y47         FDCE                                         r  clks/slowclk/XLXI_38/I_Q1/I_36_35/C
                         clock pessimism              0.502    -0.297    
    SLICE_X34Y47         FDCE (Hold_fdce_C_CE)       -0.016    -0.313    clks/slowclk/XLXI_38/I_Q1/I_36_35
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 clks/slowclk/XLXI_37/I_Q3/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clks/slowclk/XLXI_38/I_Q2/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.225%)  route 0.235ns (55.775%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clks/my_clk_inst/clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.564    -0.560    clks/slowclk/XLXI_37/I_Q3/C
    SLICE_X37Y47         FDCE                                         r  clks/slowclk/XLXI_37/I_Q3/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  clks/slowclk/XLXI_37/I_Q3/I_36_35/Q
                         net (fo=2, routed)           0.069    -0.349    clks/slowclk/XLXI_37/I_Q3_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I0_O)        0.045    -0.304 r  clks/slowclk/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.165    -0.139    clks/slowclk/XLXI_38/I_Q2/CE
    SLICE_X34Y47         FDCE                                         r  clks/slowclk/XLXI_38/I_Q2/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clks/my_clk_inst/clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.832    -0.799    clks/slowclk/XLXI_38/I_Q2/C
    SLICE_X34Y47         FDCE                                         r  clks/slowclk/XLXI_38/I_Q2/I_36_35/C
                         clock pessimism              0.502    -0.297    
    SLICE_X34Y47         FDCE (Hold_fdce_C_CE)       -0.016    -0.313    clks/slowclk/XLXI_38/I_Q2/I_36_35
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 clks/slowclk/XLXI_37/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clks/slowclk/XLXI_37/I_Q1/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.867%)  route 0.141ns (43.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clks/my_clk_inst/clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.564    -0.560    clks/slowclk/XLXI_37/I_Q0/C
    SLICE_X37Y47         FDCE                                         r  clks/slowclk/XLXI_37/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  clks/slowclk/XLXI_37/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.141    -0.278    clks/slowclk/XLXI_37/I_Q1/Q0
    SLICE_X36Y47         LUT2 (Prop_lut2_I0_O)        0.045    -0.233 r  clks/slowclk/XLXI_37/I_Q1/I_36_32/O
                         net (fo=1, routed)           0.000    -0.233    clks/slowclk/XLXI_37/I_Q1/TQ
    SLICE_X36Y47         FDCE                                         r  clks/slowclk/XLXI_37/I_Q1/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clks/my_clk_inst/clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.833    -0.798    clks/slowclk/XLXI_37/I_Q1/C
    SLICE_X36Y47         FDCE                                         r  clks/slowclk/XLXI_37/I_Q1/I_36_35/C
                         clock pessimism              0.251    -0.547    
    SLICE_X36Y47         FDCE (Hold_fdce_C_D)         0.091    -0.456    clks/slowclk/XLXI_37/I_Q1/I_36_35
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 clks/slowclk/XLXI_37/I_Q3/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clks/slowclk/XLXI_38/I_Q0/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.186ns (38.018%)  route 0.303ns (61.982%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clks/my_clk_inst/clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.564    -0.560    clks/slowclk/XLXI_37/I_Q3/C
    SLICE_X37Y47         FDCE                                         r  clks/slowclk/XLXI_37/I_Q3/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  clks/slowclk/XLXI_37/I_Q3/I_36_35/Q
                         net (fo=2, routed)           0.069    -0.349    clks/slowclk/XLXI_37/I_Q3_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I0_O)        0.045    -0.304 r  clks/slowclk/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.234    -0.071    clks/slowclk/XLXI_38/I_Q0/CE
    SLICE_X34Y46         FDCE                                         r  clks/slowclk/XLXI_38/I_Q0/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clks/my_clk_inst/clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.831    -0.800    clks/slowclk/XLXI_38/I_Q0/C
    SLICE_X34Y46         FDCE                                         r  clks/slowclk/XLXI_38/I_Q0/I_36_35/C
                         clock pessimism              0.502    -0.298    
    SLICE_X34Y46         FDCE (Hold_fdce_C_CE)       -0.016    -0.314    clks/slowclk/XLXI_38/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 clks/slowclk/XLXI_37/I_Q3/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clks/slowclk/XLXI_38/I_Q3/I_36_35/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.186ns (38.018%)  route 0.303ns (61.982%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clks/my_clk_inst/clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.564    -0.560    clks/slowclk/XLXI_37/I_Q3/C
    SLICE_X37Y47         FDCE                                         r  clks/slowclk/XLXI_37/I_Q3/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  clks/slowclk/XLXI_37/I_Q3/I_36_35/Q
                         net (fo=2, routed)           0.069    -0.349    clks/slowclk/XLXI_37/I_Q3_n_0
    SLICE_X36Y47         LUT4 (Prop_lut4_I0_O)        0.045    -0.304 r  clks/slowclk/XLXI_37/I_36_31/O
                         net (fo=5, routed)           0.234    -0.071    clks/slowclk/XLXI_38/I_Q3/CE
    SLICE_X34Y46         FDCE                                         r  clks/slowclk/XLXI_38/I_Q3/I_36_35/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clks/my_clk_inst/clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.831    -0.800    clks/slowclk/XLXI_38/I_Q3/C
    SLICE_X34Y46         FDCE                                         r  clks/slowclk/XLXI_38/I_Q3/I_36_35/C
                         clock pessimism              0.502    -0.298    
    SLICE_X34Y46         FDCE (Hold_fdce_C_CE)       -0.016    -0.314    clks/slowclk/XLXI_38/I_Q3/I_36_35
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 clks/slowclk/XLXI_38/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clks/slowclk/XLXI_38/I_Q1/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.364%)  route 0.175ns (45.636%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clks/my_clk_inst/clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.562    -0.562    clks/slowclk/XLXI_38/I_Q0/C
    SLICE_X34Y46         FDCE                                         r  clks/slowclk/XLXI_38/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.398 r  clks/slowclk/XLXI_38/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.175    -0.222    clks/slowclk/XLXI_38/I_Q1/Q0
    SLICE_X34Y47         LUT2 (Prop_lut2_I0_O)        0.045    -0.177 r  clks/slowclk/XLXI_38/I_Q1/I_36_32/O
                         net (fo=1, routed)           0.000    -0.177    clks/slowclk/XLXI_38/I_Q1/TQ
    SLICE_X34Y47         FDCE                                         r  clks/slowclk/XLXI_38/I_Q1/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clks/my_clk_inst/clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.832    -0.799    clks/slowclk/XLXI_38/I_Q1/C
    SLICE_X34Y47         FDCE                                         r  clks/slowclk/XLXI_38/I_Q1/I_36_35/C
                         clock pessimism              0.254    -0.545    
    SLICE_X34Y47         FDCE (Hold_fdce_C_D)         0.120    -0.425    clks/slowclk/XLXI_38/I_Q1/I_36_35
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 clks/slowclk/XLXI_37/I_Q2/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clks/slowclk/XLXI_37/I_Q3/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.231ns (65.211%)  route 0.123ns (34.789%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clks/my_clk_inst/clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.564    -0.560    clks/slowclk/XLXI_37/I_Q2/C
    SLICE_X36Y47         FDCE                                         r  clks/slowclk/XLXI_37/I_Q2/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  clks/slowclk/XLXI_37/I_Q2/I_36_35/Q
                         net (fo=3, routed)           0.073    -0.346    clks/slowclk/XLXI_37/I_Q2_n_0
    SLICE_X37Y47         LUT3 (Prop_lut3_I0_O)        0.045    -0.301 r  clks/slowclk/XLXI_37/I_36_32/O
                         net (fo=1, routed)           0.050    -0.251    clks/slowclk/XLXI_37/I_Q3/T
    SLICE_X37Y47         LUT2 (Prop_lut2_I0_O)        0.045    -0.206 r  clks/slowclk/XLXI_37/I_Q3/I_36_32/O
                         net (fo=1, routed)           0.000    -0.206    clks/slowclk/XLXI_37/I_Q3/TQ
    SLICE_X37Y47         FDCE                                         r  clks/slowclk/XLXI_37/I_Q3/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clks/my_clk_inst/clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.833    -0.798    clks/slowclk/XLXI_37/I_Q3/C
    SLICE_X37Y47         FDCE                                         r  clks/slowclk/XLXI_37/I_Q3/I_36_35/C
                         clock pessimism              0.251    -0.547    
    SLICE_X37Y47         FDCE (Hold_fdce_C_D)         0.092    -0.455    clks/slowclk/XLXI_37/I_Q3/I_36_35
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clks/slowclk/XLXI_39/I_Q1/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clks/slowclk/XLXI_39/I_Q3/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.231ns (62.564%)  route 0.138ns (37.436%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clks/my_clk_inst/clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.563    -0.561    clks/slowclk/XLXI_39/I_Q1/C
    SLICE_X37Y46         FDCE                                         r  clks/slowclk/XLXI_39/I_Q1/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  clks/slowclk/XLXI_39/I_Q1/I_36_35/Q
                         net (fo=3, routed)           0.081    -0.339    clks/slowclk/XLXI_39/I_Q1_n_0
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045    -0.294 r  clks/slowclk/XLXI_39/I_36_32/O
                         net (fo=1, routed)           0.058    -0.237    clks/slowclk/XLXI_39/I_Q3/T
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.192 r  clks/slowclk/XLXI_39/I_Q3/I_36_32/O
                         net (fo=1, routed)           0.000    -0.192    clks/slowclk/XLXI_39/I_Q3/TQ
    SLICE_X36Y46         FDCE                                         r  clks/slowclk/XLXI_39/I_Q3/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clks/my_clk_inst/clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.832    -0.799    clks/slowclk/XLXI_39/I_Q3/C
    SLICE_X36Y46         FDCE                                         r  clks/slowclk/XLXI_39/I_Q3/I_36_35/C
                         clock pessimism              0.251    -0.548    
    SLICE_X36Y46         FDCE (Hold_fdce_C_D)         0.092    -0.456    clks/slowclk/XLXI_39/I_Q3/I_36_35
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 clks/slowclk/XLXI_38/I_Q0/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clks/slowclk/XLXI_38/I_Q0/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clks/my_clk_inst/clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.562    -0.562    clks/slowclk/XLXI_38/I_Q0/C
    SLICE_X34Y46         FDCE                                         r  clks/slowclk/XLXI_38/I_Q0/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.398 f  clks/slowclk/XLXI_38/I_Q0/I_36_35/Q
                         net (fo=5, routed)           0.187    -0.210    clks/slowclk/XLXI_38/I_Q0/Q
    SLICE_X34Y46         LUT1 (Prop_lut1_I0_O)        0.045    -0.165 r  clks/slowclk/XLXI_38/I_Q0/I_36_32/O
                         net (fo=1, routed)           0.000    -0.165    clks/slowclk/XLXI_38/I_Q0/TQ
    SLICE_X34Y46         FDCE                                         r  clks/slowclk/XLXI_38/I_Q0/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clks/my_clk_inst/clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.831    -0.800    clks/slowclk/XLXI_38/I_Q0/C
    SLICE_X34Y46         FDCE                                         r  clks/slowclk/XLXI_38/I_Q0/I_36_35/C
                         clock pessimism              0.238    -0.562    
    SLICE_X34Y46         FDCE (Hold_fdce_C_D)         0.120    -0.442    clks/slowclk/XLXI_38/I_Q0/I_36_35
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clks/slowclk/XLXI_39/I_Q2/I_36_35/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            clks/slowclk/XLXI_39/I_Q2/I_36_35/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clks/my_clk_inst/clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.563    -0.561    clks/slowclk/XLXI_39/I_Q2/C
    SLICE_X36Y46         FDCE                                         r  clks/slowclk/XLXI_39/I_Q2/I_36_35/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  clks/slowclk/XLXI_39/I_Q2/I_36_35/Q
                         net (fo=2, routed)           0.185    -0.235    clks/slowclk/XLXI_39/I_Q2/Q
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045    -0.190 r  clks/slowclk/XLXI_39/I_Q2/I_36_32/O
                         net (fo=1, routed)           0.000    -0.190    clks/slowclk/XLXI_39/I_Q2/TQ
    SLICE_X36Y46         FDCE                                         r  clks/slowclk/XLXI_39/I_Q2/I_36_35/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clks/my_clk_inst/clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clks/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    clks/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    clks/my_clk_inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  clks/my_clk_inst/clkout1_buf/O
                         net (fo=12, routed)          0.832    -0.799    clks/slowclk/XLXI_39/I_Q2/C
    SLICE_X36Y46         FDCE                                         r  clks/slowclk/XLXI_39/I_Q2/I_36_35/C
                         clock pessimism              0.238    -0.561    
    SLICE_X36Y46         FDCE (Hold_fdce_C_D)         0.091    -0.470    clks/slowclk/XLXI_39/I_Q2/I_36_35
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clks/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clks/my_clk_inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X37Y47     clks/slowclk/XLXI_37/I_Q0/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X36Y47     clks/slowclk/XLXI_37/I_Q1/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X36Y47     clks/slowclk/XLXI_37/I_Q2/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X37Y47     clks/slowclk/XLXI_37/I_Q3/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X34Y46     clks/slowclk/XLXI_38/I_Q0/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X34Y47     clks/slowclk/XLXI_38/I_Q1/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X34Y47     clks/slowclk/XLXI_38/I_Q2/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X34Y46     clks/slowclk/XLXI_38/I_Q3/I_36_35/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clks/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y47     clks/slowclk/XLXI_38/I_Q1/I_36_35/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y47     clks/slowclk/XLXI_38/I_Q2/I_36_35/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y46     clks/slowclk/XLXI_39/I_Q0/I_36_35/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y46     clks/slowclk/XLXI_39/I_Q1/I_36_35/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y46     clks/slowclk/XLXI_39/I_Q2/I_36_35/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y46     clks/slowclk/XLXI_39/I_Q3/I_36_35/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y47     clks/slowclk/XLXI_37/I_Q0/I_36_35/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y47     clks/slowclk/XLXI_37/I_Q0/I_36_35/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y47     clks/slowclk/XLXI_37/I_Q1/I_36_35/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y47     clks/slowclk/XLXI_37/I_Q1/I_36_35/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y47     clks/slowclk/XLXI_37/I_Q0/I_36_35/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y47     clks/slowclk/XLXI_37/I_Q0/I_36_35/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y47     clks/slowclk/XLXI_37/I_Q1/I_36_35/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y47     clks/slowclk/XLXI_37/I_Q1/I_36_35/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y47     clks/slowclk/XLXI_37/I_Q2/I_36_35/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y47     clks/slowclk/XLXI_37/I_Q2/I_36_35/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y47     clks/slowclk/XLXI_37/I_Q3/I_36_35/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y47     clks/slowclk/XLXI_37/I_Q3/I_36_35/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y46     clks/slowclk/XLXI_38/I_Q0/I_36_35/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y46     clks/slowclk/XLXI_38/I_Q0/I_36_35/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clks/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clks/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clks/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clks/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clks/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clks/my_clk_inst/mmcm_adv_inst/CLKFBOUT



