{
  "Top": "latency_encoding",
  "RtlTop": "latency_encoding",
  "RtlPrefix": "",
  "RtlSubPrefix": "latency_encoding_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "img": {
      "index": "0",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "img_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "img_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "spikes": {
      "index": "1",
      "direction": "inout",
      "srcType": "signed char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "spikes_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "spikes_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "seed": {
      "index": "2",
      "direction": "in",
      "srcType": "unsigned short",
      "srcSize": "16",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "seed",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "latency_encoding"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "22054",
    "Latency": "22053"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "latency_encoding",
    "Version": "1.0",
    "DisplayName": "Latency_encoding",
    "Revision": "2114450079",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_latency_encoding_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/src\/encoding.cpp",
      "..\/..\/..\/src\/encoding.h"
    ],
    "TestBench": [
      "..\/..\/..\/src\/testbench_latency.cpp",
      "..\/..\/..\/data\/mnist_test_images.dat"
    ],
    "Vhdl": [
      "impl\/vhdl\/latency_encoding_control_s_axi.vhd",
      "impl\/vhdl\/latency_encoding_faddfsub_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/latency_encoding_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/latency_encoding_flog_32ns_32ns_32_13_full_dsp_1.vhd",
      "impl\/vhdl\/latency_encoding_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/latency_encoding_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/latency_encoding_fsqrt_32ns_32ns_32_16_no_dsp_1.vhd",
      "impl\/vhdl\/latency_encoding_gmem_m_axi.vhd",
      "impl\/vhdl\/latency_encoding_latency_encoding_Pipeline_INIT_T_INIT_I.vhd",
      "impl\/vhdl\/latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP.vhd",
      "impl\/vhdl\/latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_ref_4oPi_table_100_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_second_order_float_sin_cos_K0_ROM_1P_LUTbkb.vhd",
      "impl\/vhdl\/latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_second_order_float_sin_cos_K1_ROM_1P_LUTcud.vhd",
      "impl\/vhdl\/latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_second_order_float_sin_cos_K2_ROM_1P_LUTdEe.vhd",
      "impl\/vhdl\/latency_encoding_mul_5ns_11ns_15_1_1.vhd",
      "impl\/vhdl\/latency_encoding_mul_15ns_15ns_30_1_1.vhd",
      "impl\/vhdl\/latency_encoding_mul_15ns_15s_30_1_1.vhd",
      "impl\/vhdl\/latency_encoding_mul_23s_22ns_45_1_1.vhd",
      "impl\/vhdl\/latency_encoding_mul_30s_29ns_58_2_1.vhd",
      "impl\/vhdl\/latency_encoding_mul_80s_24ns_80_5_1.vhd",
      "impl\/vhdl\/latency_encoding_sparsemux_17_3_1_1_1.vhd",
      "impl\/vhdl\/latency_encoding_sparsemux_33_4_1_1_1.vhd",
      "impl\/vhdl\/latency_encoding_uitofp_32ns_32_6_no_dsp_1.vhd",
      "impl\/vhdl\/latency_encoding.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/latency_encoding_control_s_axi.v",
      "impl\/verilog\/latency_encoding_faddfsub_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/latency_encoding_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/latency_encoding_flog_32ns_32ns_32_13_full_dsp_1.v",
      "impl\/verilog\/latency_encoding_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/latency_encoding_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/latency_encoding_fsqrt_32ns_32ns_32_16_no_dsp_1.v",
      "impl\/verilog\/latency_encoding_gmem_m_axi.v",
      "impl\/verilog\/latency_encoding_latency_encoding_Pipeline_INIT_T_INIT_I.v",
      "impl\/verilog\/latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP.v",
      "impl\/verilog\/latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_ref_4oPi_table_100_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_ref_4oPi_table_100_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_second_order_float_sin_cos_K0_ROM_1P_LUTbkb.dat",
      "impl\/verilog\/latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_second_order_float_sin_cos_K0_ROM_1P_LUTbkb.v",
      "impl\/verilog\/latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_second_order_float_sin_cos_K1_ROM_1P_LUTcud.dat",
      "impl\/verilog\/latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_second_order_float_sin_cos_K1_ROM_1P_LUTcud.v",
      "impl\/verilog\/latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_second_order_float_sin_cos_K2_ROM_1P_LUTdEe.dat",
      "impl\/verilog\/latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_second_order_float_sin_cos_K2_ROM_1P_LUTdEe.v",
      "impl\/verilog\/latency_encoding_mul_5ns_11ns_15_1_1.v",
      "impl\/verilog\/latency_encoding_mul_15ns_15ns_30_1_1.v",
      "impl\/verilog\/latency_encoding_mul_15ns_15s_30_1_1.v",
      "impl\/verilog\/latency_encoding_mul_23s_22ns_45_1_1.v",
      "impl\/verilog\/latency_encoding_mul_30s_29ns_58_2_1.v",
      "impl\/verilog\/latency_encoding_mul_80s_24ns_80_5_1.v",
      "impl\/verilog\/latency_encoding_sparsemux_17_3_1_1_1.v",
      "impl\/verilog\/latency_encoding_sparsemux_33_4_1_1_1.v",
      "impl\/verilog\/latency_encoding_uitofp_32ns_32_6_no_dsp_1.v",
      "impl\/verilog\/latency_encoding.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/latency_encoding_v1_0\/data\/latency_encoding.mdd",
      "impl\/misc\/drivers\/latency_encoding_v1_0\/data\/latency_encoding.tcl",
      "impl\/misc\/drivers\/latency_encoding_v1_0\/data\/latency_encoding.yaml",
      "impl\/misc\/drivers\/latency_encoding_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/latency_encoding_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/latency_encoding_v1_0\/src\/xlatency_encoding.c",
      "impl\/misc\/drivers\/latency_encoding_v1_0\/src\/xlatency_encoding.h",
      "impl\/misc\/drivers\/latency_encoding_v1_0\/src\/xlatency_encoding_hw.h",
      "impl\/misc\/drivers\/latency_encoding_v1_0\/src\/xlatency_encoding_linux.c",
      "impl\/misc\/drivers\/latency_encoding_v1_0\/src\/xlatency_encoding_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/latency_encoding_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl",
      "impl\/misc\/latency_encoding_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/latency_encoding_flog_32ns_32ns_32_13_full_dsp_1_ip.tcl",
      "impl\/misc\/latency_encoding_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl",
      "impl\/misc\/latency_encoding_fsqrt_32ns_32ns_32_16_no_dsp_1_ip.tcl",
      "impl\/misc\/latency_encoding_uitofp_32ns_32_6_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/latency_encoding.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "latency_encoding_faddfsub_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name latency_encoding_faddfsub_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "latency_encoding_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name latency_encoding_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "latency_encoding_flog_32ns_32ns_32_13_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 11 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name latency_encoding_flog_32ns_32ns_32_13_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Logarithm CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "latency_encoding_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name latency_encoding_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "latency_encoding_fsqrt_32ns_32ns_32_16_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name latency_encoding_fsqrt_32ns_32ns_32_16_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "latency_encoding_uitofp_32ns_32_6_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Uint32 CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name latency_encoding_uitofp_32ns_32_6_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "img_1",
          "access": "W",
          "description": "Data signal of img",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "img",
              "access": "W",
              "description": "Bit 31 to 0 of img"
            }]
        },
        {
          "offset": "0x14",
          "name": "img_2",
          "access": "W",
          "description": "Data signal of img",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "img",
              "access": "W",
              "description": "Bit 63 to 32 of img"
            }]
        },
        {
          "offset": "0x1c",
          "name": "spikes_1",
          "access": "W",
          "description": "Data signal of spikes",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "spikes",
              "access": "W",
              "description": "Bit 31 to 0 of spikes"
            }]
        },
        {
          "offset": "0x20",
          "name": "spikes_2",
          "access": "W",
          "description": "Data signal of spikes",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "spikes",
              "access": "W",
              "description": "Bit 63 to 32 of spikes"
            }]
        },
        {
          "offset": "0x28",
          "name": "seed",
          "access": "W",
          "description": "Data signal of seed",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "seed",
              "access": "W",
              "description": "Bit 15 to 0 of seed"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "img"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "spikes"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "seed"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "img"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "img"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "spikes"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "32",
          "argName": "spikes"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "latency_encoding",
      "BindInstances": "control_s_axi_U gmem_m_axi_U",
      "Instances": [
        {
          "ModuleName": "latency_encoding_Pipeline_INIT_T_INIT_I",
          "InstanceName": "grp_latency_encoding_Pipeline_INIT_T_INIT_I_fu_99",
          "BindInstances": "icmp_ln81_fu_124_p2 add_ln81_fu_130_p2 icmp_ln82_fu_147_p2 select_ln81_fu_153_p3 add_ln81_1_fu_161_p2 select_ln81_1_fu_167_p3 mul_5ns_11ns_15_1_1_U1 shl_ln84_fu_244_p2 add_ln82_fu_175_p2"
        },
        {
          "ModuleName": "latency_encoding_Pipeline_PIXEL_LOOP",
          "InstanceName": "grp_latency_encoding_Pipeline_PIXEL_LOOP_fu_107",
          "BindInstances": "icmp_ln90_fu_505_p2 add_ln90_fu_511_p2 faddfsub_32ns_32ns_32_5_full_dsp_1_U5 fmul_32ns_32ns_32_4_max_dsp_1_U6 xor_ln18_3_fu_558_p2 xor_ln18_2_fu_564_p2 xor_ln18_fu_570_p2 uitofp_32ns_32_6_no_dsp_1_U9 fmul_32ns_32ns_32_4_max_dsp_1_U7 xor_ln18_4_fu_610_p2 xor_ln18_5_fu_616_p2 xor_ln18_1_fu_622_p2 uitofp_32ns_32_6_no_dsp_1_U9 fmul_32ns_32ns_32_4_max_dsp_1_U6 icmp_ln31_fu_680_p2 icmp_ln31_1_fu_686_p2 or_ln31_fu_692_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U10 and_ln31_fu_698_p2 u1_1_fu_704_p3 flog_32ns_32ns_32_13_full_dsp_1_U12 fmul_32ns_32ns_32_4_max_dsp_1_U7 fsqrt_32ns_32ns_32_16_no_dsp_1_U11 fmul_32ns_32ns_32_4_max_dsp_1_U6 closepath_fu_736_p2 Ex_fu_1148_p2 select_ln453_fu_1153_p3 add_ln376_fu_742_p2 addr_fu_748_p3 shl_ln379_fu_778_p2 mul_80s_24ns_80_5_1_U15 k_1_fu_831_p3 Mx_bits_1_fu_841_p2 Mx_bits_2_fu_846_p3 tmp_6_i_fu_893_p3 shl_ln504_fu_1163_p2 Ex_1_fu_1181_p2 sub_ln506_fu_1195_p2 select_ln506_fu_1201_p3 lshr_ln506_fu_1213_p2 shl_ln506_fu_1219_p2 select_ln506_1_fu_1225_p3 sparsemux_17_3_1_1_1_U16 Mx_1_fu_1236_p3 Ex_2_fu_1483_p3 mul_15ns_15ns_30_1_1_U19 mul_23s_22ns_45_1_1_U13 mul_15ns_15s_30_1_1_U20 mul_30s_29ns_58_2_1_U14 c_fu_1427_p3 c_1_fu_1445_p3 shl_ln291_fu_1456_p2 icmp_ln292_fu_1466_p2 shift_1_fu_1472_p2 shl_ln291_1_fu_1496_p2 shift_2_fu_1501_p3 add_ln300_fu_1506_p2 newexp_fu_1516_p2 icmp_ln306_fu_1478_p2 or_ln306_fu_1530_p2 empty_37_fu_1558_p3 sparsemux_33_4_1_1_1_U17 sparsemux_33_4_1_1_1_U18 results_sign_fu_1096_p3 icmp_ln271_fu_1104_p2 icmp_ln271_1_fu_806_p2 and_ln271_fu_1109_p2 icmp_ln282_fu_1114_p2 xor_ln282_fu_1119_p2 results_sign_1_fu_1125_p2 select_ln282_fu_1565_p3 or_ln282_fu_1572_p2 results_exp_fu_1577_p3 select_ln282_2_fu_1585_p3 results_sig_fu_1592_p3 not_and_ln271_i_demorgan_fu_1131_p2 not_and_ln271_i_fu_1136_p2 results_sign_2_fu_1142_p2 results_exp_1_fu_1600_p3 results_sig_1_fu_1607_p3 fmul_32ns_32ns_32_4_max_dsp_1_U8 fmul_32ns_32ns_32_4_max_dsp_1_U8 faddfsub_32ns_32ns_32_5_full_dsp_1_U5 faddfsub_32ns_32ns_32_5_full_dsp_1_U5 add_ln317_fu_1656_p2 sub_ln18_fu_1670_p2 select_ln18_fu_1680_p3 lshr_ln18_fu_1708_p2 shl_ln18_fu_1714_p2 val_fu_1740_p3 result_4_fu_1747_p2 result_5_fu_1752_p3 spike_time_1_fu_1770_p3 icmp_ln106_fu_1782_p2 spike_time_2_fu_1788_p3 mul_5ns_11ns_15_1_1_U21 shl_ln108_fu_1828_p2 shl_ln108_2_fu_1865_p2 ref_4oPi_table_100_U second_order_float_sin_cos_K0_U second_order_float_sin_cos_K1_U second_order_float_sin_cos_K2_U"
        }
      ]
    },
    "Info": {
      "latency_encoding_Pipeline_INIT_T_INIT_I": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "latency_encoding_Pipeline_PIXEL_LOOP": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "latency_encoding": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "latency_encoding_Pipeline_INIT_T_INIT_I": {
        "Latency": {
          "LatencyBest": "19611",
          "LatencyAvg": "19611",
          "LatencyWorst": "19611",
          "PipelineII": "19601",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "INIT_T_INIT_I",
            "TripCount": "19600",
            "Latency": "19609",
            "PipelineII": "1",
            "PipelineDepth": "11"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "161",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "324",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "latency_encoding_Pipeline_PIXEL_LOOP": {
        "Latency": {
          "LatencyBest": "2431",
          "LatencyAvg": "2431",
          "LatencyWorst": "2431",
          "PipelineII": "2355",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "PIXEL_LOOP",
            "TripCount": "784",
            "Latency": "2429",
            "PipelineII": "3",
            "PipelineDepth": "81"
          }],
        "Area": {
          "DSP": "38",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "17",
          "FF": "4279",
          "AVAIL_FF": "106400",
          "UTIL_FF": "4",
          "LUT": "6466",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "12",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "latency_encoding": {
        "Latency": {
          "LatencyBest": "22053",
          "LatencyAvg": "22053",
          "LatencyWorst": "22053",
          "PipelineII": "22054",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "DSP": "39",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "17",
          "FF": "5618",
          "AVAIL_FF": "106400",
          "UTIL_FF": "5",
          "LUT": "8064",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "15",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-01-24 12:39:15 +0700",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
