// Seed: 1604946090
module module_0 ();
  assign id_0 = id_0 ? 1'b0 : 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout id_5;
  input id_4;
  inout id_3;
  output id_2;
  output id_1;
  reg   id_5;
  logic id_6;
  always @(posedge 1) begin
    repeat (id_5) begin
      if (1) begin
        id_5 <= 1;
      end else id_2 <= #1 1;
    end
  end
  logic id_7;
  logic id_8;
  logic id_9;
  logic id_10;
  logic id_11 = 'b0;
  logic id_12;
  assign id_9 = id_8 * 1;
  reg id_13 = id_5;
  assign id_11 = id_6;
  logic id_14 = 1'h0;
  logic id_15 = 1;
endmodule
