// Seed: 996014908
module module_0;
  assign id_1 = 1;
  tri1 id_2, id_3;
  always @(1 or posedge id_2) begin
    wait (id_3);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1[1] = 1;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_2 = 1;
  module_0();
endmodule
