0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/75230/Desktop/lab4/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1634335546,verilog,,,,glbl,,,,,,,,
C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v,1581614928,verilog,,C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v,,adder,,,../../../../../rtl/myCPU/utils,,,,,
C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v,1641221527,verilog,,C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v,C:/Users/75230/Desktop/lab4/rtl/myCPU/utils/defines2.vh,alu,,,../../../../../rtl/myCPU/utils,,,,,
C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v,1641052795,verilog,,C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v,C:/Users/75230/Desktop/lab4/rtl/myCPU/utils/defines2.vh,aludec,,,../../../../../rtl/myCPU/utils,,,,,
C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v,1641323623,verilog,,C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v,,controller,,,../../../../../rtl/myCPU/utils,,,,,
C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v,1641348823,verilog,,C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/new/div.v,,datapath,,,../../../../../rtl/myCPU/utils,,,,,
C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v,1581614928,verilog,,C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v,,eqcmp,,,../../../../../rtl/myCPU/utils,,,,,
C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v,1581614928,verilog,,C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v,,flopenr,,,../../../../../rtl/myCPU/utils,,,,,
C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v,1581614928,verilog,,C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v,,flopenrc,,,../../../../../rtl/myCPU/utils,,,,,
C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v,1581614928,verilog,,C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v,,flopr,,,../../../../../rtl/myCPU/utils,,,,,
C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v,1581614928,verilog,,C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v,,floprc,,,../../../../../rtl/myCPU/utils,,,,,
C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v,1641323286,verilog,,C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/new/hilo_reg.v,,hazard,,,../../../../../rtl/myCPU/utils,,,,,
C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v,1641315674,verilog,,C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v,,maindec,,,../../../../../rtl/myCPU/utils,,,,,
C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v,1641219464,verilog,,C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v,,mips,,,../../../../../rtl/myCPU/utils,,,,,
C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v,1581614928,verilog,,C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v,,mux2,,,../../../../../rtl/myCPU/utils,,,,,
C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v,1581614928,verilog,,C:/Users/75230/Desktop/lab4/rtl/myCPU/mycpu_top.v,,mux3,,,../../../../../rtl/myCPU/utils,,,,,
C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v,1581614928,verilog,,C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v,,pc,,,../../../../../rtl/myCPU/utils,,,,,
C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v,1581614928,verilog,,C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v,,regfile,,,../../../../../rtl/myCPU/utils,,,,,
C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v,1640847974,verilog,,C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v,,signext,,,../../../../../rtl/myCPU/utils,,,,,
C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v,1581614928,verilog,,C:/Users/75230/Desktop/lab4/rtl/top.v,,sl2,,,../../../../../rtl/myCPU/utils,,,,,
C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/new/div.v,1641322823,verilog,,C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/new/divWrapper.v,C:/Users/75230/Desktop/lab4/rtl/myCPU/utils/defines2.vh,div,,,../../../../../rtl/myCPU/utils,,,,,
C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/new/divWrapper.v,1641324091,verilog,,C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v,C:/Users/75230/Desktop/lab4/rtl/myCPU/utils/defines2.vh,divWrapper,,,../../../../../rtl/myCPU/utils,,,,,
C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/new/hilo_reg.v,1641198352,verilog,,C:/Users/75230/Desktop/lab4/rtl/myCPU/utils/instdec.v,,hilo_reg,,,../../../../../rtl/myCPU/utils,,,,,
C:/Users/75230/Desktop/lab4/rtl/myCPU/mycpu_top.v,1640846898,verilog,,C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v,,mycpu_top,,,../../../../../rtl/myCPU/utils,,,,,
C:/Users/75230/Desktop/lab4/rtl/myCPU/utils/defines2.vh,1641052303,verilog,,C:/Users/75230/Desktop/lab4/rtl/xilinx_ip/data_ram/sim/data_ram.v,,,,,../../../../../rtl/myCPU/utils,,,,,
C:/Users/75230/Desktop/lab4/rtl/myCPU/utils/instdec.v,1640841008,verilog,,C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v,C:/Users/75230/Desktop/lab4/rtl/myCPU/utils/defines2.vh,instdec,,,../../../../../rtl/myCPU/utils,,,,,
C:/Users/75230/Desktop/lab4/rtl/top.v,1640841008,verilog,,C:/Users/75230/Desktop/lab4/sim/mycpu_tb.v,,top,,,../../../../../rtl/myCPU/utils,,,,,
C:/Users/75230/Desktop/lab4/rtl/xilinx_ip/data_ram/sim/data_ram.v,1640846614,verilog,,C:/Users/75230/Desktop/lab4/rtl/xilinx_ip/inst_ram/sim/inst_ram.v,,data_ram,,,../../../../../rtl/myCPU/utils,,,,,
C:/Users/75230/Desktop/lab4/rtl/xilinx_ip/inst_ram/sim/inst_ram.v,1641313569,verilog,,C:/Users/75230/Desktop/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v,,inst_ram,,,../../../../../rtl/myCPU/utils,,,,,
C:/Users/75230/Desktop/lab4/sim/mycpu_tb.v,1640841008,verilog,,,,tb_top,,,../../../../../rtl/myCPU/utils,,,,,
