/* Verilog module instantiation template generated by SCUBA Diamond (64-bit) 3.11.3.469 */
/* Module Version: 5.7 */
/* Wed Jan 13 21:26:31 2021 */

/* parameterized module instance */
sys_clk __ (.CLKI( ), .CLKOP( ));
