// Created by IP Generator (Version 2022.2-SP1-Lite build 132640)
// Instantiation Template
//
// Insert the following codes into your Verilog file.
//   * Change the_instance_name to your own instance name.
//   * Change the signal names in the port associations


MUL26x16 the_instance_name (
  .a(a),        // input [25:0]
  .b(b),        // input [15:0]
  .clk(clk),    // input
  .rst(rst),    // input
  .ce(ce),      // input
  .p(p)         // output [41:0]
);
