<?xml version="1.0"?>
<ROOT>
	<FUNCTION_INFORMATION>
		<VHDL_LIBRARY NAME="stratixv" />
		<HAS_SIM_LIB VALUE="ON" />
	</FUNCTION_INFORMATION>
	<PARAMETERS>
		<PARAMETER NAME="ADDRESS_WIDTH" TYPE="INTEGER" DEFAULT_VALUE="1" />
		<PARAMETER NAME="BYTE_ENABLE_MASK_WIDTH" TYPE="INTEGER" DEFAULT_VALUE="2" />
		<PARAMETER NAME="DATA_WIDTH" TYPE="INTEGER" DEFAULT_VALUE="1" />
		<PARAMETER NAME="FIRST_ADDRESS" TYPE="INTEGER" />
		<PARAMETER NAME="FIRST_BIT_NUMBER" TYPE="INTEGER" />
		<PARAMETER NAME="INIT_FILE" TYPE="STRING" VALUE="UNUSED" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="LAST_ADDRESS" TYPE="INTEGER" />
		<PARAMETER NAME="LOGICAL_RAM_DEPTH" TYPE="INTEGER" DEFAULT_VALUE="0" />
		<PARAMETER NAME="LOGICAL_RAM_NAME" TYPE="STRING" VALUE="UNUSED" />
		<PARAMETER NAME="LOGICAL_RAM_WIDTH" TYPE="INTEGER" DEFAULT_VALUE="0" />
		<PARAMETER NAME="MEM_INIT0" TYPE="VECTOR" DEFAULT_VALUE="0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" WIDTH="640" SIM_TYPE="STRING" />
		<PARAMETER NAME="MIXED_PORT_FEED_THROUGH_MODE" TYPE="STRING" VALUE="dont_care|dont care|constrained_dont_care|constrained dont care|new data" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="PORT_B_DATA_OUT_CLEAR" TYPE="STRING" VALUE="none|clear_physical_port" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="PORT_B_DATA_OUT_CLOCK" TYPE="STRING" VALUE="none|clock1_physical_port" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="LPM_HINT" TYPE="STRING" VALUE="UNUSED" />
		<PARAMETER NAME="LPM_TYPE" TYPE="STRING" VALUE="stratixv_mlab_cell" />
		<PARAMETER NAME="byte_size" TYPE="INTEGER" VALUE="1" CONTEXT="SIM_ONLY" />
	</PARAMETERS>
	<PORTS>
		<PORT NAME="clk0" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="clk1" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="clr" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="ena0" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="ena1" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="ena2" TYPE="INPUT" DEFAULT_VALUE="1" />
		<PORT NAME="portaaddr" TYPE="INPUT" WIDTH="address_width" DEFAULT_VALUE="0" />
		<PORT NAME="portabyteenamasks" TYPE="INPUT" WIDTH="byte_enable_mask_width" DEFAULT_VALUE="1" />
		<PORT NAME="portadatain" TYPE="INPUT" WIDTH="data_width" DEFAULT_VALUE="0" />
		<PORT NAME="portbaddr" TYPE="INPUT" WIDTH="address_width" DEFAULT_VALUE="0" />
		<PORT NAME="portbdataout" TYPE="OUTPUT" WIDTH="data_width" />
		<PORT NAME="devclrn" TYPE="INPUT" DEFAULT_VALUE="1" CONTEXT="SIM_ONLY" />
		<PORT NAME="devpor" TYPE="INPUT" DEFAULT_VALUE="1" CONTEXT="SIM_ONLY" />
	</PORTS>
</ROOT>
