// Seed: 3045396945
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    module_0,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic [1 : -1] id_12 = 1;
  wire id_13 = id_12;
endmodule
module module_1 #(
    parameter id_3 = 32'd90,
    parameter id_6 = 32'd90
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  inout wire id_4;
  inout wire _id_3;
  output wire id_2;
  output logic [7:0] id_1;
  wire id_5;
  wire _id_6;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_5,
      id_4,
      id_5,
      id_4,
      id_4,
      id_5
  );
  wire [-1 : (  id_3  )] id_7;
  assign id_1[-1] = 1'h0;
  wire id_8;
  logic [1 : id_6] id_9;
  ;
endmodule
