// Seed: 2815753114
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  union packed {logic id_4;} id_5 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd5,
    parameter id_4 = 32'd1
) (
    output tri1 id_0,
    output uwire id_1,
    output wand id_2[-1 : id_4],
    input tri1 _id_3
    , id_9,
    input supply1 _id_4,
    input wand id_5,
    input wor id_6,
    output supply0 id_7[id_4 : 1 'b0]
);
  assign id_2 = -1;
  assign id_0 = 1;
  logic id_10;
  or primCall (id_7, id_10, id_9);
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
  parameter id_11 = -1, id_12 = id_12;
  wire [1 : -1] id_13;
  logic id_14;
  ;
  wire id_15;
  ;
  assign id_9[id_3] = id_15 & id_4;
endmodule
