// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "04/29/2016 19:20:32"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module \ace-top  (
	sram_we_n,
	clock_50,
	key,
	sram_dq,
	sw,
	sram_oe_n,
	sram_ub_n,
	sram_lb_n,
	sram_ce_n,
	hex0,
	hex1,
	hex2,
	hex3,
	hex4,
	hex5,
	hex6,
	hex7,
	ledg,
	ledr,
	sram_addr);
output 	sram_we_n;
input 	clock_50;
input 	[3:0] key;
inout 	[15:0] sram_dq;
input 	[9:0] sw;
output 	sram_oe_n;
output 	sram_ub_n;
output 	sram_lb_n;
output 	sram_ce_n;
output 	[6:0] hex0;
output 	[6:0] hex1;
output 	[6:0] hex2;
output 	[6:0] hex3;
output 	[6:0] hex4;
output 	[6:0] hex5;
output 	[6:0] hex6;
output 	[6:0] hex7;
output 	[8:0] ledg;
output 	[17:0] ledr;
output 	[19:0] sram_addr;

// Design Ports Information
// sram_we_n	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// key[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sram_oe_n	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sram_ub_n	=>  Location: PIN_AC4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sram_lb_n	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sram_ce_n	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hex0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex3[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hex3[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hex3[4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hex3[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hex3[2]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hex3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hex4[6]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hex4[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hex4[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hex4[3]	=>  Location: PIN_AH21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hex4[2]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hex4[1]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hex4[0]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hex5[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hex5[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hex5[4]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hex5[3]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hex5[2]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hex5[1]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hex5[0]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hex6[6]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hex6[5]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hex6[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hex6[3]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hex6[2]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hex6[1]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hex6[0]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hex7[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hex7[5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hex7[4]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hex7[3]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hex7[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hex7[1]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// hex7[0]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ledg[8]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ledg[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ledg[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ledg[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ledg[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ledg[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ledg[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ledg[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ledg[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ledr[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ledr[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ledr[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ledr[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ledr[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ledr[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ledr[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ledr[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ledr[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ledr[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ledr[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ledr[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ledr[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ledr[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ledr[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ledr[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ledr[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ledr[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sram_addr[19]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sram_addr[18]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sram_addr[17]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sram_addr[16]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sram_addr[15]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sram_addr[14]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sram_addr[13]	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sram_addr[12]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sram_addr[11]	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sram_addr[10]	=>  Location: PIN_AF2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sram_addr[9]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sram_addr[8]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sram_addr[7]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sram_addr[6]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sram_addr[5]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sram_addr[4]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sram_addr[3]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sram_addr[2]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sram_addr[1]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sram_addr[0]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sram_dq[15]	=>  Location: PIN_AG3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sram_dq[14]	=>  Location: PIN_AF3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sram_dq[13]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sram_dq[12]	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sram_dq[11]	=>  Location: PIN_AE1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sram_dq[10]	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sram_dq[9]	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sram_dq[8]	=>  Location: PIN_AD1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sram_dq[7]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sram_dq[6]	=>  Location: PIN_AH6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sram_dq[5]	=>  Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sram_dq[4]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sram_dq[3]	=>  Location: PIN_AH4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sram_dq[2]	=>  Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sram_dq[1]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sram_dq[0]	=>  Location: PIN_AH3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// clock_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst|clock_delay|Add0~0_combout ;
wire \inst|clock_delay|Add0~10_combout ;
wire \inst|clock_delay|Add0~12_combout ;
wire \inst|clock_delay|Add0~32_combout ;
wire \inst|clock_delay|Add0~54_combout ;
wire \inst|clock_delay|Add0~58_combout ;
wire \inst|cpu|mem_addr[22]~70_combout ;
wire \inst|cpu|mem_addr[23]~72_combout ;
wire \inst|cpu|mem_addr[28]~82_combout ;
wire \inst|cpu|mem_addr[30]~86_combout ;
wire \inst|clock_delay|Equal0~2_combout ;
wire \inst|clock_delay|Equal0~8_combout ;
wire \inst|io_ctrl|Mux6~0_combout ;
wire \inst|io_ctrl|Mux74~0_combout ;
wire \inst|io_ctrl|Mux71~0_combout ;
wire \inst|io_ctrl|Mux70~0_combout ;
wire \inst|io_ctrl|Mux67~0_combout ;
wire \inst|io_ctrl|Mux66~0_combout ;
wire \inst|io_ctrl|Mux58~0_combout ;
wire \inst|io_ctrl|Mux56~0_combout ;
wire \inst|clock_delay|counter~1_combout ;
wire \inst|clock_delay|counter~6_combout ;
wire \inst|io_ctrl|Mux36~0_combout ;
wire \key[3]~input_o ;
wire \key[2]~input_o ;
wire \key[1]~input_o ;
wire \key[0]~input_o ;
wire \sw[9]~input_o ;
wire \sw[8]~input_o ;
wire \sw[7]~input_o ;
wire \sw[6]~input_o ;
wire \sw[5]~input_o ;
wire \sw[4]~input_o ;
wire \sw[3]~input_o ;
wire \sw[2]~input_o ;
wire \sw[1]~input_o ;
wire \sw[0]~input_o ;
wire \sram_dq[15]~input_o ;
wire \sram_dq[14]~input_o ;
wire \sram_dq[13]~input_o ;
wire \sram_dq[12]~input_o ;
wire \sram_dq[11]~input_o ;
wire \sram_dq[10]~input_o ;
wire \sram_dq[9]~input_o ;
wire \sram_dq[8]~input_o ;
wire \sram_dq[5]~input_o ;
wire \clock_50~input_o ;
wire \clock_50~inputclkctrl_outclk ;
wire \sram_dq[15]~output_o ;
wire \sram_dq[14]~output_o ;
wire \sram_dq[13]~output_o ;
wire \sram_dq[12]~output_o ;
wire \sram_dq[11]~output_o ;
wire \sram_dq[10]~output_o ;
wire \sram_dq[9]~output_o ;
wire \sram_dq[8]~output_o ;
wire \sram_dq[7]~output_o ;
wire \sram_dq[6]~output_o ;
wire \sram_dq[5]~output_o ;
wire \sram_dq[4]~output_o ;
wire \sram_dq[3]~output_o ;
wire \sram_dq[2]~output_o ;
wire \sram_dq[1]~output_o ;
wire \sram_dq[0]~output_o ;
wire \sram_we_n~output_o ;
wire \sram_oe_n~output_o ;
wire \sram_ub_n~output_o ;
wire \sram_lb_n~output_o ;
wire \sram_ce_n~output_o ;
wire \hex0[6]~output_o ;
wire \hex0[5]~output_o ;
wire \hex0[4]~output_o ;
wire \hex0[3]~output_o ;
wire \hex0[2]~output_o ;
wire \hex0[1]~output_o ;
wire \hex0[0]~output_o ;
wire \hex1[6]~output_o ;
wire \hex1[5]~output_o ;
wire \hex1[4]~output_o ;
wire \hex1[3]~output_o ;
wire \hex1[2]~output_o ;
wire \hex1[1]~output_o ;
wire \hex1[0]~output_o ;
wire \hex2[6]~output_o ;
wire \hex2[5]~output_o ;
wire \hex2[4]~output_o ;
wire \hex2[3]~output_o ;
wire \hex2[2]~output_o ;
wire \hex2[1]~output_o ;
wire \hex2[0]~output_o ;
wire \hex3[6]~output_o ;
wire \hex3[5]~output_o ;
wire \hex3[4]~output_o ;
wire \hex3[3]~output_o ;
wire \hex3[2]~output_o ;
wire \hex3[1]~output_o ;
wire \hex3[0]~output_o ;
wire \hex4[6]~output_o ;
wire \hex4[5]~output_o ;
wire \hex4[4]~output_o ;
wire \hex4[3]~output_o ;
wire \hex4[2]~output_o ;
wire \hex4[1]~output_o ;
wire \hex4[0]~output_o ;
wire \hex5[6]~output_o ;
wire \hex5[5]~output_o ;
wire \hex5[4]~output_o ;
wire \hex5[3]~output_o ;
wire \hex5[2]~output_o ;
wire \hex5[1]~output_o ;
wire \hex5[0]~output_o ;
wire \hex6[6]~output_o ;
wire \hex6[5]~output_o ;
wire \hex6[4]~output_o ;
wire \hex6[3]~output_o ;
wire \hex6[2]~output_o ;
wire \hex6[1]~output_o ;
wire \hex6[0]~output_o ;
wire \hex7[6]~output_o ;
wire \hex7[5]~output_o ;
wire \hex7[4]~output_o ;
wire \hex7[3]~output_o ;
wire \hex7[2]~output_o ;
wire \hex7[1]~output_o ;
wire \hex7[0]~output_o ;
wire \ledg[8]~output_o ;
wire \ledg[7]~output_o ;
wire \ledg[6]~output_o ;
wire \ledg[5]~output_o ;
wire \ledg[4]~output_o ;
wire \ledg[3]~output_o ;
wire \ledg[2]~output_o ;
wire \ledg[1]~output_o ;
wire \ledg[0]~output_o ;
wire \ledr[17]~output_o ;
wire \ledr[16]~output_o ;
wire \ledr[15]~output_o ;
wire \ledr[14]~output_o ;
wire \ledr[13]~output_o ;
wire \ledr[12]~output_o ;
wire \ledr[11]~output_o ;
wire \ledr[10]~output_o ;
wire \ledr[9]~output_o ;
wire \ledr[8]~output_o ;
wire \ledr[7]~output_o ;
wire \ledr[6]~output_o ;
wire \ledr[5]~output_o ;
wire \ledr[4]~output_o ;
wire \ledr[3]~output_o ;
wire \ledr[2]~output_o ;
wire \ledr[1]~output_o ;
wire \ledr[0]~output_o ;
wire \sram_addr[19]~output_o ;
wire \sram_addr[18]~output_o ;
wire \sram_addr[17]~output_o ;
wire \sram_addr[16]~output_o ;
wire \sram_addr[15]~output_o ;
wire \sram_addr[14]~output_o ;
wire \sram_addr[13]~output_o ;
wire \sram_addr[12]~output_o ;
wire \sram_addr[11]~output_o ;
wire \sram_addr[10]~output_o ;
wire \sram_addr[9]~output_o ;
wire \sram_addr[8]~output_o ;
wire \sram_addr[7]~output_o ;
wire \sram_addr[6]~output_o ;
wire \sram_addr[5]~output_o ;
wire \sram_addr[4]~output_o ;
wire \sram_addr[3]~output_o ;
wire \sram_addr[2]~output_o ;
wire \sram_addr[1]~output_o ;
wire \sram_addr[0]~output_o ;
wire \inst|clock_delay|counter~0_combout ;
wire \inst|clock_delay|Add0~1 ;
wire \inst|clock_delay|Add0~2_combout ;
wire \inst|clock_delay|Add0~3 ;
wire \inst|clock_delay|Add0~4_combout ;
wire \inst|clock_delay|Add0~5 ;
wire \inst|clock_delay|Add0~7 ;
wire \inst|clock_delay|Add0~8_combout ;
wire \inst|clock_delay|Add0~9 ;
wire \inst|clock_delay|Add0~11 ;
wire \inst|clock_delay|Add0~13 ;
wire \inst|clock_delay|Add0~14_combout ;
wire \inst|clock_delay|Add0~15 ;
wire \inst|clock_delay|Add0~16_combout ;
wire \inst|clock_delay|Add0~17 ;
wire \inst|clock_delay|Add0~18_combout ;
wire \inst|clock_delay|Add0~19 ;
wire \inst|clock_delay|Add0~20_combout ;
wire \inst|clock_delay|Add0~21 ;
wire \inst|clock_delay|Add0~22_combout ;
wire \inst|clock_delay|counter~2_combout ;
wire \inst|clock_delay|Add0~23 ;
wire \inst|clock_delay|Add0~25 ;
wire \inst|clock_delay|Add0~26_combout ;
wire \inst|clock_delay|counter~4_combout ;
wire \inst|clock_delay|Add0~27 ;
wire \inst|clock_delay|Add0~28_combout ;
wire \inst|clock_delay|counter~5_combout ;
wire \inst|clock_delay|Add0~29 ;
wire \inst|clock_delay|Add0~31 ;
wire \inst|clock_delay|Add0~33 ;
wire \inst|clock_delay|Add0~34_combout ;
wire \inst|clock_delay|Add0~35 ;
wire \inst|clock_delay|Add0~36_combout ;
wire \inst|clock_delay|counter~7_combout ;
wire \inst|clock_delay|Add0~37 ;
wire \inst|clock_delay|Add0~39 ;
wire \inst|clock_delay|Add0~41 ;
wire \inst|clock_delay|Add0~42_combout ;
wire \inst|clock_delay|counter~10_combout ;
wire \inst|clock_delay|Add0~43 ;
wire \inst|clock_delay|Add0~44_combout ;
wire \inst|clock_delay|counter~11_combout ;
wire \inst|clock_delay|Add0~45 ;
wire \inst|clock_delay|Add0~46_combout ;
wire \inst|clock_delay|Add0~47 ;
wire \inst|clock_delay|Add0~48_combout ;
wire \inst|clock_delay|counter~12_combout ;
wire \inst|clock_delay|Add0~49 ;
wire \inst|clock_delay|Add0~50_combout ;
wire \inst|clock_delay|Add0~51 ;
wire \inst|clock_delay|Add0~52_combout ;
wire \inst|clock_delay|Add0~53 ;
wire \inst|clock_delay|Add0~55 ;
wire \inst|clock_delay|Add0~56_combout ;
wire \inst|clock_delay|Add0~57 ;
wire \inst|clock_delay|Add0~59 ;
wire \inst|clock_delay|Add0~60_combout ;
wire \inst|clock_delay|Add0~61 ;
wire \inst|clock_delay|Add0~62_combout ;
wire \inst|clock_delay|Equal0~9_combout ;
wire \inst|clock_delay|Add0~40_combout ;
wire \inst|clock_delay|counter~9_combout ;
wire \inst|clock_delay|Equal0~6_combout ;
wire \inst|clock_delay|Add0~38_combout ;
wire \inst|clock_delay|counter~8_combout ;
wire \inst|clock_delay|Equal0~5_combout ;
wire \inst|clock_delay|Equal0~7_combout ;
wire \inst|clock_delay|Add0~24_combout ;
wire \inst|clock_delay|counter~3_combout ;
wire \inst|clock_delay|Add0~30_combout ;
wire \inst|clock_delay|Equal0~3_combout ;
wire \inst|clock_delay|Equal0~0_combout ;
wire \inst|clock_delay|Add0~6_combout ;
wire \inst|clock_delay|Equal0~1_combout ;
wire \inst|clock_delay|Equal0~4_combout ;
wire \inst|clock_delay|Equal0~10_combout ;
wire \inst|clock_delay|clk_new~0_combout ;
wire \inst|clock_delay|clk_new~feeder_combout ;
wire \inst|clock_delay|clk_new~q ;
wire \inst|clock_delay|clk_new~clkctrl_outclk ;
wire \inst|cpu|mem_addr[3]~30_combout ;
wire \inst|cpu|mem_addr[19]~29_combout ;
wire \inst|cpu|Mux3~0_combout ;
wire \inst|cpu|mem_read~q ;
wire \inst|cpu|Mux2~0_combout ;
wire \inst|cpu|mem_write~q ;
wire \inst|io_ctrl|Mux52~0_combout ;
wire \inst|io_ctrl|Mux52~1_combout ;
wire \inst|io_ctrl|Mux52~1clkctrl_outclk ;
wire \inst|io_ctrl|Mux73~0_combout ;
wire \inst|io_ctrl|Mux72~0_combout ;
wire \inst|io_ctrl|WideOr0~0_combout ;
wire \inst|io_ctrl|Decoder0~1_combout ;
wire \inst|io_ctrl|ack_next~combout ;
wire \inst|io_ctrl|mem_ack~q ;
wire \inst|cpu|Mux0~0_combout ;
wire \inst|cpu|mem_addr[19]~64_combout ;
wire \inst|cpu|mem_addr[3]~31 ;
wire \inst|cpu|mem_addr[4]~33 ;
wire \inst|cpu|mem_addr[5]~34_combout ;
wire \inst|cpu|mem_addr[5]~35 ;
wire \inst|cpu|mem_addr[6]~37 ;
wire \inst|cpu|mem_addr[7]~39 ;
wire \inst|cpu|mem_addr[8]~40_combout ;
wire \inst|cpu|mem_addr[8]~41 ;
wire \inst|cpu|mem_addr[9]~42_combout ;
wire \inst|cpu|mem_addr[9]~43 ;
wire \inst|cpu|mem_addr[10]~44_combout ;
wire \inst|cpu|mem_addr[10]~45 ;
wire \inst|cpu|mem_addr[11]~46_combout ;
wire \inst|cpu|mem_addr[11]~47 ;
wire \inst|cpu|mem_addr[12]~48_combout ;
wire \inst|cpu|mem_addr[12]~49 ;
wire \inst|cpu|mem_addr[13]~50_combout ;
wire \inst|cpu|mem_addr[13]~51 ;
wire \inst|cpu|mem_addr[14]~52_combout ;
wire \inst|cpu|mem_addr[14]~53 ;
wire \inst|cpu|mem_addr[15]~54_combout ;
wire \inst|cpu|mem_addr[15]~55 ;
wire \inst|cpu|mem_addr[16]~56_combout ;
wire \inst|cpu|mem_addr[16]~57 ;
wire \inst|cpu|mem_addr[17]~59 ;
wire \inst|cpu|mem_addr[18]~60_combout ;
wire \inst|cpu|mem_addr[18]~61 ;
wire \inst|cpu|mem_addr[19]~63 ;
wire \inst|cpu|mem_addr[20]~67 ;
wire \inst|cpu|mem_addr[21]~68_combout ;
wire \inst|cpu|mem_addr[21]~69 ;
wire \inst|cpu|mem_addr[22]~71 ;
wire \inst|cpu|mem_addr[23]~73 ;
wire \inst|cpu|mem_addr[24]~74_combout ;
wire \inst|cpu|mem_addr[24]~75 ;
wire \inst|cpu|mem_addr[25]~76_combout ;
wire \inst|cpu|mem_addr[25]~77 ;
wire \inst|cpu|mem_addr[26]~78_combout ;
wire \inst|cpu|mem_addr[26]~79 ;
wire \inst|cpu|mem_addr[27]~80_combout ;
wire \inst|cpu|mem_addr[27]~81 ;
wire \inst|cpu|mem_addr[28]~83 ;
wire \inst|cpu|mem_addr[29]~84_combout ;
wire \inst|cpu|mem_addr[29]~85 ;
wire \inst|cpu|mem_addr[30]~87 ;
wire \inst|cpu|mem_addr[31]~88_combout ;
wire \inst|io_ctrl|Mux50~0_combout ;
wire \inst|io_ctrl|Mux35~0_combout ;
wire \inst|io_ctrl|Mux35~1_combout ;
wire \inst|io_ctrl|Mux35~1clkctrl_outclk ;
wire \inst|io_ctrl|Mux49~0_combout ;
wire \inst|io_ctrl|Mux48~0_combout ;
wire \inst|io_ctrl|Mux47~0_combout ;
wire \inst|io_ctrl|Mux46~0_combout ;
wire \inst|io_ctrl|Mux45~0_combout ;
wire \inst|io_ctrl|Mux44~0_combout ;
wire \inst|io_ctrl|Mux43~0_combout ;
wire \inst|cpu|mem_addr[7]~38_combout ;
wire \inst|io_ctrl|Mux42~0_combout ;
wire \inst|cpu|mem_addr[6]~36_combout ;
wire \inst|io_ctrl|Mux41~0_combout ;
wire \inst|io_ctrl|Mux40~0_combout ;
wire \inst|cpu|mem_addr[4]~32_combout ;
wire \inst|cpu|mem_addr[20]~66_combout ;
wire \inst|io_ctrl|Mux39~0_combout ;
wire \inst|cpu|mem_addr[19]~62_combout ;
wire \inst|cpu|mem_addr[19]~feeder_combout ;
wire \inst|io_ctrl|Mux38~0_combout ;
wire \inst|cpu|mem_addr[2]~65_combout ;
wire \inst|io_ctrl|Mux37~0_combout ;
wire \inst|io_ctrl|Mux34~0_combout ;
wire \sram_dq[7]~input_o ;
wire \inst|io_ctrl|Mux8~0_combout ;
wire \inst|io_ctrl|Decoder0~0_combout ;
wire \inst|io_ctrl|Decoder0~0clkctrl_outclk ;
wire \sram_dq[6]~input_o ;
wire \inst|io_ctrl|Mux7~0_combout ;
wire \sram_dq[4]~input_o ;
wire \inst|io_ctrl|Mux0~0_combout ;
wire \sram_dq[3]~input_o ;
wire \inst|io_ctrl|Mux1~0_combout ;
wire \sram_dq[2]~input_o ;
wire \inst|io_ctrl|Mux3~0_combout ;
wire \sram_dq[1]~input_o ;
wire \inst|io_ctrl|Mux4~0_combout ;
wire \sram_dq[0]~input_o ;
wire \inst|io_ctrl|Mux5~0_combout ;
wire \inst|cpu|mem_addr[17]~58_combout ;
wire \inst|io_ctrl|Mux69~0_combout ;
wire \inst|io_ctrl|Mux68~0_combout ;
wire \inst|io_ctrl|Mux65~0_combout ;
wire \inst|io_ctrl|Mux64~0_combout ;
wire \inst|io_ctrl|Mux63~0_combout ;
wire \inst|io_ctrl|Mux62~0_combout ;
wire \inst|io_ctrl|Mux61~0_combout ;
wire \inst|io_ctrl|Mux60~0_combout ;
wire \inst|io_ctrl|Mux59~0_combout ;
wire \inst|io_ctrl|Mux57~0_combout ;
wire \inst|io_ctrl|Mux55~0_combout ;
wire \inst|io_ctrl|Mux54~0_combout ;
wire [31:0] \inst|clock_delay|counter ;
wire [1:0] \inst|cpu|state ;
wire [31:0] \inst|cpu|mem_addr ;
wire [15:0] \inst|io_ctrl|write_data_next ;
wire [15:0] \inst|io_ctrl|write_data ;
wire [3:0] \inst|io_ctrl|state_next ;
wire [3:0] \inst|io_ctrl|state ;
wire [19:0] \inst|io_ctrl|sram_addr ;
wire [31:0] \inst|io_ctrl|read_data_next ;
wire [31:0] \inst|io_ctrl|mem_read_data ;
wire [31:0] \inst|io_ctrl|addr_next ;


// Location: LCCOMB_X49_Y50_N0
cycloneive_lcell_comb \inst|clock_delay|Add0~0 (
// Equation(s):
// \inst|clock_delay|Add0~0_combout  = \inst|clock_delay|counter [0] $ (VCC)
// \inst|clock_delay|Add0~1  = CARRY(\inst|clock_delay|counter [0])

	.dataa(\inst|clock_delay|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|clock_delay|Add0~0_combout ),
	.cout(\inst|clock_delay|Add0~1 ));
// synopsys translate_off
defparam \inst|clock_delay|Add0~0 .lut_mask = 16'h55AA;
defparam \inst|clock_delay|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N10
cycloneive_lcell_comb \inst|clock_delay|Add0~10 (
// Equation(s):
// \inst|clock_delay|Add0~10_combout  = (\inst|clock_delay|counter [5] & (!\inst|clock_delay|Add0~9 )) # (!\inst|clock_delay|counter [5] & ((\inst|clock_delay|Add0~9 ) # (GND)))
// \inst|clock_delay|Add0~11  = CARRY((!\inst|clock_delay|Add0~9 ) # (!\inst|clock_delay|counter [5]))

	.dataa(\inst|clock_delay|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|clock_delay|Add0~9 ),
	.combout(\inst|clock_delay|Add0~10_combout ),
	.cout(\inst|clock_delay|Add0~11 ));
// synopsys translate_off
defparam \inst|clock_delay|Add0~10 .lut_mask = 16'h5A5F;
defparam \inst|clock_delay|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N12
cycloneive_lcell_comb \inst|clock_delay|Add0~12 (
// Equation(s):
// \inst|clock_delay|Add0~12_combout  = (\inst|clock_delay|counter [6] & (\inst|clock_delay|Add0~11  $ (GND))) # (!\inst|clock_delay|counter [6] & (!\inst|clock_delay|Add0~11  & VCC))
// \inst|clock_delay|Add0~13  = CARRY((\inst|clock_delay|counter [6] & !\inst|clock_delay|Add0~11 ))

	.dataa(gnd),
	.datab(\inst|clock_delay|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|clock_delay|Add0~11 ),
	.combout(\inst|clock_delay|Add0~12_combout ),
	.cout(\inst|clock_delay|Add0~13 ));
// synopsys translate_off
defparam \inst|clock_delay|Add0~12 .lut_mask = 16'hC30C;
defparam \inst|clock_delay|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N0
cycloneive_lcell_comb \inst|clock_delay|Add0~32 (
// Equation(s):
// \inst|clock_delay|Add0~32_combout  = (\inst|clock_delay|counter [16] & (\inst|clock_delay|Add0~31  $ (GND))) # (!\inst|clock_delay|counter [16] & (!\inst|clock_delay|Add0~31  & VCC))
// \inst|clock_delay|Add0~33  = CARRY((\inst|clock_delay|counter [16] & !\inst|clock_delay|Add0~31 ))

	.dataa(\inst|clock_delay|counter [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|clock_delay|Add0~31 ),
	.combout(\inst|clock_delay|Add0~32_combout ),
	.cout(\inst|clock_delay|Add0~33 ));
// synopsys translate_off
defparam \inst|clock_delay|Add0~32 .lut_mask = 16'hA50A;
defparam \inst|clock_delay|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N22
cycloneive_lcell_comb \inst|clock_delay|Add0~54 (
// Equation(s):
// \inst|clock_delay|Add0~54_combout  = (\inst|clock_delay|counter [27] & (!\inst|clock_delay|Add0~53 )) # (!\inst|clock_delay|counter [27] & ((\inst|clock_delay|Add0~53 ) # (GND)))
// \inst|clock_delay|Add0~55  = CARRY((!\inst|clock_delay|Add0~53 ) # (!\inst|clock_delay|counter [27]))

	.dataa(\inst|clock_delay|counter [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|clock_delay|Add0~53 ),
	.combout(\inst|clock_delay|Add0~54_combout ),
	.cout(\inst|clock_delay|Add0~55 ));
// synopsys translate_off
defparam \inst|clock_delay|Add0~54 .lut_mask = 16'h5A5F;
defparam \inst|clock_delay|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N26
cycloneive_lcell_comb \inst|clock_delay|Add0~58 (
// Equation(s):
// \inst|clock_delay|Add0~58_combout  = (\inst|clock_delay|counter [29] & (!\inst|clock_delay|Add0~57 )) # (!\inst|clock_delay|counter [29] & ((\inst|clock_delay|Add0~57 ) # (GND)))
// \inst|clock_delay|Add0~59  = CARRY((!\inst|clock_delay|Add0~57 ) # (!\inst|clock_delay|counter [29]))

	.dataa(\inst|clock_delay|counter [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|clock_delay|Add0~57 ),
	.combout(\inst|clock_delay|Add0~58_combout ),
	.cout(\inst|clock_delay|Add0~59 ));
// synopsys translate_off
defparam \inst|clock_delay|Add0~58 .lut_mask = 16'h5A5F;
defparam \inst|clock_delay|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y2_N27
dffeas \inst|cpu|mem_addr[30] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|cpu|mem_addr[30]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|mem_addr[19]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|mem_addr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|mem_addr[30] .is_wysiwyg = "true";
defparam \inst|cpu|mem_addr[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y2_N23
dffeas \inst|cpu|mem_addr[28] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|cpu|mem_addr[28]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|mem_addr[19]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|mem_addr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|mem_addr[28] .is_wysiwyg = "true";
defparam \inst|cpu|mem_addr[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y2_N13
dffeas \inst|cpu|mem_addr[23] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|cpu|mem_addr[23]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|mem_addr[19]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|mem_addr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|mem_addr[23] .is_wysiwyg = "true";
defparam \inst|cpu|mem_addr[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y2_N11
dffeas \inst|cpu|mem_addr[22] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|cpu|mem_addr[22]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|mem_addr[19]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|mem_addr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|mem_addr[22] .is_wysiwyg = "true";
defparam \inst|cpu|mem_addr[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y2_N10
cycloneive_lcell_comb \inst|cpu|mem_addr[22]~70 (
// Equation(s):
// \inst|cpu|mem_addr[22]~70_combout  = (\inst|cpu|mem_addr [22] & (!\inst|cpu|mem_addr[21]~69 )) # (!\inst|cpu|mem_addr [22] & ((\inst|cpu|mem_addr[21]~69 ) # (GND)))
// \inst|cpu|mem_addr[22]~71  = CARRY((!\inst|cpu|mem_addr[21]~69 ) # (!\inst|cpu|mem_addr [22]))

	.dataa(\inst|cpu|mem_addr [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|mem_addr[21]~69 ),
	.combout(\inst|cpu|mem_addr[22]~70_combout ),
	.cout(\inst|cpu|mem_addr[22]~71 ));
// synopsys translate_off
defparam \inst|cpu|mem_addr[22]~70 .lut_mask = 16'h5A5F;
defparam \inst|cpu|mem_addr[22]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y2_N12
cycloneive_lcell_comb \inst|cpu|mem_addr[23]~72 (
// Equation(s):
// \inst|cpu|mem_addr[23]~72_combout  = (\inst|cpu|mem_addr [23] & (\inst|cpu|mem_addr[22]~71  $ (GND))) # (!\inst|cpu|mem_addr [23] & (!\inst|cpu|mem_addr[22]~71  & VCC))
// \inst|cpu|mem_addr[23]~73  = CARRY((\inst|cpu|mem_addr [23] & !\inst|cpu|mem_addr[22]~71 ))

	.dataa(\inst|cpu|mem_addr [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|mem_addr[22]~71 ),
	.combout(\inst|cpu|mem_addr[23]~72_combout ),
	.cout(\inst|cpu|mem_addr[23]~73 ));
// synopsys translate_off
defparam \inst|cpu|mem_addr[23]~72 .lut_mask = 16'hA50A;
defparam \inst|cpu|mem_addr[23]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y2_N22
cycloneive_lcell_comb \inst|cpu|mem_addr[28]~82 (
// Equation(s):
// \inst|cpu|mem_addr[28]~82_combout  = (\inst|cpu|mem_addr [28] & (!\inst|cpu|mem_addr[27]~81 )) # (!\inst|cpu|mem_addr [28] & ((\inst|cpu|mem_addr[27]~81 ) # (GND)))
// \inst|cpu|mem_addr[28]~83  = CARRY((!\inst|cpu|mem_addr[27]~81 ) # (!\inst|cpu|mem_addr [28]))

	.dataa(\inst|cpu|mem_addr [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|mem_addr[27]~81 ),
	.combout(\inst|cpu|mem_addr[28]~82_combout ),
	.cout(\inst|cpu|mem_addr[28]~83 ));
// synopsys translate_off
defparam \inst|cpu|mem_addr[28]~82 .lut_mask = 16'h5A5F;
defparam \inst|cpu|mem_addr[28]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y2_N26
cycloneive_lcell_comb \inst|cpu|mem_addr[30]~86 (
// Equation(s):
// \inst|cpu|mem_addr[30]~86_combout  = (\inst|cpu|mem_addr [30] & (!\inst|cpu|mem_addr[29]~85 )) # (!\inst|cpu|mem_addr [30] & ((\inst|cpu|mem_addr[29]~85 ) # (GND)))
// \inst|cpu|mem_addr[30]~87  = CARRY((!\inst|cpu|mem_addr[29]~85 ) # (!\inst|cpu|mem_addr [30]))

	.dataa(\inst|cpu|mem_addr [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|mem_addr[29]~85 ),
	.combout(\inst|cpu|mem_addr[30]~86_combout ),
	.cout(\inst|cpu|mem_addr[30]~87 ));
// synopsys translate_off
defparam \inst|cpu|mem_addr[30]~86 .lut_mask = 16'h5A5F;
defparam \inst|cpu|mem_addr[30]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y50_N11
dffeas \inst|clock_delay|counter[5] (
	.clk(\clock_50~inputclkctrl_outclk ),
	.d(\inst|clock_delay|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock_delay|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock_delay|counter[5] .is_wysiwyg = "true";
defparam \inst|clock_delay|counter[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y50_N21
dffeas \inst|clock_delay|counter[0] (
	.clk(\clock_50~inputclkctrl_outclk ),
	.d(\inst|clock_delay|counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock_delay|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock_delay|counter[0] .is_wysiwyg = "true";
defparam \inst|clock_delay|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N30
cycloneive_lcell_comb \inst|clock_delay|Equal0~2 (
// Equation(s):
// \inst|clock_delay|Equal0~2_combout  = (\inst|clock_delay|counter [11] & (!\inst|clock_delay|counter [10] & (!\inst|clock_delay|counter [8] & !\inst|clock_delay|counter [9])))

	.dataa(\inst|clock_delay|counter [11]),
	.datab(\inst|clock_delay|counter [10]),
	.datac(\inst|clock_delay|counter [8]),
	.datad(\inst|clock_delay|counter [9]),
	.cin(gnd),
	.combout(\inst|clock_delay|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|clock_delay|Equal0~2 .lut_mask = 16'h0002;
defparam \inst|clock_delay|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y49_N7
dffeas \inst|clock_delay|counter[16] (
	.clk(\clock_50~inputclkctrl_outclk ),
	.d(\inst|clock_delay|counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock_delay|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock_delay|counter[16] .is_wysiwyg = "true";
defparam \inst|clock_delay|counter[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y49_N23
dffeas \inst|clock_delay|counter[27] (
	.clk(\clock_50~inputclkctrl_outclk ),
	.d(\inst|clock_delay|Add0~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock_delay|counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock_delay|counter[27] .is_wysiwyg = "true";
defparam \inst|clock_delay|counter[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N22
cycloneive_lcell_comb \inst|clock_delay|Equal0~8 (
// Equation(s):
// \inst|clock_delay|Equal0~8_combout  = (\inst|clock_delay|counter [24] & (!\inst|clock_delay|counter [25] & (!\inst|clock_delay|counter [27] & !\inst|clock_delay|counter [26])))

	.dataa(\inst|clock_delay|counter [24]),
	.datab(\inst|clock_delay|counter [25]),
	.datac(\inst|clock_delay|counter [27]),
	.datad(\inst|clock_delay|counter [26]),
	.cin(gnd),
	.combout(\inst|clock_delay|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|clock_delay|Equal0~8 .lut_mask = 16'h0002;
defparam \inst|clock_delay|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y49_N27
dffeas \inst|clock_delay|counter[29] (
	.clk(\clock_50~inputclkctrl_outclk ),
	.d(\inst|clock_delay|Add0~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock_delay|counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock_delay|counter[29] .is_wysiwyg = "true";
defparam \inst|clock_delay|counter[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N24
cycloneive_lcell_comb \inst|io_ctrl|Mux6~0 (
// Equation(s):
// \inst|io_ctrl|Mux6~0_combout  = (\inst|io_ctrl|state [1] & \sram_dq[5]~input_o )

	.dataa(gnd),
	.datab(\inst|io_ctrl|state [1]),
	.datac(gnd),
	.datad(\sram_dq[5]~input_o ),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux6~0 .lut_mask = 16'hCC00;
defparam \inst|io_ctrl|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N20
cycloneive_lcell_comb \inst|io_ctrl|Mux74~0 (
// Equation(s):
// \inst|io_ctrl|Mux74~0_combout  = (!\inst|io_ctrl|state [0] & ((\inst|io_ctrl|state [2]) # ((!\inst|io_ctrl|state [1] & !\inst|cpu|mem_read~q ))))

	.dataa(\inst|io_ctrl|state [0]),
	.datab(\inst|io_ctrl|state [1]),
	.datac(\inst|cpu|mem_read~q ),
	.datad(\inst|io_ctrl|state [2]),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux74~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux74~0 .lut_mask = 16'h5501;
defparam \inst|io_ctrl|Mux74~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N18
cycloneive_lcell_comb \inst|io_ctrl|Mux71~0 (
// Equation(s):
// \inst|io_ctrl|Mux71~0_combout  = (\inst|cpu|mem_addr [19] & (((!\inst|io_ctrl|state [1] & !\inst|io_ctrl|state [2])) # (!\inst|io_ctrl|state [0])))

	.dataa(\inst|io_ctrl|state [0]),
	.datab(\inst|io_ctrl|state [1]),
	.datac(\inst|cpu|mem_addr [19]),
	.datad(\inst|io_ctrl|state [2]),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux71~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux71~0 .lut_mask = 16'h5070;
defparam \inst|io_ctrl|Mux71~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N28
cycloneive_lcell_comb \inst|io_ctrl|Mux70~0 (
// Equation(s):
// \inst|io_ctrl|Mux70~0_combout  = (\inst|cpu|mem_addr [18] & (((!\inst|io_ctrl|state [2] & !\inst|io_ctrl|state [1])) # (!\inst|io_ctrl|state [0])))

	.dataa(\inst|io_ctrl|state [0]),
	.datab(\inst|io_ctrl|state [2]),
	.datac(\inst|cpu|mem_addr [18]),
	.datad(\inst|io_ctrl|state [1]),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux70~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux70~0 .lut_mask = 16'h5070;
defparam \inst|io_ctrl|Mux70~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N20
cycloneive_lcell_comb \inst|io_ctrl|Mux67~0 (
// Equation(s):
// \inst|io_ctrl|Mux67~0_combout  = (\inst|cpu|mem_addr [15] & (((!\inst|io_ctrl|state [1] & !\inst|io_ctrl|state [2])) # (!\inst|io_ctrl|state [0])))

	.dataa(\inst|io_ctrl|state [1]),
	.datab(\inst|io_ctrl|state [0]),
	.datac(\inst|io_ctrl|state [2]),
	.datad(\inst|cpu|mem_addr [15]),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux67~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux67~0 .lut_mask = 16'h3700;
defparam \inst|io_ctrl|Mux67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N20
cycloneive_lcell_comb \inst|io_ctrl|Mux66~0 (
// Equation(s):
// \inst|io_ctrl|Mux66~0_combout  = (\inst|cpu|mem_addr [14] & (((!\inst|io_ctrl|state [2] & !\inst|io_ctrl|state [1])) # (!\inst|io_ctrl|state [0])))

	.dataa(\inst|io_ctrl|state [0]),
	.datab(\inst|io_ctrl|state [2]),
	.datac(\inst|io_ctrl|state [1]),
	.datad(\inst|cpu|mem_addr [14]),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux66~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux66~0 .lut_mask = 16'h5700;
defparam \inst|io_ctrl|Mux66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N30
cycloneive_lcell_comb \inst|io_ctrl|Mux58~0 (
// Equation(s):
// \inst|io_ctrl|Mux58~0_combout  = (\inst|cpu|mem_addr [6] & (((!\inst|io_ctrl|state [2] & !\inst|io_ctrl|state [1])) # (!\inst|io_ctrl|state [0])))

	.dataa(\inst|io_ctrl|state [0]),
	.datab(\inst|io_ctrl|state [2]),
	.datac(\inst|io_ctrl|state [1]),
	.datad(\inst|cpu|mem_addr [6]),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux58~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux58~0 .lut_mask = 16'h5700;
defparam \inst|io_ctrl|Mux58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N28
cycloneive_lcell_comb \inst|io_ctrl|Mux56~0 (
// Equation(s):
// \inst|io_ctrl|Mux56~0_combout  = (\inst|cpu|mem_addr [4] & (((!\inst|io_ctrl|state [1] & !\inst|io_ctrl|state [2])) # (!\inst|io_ctrl|state [0])))

	.dataa(\inst|io_ctrl|state [1]),
	.datab(\inst|io_ctrl|state [2]),
	.datac(\inst|io_ctrl|state [0]),
	.datad(\inst|cpu|mem_addr [4]),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux56~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux56~0 .lut_mask = 16'h1F00;
defparam \inst|io_ctrl|Mux56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N20
cycloneive_lcell_comb \inst|clock_delay|counter~1 (
// Equation(s):
// \inst|clock_delay|counter~1_combout  = (\inst|clock_delay|Add0~0_combout  & !\inst|clock_delay|Equal0~10_combout )

	.dataa(\inst|clock_delay|Add0~0_combout ),
	.datab(gnd),
	.datac(\inst|clock_delay|Equal0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|clock_delay|counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|clock_delay|counter~1 .lut_mask = 16'h0A0A;
defparam \inst|clock_delay|counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N6
cycloneive_lcell_comb \inst|clock_delay|counter~6 (
// Equation(s):
// \inst|clock_delay|counter~6_combout  = (\inst|clock_delay|Add0~32_combout  & !\inst|clock_delay|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|clock_delay|Add0~32_combout ),
	.datad(\inst|clock_delay|Equal0~10_combout ),
	.cin(gnd),
	.combout(\inst|clock_delay|counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|clock_delay|counter~6 .lut_mask = 16'h00F0;
defparam \inst|clock_delay|counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N30
cycloneive_lcell_comb \inst|io_ctrl|Mux36~0 (
// Equation(s):
// \inst|io_ctrl|Mux36~0_combout  = (\inst|cpu|mem_addr [17] & (\inst|io_ctrl|state [2] & !\inst|io_ctrl|state [0]))

	.dataa(\inst|cpu|mem_addr [17]),
	.datab(gnd),
	.datac(\inst|io_ctrl|state [2]),
	.datad(\inst|io_ctrl|state [0]),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux36~0 .lut_mask = 16'h00A0;
defparam \inst|io_ctrl|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \sram_dq[5]~input (
	.i(sram_dq[5]),
	.ibar(gnd),
	.o(\sram_dq[5]~input_o ));
// synopsys translate_off
defparam \sram_dq[5]~input .bus_hold = "false";
defparam \sram_dq[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \clock_50~input (
	.i(clock_50),
	.ibar(gnd),
	.o(\clock_50~input_o ));
// synopsys translate_off
defparam \clock_50~input .bus_hold = "false";
defparam \clock_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \clock_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock_50~inputclkctrl .clock_type = "global clock";
defparam \clock_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \sram_dq[15]~output (
	.i(\inst|io_ctrl|write_data [15]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_dq[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_dq[15]~output .bus_hold = "false";
defparam \sram_dq[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \sram_dq[14]~output (
	.i(\inst|io_ctrl|write_data [14]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_dq[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_dq[14]~output .bus_hold = "false";
defparam \sram_dq[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \sram_dq[13]~output (
	.i(\inst|io_ctrl|write_data [13]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_dq[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_dq[13]~output .bus_hold = "false";
defparam \sram_dq[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \sram_dq[12]~output (
	.i(\inst|io_ctrl|write_data [12]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_dq[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_dq[12]~output .bus_hold = "false";
defparam \sram_dq[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \sram_dq[11]~output (
	.i(\inst|io_ctrl|write_data [11]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_dq[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_dq[11]~output .bus_hold = "false";
defparam \sram_dq[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \sram_dq[10]~output (
	.i(\inst|io_ctrl|write_data [10]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_dq[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_dq[10]~output .bus_hold = "false";
defparam \sram_dq[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \sram_dq[9]~output (
	.i(\inst|io_ctrl|write_data [9]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_dq[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_dq[9]~output .bus_hold = "false";
defparam \sram_dq[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \sram_dq[8]~output (
	.i(\inst|io_ctrl|write_data [8]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_dq[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_dq[8]~output .bus_hold = "false";
defparam \sram_dq[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \sram_dq[7]~output (
	.i(\inst|io_ctrl|write_data [7]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_dq[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_dq[7]~output .bus_hold = "false";
defparam \sram_dq[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \sram_dq[6]~output (
	.i(\inst|io_ctrl|write_data [6]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_dq[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_dq[6]~output .bus_hold = "false";
defparam \sram_dq[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \sram_dq[5]~output (
	.i(\inst|io_ctrl|write_data [5]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_dq[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_dq[5]~output .bus_hold = "false";
defparam \sram_dq[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \sram_dq[4]~output (
	.i(\inst|io_ctrl|write_data [4]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_dq[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_dq[4]~output .bus_hold = "false";
defparam \sram_dq[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \sram_dq[3]~output (
	.i(\inst|io_ctrl|write_data [3]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_dq[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_dq[3]~output .bus_hold = "false";
defparam \sram_dq[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \sram_dq[2]~output (
	.i(\inst|io_ctrl|write_data [2]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_dq[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_dq[2]~output .bus_hold = "false";
defparam \sram_dq[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \sram_dq[1]~output (
	.i(\inst|io_ctrl|write_data [1]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_dq[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_dq[1]~output .bus_hold = "false";
defparam \sram_dq[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \sram_dq[0]~output (
	.i(\inst|io_ctrl|write_data [0]),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_dq[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_dq[0]~output .bus_hold = "false";
defparam \sram_dq[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \sram_we_n~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_we_n~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_we_n~output .bus_hold = "false";
defparam \sram_we_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \sram_oe_n~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_oe_n~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_oe_n~output .bus_hold = "false";
defparam \sram_oe_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \sram_ub_n~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_ub_n~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_ub_n~output .bus_hold = "false";
defparam \sram_ub_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \sram_lb_n~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_lb_n~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_lb_n~output .bus_hold = "false";
defparam \sram_lb_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \sram_ce_n~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_ce_n~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_ce_n~output .bus_hold = "false";
defparam \sram_ce_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \hex0[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex0[6]~output .bus_hold = "false";
defparam \hex0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \hex0[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex0[5]~output .bus_hold = "false";
defparam \hex0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \hex0[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex0[4]~output .bus_hold = "false";
defparam \hex0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \hex0[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex0[3]~output .bus_hold = "false";
defparam \hex0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \hex0[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex0[2]~output .bus_hold = "false";
defparam \hex0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \hex0[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex0[1]~output .bus_hold = "false";
defparam \hex0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \hex0[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex0[0]~output .bus_hold = "false";
defparam \hex0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \hex1[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex1[6]~output .bus_hold = "false";
defparam \hex1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \hex1[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex1[5]~output .bus_hold = "false";
defparam \hex1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \hex1[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex1[4]~output .bus_hold = "false";
defparam \hex1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \hex1[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex1[3]~output .bus_hold = "false";
defparam \hex1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \hex1[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex1[2]~output .bus_hold = "false";
defparam \hex1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \hex1[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex1[1]~output .bus_hold = "false";
defparam \hex1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \hex1[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex1[0]~output .bus_hold = "false";
defparam \hex1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \hex2[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex2[6]~output .bus_hold = "false";
defparam \hex2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \hex2[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex2[5]~output .bus_hold = "false";
defparam \hex2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \hex2[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex2[4]~output .bus_hold = "false";
defparam \hex2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \hex2[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex2[3]~output .bus_hold = "false";
defparam \hex2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \hex2[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex2[2]~output .bus_hold = "false";
defparam \hex2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \hex2[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex2[1]~output .bus_hold = "false";
defparam \hex2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \hex2[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex2[0]~output .bus_hold = "false";
defparam \hex2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \hex3[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex3[6]~output .bus_hold = "false";
defparam \hex3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \hex3[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex3[5]~output .bus_hold = "false";
defparam \hex3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \hex3[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex3[4]~output .bus_hold = "false";
defparam \hex3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \hex3[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex3[3]~output .bus_hold = "false";
defparam \hex3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \hex3[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex3[2]~output .bus_hold = "false";
defparam \hex3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \hex3[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex3[1]~output .bus_hold = "false";
defparam \hex3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \hex3[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex3[0]~output .bus_hold = "false";
defparam \hex3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \hex4[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex4[6]~output .bus_hold = "false";
defparam \hex4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \hex4[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex4[5]~output .bus_hold = "false";
defparam \hex4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \hex4[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex4[4]~output .bus_hold = "false";
defparam \hex4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \hex4[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex4[3]~output .bus_hold = "false";
defparam \hex4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \hex4[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex4[2]~output .bus_hold = "false";
defparam \hex4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \hex4[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex4[1]~output .bus_hold = "false";
defparam \hex4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \hex4[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex4[0]~output .bus_hold = "false";
defparam \hex4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \hex5[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex5[6]~output .bus_hold = "false";
defparam \hex5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \hex5[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex5[5]~output .bus_hold = "false";
defparam \hex5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \hex5[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex5[4]~output .bus_hold = "false";
defparam \hex5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \hex5[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex5[3]~output .bus_hold = "false";
defparam \hex5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \hex5[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex5[2]~output .bus_hold = "false";
defparam \hex5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \hex5[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex5[1]~output .bus_hold = "false";
defparam \hex5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \hex5[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex5[0]~output .bus_hold = "false";
defparam \hex5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \hex6[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex6[6]~output .bus_hold = "false";
defparam \hex6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \hex6[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex6[5]~output .bus_hold = "false";
defparam \hex6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \hex6[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex6[4]~output .bus_hold = "false";
defparam \hex6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \hex6[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex6[3]~output .bus_hold = "false";
defparam \hex6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \hex6[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex6[2]~output .bus_hold = "false";
defparam \hex6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \hex6[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex6[1]~output .bus_hold = "false";
defparam \hex6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \hex6[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex6[0]~output .bus_hold = "false";
defparam \hex6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \hex7[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex7[6]~output .bus_hold = "false";
defparam \hex7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \hex7[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex7[5]~output .bus_hold = "false";
defparam \hex7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \hex7[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex7[4]~output .bus_hold = "false";
defparam \hex7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \hex7[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex7[3]~output .bus_hold = "false";
defparam \hex7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \hex7[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex7[2]~output .bus_hold = "false";
defparam \hex7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \hex7[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex7[1]~output .bus_hold = "false";
defparam \hex7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \hex7[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hex7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \hex7[0]~output .bus_hold = "false";
defparam \hex7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \ledg[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ledg[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ledg[8]~output .bus_hold = "false";
defparam \ledg[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \ledg[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ledg[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ledg[7]~output .bus_hold = "false";
defparam \ledg[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \ledg[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ledg[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ledg[6]~output .bus_hold = "false";
defparam \ledg[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \ledg[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ledg[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ledg[5]~output .bus_hold = "false";
defparam \ledg[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \ledg[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ledg[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ledg[4]~output .bus_hold = "false";
defparam \ledg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \ledg[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ledg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ledg[3]~output .bus_hold = "false";
defparam \ledg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \ledg[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ledg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ledg[2]~output .bus_hold = "false";
defparam \ledg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \ledg[1]~output (
	.i(\inst|cpu|state [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ledg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ledg[1]~output .bus_hold = "false";
defparam \ledg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \ledg[0]~output (
	.i(\inst|cpu|state [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ledg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ledg[0]~output .bus_hold = "false";
defparam \ledg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \ledr[17]~output (
	.i(\inst|io_ctrl|mem_read_data [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ledr[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ledr[17]~output .bus_hold = "false";
defparam \ledr[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \ledr[16]~output (
	.i(\inst|io_ctrl|mem_read_data [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ledr[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ledr[16]~output .bus_hold = "false";
defparam \ledr[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \ledr[15]~output (
	.i(\inst|io_ctrl|mem_read_data [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ledr[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ledr[15]~output .bus_hold = "false";
defparam \ledr[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \ledr[14]~output (
	.i(\inst|io_ctrl|mem_read_data [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ledr[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ledr[14]~output .bus_hold = "false";
defparam \ledr[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \ledr[13]~output (
	.i(\inst|io_ctrl|mem_read_data [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ledr[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ledr[13]~output .bus_hold = "false";
defparam \ledr[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \ledr[12]~output (
	.i(\inst|io_ctrl|mem_read_data [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ledr[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ledr[12]~output .bus_hold = "false";
defparam \ledr[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \ledr[11]~output (
	.i(\inst|io_ctrl|mem_read_data [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ledr[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ledr[11]~output .bus_hold = "false";
defparam \ledr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \ledr[10]~output (
	.i(\inst|io_ctrl|mem_read_data [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ledr[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ledr[10]~output .bus_hold = "false";
defparam \ledr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \ledr[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ledr[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ledr[9]~output .bus_hold = "false";
defparam \ledr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \ledr[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ledr[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ledr[8]~output .bus_hold = "false";
defparam \ledr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \ledr[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ledr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ledr[7]~output .bus_hold = "false";
defparam \ledr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \ledr[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ledr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ledr[6]~output .bus_hold = "false";
defparam \ledr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \ledr[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ledr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ledr[5]~output .bus_hold = "false";
defparam \ledr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \ledr[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ledr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ledr[4]~output .bus_hold = "false";
defparam \ledr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \ledr[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ledr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ledr[3]~output .bus_hold = "false";
defparam \ledr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \ledr[2]~output (
	.i(\inst|io_ctrl|state [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ledr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ledr[2]~output .bus_hold = "false";
defparam \ledr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \ledr[1]~output (
	.i(\inst|io_ctrl|state [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ledr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ledr[1]~output .bus_hold = "false";
defparam \ledr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \ledr[0]~output (
	.i(\inst|io_ctrl|state [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ledr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ledr[0]~output .bus_hold = "false";
defparam \ledr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \sram_addr[19]~output (
	.i(\inst|io_ctrl|sram_addr [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_addr[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_addr[19]~output .bus_hold = "false";
defparam \sram_addr[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \sram_addr[18]~output (
	.i(\inst|io_ctrl|sram_addr [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_addr[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_addr[18]~output .bus_hold = "false";
defparam \sram_addr[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \sram_addr[17]~output (
	.i(\inst|io_ctrl|sram_addr [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_addr[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_addr[17]~output .bus_hold = "false";
defparam \sram_addr[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \sram_addr[16]~output (
	.i(\inst|io_ctrl|sram_addr [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_addr[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_addr[16]~output .bus_hold = "false";
defparam \sram_addr[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \sram_addr[15]~output (
	.i(\inst|io_ctrl|sram_addr [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_addr[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_addr[15]~output .bus_hold = "false";
defparam \sram_addr[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \sram_addr[14]~output (
	.i(\inst|io_ctrl|sram_addr [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_addr[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_addr[14]~output .bus_hold = "false";
defparam \sram_addr[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \sram_addr[13]~output (
	.i(\inst|io_ctrl|sram_addr [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_addr[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_addr[13]~output .bus_hold = "false";
defparam \sram_addr[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \sram_addr[12]~output (
	.i(\inst|io_ctrl|sram_addr [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_addr[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_addr[12]~output .bus_hold = "false";
defparam \sram_addr[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \sram_addr[11]~output (
	.i(\inst|io_ctrl|sram_addr [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_addr[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_addr[11]~output .bus_hold = "false";
defparam \sram_addr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \sram_addr[10]~output (
	.i(\inst|io_ctrl|sram_addr [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_addr[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_addr[10]~output .bus_hold = "false";
defparam \sram_addr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \sram_addr[9]~output (
	.i(\inst|io_ctrl|sram_addr [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_addr[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_addr[9]~output .bus_hold = "false";
defparam \sram_addr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \sram_addr[8]~output (
	.i(\inst|io_ctrl|sram_addr [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_addr[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_addr[8]~output .bus_hold = "false";
defparam \sram_addr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \sram_addr[7]~output (
	.i(\inst|io_ctrl|sram_addr [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_addr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_addr[7]~output .bus_hold = "false";
defparam \sram_addr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \sram_addr[6]~output (
	.i(\inst|io_ctrl|sram_addr [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_addr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_addr[6]~output .bus_hold = "false";
defparam \sram_addr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \sram_addr[5]~output (
	.i(\inst|io_ctrl|sram_addr [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_addr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_addr[5]~output .bus_hold = "false";
defparam \sram_addr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \sram_addr[4]~output (
	.i(\inst|io_ctrl|sram_addr [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_addr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_addr[4]~output .bus_hold = "false";
defparam \sram_addr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \sram_addr[3]~output (
	.i(\inst|io_ctrl|sram_addr [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_addr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_addr[3]~output .bus_hold = "false";
defparam \sram_addr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \sram_addr[2]~output (
	.i(\inst|io_ctrl|sram_addr [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_addr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_addr[2]~output .bus_hold = "false";
defparam \sram_addr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \sram_addr[1]~output (
	.i(\inst|io_ctrl|sram_addr [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_addr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_addr[1]~output .bus_hold = "false";
defparam \sram_addr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \sram_addr[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sram_addr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \sram_addr[0]~output .bus_hold = "false";
defparam \sram_addr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N24
cycloneive_lcell_comb \inst|clock_delay|counter~0 (
// Equation(s):
// \inst|clock_delay|counter~0_combout  = (\inst|clock_delay|Add0~12_combout  & !\inst|clock_delay|Equal0~10_combout )

	.dataa(\inst|clock_delay|Add0~12_combout ),
	.datab(gnd),
	.datac(\inst|clock_delay|Equal0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|clock_delay|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|clock_delay|counter~0 .lut_mask = 16'h0A0A;
defparam \inst|clock_delay|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N25
dffeas \inst|clock_delay|counter[6] (
	.clk(\clock_50~inputclkctrl_outclk ),
	.d(\inst|clock_delay|counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock_delay|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock_delay|counter[6] .is_wysiwyg = "true";
defparam \inst|clock_delay|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N2
cycloneive_lcell_comb \inst|clock_delay|Add0~2 (
// Equation(s):
// \inst|clock_delay|Add0~2_combout  = (\inst|clock_delay|counter [1] & (!\inst|clock_delay|Add0~1 )) # (!\inst|clock_delay|counter [1] & ((\inst|clock_delay|Add0~1 ) # (GND)))
// \inst|clock_delay|Add0~3  = CARRY((!\inst|clock_delay|Add0~1 ) # (!\inst|clock_delay|counter [1]))

	.dataa(gnd),
	.datab(\inst|clock_delay|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|clock_delay|Add0~1 ),
	.combout(\inst|clock_delay|Add0~2_combout ),
	.cout(\inst|clock_delay|Add0~3 ));
// synopsys translate_off
defparam \inst|clock_delay|Add0~2 .lut_mask = 16'h3C3F;
defparam \inst|clock_delay|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y50_N3
dffeas \inst|clock_delay|counter[1] (
	.clk(\clock_50~inputclkctrl_outclk ),
	.d(\inst|clock_delay|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock_delay|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock_delay|counter[1] .is_wysiwyg = "true";
defparam \inst|clock_delay|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N4
cycloneive_lcell_comb \inst|clock_delay|Add0~4 (
// Equation(s):
// \inst|clock_delay|Add0~4_combout  = (\inst|clock_delay|counter [2] & (\inst|clock_delay|Add0~3  $ (GND))) # (!\inst|clock_delay|counter [2] & (!\inst|clock_delay|Add0~3  & VCC))
// \inst|clock_delay|Add0~5  = CARRY((\inst|clock_delay|counter [2] & !\inst|clock_delay|Add0~3 ))

	.dataa(gnd),
	.datab(\inst|clock_delay|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|clock_delay|Add0~3 ),
	.combout(\inst|clock_delay|Add0~4_combout ),
	.cout(\inst|clock_delay|Add0~5 ));
// synopsys translate_off
defparam \inst|clock_delay|Add0~4 .lut_mask = 16'hC30C;
defparam \inst|clock_delay|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y50_N5
dffeas \inst|clock_delay|counter[2] (
	.clk(\clock_50~inputclkctrl_outclk ),
	.d(\inst|clock_delay|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock_delay|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock_delay|counter[2] .is_wysiwyg = "true";
defparam \inst|clock_delay|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N6
cycloneive_lcell_comb \inst|clock_delay|Add0~6 (
// Equation(s):
// \inst|clock_delay|Add0~6_combout  = (\inst|clock_delay|counter [3] & (!\inst|clock_delay|Add0~5 )) # (!\inst|clock_delay|counter [3] & ((\inst|clock_delay|Add0~5 ) # (GND)))
// \inst|clock_delay|Add0~7  = CARRY((!\inst|clock_delay|Add0~5 ) # (!\inst|clock_delay|counter [3]))

	.dataa(\inst|clock_delay|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|clock_delay|Add0~5 ),
	.combout(\inst|clock_delay|Add0~6_combout ),
	.cout(\inst|clock_delay|Add0~7 ));
// synopsys translate_off
defparam \inst|clock_delay|Add0~6 .lut_mask = 16'h5A5F;
defparam \inst|clock_delay|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N8
cycloneive_lcell_comb \inst|clock_delay|Add0~8 (
// Equation(s):
// \inst|clock_delay|Add0~8_combout  = (\inst|clock_delay|counter [4] & (\inst|clock_delay|Add0~7  $ (GND))) # (!\inst|clock_delay|counter [4] & (!\inst|clock_delay|Add0~7  & VCC))
// \inst|clock_delay|Add0~9  = CARRY((\inst|clock_delay|counter [4] & !\inst|clock_delay|Add0~7 ))

	.dataa(gnd),
	.datab(\inst|clock_delay|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|clock_delay|Add0~7 ),
	.combout(\inst|clock_delay|Add0~8_combout ),
	.cout(\inst|clock_delay|Add0~9 ));
// synopsys translate_off
defparam \inst|clock_delay|Add0~8 .lut_mask = 16'hC30C;
defparam \inst|clock_delay|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y50_N9
dffeas \inst|clock_delay|counter[4] (
	.clk(\clock_50~inputclkctrl_outclk ),
	.d(\inst|clock_delay|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock_delay|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock_delay|counter[4] .is_wysiwyg = "true";
defparam \inst|clock_delay|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N14
cycloneive_lcell_comb \inst|clock_delay|Add0~14 (
// Equation(s):
// \inst|clock_delay|Add0~14_combout  = (\inst|clock_delay|counter [7] & (!\inst|clock_delay|Add0~13 )) # (!\inst|clock_delay|counter [7] & ((\inst|clock_delay|Add0~13 ) # (GND)))
// \inst|clock_delay|Add0~15  = CARRY((!\inst|clock_delay|Add0~13 ) # (!\inst|clock_delay|counter [7]))

	.dataa(gnd),
	.datab(\inst|clock_delay|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|clock_delay|Add0~13 ),
	.combout(\inst|clock_delay|Add0~14_combout ),
	.cout(\inst|clock_delay|Add0~15 ));
// synopsys translate_off
defparam \inst|clock_delay|Add0~14 .lut_mask = 16'h3C3F;
defparam \inst|clock_delay|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y50_N15
dffeas \inst|clock_delay|counter[7] (
	.clk(\clock_50~inputclkctrl_outclk ),
	.d(\inst|clock_delay|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock_delay|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock_delay|counter[7] .is_wysiwyg = "true";
defparam \inst|clock_delay|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N16
cycloneive_lcell_comb \inst|clock_delay|Add0~16 (
// Equation(s):
// \inst|clock_delay|Add0~16_combout  = (\inst|clock_delay|counter [8] & (\inst|clock_delay|Add0~15  $ (GND))) # (!\inst|clock_delay|counter [8] & (!\inst|clock_delay|Add0~15  & VCC))
// \inst|clock_delay|Add0~17  = CARRY((\inst|clock_delay|counter [8] & !\inst|clock_delay|Add0~15 ))

	.dataa(gnd),
	.datab(\inst|clock_delay|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|clock_delay|Add0~15 ),
	.combout(\inst|clock_delay|Add0~16_combout ),
	.cout(\inst|clock_delay|Add0~17 ));
// synopsys translate_off
defparam \inst|clock_delay|Add0~16 .lut_mask = 16'hC30C;
defparam \inst|clock_delay|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y50_N17
dffeas \inst|clock_delay|counter[8] (
	.clk(\clock_50~inputclkctrl_outclk ),
	.d(\inst|clock_delay|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock_delay|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock_delay|counter[8] .is_wysiwyg = "true";
defparam \inst|clock_delay|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N18
cycloneive_lcell_comb \inst|clock_delay|Add0~18 (
// Equation(s):
// \inst|clock_delay|Add0~18_combout  = (\inst|clock_delay|counter [9] & (!\inst|clock_delay|Add0~17 )) # (!\inst|clock_delay|counter [9] & ((\inst|clock_delay|Add0~17 ) # (GND)))
// \inst|clock_delay|Add0~19  = CARRY((!\inst|clock_delay|Add0~17 ) # (!\inst|clock_delay|counter [9]))

	.dataa(gnd),
	.datab(\inst|clock_delay|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|clock_delay|Add0~17 ),
	.combout(\inst|clock_delay|Add0~18_combout ),
	.cout(\inst|clock_delay|Add0~19 ));
// synopsys translate_off
defparam \inst|clock_delay|Add0~18 .lut_mask = 16'h3C3F;
defparam \inst|clock_delay|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y50_N19
dffeas \inst|clock_delay|counter[9] (
	.clk(\clock_50~inputclkctrl_outclk ),
	.d(\inst|clock_delay|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock_delay|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock_delay|counter[9] .is_wysiwyg = "true";
defparam \inst|clock_delay|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N20
cycloneive_lcell_comb \inst|clock_delay|Add0~20 (
// Equation(s):
// \inst|clock_delay|Add0~20_combout  = (\inst|clock_delay|counter [10] & (\inst|clock_delay|Add0~19  $ (GND))) # (!\inst|clock_delay|counter [10] & (!\inst|clock_delay|Add0~19  & VCC))
// \inst|clock_delay|Add0~21  = CARRY((\inst|clock_delay|counter [10] & !\inst|clock_delay|Add0~19 ))

	.dataa(gnd),
	.datab(\inst|clock_delay|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|clock_delay|Add0~19 ),
	.combout(\inst|clock_delay|Add0~20_combout ),
	.cout(\inst|clock_delay|Add0~21 ));
// synopsys translate_off
defparam \inst|clock_delay|Add0~20 .lut_mask = 16'hC30C;
defparam \inst|clock_delay|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y50_N21
dffeas \inst|clock_delay|counter[10] (
	.clk(\clock_50~inputclkctrl_outclk ),
	.d(\inst|clock_delay|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock_delay|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock_delay|counter[10] .is_wysiwyg = "true";
defparam \inst|clock_delay|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N22
cycloneive_lcell_comb \inst|clock_delay|Add0~22 (
// Equation(s):
// \inst|clock_delay|Add0~22_combout  = (\inst|clock_delay|counter [11] & (!\inst|clock_delay|Add0~21 )) # (!\inst|clock_delay|counter [11] & ((\inst|clock_delay|Add0~21 ) # (GND)))
// \inst|clock_delay|Add0~23  = CARRY((!\inst|clock_delay|Add0~21 ) # (!\inst|clock_delay|counter [11]))

	.dataa(gnd),
	.datab(\inst|clock_delay|counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|clock_delay|Add0~21 ),
	.combout(\inst|clock_delay|Add0~22_combout ),
	.cout(\inst|clock_delay|Add0~23 ));
// synopsys translate_off
defparam \inst|clock_delay|Add0~22 .lut_mask = 16'h3C3F;
defparam \inst|clock_delay|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N12
cycloneive_lcell_comb \inst|clock_delay|counter~2 (
// Equation(s):
// \inst|clock_delay|counter~2_combout  = (!\inst|clock_delay|Equal0~10_combout  & \inst|clock_delay|Add0~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|clock_delay|Equal0~10_combout ),
	.datad(\inst|clock_delay|Add0~22_combout ),
	.cin(gnd),
	.combout(\inst|clock_delay|counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|clock_delay|counter~2 .lut_mask = 16'h0F00;
defparam \inst|clock_delay|counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N13
dffeas \inst|clock_delay|counter[11] (
	.clk(\clock_50~inputclkctrl_outclk ),
	.d(\inst|clock_delay|counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock_delay|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock_delay|counter[11] .is_wysiwyg = "true";
defparam \inst|clock_delay|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N24
cycloneive_lcell_comb \inst|clock_delay|Add0~24 (
// Equation(s):
// \inst|clock_delay|Add0~24_combout  = (\inst|clock_delay|counter [12] & (\inst|clock_delay|Add0~23  $ (GND))) # (!\inst|clock_delay|counter [12] & (!\inst|clock_delay|Add0~23  & VCC))
// \inst|clock_delay|Add0~25  = CARRY((\inst|clock_delay|counter [12] & !\inst|clock_delay|Add0~23 ))

	.dataa(\inst|clock_delay|counter [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|clock_delay|Add0~23 ),
	.combout(\inst|clock_delay|Add0~24_combout ),
	.cout(\inst|clock_delay|Add0~25 ));
// synopsys translate_off
defparam \inst|clock_delay|Add0~24 .lut_mask = 16'hA50A;
defparam \inst|clock_delay|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N26
cycloneive_lcell_comb \inst|clock_delay|Add0~26 (
// Equation(s):
// \inst|clock_delay|Add0~26_combout  = (\inst|clock_delay|counter [13] & (!\inst|clock_delay|Add0~25 )) # (!\inst|clock_delay|counter [13] & ((\inst|clock_delay|Add0~25 ) # (GND)))
// \inst|clock_delay|Add0~27  = CARRY((!\inst|clock_delay|Add0~25 ) # (!\inst|clock_delay|counter [13]))

	.dataa(gnd),
	.datab(\inst|clock_delay|counter [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|clock_delay|Add0~25 ),
	.combout(\inst|clock_delay|Add0~26_combout ),
	.cout(\inst|clock_delay|Add0~27 ));
// synopsys translate_off
defparam \inst|clock_delay|Add0~26 .lut_mask = 16'h3C3F;
defparam \inst|clock_delay|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N10
cycloneive_lcell_comb \inst|clock_delay|counter~4 (
// Equation(s):
// \inst|clock_delay|counter~4_combout  = (\inst|clock_delay|Add0~26_combout  & !\inst|clock_delay|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|clock_delay|Add0~26_combout ),
	.datad(\inst|clock_delay|Equal0~10_combout ),
	.cin(gnd),
	.combout(\inst|clock_delay|counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|clock_delay|counter~4 .lut_mask = 16'h00F0;
defparam \inst|clock_delay|counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N11
dffeas \inst|clock_delay|counter[13] (
	.clk(\clock_50~inputclkctrl_outclk ),
	.d(\inst|clock_delay|counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock_delay|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock_delay|counter[13] .is_wysiwyg = "true";
defparam \inst|clock_delay|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N28
cycloneive_lcell_comb \inst|clock_delay|Add0~28 (
// Equation(s):
// \inst|clock_delay|Add0~28_combout  = (\inst|clock_delay|counter [14] & (\inst|clock_delay|Add0~27  $ (GND))) # (!\inst|clock_delay|counter [14] & (!\inst|clock_delay|Add0~27  & VCC))
// \inst|clock_delay|Add0~29  = CARRY((\inst|clock_delay|counter [14] & !\inst|clock_delay|Add0~27 ))

	.dataa(gnd),
	.datab(\inst|clock_delay|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|clock_delay|Add0~27 ),
	.combout(\inst|clock_delay|Add0~28_combout ),
	.cout(\inst|clock_delay|Add0~29 ));
// synopsys translate_off
defparam \inst|clock_delay|Add0~28 .lut_mask = 16'hC30C;
defparam \inst|clock_delay|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N28
cycloneive_lcell_comb \inst|clock_delay|counter~5 (
// Equation(s):
// \inst|clock_delay|counter~5_combout  = (!\inst|clock_delay|Equal0~10_combout  & \inst|clock_delay|Add0~28_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|clock_delay|Equal0~10_combout ),
	.datad(\inst|clock_delay|Add0~28_combout ),
	.cin(gnd),
	.combout(\inst|clock_delay|counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|clock_delay|counter~5 .lut_mask = 16'h0F00;
defparam \inst|clock_delay|counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N29
dffeas \inst|clock_delay|counter[14] (
	.clk(\clock_50~inputclkctrl_outclk ),
	.d(\inst|clock_delay|counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock_delay|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock_delay|counter[14] .is_wysiwyg = "true";
defparam \inst|clock_delay|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N30
cycloneive_lcell_comb \inst|clock_delay|Add0~30 (
// Equation(s):
// \inst|clock_delay|Add0~30_combout  = (\inst|clock_delay|counter [15] & (!\inst|clock_delay|Add0~29 )) # (!\inst|clock_delay|counter [15] & ((\inst|clock_delay|Add0~29 ) # (GND)))
// \inst|clock_delay|Add0~31  = CARRY((!\inst|clock_delay|Add0~29 ) # (!\inst|clock_delay|counter [15]))

	.dataa(\inst|clock_delay|counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|clock_delay|Add0~29 ),
	.combout(\inst|clock_delay|Add0~30_combout ),
	.cout(\inst|clock_delay|Add0~31 ));
// synopsys translate_off
defparam \inst|clock_delay|Add0~30 .lut_mask = 16'h5A5F;
defparam \inst|clock_delay|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N2
cycloneive_lcell_comb \inst|clock_delay|Add0~34 (
// Equation(s):
// \inst|clock_delay|Add0~34_combout  = (\inst|clock_delay|counter [17] & (!\inst|clock_delay|Add0~33 )) # (!\inst|clock_delay|counter [17] & ((\inst|clock_delay|Add0~33 ) # (GND)))
// \inst|clock_delay|Add0~35  = CARRY((!\inst|clock_delay|Add0~33 ) # (!\inst|clock_delay|counter [17]))

	.dataa(gnd),
	.datab(\inst|clock_delay|counter [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|clock_delay|Add0~33 ),
	.combout(\inst|clock_delay|Add0~34_combout ),
	.cout(\inst|clock_delay|Add0~35 ));
// synopsys translate_off
defparam \inst|clock_delay|Add0~34 .lut_mask = 16'h3C3F;
defparam \inst|clock_delay|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y49_N3
dffeas \inst|clock_delay|counter[17] (
	.clk(\clock_50~inputclkctrl_outclk ),
	.d(\inst|clock_delay|Add0~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock_delay|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock_delay|counter[17] .is_wysiwyg = "true";
defparam \inst|clock_delay|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N4
cycloneive_lcell_comb \inst|clock_delay|Add0~36 (
// Equation(s):
// \inst|clock_delay|Add0~36_combout  = (\inst|clock_delay|counter [18] & (\inst|clock_delay|Add0~35  $ (GND))) # (!\inst|clock_delay|counter [18] & (!\inst|clock_delay|Add0~35  & VCC))
// \inst|clock_delay|Add0~37  = CARRY((\inst|clock_delay|counter [18] & !\inst|clock_delay|Add0~35 ))

	.dataa(gnd),
	.datab(\inst|clock_delay|counter [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|clock_delay|Add0~35 ),
	.combout(\inst|clock_delay|Add0~36_combout ),
	.cout(\inst|clock_delay|Add0~37 ));
// synopsys translate_off
defparam \inst|clock_delay|Add0~36 .lut_mask = 16'hC30C;
defparam \inst|clock_delay|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N14
cycloneive_lcell_comb \inst|clock_delay|counter~7 (
// Equation(s):
// \inst|clock_delay|counter~7_combout  = (\inst|clock_delay|Add0~36_combout  & !\inst|clock_delay|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|clock_delay|Add0~36_combout ),
	.datad(\inst|clock_delay|Equal0~10_combout ),
	.cin(gnd),
	.combout(\inst|clock_delay|counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|clock_delay|counter~7 .lut_mask = 16'h00F0;
defparam \inst|clock_delay|counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y49_N15
dffeas \inst|clock_delay|counter[18] (
	.clk(\clock_50~inputclkctrl_outclk ),
	.d(\inst|clock_delay|counter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock_delay|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock_delay|counter[18] .is_wysiwyg = "true";
defparam \inst|clock_delay|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N6
cycloneive_lcell_comb \inst|clock_delay|Add0~38 (
// Equation(s):
// \inst|clock_delay|Add0~38_combout  = (\inst|clock_delay|counter [19] & (!\inst|clock_delay|Add0~37 )) # (!\inst|clock_delay|counter [19] & ((\inst|clock_delay|Add0~37 ) # (GND)))
// \inst|clock_delay|Add0~39  = CARRY((!\inst|clock_delay|Add0~37 ) # (!\inst|clock_delay|counter [19]))

	.dataa(\inst|clock_delay|counter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|clock_delay|Add0~37 ),
	.combout(\inst|clock_delay|Add0~38_combout ),
	.cout(\inst|clock_delay|Add0~39 ));
// synopsys translate_off
defparam \inst|clock_delay|Add0~38 .lut_mask = 16'h5A5F;
defparam \inst|clock_delay|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N8
cycloneive_lcell_comb \inst|clock_delay|Add0~40 (
// Equation(s):
// \inst|clock_delay|Add0~40_combout  = (\inst|clock_delay|counter [20] & (\inst|clock_delay|Add0~39  $ (GND))) # (!\inst|clock_delay|counter [20] & (!\inst|clock_delay|Add0~39  & VCC))
// \inst|clock_delay|Add0~41  = CARRY((\inst|clock_delay|counter [20] & !\inst|clock_delay|Add0~39 ))

	.dataa(\inst|clock_delay|counter [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|clock_delay|Add0~39 ),
	.combout(\inst|clock_delay|Add0~40_combout ),
	.cout(\inst|clock_delay|Add0~41 ));
// synopsys translate_off
defparam \inst|clock_delay|Add0~40 .lut_mask = 16'hA50A;
defparam \inst|clock_delay|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N10
cycloneive_lcell_comb \inst|clock_delay|Add0~42 (
// Equation(s):
// \inst|clock_delay|Add0~42_combout  = (\inst|clock_delay|counter [21] & (!\inst|clock_delay|Add0~41 )) # (!\inst|clock_delay|counter [21] & ((\inst|clock_delay|Add0~41 ) # (GND)))
// \inst|clock_delay|Add0~43  = CARRY((!\inst|clock_delay|Add0~41 ) # (!\inst|clock_delay|counter [21]))

	.dataa(gnd),
	.datab(\inst|clock_delay|counter [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|clock_delay|Add0~41 ),
	.combout(\inst|clock_delay|Add0~42_combout ),
	.cout(\inst|clock_delay|Add0~43 ));
// synopsys translate_off
defparam \inst|clock_delay|Add0~42 .lut_mask = 16'h3C3F;
defparam \inst|clock_delay|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N8
cycloneive_lcell_comb \inst|clock_delay|counter~10 (
// Equation(s):
// \inst|clock_delay|counter~10_combout  = (!\inst|clock_delay|Equal0~10_combout  & \inst|clock_delay|Add0~42_combout )

	.dataa(gnd),
	.datab(\inst|clock_delay|Equal0~10_combout ),
	.datac(gnd),
	.datad(\inst|clock_delay|Add0~42_combout ),
	.cin(gnd),
	.combout(\inst|clock_delay|counter~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|clock_delay|counter~10 .lut_mask = 16'h3300;
defparam \inst|clock_delay|counter~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y49_N9
dffeas \inst|clock_delay|counter[21] (
	.clk(\clock_50~inputclkctrl_outclk ),
	.d(\inst|clock_delay|counter~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock_delay|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock_delay|counter[21] .is_wysiwyg = "true";
defparam \inst|clock_delay|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N12
cycloneive_lcell_comb \inst|clock_delay|Add0~44 (
// Equation(s):
// \inst|clock_delay|Add0~44_combout  = (\inst|clock_delay|counter [22] & (\inst|clock_delay|Add0~43  $ (GND))) # (!\inst|clock_delay|counter [22] & (!\inst|clock_delay|Add0~43  & VCC))
// \inst|clock_delay|Add0~45  = CARRY((\inst|clock_delay|counter [22] & !\inst|clock_delay|Add0~43 ))

	.dataa(gnd),
	.datab(\inst|clock_delay|counter [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|clock_delay|Add0~43 ),
	.combout(\inst|clock_delay|Add0~44_combout ),
	.cout(\inst|clock_delay|Add0~45 ));
// synopsys translate_off
defparam \inst|clock_delay|Add0~44 .lut_mask = 16'hC30C;
defparam \inst|clock_delay|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N18
cycloneive_lcell_comb \inst|clock_delay|counter~11 (
// Equation(s):
// \inst|clock_delay|counter~11_combout  = (!\inst|clock_delay|Equal0~10_combout  & \inst|clock_delay|Add0~44_combout )

	.dataa(gnd),
	.datab(\inst|clock_delay|Equal0~10_combout ),
	.datac(gnd),
	.datad(\inst|clock_delay|Add0~44_combout ),
	.cin(gnd),
	.combout(\inst|clock_delay|counter~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|clock_delay|counter~11 .lut_mask = 16'h3300;
defparam \inst|clock_delay|counter~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y49_N19
dffeas \inst|clock_delay|counter[22] (
	.clk(\clock_50~inputclkctrl_outclk ),
	.d(\inst|clock_delay|counter~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock_delay|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock_delay|counter[22] .is_wysiwyg = "true";
defparam \inst|clock_delay|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N14
cycloneive_lcell_comb \inst|clock_delay|Add0~46 (
// Equation(s):
// \inst|clock_delay|Add0~46_combout  = (\inst|clock_delay|counter [23] & (!\inst|clock_delay|Add0~45 )) # (!\inst|clock_delay|counter [23] & ((\inst|clock_delay|Add0~45 ) # (GND)))
// \inst|clock_delay|Add0~47  = CARRY((!\inst|clock_delay|Add0~45 ) # (!\inst|clock_delay|counter [23]))

	.dataa(gnd),
	.datab(\inst|clock_delay|counter [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|clock_delay|Add0~45 ),
	.combout(\inst|clock_delay|Add0~46_combout ),
	.cout(\inst|clock_delay|Add0~47 ));
// synopsys translate_off
defparam \inst|clock_delay|Add0~46 .lut_mask = 16'h3C3F;
defparam \inst|clock_delay|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y49_N15
dffeas \inst|clock_delay|counter[23] (
	.clk(\clock_50~inputclkctrl_outclk ),
	.d(\inst|clock_delay|Add0~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock_delay|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock_delay|counter[23] .is_wysiwyg = "true";
defparam \inst|clock_delay|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N16
cycloneive_lcell_comb \inst|clock_delay|Add0~48 (
// Equation(s):
// \inst|clock_delay|Add0~48_combout  = (\inst|clock_delay|counter [24] & (\inst|clock_delay|Add0~47  $ (GND))) # (!\inst|clock_delay|counter [24] & (!\inst|clock_delay|Add0~47  & VCC))
// \inst|clock_delay|Add0~49  = CARRY((\inst|clock_delay|counter [24] & !\inst|clock_delay|Add0~47 ))

	.dataa(gnd),
	.datab(\inst|clock_delay|counter [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|clock_delay|Add0~47 ),
	.combout(\inst|clock_delay|Add0~48_combout ),
	.cout(\inst|clock_delay|Add0~49 ));
// synopsys translate_off
defparam \inst|clock_delay|Add0~48 .lut_mask = 16'hC30C;
defparam \inst|clock_delay|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N12
cycloneive_lcell_comb \inst|clock_delay|counter~12 (
// Equation(s):
// \inst|clock_delay|counter~12_combout  = (\inst|clock_delay|Add0~48_combout  & !\inst|clock_delay|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|clock_delay|Add0~48_combout ),
	.datad(\inst|clock_delay|Equal0~10_combout ),
	.cin(gnd),
	.combout(\inst|clock_delay|counter~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|clock_delay|counter~12 .lut_mask = 16'h00F0;
defparam \inst|clock_delay|counter~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y49_N13
dffeas \inst|clock_delay|counter[24] (
	.clk(\clock_50~inputclkctrl_outclk ),
	.d(\inst|clock_delay|counter~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock_delay|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock_delay|counter[24] .is_wysiwyg = "true";
defparam \inst|clock_delay|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N18
cycloneive_lcell_comb \inst|clock_delay|Add0~50 (
// Equation(s):
// \inst|clock_delay|Add0~50_combout  = (\inst|clock_delay|counter [25] & (!\inst|clock_delay|Add0~49 )) # (!\inst|clock_delay|counter [25] & ((\inst|clock_delay|Add0~49 ) # (GND)))
// \inst|clock_delay|Add0~51  = CARRY((!\inst|clock_delay|Add0~49 ) # (!\inst|clock_delay|counter [25]))

	.dataa(gnd),
	.datab(\inst|clock_delay|counter [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|clock_delay|Add0~49 ),
	.combout(\inst|clock_delay|Add0~50_combout ),
	.cout(\inst|clock_delay|Add0~51 ));
// synopsys translate_off
defparam \inst|clock_delay|Add0~50 .lut_mask = 16'h3C3F;
defparam \inst|clock_delay|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y49_N19
dffeas \inst|clock_delay|counter[25] (
	.clk(\clock_50~inputclkctrl_outclk ),
	.d(\inst|clock_delay|Add0~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock_delay|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock_delay|counter[25] .is_wysiwyg = "true";
defparam \inst|clock_delay|counter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N20
cycloneive_lcell_comb \inst|clock_delay|Add0~52 (
// Equation(s):
// \inst|clock_delay|Add0~52_combout  = (\inst|clock_delay|counter [26] & (\inst|clock_delay|Add0~51  $ (GND))) # (!\inst|clock_delay|counter [26] & (!\inst|clock_delay|Add0~51  & VCC))
// \inst|clock_delay|Add0~53  = CARRY((\inst|clock_delay|counter [26] & !\inst|clock_delay|Add0~51 ))

	.dataa(gnd),
	.datab(\inst|clock_delay|counter [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|clock_delay|Add0~51 ),
	.combout(\inst|clock_delay|Add0~52_combout ),
	.cout(\inst|clock_delay|Add0~53 ));
// synopsys translate_off
defparam \inst|clock_delay|Add0~52 .lut_mask = 16'hC30C;
defparam \inst|clock_delay|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y49_N21
dffeas \inst|clock_delay|counter[26] (
	.clk(\clock_50~inputclkctrl_outclk ),
	.d(\inst|clock_delay|Add0~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock_delay|counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock_delay|counter[26] .is_wysiwyg = "true";
defparam \inst|clock_delay|counter[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N24
cycloneive_lcell_comb \inst|clock_delay|Add0~56 (
// Equation(s):
// \inst|clock_delay|Add0~56_combout  = (\inst|clock_delay|counter [28] & (\inst|clock_delay|Add0~55  $ (GND))) # (!\inst|clock_delay|counter [28] & (!\inst|clock_delay|Add0~55  & VCC))
// \inst|clock_delay|Add0~57  = CARRY((\inst|clock_delay|counter [28] & !\inst|clock_delay|Add0~55 ))

	.dataa(gnd),
	.datab(\inst|clock_delay|counter [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|clock_delay|Add0~55 ),
	.combout(\inst|clock_delay|Add0~56_combout ),
	.cout(\inst|clock_delay|Add0~57 ));
// synopsys translate_off
defparam \inst|clock_delay|Add0~56 .lut_mask = 16'hC30C;
defparam \inst|clock_delay|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y49_N25
dffeas \inst|clock_delay|counter[28] (
	.clk(\clock_50~inputclkctrl_outclk ),
	.d(\inst|clock_delay|Add0~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock_delay|counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock_delay|counter[28] .is_wysiwyg = "true";
defparam \inst|clock_delay|counter[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N28
cycloneive_lcell_comb \inst|clock_delay|Add0~60 (
// Equation(s):
// \inst|clock_delay|Add0~60_combout  = (\inst|clock_delay|counter [30] & (\inst|clock_delay|Add0~59  $ (GND))) # (!\inst|clock_delay|counter [30] & (!\inst|clock_delay|Add0~59  & VCC))
// \inst|clock_delay|Add0~61  = CARRY((\inst|clock_delay|counter [30] & !\inst|clock_delay|Add0~59 ))

	.dataa(gnd),
	.datab(\inst|clock_delay|counter [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|clock_delay|Add0~59 ),
	.combout(\inst|clock_delay|Add0~60_combout ),
	.cout(\inst|clock_delay|Add0~61 ));
// synopsys translate_off
defparam \inst|clock_delay|Add0~60 .lut_mask = 16'hC30C;
defparam \inst|clock_delay|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y49_N29
dffeas \inst|clock_delay|counter[30] (
	.clk(\clock_50~inputclkctrl_outclk ),
	.d(\inst|clock_delay|Add0~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock_delay|counter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock_delay|counter[30] .is_wysiwyg = "true";
defparam \inst|clock_delay|counter[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N30
cycloneive_lcell_comb \inst|clock_delay|Add0~62 (
// Equation(s):
// \inst|clock_delay|Add0~62_combout  = \inst|clock_delay|counter [31] $ (\inst|clock_delay|Add0~61 )

	.dataa(\inst|clock_delay|counter [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|clock_delay|Add0~61 ),
	.combout(\inst|clock_delay|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst|clock_delay|Add0~62 .lut_mask = 16'h5A5A;
defparam \inst|clock_delay|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y49_N31
dffeas \inst|clock_delay|counter[31] (
	.clk(\clock_50~inputclkctrl_outclk ),
	.d(\inst|clock_delay|Add0~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock_delay|counter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock_delay|counter[31] .is_wysiwyg = "true";
defparam \inst|clock_delay|counter[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N20
cycloneive_lcell_comb \inst|clock_delay|Equal0~9 (
// Equation(s):
// \inst|clock_delay|Equal0~9_combout  = (!\inst|clock_delay|counter [29] & (!\inst|clock_delay|counter [30] & (!\inst|clock_delay|counter [31] & !\inst|clock_delay|counter [28])))

	.dataa(\inst|clock_delay|counter [29]),
	.datab(\inst|clock_delay|counter [30]),
	.datac(\inst|clock_delay|counter [31]),
	.datad(\inst|clock_delay|counter [28]),
	.cin(gnd),
	.combout(\inst|clock_delay|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|clock_delay|Equal0~9 .lut_mask = 16'h0001;
defparam \inst|clock_delay|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N2
cycloneive_lcell_comb \inst|clock_delay|counter~9 (
// Equation(s):
// \inst|clock_delay|counter~9_combout  = (!\inst|clock_delay|Equal0~10_combout  & \inst|clock_delay|Add0~40_combout )

	.dataa(gnd),
	.datab(\inst|clock_delay|Equal0~10_combout ),
	.datac(gnd),
	.datad(\inst|clock_delay|Add0~40_combout ),
	.cin(gnd),
	.combout(\inst|clock_delay|counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|clock_delay|counter~9 .lut_mask = 16'h3300;
defparam \inst|clock_delay|counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y49_N3
dffeas \inst|clock_delay|counter[20] (
	.clk(\clock_50~inputclkctrl_outclk ),
	.d(\inst|clock_delay|counter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock_delay|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock_delay|counter[20] .is_wysiwyg = "true";
defparam \inst|clock_delay|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N4
cycloneive_lcell_comb \inst|clock_delay|Equal0~6 (
// Equation(s):
// \inst|clock_delay|Equal0~6_combout  = (!\inst|clock_delay|counter [23] & (\inst|clock_delay|counter [20] & (\inst|clock_delay|counter [21] & \inst|clock_delay|counter [22])))

	.dataa(\inst|clock_delay|counter [23]),
	.datab(\inst|clock_delay|counter [20]),
	.datac(\inst|clock_delay|counter [21]),
	.datad(\inst|clock_delay|counter [22]),
	.cin(gnd),
	.combout(\inst|clock_delay|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|clock_delay|Equal0~6 .lut_mask = 16'h4000;
defparam \inst|clock_delay|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N30
cycloneive_lcell_comb \inst|clock_delay|counter~8 (
// Equation(s):
// \inst|clock_delay|counter~8_combout  = (\inst|clock_delay|Add0~38_combout  & !\inst|clock_delay|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|clock_delay|Add0~38_combout ),
	.datad(\inst|clock_delay|Equal0~10_combout ),
	.cin(gnd),
	.combout(\inst|clock_delay|counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|clock_delay|counter~8 .lut_mask = 16'h00F0;
defparam \inst|clock_delay|counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y49_N31
dffeas \inst|clock_delay|counter[19] (
	.clk(\clock_50~inputclkctrl_outclk ),
	.d(\inst|clock_delay|counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock_delay|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock_delay|counter[19] .is_wysiwyg = "true";
defparam \inst|clock_delay|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N28
cycloneive_lcell_comb \inst|clock_delay|Equal0~5 (
// Equation(s):
// \inst|clock_delay|Equal0~5_combout  = (\inst|clock_delay|counter [16] & (\inst|clock_delay|counter [18] & (\inst|clock_delay|counter [19] & !\inst|clock_delay|counter [17])))

	.dataa(\inst|clock_delay|counter [16]),
	.datab(\inst|clock_delay|counter [18]),
	.datac(\inst|clock_delay|counter [19]),
	.datad(\inst|clock_delay|counter [17]),
	.cin(gnd),
	.combout(\inst|clock_delay|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|clock_delay|Equal0~5 .lut_mask = 16'h0080;
defparam \inst|clock_delay|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N26
cycloneive_lcell_comb \inst|clock_delay|Equal0~7 (
// Equation(s):
// \inst|clock_delay|Equal0~7_combout  = (\inst|clock_delay|Equal0~6_combout  & \inst|clock_delay|Equal0~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|clock_delay|Equal0~6_combout ),
	.datad(\inst|clock_delay|Equal0~5_combout ),
	.cin(gnd),
	.combout(\inst|clock_delay|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|clock_delay|Equal0~7 .lut_mask = 16'hF000;
defparam \inst|clock_delay|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N4
cycloneive_lcell_comb \inst|clock_delay|counter~3 (
// Equation(s):
// \inst|clock_delay|counter~3_combout  = (!\inst|clock_delay|Equal0~10_combout  & \inst|clock_delay|Add0~24_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|clock_delay|Equal0~10_combout ),
	.datad(\inst|clock_delay|Add0~24_combout ),
	.cin(gnd),
	.combout(\inst|clock_delay|counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|clock_delay|counter~3 .lut_mask = 16'h0F00;
defparam \inst|clock_delay|counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N5
dffeas \inst|clock_delay|counter[12] (
	.clk(\clock_50~inputclkctrl_outclk ),
	.d(\inst|clock_delay|counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock_delay|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock_delay|counter[12] .is_wysiwyg = "true";
defparam \inst|clock_delay|counter[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y50_N31
dffeas \inst|clock_delay|counter[15] (
	.clk(\clock_50~inputclkctrl_outclk ),
	.d(\inst|clock_delay|Add0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock_delay|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock_delay|counter[15] .is_wysiwyg = "true";
defparam \inst|clock_delay|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N14
cycloneive_lcell_comb \inst|clock_delay|Equal0~3 (
// Equation(s):
// \inst|clock_delay|Equal0~3_combout  = (\inst|clock_delay|counter [13] & (\inst|clock_delay|counter [14] & (\inst|clock_delay|counter [12] & !\inst|clock_delay|counter [15])))

	.dataa(\inst|clock_delay|counter [13]),
	.datab(\inst|clock_delay|counter [14]),
	.datac(\inst|clock_delay|counter [12]),
	.datad(\inst|clock_delay|counter [15]),
	.cin(gnd),
	.combout(\inst|clock_delay|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|clock_delay|Equal0~3 .lut_mask = 16'h0080;
defparam \inst|clock_delay|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N26
cycloneive_lcell_comb \inst|clock_delay|Equal0~0 (
// Equation(s):
// \inst|clock_delay|Equal0~0_combout  = (!\inst|clock_delay|counter [5] & (\inst|clock_delay|counter [6] & (!\inst|clock_delay|counter [7] & !\inst|clock_delay|counter [4])))

	.dataa(\inst|clock_delay|counter [5]),
	.datab(\inst|clock_delay|counter [6]),
	.datac(\inst|clock_delay|counter [7]),
	.datad(\inst|clock_delay|counter [4]),
	.cin(gnd),
	.combout(\inst|clock_delay|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|clock_delay|Equal0~0 .lut_mask = 16'h0004;
defparam \inst|clock_delay|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y50_N7
dffeas \inst|clock_delay|counter[3] (
	.clk(\clock_50~inputclkctrl_outclk ),
	.d(\inst|clock_delay|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock_delay|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock_delay|counter[3] .is_wysiwyg = "true";
defparam \inst|clock_delay|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N18
cycloneive_lcell_comb \inst|clock_delay|Equal0~1 (
// Equation(s):
// \inst|clock_delay|Equal0~1_combout  = (!\inst|clock_delay|counter [0] & (!\inst|clock_delay|counter [2] & (!\inst|clock_delay|counter [3] & !\inst|clock_delay|counter [1])))

	.dataa(\inst|clock_delay|counter [0]),
	.datab(\inst|clock_delay|counter [2]),
	.datac(\inst|clock_delay|counter [3]),
	.datad(\inst|clock_delay|counter [1]),
	.cin(gnd),
	.combout(\inst|clock_delay|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|clock_delay|Equal0~1 .lut_mask = 16'h0001;
defparam \inst|clock_delay|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N8
cycloneive_lcell_comb \inst|clock_delay|Equal0~4 (
// Equation(s):
// \inst|clock_delay|Equal0~4_combout  = (\inst|clock_delay|Equal0~2_combout  & (\inst|clock_delay|Equal0~3_combout  & (\inst|clock_delay|Equal0~0_combout  & \inst|clock_delay|Equal0~1_combout )))

	.dataa(\inst|clock_delay|Equal0~2_combout ),
	.datab(\inst|clock_delay|Equal0~3_combout ),
	.datac(\inst|clock_delay|Equal0~0_combout ),
	.datad(\inst|clock_delay|Equal0~1_combout ),
	.cin(gnd),
	.combout(\inst|clock_delay|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|clock_delay|Equal0~4 .lut_mask = 16'h8000;
defparam \inst|clock_delay|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N0
cycloneive_lcell_comb \inst|clock_delay|Equal0~10 (
// Equation(s):
// \inst|clock_delay|Equal0~10_combout  = (\inst|clock_delay|Equal0~8_combout  & (\inst|clock_delay|Equal0~9_combout  & (\inst|clock_delay|Equal0~7_combout  & \inst|clock_delay|Equal0~4_combout )))

	.dataa(\inst|clock_delay|Equal0~8_combout ),
	.datab(\inst|clock_delay|Equal0~9_combout ),
	.datac(\inst|clock_delay|Equal0~7_combout ),
	.datad(\inst|clock_delay|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst|clock_delay|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|clock_delay|Equal0~10 .lut_mask = 16'h8000;
defparam \inst|clock_delay|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N10
cycloneive_lcell_comb \inst|clock_delay|clk_new~0 (
// Equation(s):
// \inst|clock_delay|clk_new~0_combout  = \inst|clock_delay|clk_new~q  $ (\inst|clock_delay|Equal0~10_combout )

	.dataa(\inst|clock_delay|clk_new~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|clock_delay|Equal0~10_combout ),
	.cin(gnd),
	.combout(\inst|clock_delay|clk_new~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|clock_delay|clk_new~0 .lut_mask = 16'h55AA;
defparam \inst|clock_delay|clk_new~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N24
cycloneive_lcell_comb \inst|clock_delay|clk_new~feeder (
// Equation(s):
// \inst|clock_delay|clk_new~feeder_combout  = \inst|clock_delay|clk_new~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|clock_delay|clk_new~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|clock_delay|clk_new~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|clock_delay|clk_new~feeder .lut_mask = 16'hF0F0;
defparam \inst|clock_delay|clk_new~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y49_N25
dffeas \inst|clock_delay|clk_new (
	.clk(\clock_50~inputclkctrl_outclk ),
	.d(\inst|clock_delay|clk_new~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock_delay|clk_new~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock_delay|clk_new .is_wysiwyg = "true";
defparam \inst|clock_delay|clk_new .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneive_clkctrl \inst|clock_delay|clk_new~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|clock_delay|clk_new~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|clock_delay|clk_new~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|clock_delay|clk_new~clkctrl .clock_type = "global clock";
defparam \inst|clock_delay|clk_new~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N4
cycloneive_lcell_comb \inst|cpu|mem_addr[3]~30 (
// Equation(s):
// \inst|cpu|mem_addr[3]~30_combout  = (\inst|cpu|mem_addr [2] & (\inst|cpu|mem_addr [3] $ (VCC))) # (!\inst|cpu|mem_addr [2] & (\inst|cpu|mem_addr [3] & VCC))
// \inst|cpu|mem_addr[3]~31  = CARRY((\inst|cpu|mem_addr [2] & \inst|cpu|mem_addr [3]))

	.dataa(\inst|cpu|mem_addr [2]),
	.datab(\inst|cpu|mem_addr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|cpu|mem_addr[3]~30_combout ),
	.cout(\inst|cpu|mem_addr[3]~31 ));
// synopsys translate_off
defparam \inst|cpu|mem_addr[3]~30 .lut_mask = 16'h6688;
defparam \inst|cpu|mem_addr[3]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y1_N18
cycloneive_lcell_comb \inst|cpu|mem_addr[19]~29 (
// Equation(s):
// \inst|cpu|mem_addr[19]~29_combout  = (!\inst|io_ctrl|mem_ack~q ) # (!\inst|cpu|state [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|cpu|state [0]),
	.datad(\inst|io_ctrl|mem_ack~q ),
	.cin(gnd),
	.combout(\inst|cpu|mem_addr[19]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|mem_addr[19]~29 .lut_mask = 16'h0FFF;
defparam \inst|cpu|mem_addr[19]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y1_N19
dffeas \inst|cpu|state[0] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|cpu|mem_addr[19]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|state[0] .is_wysiwyg = "true";
defparam \inst|cpu|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N30
cycloneive_lcell_comb \inst|cpu|Mux3~0 (
// Equation(s):
// \inst|cpu|Mux3~0_combout  = (\inst|cpu|state [0] & (((!\inst|io_ctrl|mem_ack~q  & \inst|cpu|mem_read~q )))) # (!\inst|cpu|state [0] & ((\inst|cpu|state [1]) # ((\inst|cpu|mem_read~q ))))

	.dataa(\inst|cpu|state [1]),
	.datab(\inst|io_ctrl|mem_ack~q ),
	.datac(\inst|cpu|state [0]),
	.datad(\inst|cpu|mem_read~q ),
	.cin(gnd),
	.combout(\inst|cpu|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|Mux3~0 .lut_mask = 16'h3F0A;
defparam \inst|cpu|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N25
dffeas \inst|cpu|mem_read (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|mem_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|mem_read .is_wysiwyg = "true";
defparam \inst|cpu|mem_read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N28
cycloneive_lcell_comb \inst|cpu|Mux2~0 (
// Equation(s):
// \inst|cpu|Mux2~0_combout  = (\inst|cpu|mem_write~q  & (((!\inst|cpu|state [0]) # (!\inst|io_ctrl|mem_ack~q )))) # (!\inst|cpu|mem_write~q  & (!\inst|cpu|state [1] & ((!\inst|cpu|state [0]))))

	.dataa(\inst|cpu|state [1]),
	.datab(\inst|io_ctrl|mem_ack~q ),
	.datac(\inst|cpu|mem_write~q ),
	.datad(\inst|cpu|state [0]),
	.cin(gnd),
	.combout(\inst|cpu|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|Mux2~0 .lut_mask = 16'h30F5;
defparam \inst|cpu|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N29
dffeas \inst|cpu|mem_write (
	.clk(\inst|clock_delay|clk_new~q ),
	.d(\inst|cpu|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|mem_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|mem_write .is_wysiwyg = "true";
defparam \inst|cpu|mem_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N8
cycloneive_lcell_comb \inst|io_ctrl|Mux52~0 (
// Equation(s):
// \inst|io_ctrl|Mux52~0_combout  = (\inst|io_ctrl|state [2]) # ((!\inst|io_ctrl|state [0] & ((\inst|cpu|mem_read~q ) # (\inst|cpu|mem_write~q ))))

	.dataa(\inst|io_ctrl|state [0]),
	.datab(\inst|io_ctrl|state [2]),
	.datac(\inst|cpu|mem_read~q ),
	.datad(\inst|cpu|mem_write~q ),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux52~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux52~0 .lut_mask = 16'hDDDC;
defparam \inst|io_ctrl|Mux52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N6
cycloneive_lcell_comb \inst|io_ctrl|Mux52~1 (
// Equation(s):
// \inst|io_ctrl|Mux52~1_combout  = (\inst|io_ctrl|state [1] & (!\inst|io_ctrl|state [2])) # (!\inst|io_ctrl|state [1] & ((\inst|io_ctrl|Mux52~0_combout )))

	.dataa(\inst|io_ctrl|state [2]),
	.datab(gnd),
	.datac(\inst|io_ctrl|Mux52~0_combout ),
	.datad(\inst|io_ctrl|state [1]),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux52~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux52~1 .lut_mask = 16'h55F0;
defparam \inst|io_ctrl|Mux52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \inst|io_ctrl|Mux52~1clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|io_ctrl|Mux52~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|io_ctrl|Mux52~1clkctrl_outclk ));
// synopsys translate_off
defparam \inst|io_ctrl|Mux52~1clkctrl .clock_type = "global clock";
defparam \inst|io_ctrl|Mux52~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N22
cycloneive_lcell_comb \inst|io_ctrl|state_next[2] (
// Equation(s):
// \inst|io_ctrl|state_next [2] = (GLOBAL(\inst|io_ctrl|Mux52~1clkctrl_outclk ) & (\inst|io_ctrl|Mux74~0_combout )) # (!GLOBAL(\inst|io_ctrl|Mux52~1clkctrl_outclk ) & ((\inst|io_ctrl|state_next [2])))

	.dataa(\inst|io_ctrl|Mux74~0_combout ),
	.datab(gnd),
	.datac(\inst|io_ctrl|Mux52~1clkctrl_outclk ),
	.datad(\inst|io_ctrl|state_next [2]),
	.cin(gnd),
	.combout(\inst|io_ctrl|state_next [2]),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|state_next[2] .lut_mask = 16'hAFA0;
defparam \inst|io_ctrl|state_next[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N23
dffeas \inst|io_ctrl|state[2] (
	.clk(\inst|clock_delay|clk_new~q ),
	.d(\inst|io_ctrl|state_next [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|io_ctrl|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|io_ctrl|state[2] .is_wysiwyg = "true";
defparam \inst|io_ctrl|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N10
cycloneive_lcell_comb \inst|io_ctrl|Mux73~0 (
// Equation(s):
// \inst|io_ctrl|Mux73~0_combout  = (!\inst|io_ctrl|state [0] & (!\inst|io_ctrl|state [2] & ((\inst|cpu|mem_read~q ) # (\inst|io_ctrl|state [1]))))

	.dataa(\inst|io_ctrl|state [0]),
	.datab(\inst|io_ctrl|state [2]),
	.datac(\inst|cpu|mem_read~q ),
	.datad(\inst|io_ctrl|state [1]),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux73~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux73~0 .lut_mask = 16'h1110;
defparam \inst|io_ctrl|Mux73~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N2
cycloneive_lcell_comb \inst|io_ctrl|state_next[1] (
// Equation(s):
// \inst|io_ctrl|state_next [1] = (GLOBAL(\inst|io_ctrl|Mux52~1clkctrl_outclk ) & (\inst|io_ctrl|Mux73~0_combout )) # (!GLOBAL(\inst|io_ctrl|Mux52~1clkctrl_outclk ) & ((\inst|io_ctrl|state_next [1])))

	.dataa(gnd),
	.datab(\inst|io_ctrl|Mux73~0_combout ),
	.datac(\inst|io_ctrl|state_next [1]),
	.datad(\inst|io_ctrl|Mux52~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|io_ctrl|state_next [1]),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|state_next[1] .lut_mask = 16'hCCF0;
defparam \inst|io_ctrl|state_next[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N3
dffeas \inst|io_ctrl|state[1] (
	.clk(\inst|clock_delay|clk_new~q ),
	.d(\inst|io_ctrl|state_next [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|io_ctrl|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|io_ctrl|state[1] .is_wysiwyg = "true";
defparam \inst|io_ctrl|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N24
cycloneive_lcell_comb \inst|io_ctrl|Mux72~0 (
// Equation(s):
// \inst|io_ctrl|Mux72~0_combout  = (!\inst|io_ctrl|state [0] & (\inst|io_ctrl|state [1] $ (\inst|io_ctrl|state [2])))

	.dataa(\inst|io_ctrl|state [0]),
	.datab(\inst|io_ctrl|state [1]),
	.datac(gnd),
	.datad(\inst|io_ctrl|state [2]),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux72~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux72~0 .lut_mask = 16'h1144;
defparam \inst|io_ctrl|Mux72~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N26
cycloneive_lcell_comb \inst|io_ctrl|state_next[0] (
// Equation(s):
// \inst|io_ctrl|state_next [0] = (GLOBAL(\inst|io_ctrl|Mux52~1clkctrl_outclk ) & (\inst|io_ctrl|Mux72~0_combout )) # (!GLOBAL(\inst|io_ctrl|Mux52~1clkctrl_outclk ) & ((\inst|io_ctrl|state_next [0])))

	.dataa(gnd),
	.datab(\inst|io_ctrl|Mux72~0_combout ),
	.datac(\inst|io_ctrl|state_next [0]),
	.datad(\inst|io_ctrl|Mux52~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|io_ctrl|state_next [0]),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|state_next[0] .lut_mask = 16'hCCF0;
defparam \inst|io_ctrl|state_next[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N1
dffeas \inst|io_ctrl|state[0] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|io_ctrl|state_next [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|io_ctrl|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|io_ctrl|state[0] .is_wysiwyg = "true";
defparam \inst|io_ctrl|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N18
cycloneive_lcell_comb \inst|io_ctrl|WideOr0~0 (
// Equation(s):
// \inst|io_ctrl|WideOr0~0_combout  = (\inst|io_ctrl|state [1] & (\inst|io_ctrl|state [0] & !\inst|io_ctrl|state [2])) # (!\inst|io_ctrl|state [1] & (\inst|io_ctrl|state [0] $ (!\inst|io_ctrl|state [2])))

	.dataa(\inst|io_ctrl|state [1]),
	.datab(gnd),
	.datac(\inst|io_ctrl|state [0]),
	.datad(\inst|io_ctrl|state [2]),
	.cin(gnd),
	.combout(\inst|io_ctrl|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|WideOr0~0 .lut_mask = 16'h50A5;
defparam \inst|io_ctrl|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N12
cycloneive_lcell_comb \inst|io_ctrl|Decoder0~1 (
// Equation(s):
// \inst|io_ctrl|Decoder0~1_combout  = (!\inst|io_ctrl|state [0] & (!\inst|io_ctrl|state [2] & !\inst|io_ctrl|state [1]))

	.dataa(\inst|io_ctrl|state [0]),
	.datab(gnd),
	.datac(\inst|io_ctrl|state [2]),
	.datad(\inst|io_ctrl|state [1]),
	.cin(gnd),
	.combout(\inst|io_ctrl|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Decoder0~1 .lut_mask = 16'h0005;
defparam \inst|io_ctrl|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N16
cycloneive_lcell_comb \inst|io_ctrl|ack_next (
// Equation(s):
// \inst|io_ctrl|ack_next~combout  = (\inst|io_ctrl|WideOr0~0_combout  & ((!\inst|io_ctrl|Decoder0~1_combout ))) # (!\inst|io_ctrl|WideOr0~0_combout  & (\inst|io_ctrl|ack_next~combout ))

	.dataa(gnd),
	.datab(\inst|io_ctrl|ack_next~combout ),
	.datac(\inst|io_ctrl|WideOr0~0_combout ),
	.datad(\inst|io_ctrl|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\inst|io_ctrl|ack_next~combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|ack_next .lut_mask = 16'h0CFC;
defparam \inst|io_ctrl|ack_next .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N1
dffeas \inst|io_ctrl|mem_ack (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|io_ctrl|ack_next~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|io_ctrl|mem_ack~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|io_ctrl|mem_ack .is_wysiwyg = "true";
defparam \inst|io_ctrl|mem_ack .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y1_N4
cycloneive_lcell_comb \inst|cpu|Mux0~0 (
// Equation(s):
// \inst|cpu|Mux0~0_combout  = \inst|cpu|state [1] $ (((\inst|cpu|state [0] & \inst|io_ctrl|mem_ack~q )))

	.dataa(gnd),
	.datab(\inst|cpu|state [0]),
	.datac(\inst|cpu|state [1]),
	.datad(\inst|io_ctrl|mem_ack~q ),
	.cin(gnd),
	.combout(\inst|cpu|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|Mux0~0 .lut_mask = 16'h3CF0;
defparam \inst|cpu|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y1_N5
dffeas \inst|cpu|state[1] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|cpu|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|state[1] .is_wysiwyg = "true";
defparam \inst|cpu|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N0
cycloneive_lcell_comb \inst|cpu|mem_addr[19]~64 (
// Equation(s):
// \inst|cpu|mem_addr[19]~64_combout  = (\inst|cpu|state [0] & (\inst|io_ctrl|mem_ack~q  & \inst|cpu|state [1]))

	.dataa(\inst|cpu|state [0]),
	.datab(gnd),
	.datac(\inst|io_ctrl|mem_ack~q ),
	.datad(\inst|cpu|state [1]),
	.cin(gnd),
	.combout(\inst|cpu|mem_addr[19]~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|mem_addr[19]~64 .lut_mask = 16'hA000;
defparam \inst|cpu|mem_addr[19]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N5
dffeas \inst|cpu|mem_addr[3] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|cpu|mem_addr[3]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|mem_addr[19]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|mem_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|mem_addr[3] .is_wysiwyg = "true";
defparam \inst|cpu|mem_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N6
cycloneive_lcell_comb \inst|cpu|mem_addr[4]~32 (
// Equation(s):
// \inst|cpu|mem_addr[4]~32_combout  = (\inst|cpu|mem_addr [4] & (!\inst|cpu|mem_addr[3]~31 )) # (!\inst|cpu|mem_addr [4] & ((\inst|cpu|mem_addr[3]~31 ) # (GND)))
// \inst|cpu|mem_addr[4]~33  = CARRY((!\inst|cpu|mem_addr[3]~31 ) # (!\inst|cpu|mem_addr [4]))

	.dataa(\inst|cpu|mem_addr [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|mem_addr[3]~31 ),
	.combout(\inst|cpu|mem_addr[4]~32_combout ),
	.cout(\inst|cpu|mem_addr[4]~33 ));
// synopsys translate_off
defparam \inst|cpu|mem_addr[4]~32 .lut_mask = 16'h5A5F;
defparam \inst|cpu|mem_addr[4]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N8
cycloneive_lcell_comb \inst|cpu|mem_addr[5]~34 (
// Equation(s):
// \inst|cpu|mem_addr[5]~34_combout  = (\inst|cpu|mem_addr [5] & (\inst|cpu|mem_addr[4]~33  $ (GND))) # (!\inst|cpu|mem_addr [5] & (!\inst|cpu|mem_addr[4]~33  & VCC))
// \inst|cpu|mem_addr[5]~35  = CARRY((\inst|cpu|mem_addr [5] & !\inst|cpu|mem_addr[4]~33 ))

	.dataa(gnd),
	.datab(\inst|cpu|mem_addr [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|mem_addr[4]~33 ),
	.combout(\inst|cpu|mem_addr[5]~34_combout ),
	.cout(\inst|cpu|mem_addr[5]~35 ));
// synopsys translate_off
defparam \inst|cpu|mem_addr[5]~34 .lut_mask = 16'hC30C;
defparam \inst|cpu|mem_addr[5]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y3_N9
dffeas \inst|cpu|mem_addr[5] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|cpu|mem_addr[5]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|mem_addr[19]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|mem_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|mem_addr[5] .is_wysiwyg = "true";
defparam \inst|cpu|mem_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N10
cycloneive_lcell_comb \inst|cpu|mem_addr[6]~36 (
// Equation(s):
// \inst|cpu|mem_addr[6]~36_combout  = (\inst|cpu|mem_addr [6] & (!\inst|cpu|mem_addr[5]~35 )) # (!\inst|cpu|mem_addr [6] & ((\inst|cpu|mem_addr[5]~35 ) # (GND)))
// \inst|cpu|mem_addr[6]~37  = CARRY((!\inst|cpu|mem_addr[5]~35 ) # (!\inst|cpu|mem_addr [6]))

	.dataa(\inst|cpu|mem_addr [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|mem_addr[5]~35 ),
	.combout(\inst|cpu|mem_addr[6]~36_combout ),
	.cout(\inst|cpu|mem_addr[6]~37 ));
// synopsys translate_off
defparam \inst|cpu|mem_addr[6]~36 .lut_mask = 16'h5A5F;
defparam \inst|cpu|mem_addr[6]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N12
cycloneive_lcell_comb \inst|cpu|mem_addr[7]~38 (
// Equation(s):
// \inst|cpu|mem_addr[7]~38_combout  = (\inst|cpu|mem_addr [7] & (\inst|cpu|mem_addr[6]~37  $ (GND))) # (!\inst|cpu|mem_addr [7] & (!\inst|cpu|mem_addr[6]~37  & VCC))
// \inst|cpu|mem_addr[7]~39  = CARRY((\inst|cpu|mem_addr [7] & !\inst|cpu|mem_addr[6]~37 ))

	.dataa(\inst|cpu|mem_addr [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|mem_addr[6]~37 ),
	.combout(\inst|cpu|mem_addr[7]~38_combout ),
	.cout(\inst|cpu|mem_addr[7]~39 ));
// synopsys translate_off
defparam \inst|cpu|mem_addr[7]~38 .lut_mask = 16'hA50A;
defparam \inst|cpu|mem_addr[7]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N14
cycloneive_lcell_comb \inst|cpu|mem_addr[8]~40 (
// Equation(s):
// \inst|cpu|mem_addr[8]~40_combout  = (\inst|cpu|mem_addr [8] & (!\inst|cpu|mem_addr[7]~39 )) # (!\inst|cpu|mem_addr [8] & ((\inst|cpu|mem_addr[7]~39 ) # (GND)))
// \inst|cpu|mem_addr[8]~41  = CARRY((!\inst|cpu|mem_addr[7]~39 ) # (!\inst|cpu|mem_addr [8]))

	.dataa(gnd),
	.datab(\inst|cpu|mem_addr [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|mem_addr[7]~39 ),
	.combout(\inst|cpu|mem_addr[8]~40_combout ),
	.cout(\inst|cpu|mem_addr[8]~41 ));
// synopsys translate_off
defparam \inst|cpu|mem_addr[8]~40 .lut_mask = 16'h3C3F;
defparam \inst|cpu|mem_addr[8]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y3_N15
dffeas \inst|cpu|mem_addr[8] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|cpu|mem_addr[8]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|mem_addr[19]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|mem_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|mem_addr[8] .is_wysiwyg = "true";
defparam \inst|cpu|mem_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N16
cycloneive_lcell_comb \inst|cpu|mem_addr[9]~42 (
// Equation(s):
// \inst|cpu|mem_addr[9]~42_combout  = (\inst|cpu|mem_addr [9] & (\inst|cpu|mem_addr[8]~41  $ (GND))) # (!\inst|cpu|mem_addr [9] & (!\inst|cpu|mem_addr[8]~41  & VCC))
// \inst|cpu|mem_addr[9]~43  = CARRY((\inst|cpu|mem_addr [9] & !\inst|cpu|mem_addr[8]~41 ))

	.dataa(gnd),
	.datab(\inst|cpu|mem_addr [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|mem_addr[8]~41 ),
	.combout(\inst|cpu|mem_addr[9]~42_combout ),
	.cout(\inst|cpu|mem_addr[9]~43 ));
// synopsys translate_off
defparam \inst|cpu|mem_addr[9]~42 .lut_mask = 16'hC30C;
defparam \inst|cpu|mem_addr[9]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y3_N17
dffeas \inst|cpu|mem_addr[9] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|cpu|mem_addr[9]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|mem_addr[19]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|mem_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|mem_addr[9] .is_wysiwyg = "true";
defparam \inst|cpu|mem_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N18
cycloneive_lcell_comb \inst|cpu|mem_addr[10]~44 (
// Equation(s):
// \inst|cpu|mem_addr[10]~44_combout  = (\inst|cpu|mem_addr [10] & (!\inst|cpu|mem_addr[9]~43 )) # (!\inst|cpu|mem_addr [10] & ((\inst|cpu|mem_addr[9]~43 ) # (GND)))
// \inst|cpu|mem_addr[10]~45  = CARRY((!\inst|cpu|mem_addr[9]~43 ) # (!\inst|cpu|mem_addr [10]))

	.dataa(gnd),
	.datab(\inst|cpu|mem_addr [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|mem_addr[9]~43 ),
	.combout(\inst|cpu|mem_addr[10]~44_combout ),
	.cout(\inst|cpu|mem_addr[10]~45 ));
// synopsys translate_off
defparam \inst|cpu|mem_addr[10]~44 .lut_mask = 16'h3C3F;
defparam \inst|cpu|mem_addr[10]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y3_N19
dffeas \inst|cpu|mem_addr[10] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|cpu|mem_addr[10]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|mem_addr[19]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|mem_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|mem_addr[10] .is_wysiwyg = "true";
defparam \inst|cpu|mem_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N20
cycloneive_lcell_comb \inst|cpu|mem_addr[11]~46 (
// Equation(s):
// \inst|cpu|mem_addr[11]~46_combout  = (\inst|cpu|mem_addr [11] & (\inst|cpu|mem_addr[10]~45  $ (GND))) # (!\inst|cpu|mem_addr [11] & (!\inst|cpu|mem_addr[10]~45  & VCC))
// \inst|cpu|mem_addr[11]~47  = CARRY((\inst|cpu|mem_addr [11] & !\inst|cpu|mem_addr[10]~45 ))

	.dataa(gnd),
	.datab(\inst|cpu|mem_addr [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|mem_addr[10]~45 ),
	.combout(\inst|cpu|mem_addr[11]~46_combout ),
	.cout(\inst|cpu|mem_addr[11]~47 ));
// synopsys translate_off
defparam \inst|cpu|mem_addr[11]~46 .lut_mask = 16'hC30C;
defparam \inst|cpu|mem_addr[11]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y3_N21
dffeas \inst|cpu|mem_addr[11] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|cpu|mem_addr[11]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|mem_addr[19]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|mem_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|mem_addr[11] .is_wysiwyg = "true";
defparam \inst|cpu|mem_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N22
cycloneive_lcell_comb \inst|cpu|mem_addr[12]~48 (
// Equation(s):
// \inst|cpu|mem_addr[12]~48_combout  = (\inst|cpu|mem_addr [12] & (!\inst|cpu|mem_addr[11]~47 )) # (!\inst|cpu|mem_addr [12] & ((\inst|cpu|mem_addr[11]~47 ) # (GND)))
// \inst|cpu|mem_addr[12]~49  = CARRY((!\inst|cpu|mem_addr[11]~47 ) # (!\inst|cpu|mem_addr [12]))

	.dataa(gnd),
	.datab(\inst|cpu|mem_addr [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|mem_addr[11]~47 ),
	.combout(\inst|cpu|mem_addr[12]~48_combout ),
	.cout(\inst|cpu|mem_addr[12]~49 ));
// synopsys translate_off
defparam \inst|cpu|mem_addr[12]~48 .lut_mask = 16'h3C3F;
defparam \inst|cpu|mem_addr[12]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y3_N23
dffeas \inst|cpu|mem_addr[12] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|cpu|mem_addr[12]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|mem_addr[19]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|mem_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|mem_addr[12] .is_wysiwyg = "true";
defparam \inst|cpu|mem_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N24
cycloneive_lcell_comb \inst|cpu|mem_addr[13]~50 (
// Equation(s):
// \inst|cpu|mem_addr[13]~50_combout  = (\inst|cpu|mem_addr [13] & (\inst|cpu|mem_addr[12]~49  $ (GND))) # (!\inst|cpu|mem_addr [13] & (!\inst|cpu|mem_addr[12]~49  & VCC))
// \inst|cpu|mem_addr[13]~51  = CARRY((\inst|cpu|mem_addr [13] & !\inst|cpu|mem_addr[12]~49 ))

	.dataa(gnd),
	.datab(\inst|cpu|mem_addr [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|mem_addr[12]~49 ),
	.combout(\inst|cpu|mem_addr[13]~50_combout ),
	.cout(\inst|cpu|mem_addr[13]~51 ));
// synopsys translate_off
defparam \inst|cpu|mem_addr[13]~50 .lut_mask = 16'hC30C;
defparam \inst|cpu|mem_addr[13]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y3_N25
dffeas \inst|cpu|mem_addr[13] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|cpu|mem_addr[13]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|mem_addr[19]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|mem_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|mem_addr[13] .is_wysiwyg = "true";
defparam \inst|cpu|mem_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N26
cycloneive_lcell_comb \inst|cpu|mem_addr[14]~52 (
// Equation(s):
// \inst|cpu|mem_addr[14]~52_combout  = (\inst|cpu|mem_addr [14] & (!\inst|cpu|mem_addr[13]~51 )) # (!\inst|cpu|mem_addr [14] & ((\inst|cpu|mem_addr[13]~51 ) # (GND)))
// \inst|cpu|mem_addr[14]~53  = CARRY((!\inst|cpu|mem_addr[13]~51 ) # (!\inst|cpu|mem_addr [14]))

	.dataa(gnd),
	.datab(\inst|cpu|mem_addr [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|mem_addr[13]~51 ),
	.combout(\inst|cpu|mem_addr[14]~52_combout ),
	.cout(\inst|cpu|mem_addr[14]~53 ));
// synopsys translate_off
defparam \inst|cpu|mem_addr[14]~52 .lut_mask = 16'h3C3F;
defparam \inst|cpu|mem_addr[14]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y3_N27
dffeas \inst|cpu|mem_addr[14] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|cpu|mem_addr[14]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|mem_addr[19]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|mem_addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|mem_addr[14] .is_wysiwyg = "true";
defparam \inst|cpu|mem_addr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N28
cycloneive_lcell_comb \inst|cpu|mem_addr[15]~54 (
// Equation(s):
// \inst|cpu|mem_addr[15]~54_combout  = (\inst|cpu|mem_addr [15] & (\inst|cpu|mem_addr[14]~53  $ (GND))) # (!\inst|cpu|mem_addr [15] & (!\inst|cpu|mem_addr[14]~53  & VCC))
// \inst|cpu|mem_addr[15]~55  = CARRY((\inst|cpu|mem_addr [15] & !\inst|cpu|mem_addr[14]~53 ))

	.dataa(gnd),
	.datab(\inst|cpu|mem_addr [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|mem_addr[14]~53 ),
	.combout(\inst|cpu|mem_addr[15]~54_combout ),
	.cout(\inst|cpu|mem_addr[15]~55 ));
// synopsys translate_off
defparam \inst|cpu|mem_addr[15]~54 .lut_mask = 16'hC30C;
defparam \inst|cpu|mem_addr[15]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y3_N29
dffeas \inst|cpu|mem_addr[15] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|cpu|mem_addr[15]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|mem_addr[19]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|mem_addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|mem_addr[15] .is_wysiwyg = "true";
defparam \inst|cpu|mem_addr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N30
cycloneive_lcell_comb \inst|cpu|mem_addr[16]~56 (
// Equation(s):
// \inst|cpu|mem_addr[16]~56_combout  = (\inst|cpu|mem_addr [16] & (!\inst|cpu|mem_addr[15]~55 )) # (!\inst|cpu|mem_addr [16] & ((\inst|cpu|mem_addr[15]~55 ) # (GND)))
// \inst|cpu|mem_addr[16]~57  = CARRY((!\inst|cpu|mem_addr[15]~55 ) # (!\inst|cpu|mem_addr [16]))

	.dataa(gnd),
	.datab(\inst|cpu|mem_addr [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|mem_addr[15]~55 ),
	.combout(\inst|cpu|mem_addr[16]~56_combout ),
	.cout(\inst|cpu|mem_addr[16]~57 ));
// synopsys translate_off
defparam \inst|cpu|mem_addr[16]~56 .lut_mask = 16'h3C3F;
defparam \inst|cpu|mem_addr[16]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y3_N31
dffeas \inst|cpu|mem_addr[16] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|cpu|mem_addr[16]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|mem_addr[19]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|mem_addr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|mem_addr[16] .is_wysiwyg = "true";
defparam \inst|cpu|mem_addr[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y2_N0
cycloneive_lcell_comb \inst|cpu|mem_addr[17]~58 (
// Equation(s):
// \inst|cpu|mem_addr[17]~58_combout  = (\inst|cpu|mem_addr [17] & (\inst|cpu|mem_addr[16]~57  $ (GND))) # (!\inst|cpu|mem_addr [17] & (!\inst|cpu|mem_addr[16]~57  & VCC))
// \inst|cpu|mem_addr[17]~59  = CARRY((\inst|cpu|mem_addr [17] & !\inst|cpu|mem_addr[16]~57 ))

	.dataa(\inst|cpu|mem_addr [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|mem_addr[16]~57 ),
	.combout(\inst|cpu|mem_addr[17]~58_combout ),
	.cout(\inst|cpu|mem_addr[17]~59 ));
// synopsys translate_off
defparam \inst|cpu|mem_addr[17]~58 .lut_mask = 16'hA50A;
defparam \inst|cpu|mem_addr[17]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y2_N2
cycloneive_lcell_comb \inst|cpu|mem_addr[18]~60 (
// Equation(s):
// \inst|cpu|mem_addr[18]~60_combout  = (\inst|cpu|mem_addr [18] & (!\inst|cpu|mem_addr[17]~59 )) # (!\inst|cpu|mem_addr [18] & ((\inst|cpu|mem_addr[17]~59 ) # (GND)))
// \inst|cpu|mem_addr[18]~61  = CARRY((!\inst|cpu|mem_addr[17]~59 ) # (!\inst|cpu|mem_addr [18]))

	.dataa(gnd),
	.datab(\inst|cpu|mem_addr [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|mem_addr[17]~59 ),
	.combout(\inst|cpu|mem_addr[18]~60_combout ),
	.cout(\inst|cpu|mem_addr[18]~61 ));
// synopsys translate_off
defparam \inst|cpu|mem_addr[18]~60 .lut_mask = 16'h3C3F;
defparam \inst|cpu|mem_addr[18]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X8_Y3_N29
dffeas \inst|cpu|mem_addr[18] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|mem_addr[18]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|cpu|mem_addr[19]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|mem_addr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|mem_addr[18] .is_wysiwyg = "true";
defparam \inst|cpu|mem_addr[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y2_N4
cycloneive_lcell_comb \inst|cpu|mem_addr[19]~62 (
// Equation(s):
// \inst|cpu|mem_addr[19]~62_combout  = (\inst|cpu|mem_addr [19] & (\inst|cpu|mem_addr[18]~61  $ (GND))) # (!\inst|cpu|mem_addr [19] & (!\inst|cpu|mem_addr[18]~61  & VCC))
// \inst|cpu|mem_addr[19]~63  = CARRY((\inst|cpu|mem_addr [19] & !\inst|cpu|mem_addr[18]~61 ))

	.dataa(\inst|cpu|mem_addr [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|mem_addr[18]~61 ),
	.combout(\inst|cpu|mem_addr[19]~62_combout ),
	.cout(\inst|cpu|mem_addr[19]~63 ));
// synopsys translate_off
defparam \inst|cpu|mem_addr[19]~62 .lut_mask = 16'hA50A;
defparam \inst|cpu|mem_addr[19]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y2_N6
cycloneive_lcell_comb \inst|cpu|mem_addr[20]~66 (
// Equation(s):
// \inst|cpu|mem_addr[20]~66_combout  = (\inst|cpu|mem_addr [20] & (!\inst|cpu|mem_addr[19]~63 )) # (!\inst|cpu|mem_addr [20] & ((\inst|cpu|mem_addr[19]~63 ) # (GND)))
// \inst|cpu|mem_addr[20]~67  = CARRY((!\inst|cpu|mem_addr[19]~63 ) # (!\inst|cpu|mem_addr [20]))

	.dataa(\inst|cpu|mem_addr [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|mem_addr[19]~63 ),
	.combout(\inst|cpu|mem_addr[20]~66_combout ),
	.cout(\inst|cpu|mem_addr[20]~67 ));
// synopsys translate_off
defparam \inst|cpu|mem_addr[20]~66 .lut_mask = 16'h5A5F;
defparam \inst|cpu|mem_addr[20]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y2_N8
cycloneive_lcell_comb \inst|cpu|mem_addr[21]~68 (
// Equation(s):
// \inst|cpu|mem_addr[21]~68_combout  = (\inst|cpu|mem_addr [21] & (\inst|cpu|mem_addr[20]~67  $ (GND))) # (!\inst|cpu|mem_addr [21] & (!\inst|cpu|mem_addr[20]~67  & VCC))
// \inst|cpu|mem_addr[21]~69  = CARRY((\inst|cpu|mem_addr [21] & !\inst|cpu|mem_addr[20]~67 ))

	.dataa(gnd),
	.datab(\inst|cpu|mem_addr [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|mem_addr[20]~67 ),
	.combout(\inst|cpu|mem_addr[21]~68_combout ),
	.cout(\inst|cpu|mem_addr[21]~69 ));
// synopsys translate_off
defparam \inst|cpu|mem_addr[21]~68 .lut_mask = 16'hC30C;
defparam \inst|cpu|mem_addr[21]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y2_N9
dffeas \inst|cpu|mem_addr[21] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|cpu|mem_addr[21]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|mem_addr[19]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|mem_addr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|mem_addr[21] .is_wysiwyg = "true";
defparam \inst|cpu|mem_addr[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y2_N14
cycloneive_lcell_comb \inst|cpu|mem_addr[24]~74 (
// Equation(s):
// \inst|cpu|mem_addr[24]~74_combout  = (\inst|cpu|mem_addr [24] & (!\inst|cpu|mem_addr[23]~73 )) # (!\inst|cpu|mem_addr [24] & ((\inst|cpu|mem_addr[23]~73 ) # (GND)))
// \inst|cpu|mem_addr[24]~75  = CARRY((!\inst|cpu|mem_addr[23]~73 ) # (!\inst|cpu|mem_addr [24]))

	.dataa(gnd),
	.datab(\inst|cpu|mem_addr [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|mem_addr[23]~73 ),
	.combout(\inst|cpu|mem_addr[24]~74_combout ),
	.cout(\inst|cpu|mem_addr[24]~75 ));
// synopsys translate_off
defparam \inst|cpu|mem_addr[24]~74 .lut_mask = 16'h3C3F;
defparam \inst|cpu|mem_addr[24]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y2_N15
dffeas \inst|cpu|mem_addr[24] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|cpu|mem_addr[24]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|mem_addr[19]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|mem_addr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|mem_addr[24] .is_wysiwyg = "true";
defparam \inst|cpu|mem_addr[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y2_N16
cycloneive_lcell_comb \inst|cpu|mem_addr[25]~76 (
// Equation(s):
// \inst|cpu|mem_addr[25]~76_combout  = (\inst|cpu|mem_addr [25] & (\inst|cpu|mem_addr[24]~75  $ (GND))) # (!\inst|cpu|mem_addr [25] & (!\inst|cpu|mem_addr[24]~75  & VCC))
// \inst|cpu|mem_addr[25]~77  = CARRY((\inst|cpu|mem_addr [25] & !\inst|cpu|mem_addr[24]~75 ))

	.dataa(gnd),
	.datab(\inst|cpu|mem_addr [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|mem_addr[24]~75 ),
	.combout(\inst|cpu|mem_addr[25]~76_combout ),
	.cout(\inst|cpu|mem_addr[25]~77 ));
// synopsys translate_off
defparam \inst|cpu|mem_addr[25]~76 .lut_mask = 16'hC30C;
defparam \inst|cpu|mem_addr[25]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y2_N17
dffeas \inst|cpu|mem_addr[25] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|cpu|mem_addr[25]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|mem_addr[19]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|mem_addr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|mem_addr[25] .is_wysiwyg = "true";
defparam \inst|cpu|mem_addr[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y2_N18
cycloneive_lcell_comb \inst|cpu|mem_addr[26]~78 (
// Equation(s):
// \inst|cpu|mem_addr[26]~78_combout  = (\inst|cpu|mem_addr [26] & (!\inst|cpu|mem_addr[25]~77 )) # (!\inst|cpu|mem_addr [26] & ((\inst|cpu|mem_addr[25]~77 ) # (GND)))
// \inst|cpu|mem_addr[26]~79  = CARRY((!\inst|cpu|mem_addr[25]~77 ) # (!\inst|cpu|mem_addr [26]))

	.dataa(gnd),
	.datab(\inst|cpu|mem_addr [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|mem_addr[25]~77 ),
	.combout(\inst|cpu|mem_addr[26]~78_combout ),
	.cout(\inst|cpu|mem_addr[26]~79 ));
// synopsys translate_off
defparam \inst|cpu|mem_addr[26]~78 .lut_mask = 16'h3C3F;
defparam \inst|cpu|mem_addr[26]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y2_N19
dffeas \inst|cpu|mem_addr[26] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|cpu|mem_addr[26]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|mem_addr[19]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|mem_addr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|mem_addr[26] .is_wysiwyg = "true";
defparam \inst|cpu|mem_addr[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y2_N20
cycloneive_lcell_comb \inst|cpu|mem_addr[27]~80 (
// Equation(s):
// \inst|cpu|mem_addr[27]~80_combout  = (\inst|cpu|mem_addr [27] & (\inst|cpu|mem_addr[26]~79  $ (GND))) # (!\inst|cpu|mem_addr [27] & (!\inst|cpu|mem_addr[26]~79  & VCC))
// \inst|cpu|mem_addr[27]~81  = CARRY((\inst|cpu|mem_addr [27] & !\inst|cpu|mem_addr[26]~79 ))

	.dataa(gnd),
	.datab(\inst|cpu|mem_addr [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|mem_addr[26]~79 ),
	.combout(\inst|cpu|mem_addr[27]~80_combout ),
	.cout(\inst|cpu|mem_addr[27]~81 ));
// synopsys translate_off
defparam \inst|cpu|mem_addr[27]~80 .lut_mask = 16'hC30C;
defparam \inst|cpu|mem_addr[27]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y2_N21
dffeas \inst|cpu|mem_addr[27] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|cpu|mem_addr[27]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|mem_addr[19]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|mem_addr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|mem_addr[27] .is_wysiwyg = "true";
defparam \inst|cpu|mem_addr[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y2_N24
cycloneive_lcell_comb \inst|cpu|mem_addr[29]~84 (
// Equation(s):
// \inst|cpu|mem_addr[29]~84_combout  = (\inst|cpu|mem_addr [29] & (\inst|cpu|mem_addr[28]~83  $ (GND))) # (!\inst|cpu|mem_addr [29] & (!\inst|cpu|mem_addr[28]~83  & VCC))
// \inst|cpu|mem_addr[29]~85  = CARRY((\inst|cpu|mem_addr [29] & !\inst|cpu|mem_addr[28]~83 ))

	.dataa(gnd),
	.datab(\inst|cpu|mem_addr [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|cpu|mem_addr[28]~83 ),
	.combout(\inst|cpu|mem_addr[29]~84_combout ),
	.cout(\inst|cpu|mem_addr[29]~85 ));
// synopsys translate_off
defparam \inst|cpu|mem_addr[29]~84 .lut_mask = 16'hC30C;
defparam \inst|cpu|mem_addr[29]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y2_N25
dffeas \inst|cpu|mem_addr[29] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|cpu|mem_addr[29]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|mem_addr[19]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|mem_addr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|mem_addr[29] .is_wysiwyg = "true";
defparam \inst|cpu|mem_addr[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y2_N28
cycloneive_lcell_comb \inst|cpu|mem_addr[31]~88 (
// Equation(s):
// \inst|cpu|mem_addr[31]~88_combout  = \inst|cpu|mem_addr[30]~87  $ (!\inst|cpu|mem_addr [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|mem_addr [31]),
	.cin(\inst|cpu|mem_addr[30]~87 ),
	.combout(\inst|cpu|mem_addr[31]~88_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|mem_addr[31]~88 .lut_mask = 16'hF00F;
defparam \inst|cpu|mem_addr[31]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y2_N29
dffeas \inst|cpu|mem_addr[31] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|cpu|mem_addr[31]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|mem_addr[19]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|mem_addr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|mem_addr[31] .is_wysiwyg = "true";
defparam \inst|cpu|mem_addr[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N8
cycloneive_lcell_comb \inst|io_ctrl|Mux50~0 (
// Equation(s):
// \inst|io_ctrl|Mux50~0_combout  = (\inst|io_ctrl|state [2] & (!\inst|io_ctrl|state [0] & ((\inst|cpu|mem_addr [31])))) # (!\inst|io_ctrl|state [2] & (((\inst|cpu|mem_addr [15]))))

	.dataa(\inst|io_ctrl|state [0]),
	.datab(\inst|cpu|mem_addr [15]),
	.datac(\inst|io_ctrl|state [2]),
	.datad(\inst|cpu|mem_addr [31]),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux50~0 .lut_mask = 16'h5C0C;
defparam \inst|io_ctrl|Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N0
cycloneive_lcell_comb \inst|io_ctrl|Mux35~0 (
// Equation(s):
// \inst|io_ctrl|Mux35~0_combout  = (\inst|io_ctrl|state [2]) # ((\inst|cpu|mem_write~q  & (!\inst|io_ctrl|state [0] & !\inst|cpu|mem_read~q )))

	.dataa(\inst|io_ctrl|state [2]),
	.datab(\inst|cpu|mem_write~q ),
	.datac(\inst|io_ctrl|state [0]),
	.datad(\inst|cpu|mem_read~q ),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux35~0 .lut_mask = 16'hAAAE;
defparam \inst|io_ctrl|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N4
cycloneive_lcell_comb \inst|io_ctrl|Mux35~1 (
// Equation(s):
// \inst|io_ctrl|Mux35~1_combout  = (\inst|io_ctrl|Mux35~0_combout  & !\inst|io_ctrl|state [1])

	.dataa(gnd),
	.datab(\inst|io_ctrl|Mux35~0_combout ),
	.datac(gnd),
	.datad(\inst|io_ctrl|state [1]),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux35~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux35~1 .lut_mask = 16'h00CC;
defparam \inst|io_ctrl|Mux35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \inst|io_ctrl|Mux35~1clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|io_ctrl|Mux35~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|io_ctrl|Mux35~1clkctrl_outclk ));
// synopsys translate_off
defparam \inst|io_ctrl|Mux35~1clkctrl .clock_type = "global clock";
defparam \inst|io_ctrl|Mux35~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N12
cycloneive_lcell_comb \inst|io_ctrl|write_data_next[15] (
// Equation(s):
// \inst|io_ctrl|write_data_next [15] = (GLOBAL(\inst|io_ctrl|Mux35~1clkctrl_outclk ) & ((\inst|io_ctrl|Mux50~0_combout ))) # (!GLOBAL(\inst|io_ctrl|Mux35~1clkctrl_outclk ) & (\inst|io_ctrl|write_data_next [15]))

	.dataa(\inst|io_ctrl|write_data_next [15]),
	.datab(gnd),
	.datac(\inst|io_ctrl|Mux50~0_combout ),
	.datad(\inst|io_ctrl|Mux35~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|io_ctrl|write_data_next [15]),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|write_data_next[15] .lut_mask = 16'hF0AA;
defparam \inst|io_ctrl|write_data_next[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N13
dffeas \inst|io_ctrl|write_data[15] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|io_ctrl|write_data_next [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|io_ctrl|write_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|io_ctrl|write_data[15] .is_wysiwyg = "true";
defparam \inst|io_ctrl|write_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y2_N4
cycloneive_lcell_comb \inst|io_ctrl|Mux49~0 (
// Equation(s):
// \inst|io_ctrl|Mux49~0_combout  = (\inst|io_ctrl|state [2] & (\inst|cpu|mem_addr [30] & (!\inst|io_ctrl|state [0]))) # (!\inst|io_ctrl|state [2] & (((\inst|cpu|mem_addr [14]))))

	.dataa(\inst|cpu|mem_addr [30]),
	.datab(\inst|io_ctrl|state [0]),
	.datac(\inst|cpu|mem_addr [14]),
	.datad(\inst|io_ctrl|state [2]),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux49~0 .lut_mask = 16'h22F0;
defparam \inst|io_ctrl|Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y2_N28
cycloneive_lcell_comb \inst|io_ctrl|write_data_next[14] (
// Equation(s):
// \inst|io_ctrl|write_data_next [14] = (GLOBAL(\inst|io_ctrl|Mux35~1clkctrl_outclk ) & ((\inst|io_ctrl|Mux49~0_combout ))) # (!GLOBAL(\inst|io_ctrl|Mux35~1clkctrl_outclk ) & (\inst|io_ctrl|write_data_next [14]))

	.dataa(gnd),
	.datab(\inst|io_ctrl|write_data_next [14]),
	.datac(\inst|io_ctrl|Mux49~0_combout ),
	.datad(\inst|io_ctrl|Mux35~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|io_ctrl|write_data_next [14]),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|write_data_next[14] .lut_mask = 16'hF0CC;
defparam \inst|io_ctrl|write_data_next[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y2_N29
dffeas \inst|io_ctrl|write_data[14] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|io_ctrl|write_data_next [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|io_ctrl|write_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|io_ctrl|write_data[14] .is_wysiwyg = "true";
defparam \inst|io_ctrl|write_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y2_N26
cycloneive_lcell_comb \inst|io_ctrl|Mux48~0 (
// Equation(s):
// \inst|io_ctrl|Mux48~0_combout  = (\inst|io_ctrl|state [2] & (!\inst|io_ctrl|state [0] & (\inst|cpu|mem_addr [29]))) # (!\inst|io_ctrl|state [2] & (((\inst|cpu|mem_addr [13]))))

	.dataa(\inst|io_ctrl|state [0]),
	.datab(\inst|cpu|mem_addr [29]),
	.datac(\inst|io_ctrl|state [2]),
	.datad(\inst|cpu|mem_addr [13]),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux48~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux48~0 .lut_mask = 16'h4F40;
defparam \inst|io_ctrl|Mux48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y2_N30
cycloneive_lcell_comb \inst|io_ctrl|write_data_next[13] (
// Equation(s):
// \inst|io_ctrl|write_data_next [13] = (GLOBAL(\inst|io_ctrl|Mux35~1clkctrl_outclk ) & ((\inst|io_ctrl|Mux48~0_combout ))) # (!GLOBAL(\inst|io_ctrl|Mux35~1clkctrl_outclk ) & (\inst|io_ctrl|write_data_next [13]))

	.dataa(\inst|io_ctrl|write_data_next [13]),
	.datab(gnd),
	.datac(\inst|io_ctrl|Mux35~1clkctrl_outclk ),
	.datad(\inst|io_ctrl|Mux48~0_combout ),
	.cin(gnd),
	.combout(\inst|io_ctrl|write_data_next [13]),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|write_data_next[13] .lut_mask = 16'hFA0A;
defparam \inst|io_ctrl|write_data_next[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y2_N31
dffeas \inst|io_ctrl|write_data[13] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|io_ctrl|write_data_next [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|io_ctrl|write_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|io_ctrl|write_data[13] .is_wysiwyg = "true";
defparam \inst|io_ctrl|write_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N8
cycloneive_lcell_comb \inst|io_ctrl|Mux47~0 (
// Equation(s):
// \inst|io_ctrl|Mux47~0_combout  = (\inst|io_ctrl|state [2] & (\inst|cpu|mem_addr [28] & (!\inst|io_ctrl|state [0]))) # (!\inst|io_ctrl|state [2] & (((\inst|cpu|mem_addr [12]))))

	.dataa(\inst|cpu|mem_addr [28]),
	.datab(\inst|io_ctrl|state [0]),
	.datac(\inst|cpu|mem_addr [12]),
	.datad(\inst|io_ctrl|state [2]),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux47~0 .lut_mask = 16'h22F0;
defparam \inst|io_ctrl|Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N12
cycloneive_lcell_comb \inst|io_ctrl|write_data_next[12] (
// Equation(s):
// \inst|io_ctrl|write_data_next [12] = (GLOBAL(\inst|io_ctrl|Mux35~1clkctrl_outclk ) & ((\inst|io_ctrl|Mux47~0_combout ))) # (!GLOBAL(\inst|io_ctrl|Mux35~1clkctrl_outclk ) & (\inst|io_ctrl|write_data_next [12]))

	.dataa(\inst|io_ctrl|write_data_next [12]),
	.datab(gnd),
	.datac(\inst|io_ctrl|Mux47~0_combout ),
	.datad(\inst|io_ctrl|Mux35~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|io_ctrl|write_data_next [12]),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|write_data_next[12] .lut_mask = 16'hF0AA;
defparam \inst|io_ctrl|write_data_next[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y2_N13
dffeas \inst|io_ctrl|write_data[12] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|io_ctrl|write_data_next [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|io_ctrl|write_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|io_ctrl|write_data[12] .is_wysiwyg = "true";
defparam \inst|io_ctrl|write_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N6
cycloneive_lcell_comb \inst|io_ctrl|Mux46~0 (
// Equation(s):
// \inst|io_ctrl|Mux46~0_combout  = (\inst|io_ctrl|state [2] & (!\inst|io_ctrl|state [0] & (\inst|cpu|mem_addr [27]))) # (!\inst|io_ctrl|state [2] & (((\inst|cpu|mem_addr [11]))))

	.dataa(\inst|io_ctrl|state [0]),
	.datab(\inst|io_ctrl|state [2]),
	.datac(\inst|cpu|mem_addr [27]),
	.datad(\inst|cpu|mem_addr [11]),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux46~0 .lut_mask = 16'h7340;
defparam \inst|io_ctrl|Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N12
cycloneive_lcell_comb \inst|io_ctrl|write_data_next[11] (
// Equation(s):
// \inst|io_ctrl|write_data_next [11] = (GLOBAL(\inst|io_ctrl|Mux35~1clkctrl_outclk ) & ((\inst|io_ctrl|Mux46~0_combout ))) # (!GLOBAL(\inst|io_ctrl|Mux35~1clkctrl_outclk ) & (\inst|io_ctrl|write_data_next [11]))

	.dataa(\inst|io_ctrl|write_data_next [11]),
	.datab(gnd),
	.datac(\inst|io_ctrl|Mux35~1clkctrl_outclk ),
	.datad(\inst|io_ctrl|Mux46~0_combout ),
	.cin(gnd),
	.combout(\inst|io_ctrl|write_data_next [11]),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|write_data_next[11] .lut_mask = 16'hFA0A;
defparam \inst|io_ctrl|write_data_next[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N13
dffeas \inst|io_ctrl|write_data[11] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|io_ctrl|write_data_next [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|io_ctrl|write_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|io_ctrl|write_data[11] .is_wysiwyg = "true";
defparam \inst|io_ctrl|write_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N22
cycloneive_lcell_comb \inst|io_ctrl|Mux45~0 (
// Equation(s):
// \inst|io_ctrl|Mux45~0_combout  = (\inst|io_ctrl|state [2] & (((!\inst|io_ctrl|state [0] & \inst|cpu|mem_addr [26])))) # (!\inst|io_ctrl|state [2] & (\inst|cpu|mem_addr [10]))

	.dataa(\inst|io_ctrl|state [2]),
	.datab(\inst|cpu|mem_addr [10]),
	.datac(\inst|io_ctrl|state [0]),
	.datad(\inst|cpu|mem_addr [26]),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux45~0 .lut_mask = 16'h4E44;
defparam \inst|io_ctrl|Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N16
cycloneive_lcell_comb \inst|io_ctrl|write_data_next[10] (
// Equation(s):
// \inst|io_ctrl|write_data_next [10] = (GLOBAL(\inst|io_ctrl|Mux35~1clkctrl_outclk ) & ((\inst|io_ctrl|Mux45~0_combout ))) # (!GLOBAL(\inst|io_ctrl|Mux35~1clkctrl_outclk ) & (\inst|io_ctrl|write_data_next [10]))

	.dataa(gnd),
	.datab(\inst|io_ctrl|write_data_next [10]),
	.datac(\inst|io_ctrl|Mux35~1clkctrl_outclk ),
	.datad(\inst|io_ctrl|Mux45~0_combout ),
	.cin(gnd),
	.combout(\inst|io_ctrl|write_data_next [10]),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|write_data_next[10] .lut_mask = 16'hFC0C;
defparam \inst|io_ctrl|write_data_next[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y3_N17
dffeas \inst|io_ctrl|write_data[10] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|io_ctrl|write_data_next [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|io_ctrl|write_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|io_ctrl|write_data[10] .is_wysiwyg = "true";
defparam \inst|io_ctrl|write_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y2_N8
cycloneive_lcell_comb \inst|io_ctrl|Mux44~0 (
// Equation(s):
// \inst|io_ctrl|Mux44~0_combout  = (\inst|io_ctrl|state [2] & (\inst|cpu|mem_addr [25] & (!\inst|io_ctrl|state [0]))) # (!\inst|io_ctrl|state [2] & (((\inst|cpu|mem_addr [9]))))

	.dataa(\inst|cpu|mem_addr [25]),
	.datab(\inst|io_ctrl|state [0]),
	.datac(\inst|cpu|mem_addr [9]),
	.datad(\inst|io_ctrl|state [2]),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux44~0 .lut_mask = 16'h22F0;
defparam \inst|io_ctrl|Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y2_N20
cycloneive_lcell_comb \inst|io_ctrl|write_data_next[9] (
// Equation(s):
// \inst|io_ctrl|write_data_next [9] = (GLOBAL(\inst|io_ctrl|Mux35~1clkctrl_outclk ) & ((\inst|io_ctrl|Mux44~0_combout ))) # (!GLOBAL(\inst|io_ctrl|Mux35~1clkctrl_outclk ) & (\inst|io_ctrl|write_data_next [9]))

	.dataa(gnd),
	.datab(\inst|io_ctrl|write_data_next [9]),
	.datac(\inst|io_ctrl|Mux44~0_combout ),
	.datad(\inst|io_ctrl|Mux35~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|io_ctrl|write_data_next [9]),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|write_data_next[9] .lut_mask = 16'hF0CC;
defparam \inst|io_ctrl|write_data_next[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y2_N21
dffeas \inst|io_ctrl|write_data[9] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|io_ctrl|write_data_next [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|io_ctrl|write_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|io_ctrl|write_data[9] .is_wysiwyg = "true";
defparam \inst|io_ctrl|write_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N30
cycloneive_lcell_comb \inst|io_ctrl|Mux43~0 (
// Equation(s):
// \inst|io_ctrl|Mux43~0_combout  = (\inst|io_ctrl|state [2] & (\inst|cpu|mem_addr [24] & ((!\inst|io_ctrl|state [0])))) # (!\inst|io_ctrl|state [2] & (((\inst|cpu|mem_addr [8]))))

	.dataa(\inst|cpu|mem_addr [24]),
	.datab(\inst|io_ctrl|state [2]),
	.datac(\inst|cpu|mem_addr [8]),
	.datad(\inst|io_ctrl|state [0]),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux43~0 .lut_mask = 16'h30B8;
defparam \inst|io_ctrl|Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N10
cycloneive_lcell_comb \inst|io_ctrl|write_data_next[8] (
// Equation(s):
// \inst|io_ctrl|write_data_next [8] = (GLOBAL(\inst|io_ctrl|Mux35~1clkctrl_outclk ) & ((\inst|io_ctrl|Mux43~0_combout ))) # (!GLOBAL(\inst|io_ctrl|Mux35~1clkctrl_outclk ) & (\inst|io_ctrl|write_data_next [8]))

	.dataa(\inst|io_ctrl|write_data_next [8]),
	.datab(gnd),
	.datac(\inst|io_ctrl|Mux43~0_combout ),
	.datad(\inst|io_ctrl|Mux35~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|io_ctrl|write_data_next [8]),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|write_data_next[8] .lut_mask = 16'hF0AA;
defparam \inst|io_ctrl|write_data_next[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y2_N11
dffeas \inst|io_ctrl|write_data[8] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|io_ctrl|write_data_next [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|io_ctrl|write_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|io_ctrl|write_data[8] .is_wysiwyg = "true";
defparam \inst|io_ctrl|write_data[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N13
dffeas \inst|cpu|mem_addr[7] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|cpu|mem_addr[7]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|mem_addr[19]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|mem_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|mem_addr[7] .is_wysiwyg = "true";
defparam \inst|cpu|mem_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N4
cycloneive_lcell_comb \inst|io_ctrl|Mux42~0 (
// Equation(s):
// \inst|io_ctrl|Mux42~0_combout  = (\inst|io_ctrl|state [2] & (\inst|cpu|mem_addr [23] & (!\inst|io_ctrl|state [0]))) # (!\inst|io_ctrl|state [2] & (((\inst|cpu|mem_addr [7]))))

	.dataa(\inst|cpu|mem_addr [23]),
	.datab(\inst|io_ctrl|state [2]),
	.datac(\inst|io_ctrl|state [0]),
	.datad(\inst|cpu|mem_addr [7]),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux42~0 .lut_mask = 16'h3B08;
defparam \inst|io_ctrl|Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N16
cycloneive_lcell_comb \inst|io_ctrl|write_data_next[7] (
// Equation(s):
// \inst|io_ctrl|write_data_next [7] = (GLOBAL(\inst|io_ctrl|Mux35~1clkctrl_outclk ) & ((\inst|io_ctrl|Mux42~0_combout ))) # (!GLOBAL(\inst|io_ctrl|Mux35~1clkctrl_outclk ) & (\inst|io_ctrl|write_data_next [7]))

	.dataa(gnd),
	.datab(\inst|io_ctrl|write_data_next [7]),
	.datac(\inst|io_ctrl|Mux42~0_combout ),
	.datad(\inst|io_ctrl|Mux35~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|io_ctrl|write_data_next [7]),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|write_data_next[7] .lut_mask = 16'hF0CC;
defparam \inst|io_ctrl|write_data_next[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y2_N17
dffeas \inst|io_ctrl|write_data[7] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|io_ctrl|write_data_next [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|io_ctrl|write_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|io_ctrl|write_data[7] .is_wysiwyg = "true";
defparam \inst|io_ctrl|write_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N11
dffeas \inst|cpu|mem_addr[6] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|cpu|mem_addr[6]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|mem_addr[19]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|mem_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|mem_addr[6] .is_wysiwyg = "true";
defparam \inst|cpu|mem_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N22
cycloneive_lcell_comb \inst|io_ctrl|Mux41~0 (
// Equation(s):
// \inst|io_ctrl|Mux41~0_combout  = (\inst|io_ctrl|state [2] & (\inst|cpu|mem_addr [22] & (!\inst|io_ctrl|state [0]))) # (!\inst|io_ctrl|state [2] & (((\inst|cpu|mem_addr [6]))))

	.dataa(\inst|cpu|mem_addr [22]),
	.datab(\inst|io_ctrl|state [0]),
	.datac(\inst|cpu|mem_addr [6]),
	.datad(\inst|io_ctrl|state [2]),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux41~0 .lut_mask = 16'h22F0;
defparam \inst|io_ctrl|Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N18
cycloneive_lcell_comb \inst|io_ctrl|write_data_next[6] (
// Equation(s):
// \inst|io_ctrl|write_data_next [6] = (GLOBAL(\inst|io_ctrl|Mux35~1clkctrl_outclk ) & ((\inst|io_ctrl|Mux41~0_combout ))) # (!GLOBAL(\inst|io_ctrl|Mux35~1clkctrl_outclk ) & (\inst|io_ctrl|write_data_next [6]))

	.dataa(gnd),
	.datab(\inst|io_ctrl|write_data_next [6]),
	.datac(\inst|io_ctrl|Mux41~0_combout ),
	.datad(\inst|io_ctrl|Mux35~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|io_ctrl|write_data_next [6]),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|write_data_next[6] .lut_mask = 16'hF0CC;
defparam \inst|io_ctrl|write_data_next[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y2_N19
dffeas \inst|io_ctrl|write_data[6] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|io_ctrl|write_data_next [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|io_ctrl|write_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|io_ctrl|write_data[6] .is_wysiwyg = "true";
defparam \inst|io_ctrl|write_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N26
cycloneive_lcell_comb \inst|io_ctrl|Mux40~0 (
// Equation(s):
// \inst|io_ctrl|Mux40~0_combout  = (\inst|io_ctrl|state [2] & (((!\inst|io_ctrl|state [0] & \inst|cpu|mem_addr [21])))) # (!\inst|io_ctrl|state [2] & (\inst|cpu|mem_addr [5]))

	.dataa(\inst|cpu|mem_addr [5]),
	.datab(\inst|io_ctrl|state [2]),
	.datac(\inst|io_ctrl|state [0]),
	.datad(\inst|cpu|mem_addr [21]),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux40~0 .lut_mask = 16'h2E22;
defparam \inst|io_ctrl|Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N30
cycloneive_lcell_comb \inst|io_ctrl|write_data_next[5] (
// Equation(s):
// \inst|io_ctrl|write_data_next [5] = (GLOBAL(\inst|io_ctrl|Mux35~1clkctrl_outclk ) & ((\inst|io_ctrl|Mux40~0_combout ))) # (!GLOBAL(\inst|io_ctrl|Mux35~1clkctrl_outclk ) & (\inst|io_ctrl|write_data_next [5]))

	.dataa(\inst|io_ctrl|write_data_next [5]),
	.datab(gnd),
	.datac(\inst|io_ctrl|Mux35~1clkctrl_outclk ),
	.datad(\inst|io_ctrl|Mux40~0_combout ),
	.cin(gnd),
	.combout(\inst|io_ctrl|write_data_next [5]),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|write_data_next[5] .lut_mask = 16'hFA0A;
defparam \inst|io_ctrl|write_data_next[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N31
dffeas \inst|io_ctrl|write_data[5] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|io_ctrl|write_data_next [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|io_ctrl|write_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|io_ctrl|write_data[5] .is_wysiwyg = "true";
defparam \inst|io_ctrl|write_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N7
dffeas \inst|cpu|mem_addr[4] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|cpu|mem_addr[4]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|mem_addr[19]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|mem_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|mem_addr[4] .is_wysiwyg = "true";
defparam \inst|cpu|mem_addr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y2_N7
dffeas \inst|cpu|mem_addr[20] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|cpu|mem_addr[20]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|mem_addr[19]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|mem_addr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|mem_addr[20] .is_wysiwyg = "true";
defparam \inst|cpu|mem_addr[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N4
cycloneive_lcell_comb \inst|io_ctrl|Mux39~0 (
// Equation(s):
// \inst|io_ctrl|Mux39~0_combout  = (\inst|io_ctrl|state [2] & (!\inst|io_ctrl|state [0] & ((\inst|cpu|mem_addr [20])))) # (!\inst|io_ctrl|state [2] & (((\inst|cpu|mem_addr [4]))))

	.dataa(\inst|io_ctrl|state [0]),
	.datab(\inst|cpu|mem_addr [4]),
	.datac(\inst|io_ctrl|state [2]),
	.datad(\inst|cpu|mem_addr [20]),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux39~0 .lut_mask = 16'h5C0C;
defparam \inst|io_ctrl|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N16
cycloneive_lcell_comb \inst|io_ctrl|write_data_next[4] (
// Equation(s):
// \inst|io_ctrl|write_data_next [4] = (GLOBAL(\inst|io_ctrl|Mux35~1clkctrl_outclk ) & ((\inst|io_ctrl|Mux39~0_combout ))) # (!GLOBAL(\inst|io_ctrl|Mux35~1clkctrl_outclk ) & (\inst|io_ctrl|write_data_next [4]))

	.dataa(gnd),
	.datab(\inst|io_ctrl|write_data_next [4]),
	.datac(\inst|io_ctrl|Mux39~0_combout ),
	.datad(\inst|io_ctrl|Mux35~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|io_ctrl|write_data_next [4]),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|write_data_next[4] .lut_mask = 16'hF0CC;
defparam \inst|io_ctrl|write_data_next[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N17
dffeas \inst|io_ctrl|write_data[4] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|io_ctrl|write_data_next [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|io_ctrl|write_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|io_ctrl|write_data[4] .is_wysiwyg = "true";
defparam \inst|io_ctrl|write_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N8
cycloneive_lcell_comb \inst|cpu|mem_addr[19]~feeder (
// Equation(s):
// \inst|cpu|mem_addr[19]~feeder_combout  = \inst|cpu|mem_addr[19]~62_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|cpu|mem_addr[19]~62_combout ),
	.cin(gnd),
	.combout(\inst|cpu|mem_addr[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|mem_addr[19]~feeder .lut_mask = 16'hFF00;
defparam \inst|cpu|mem_addr[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N9
dffeas \inst|cpu|mem_addr[19] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|cpu|mem_addr[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|cpu|mem_addr[19]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|mem_addr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|mem_addr[19] .is_wysiwyg = "true";
defparam \inst|cpu|mem_addr[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N18
cycloneive_lcell_comb \inst|io_ctrl|Mux38~0 (
// Equation(s):
// \inst|io_ctrl|Mux38~0_combout  = (\inst|io_ctrl|state [2] & (((!\inst|io_ctrl|state [0] & \inst|cpu|mem_addr [19])))) # (!\inst|io_ctrl|state [2] & (\inst|cpu|mem_addr [3]))

	.dataa(\inst|io_ctrl|state [2]),
	.datab(\inst|cpu|mem_addr [3]),
	.datac(\inst|io_ctrl|state [0]),
	.datad(\inst|cpu|mem_addr [19]),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux38~0 .lut_mask = 16'h4E44;
defparam \inst|io_ctrl|Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N22
cycloneive_lcell_comb \inst|io_ctrl|write_data_next[3] (
// Equation(s):
// \inst|io_ctrl|write_data_next [3] = (GLOBAL(\inst|io_ctrl|Mux35~1clkctrl_outclk ) & ((\inst|io_ctrl|Mux38~0_combout ))) # (!GLOBAL(\inst|io_ctrl|Mux35~1clkctrl_outclk ) & (\inst|io_ctrl|write_data_next [3]))

	.dataa(\inst|io_ctrl|write_data_next [3]),
	.datab(gnd),
	.datac(\inst|io_ctrl|Mux35~1clkctrl_outclk ),
	.datad(\inst|io_ctrl|Mux38~0_combout ),
	.cin(gnd),
	.combout(\inst|io_ctrl|write_data_next [3]),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|write_data_next[3] .lut_mask = 16'hFA0A;
defparam \inst|io_ctrl|write_data_next[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N23
dffeas \inst|io_ctrl|write_data[3] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|io_ctrl|write_data_next [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|io_ctrl|write_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|io_ctrl|write_data[3] .is_wysiwyg = "true";
defparam \inst|io_ctrl|write_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N2
cycloneive_lcell_comb \inst|cpu|mem_addr[2]~65 (
// Equation(s):
// \inst|cpu|mem_addr[2]~65_combout  = \inst|cpu|mem_addr [2] $ (((\inst|cpu|state [0] & (\inst|io_ctrl|mem_ack~q  & \inst|cpu|state [1]))))

	.dataa(\inst|cpu|state [0]),
	.datab(\inst|io_ctrl|mem_ack~q ),
	.datac(\inst|cpu|mem_addr [2]),
	.datad(\inst|cpu|state [1]),
	.cin(gnd),
	.combout(\inst|cpu|mem_addr[2]~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst|cpu|mem_addr[2]~65 .lut_mask = 16'h78F0;
defparam \inst|cpu|mem_addr[2]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N3
dffeas \inst|cpu|mem_addr[2] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|cpu|mem_addr[2]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|mem_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|mem_addr[2] .is_wysiwyg = "true";
defparam \inst|cpu|mem_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N8
cycloneive_lcell_comb \inst|io_ctrl|Mux37~0 (
// Equation(s):
// \inst|io_ctrl|Mux37~0_combout  = (\inst|io_ctrl|state [2] & (!\inst|io_ctrl|state [0] & (\inst|cpu|mem_addr [18]))) # (!\inst|io_ctrl|state [2] & (((\inst|cpu|mem_addr [2]))))

	.dataa(\inst|io_ctrl|state [0]),
	.datab(\inst|cpu|mem_addr [18]),
	.datac(\inst|io_ctrl|state [2]),
	.datad(\inst|cpu|mem_addr [2]),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux37~0 .lut_mask = 16'h4F40;
defparam \inst|io_ctrl|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y3_N0
cycloneive_lcell_comb \inst|io_ctrl|write_data_next[2] (
// Equation(s):
// \inst|io_ctrl|write_data_next [2] = (GLOBAL(\inst|io_ctrl|Mux35~1clkctrl_outclk ) & (\inst|io_ctrl|Mux37~0_combout )) # (!GLOBAL(\inst|io_ctrl|Mux35~1clkctrl_outclk ) & ((\inst|io_ctrl|write_data_next [2])))

	.dataa(gnd),
	.datab(\inst|io_ctrl|Mux37~0_combout ),
	.datac(\inst|io_ctrl|Mux35~1clkctrl_outclk ),
	.datad(\inst|io_ctrl|write_data_next [2]),
	.cin(gnd),
	.combout(\inst|io_ctrl|write_data_next [2]),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|write_data_next[2] .lut_mask = 16'hCFC0;
defparam \inst|io_ctrl|write_data_next[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y3_N1
dffeas \inst|io_ctrl|write_data[2] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|io_ctrl|write_data_next [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|io_ctrl|write_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|io_ctrl|write_data[2] .is_wysiwyg = "true";
defparam \inst|io_ctrl|write_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y3_N2
cycloneive_lcell_comb \inst|io_ctrl|write_data_next[1] (
// Equation(s):
// \inst|io_ctrl|write_data_next [1] = (GLOBAL(\inst|io_ctrl|Mux35~1clkctrl_outclk ) & (\inst|io_ctrl|Mux36~0_combout )) # (!GLOBAL(\inst|io_ctrl|Mux35~1clkctrl_outclk ) & ((\inst|io_ctrl|write_data_next [1])))

	.dataa(\inst|io_ctrl|Mux36~0_combout ),
	.datab(gnd),
	.datac(\inst|io_ctrl|Mux35~1clkctrl_outclk ),
	.datad(\inst|io_ctrl|write_data_next [1]),
	.cin(gnd),
	.combout(\inst|io_ctrl|write_data_next [1]),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|write_data_next[1] .lut_mask = 16'hAFA0;
defparam \inst|io_ctrl|write_data_next[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y3_N3
dffeas \inst|io_ctrl|write_data[1] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|io_ctrl|write_data_next [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|io_ctrl|write_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|io_ctrl|write_data[1] .is_wysiwyg = "true";
defparam \inst|io_ctrl|write_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y2_N22
cycloneive_lcell_comb \inst|io_ctrl|Mux34~0 (
// Equation(s):
// \inst|io_ctrl|Mux34~0_combout  = (\inst|io_ctrl|state [2] & (!\inst|io_ctrl|state [0] & \inst|cpu|mem_addr [16]))

	.dataa(\inst|io_ctrl|state [2]),
	.datab(\inst|io_ctrl|state [0]),
	.datac(\inst|cpu|mem_addr [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux34~0 .lut_mask = 16'h2020;
defparam \inst|io_ctrl|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y2_N18
cycloneive_lcell_comb \inst|io_ctrl|write_data_next[0] (
// Equation(s):
// \inst|io_ctrl|write_data_next [0] = (GLOBAL(\inst|io_ctrl|Mux35~1clkctrl_outclk ) & ((\inst|io_ctrl|Mux34~0_combout ))) # (!GLOBAL(\inst|io_ctrl|Mux35~1clkctrl_outclk ) & (\inst|io_ctrl|write_data_next [0]))

	.dataa(gnd),
	.datab(\inst|io_ctrl|write_data_next [0]),
	.datac(\inst|io_ctrl|Mux34~0_combout ),
	.datad(\inst|io_ctrl|Mux35~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|io_ctrl|write_data_next [0]),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|write_data_next[0] .lut_mask = 16'hF0CC;
defparam \inst|io_ctrl|write_data_next[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y2_N19
dffeas \inst|io_ctrl|write_data[0] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|io_ctrl|write_data_next [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|io_ctrl|write_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|io_ctrl|write_data[0] .is_wysiwyg = "true";
defparam \inst|io_ctrl|write_data[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
cycloneive_io_ibuf \sram_dq[7]~input (
	.i(sram_dq[7]),
	.ibar(gnd),
	.o(\sram_dq[7]~input_o ));
// synopsys translate_off
defparam \sram_dq[7]~input .bus_hold = "false";
defparam \sram_dq[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N12
cycloneive_lcell_comb \inst|io_ctrl|Mux8~0 (
// Equation(s):
// \inst|io_ctrl|Mux8~0_combout  = (\inst|io_ctrl|state [1] & \sram_dq[7]~input_o )

	.dataa(gnd),
	.datab(\inst|io_ctrl|state [1]),
	.datac(gnd),
	.datad(\sram_dq[7]~input_o ),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux8~0 .lut_mask = 16'hCC00;
defparam \inst|io_ctrl|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N14
cycloneive_lcell_comb \inst|io_ctrl|Decoder0~0 (
// Equation(s):
// \inst|io_ctrl|Decoder0~0_combout  = (!\inst|io_ctrl|state [2] & !\inst|io_ctrl|state [0])

	.dataa(\inst|io_ctrl|state [2]),
	.datab(gnd),
	.datac(\inst|io_ctrl|state [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|io_ctrl|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Decoder0~0 .lut_mask = 16'h0505;
defparam \inst|io_ctrl|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \inst|io_ctrl|Decoder0~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|io_ctrl|Decoder0~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|io_ctrl|Decoder0~0clkctrl_outclk ));
// synopsys translate_off
defparam \inst|io_ctrl|Decoder0~0clkctrl .clock_type = "global clock";
defparam \inst|io_ctrl|Decoder0~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N22
cycloneive_lcell_comb \inst|io_ctrl|read_data_next[7] (
// Equation(s):
// \inst|io_ctrl|read_data_next [7] = (GLOBAL(\inst|io_ctrl|Decoder0~0clkctrl_outclk ) & ((\inst|io_ctrl|Mux8~0_combout ))) # (!GLOBAL(\inst|io_ctrl|Decoder0~0clkctrl_outclk ) & (\inst|io_ctrl|read_data_next [7]))

	.dataa(\inst|io_ctrl|read_data_next [7]),
	.datab(gnd),
	.datac(\inst|io_ctrl|Mux8~0_combout ),
	.datad(\inst|io_ctrl|Decoder0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|io_ctrl|read_data_next [7]),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|read_data_next[7] .lut_mask = 16'hF0AA;
defparam \inst|io_ctrl|read_data_next[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N13
dffeas \inst|io_ctrl|mem_read_data[7] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|io_ctrl|read_data_next [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|io_ctrl|mem_read_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|io_ctrl|mem_read_data[7] .is_wysiwyg = "true";
defparam \inst|io_ctrl|mem_read_data[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \sram_dq[6]~input (
	.i(sram_dq[6]),
	.ibar(gnd),
	.o(\sram_dq[6]~input_o ));
// synopsys translate_off
defparam \sram_dq[6]~input .bus_hold = "false";
defparam \sram_dq[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N2
cycloneive_lcell_comb \inst|io_ctrl|Mux7~0 (
// Equation(s):
// \inst|io_ctrl|Mux7~0_combout  = (\inst|io_ctrl|state [1] & \sram_dq[6]~input_o )

	.dataa(gnd),
	.datab(\inst|io_ctrl|state [1]),
	.datac(gnd),
	.datad(\sram_dq[6]~input_o ),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux7~0 .lut_mask = 16'hCC00;
defparam \inst|io_ctrl|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N4
cycloneive_lcell_comb \inst|io_ctrl|read_data_next[6] (
// Equation(s):
// \inst|io_ctrl|read_data_next [6] = (GLOBAL(\inst|io_ctrl|Decoder0~0clkctrl_outclk ) & (\inst|io_ctrl|Mux7~0_combout )) # (!GLOBAL(\inst|io_ctrl|Decoder0~0clkctrl_outclk ) & ((\inst|io_ctrl|read_data_next [6])))

	.dataa(gnd),
	.datab(\inst|io_ctrl|Mux7~0_combout ),
	.datac(\inst|io_ctrl|read_data_next [6]),
	.datad(\inst|io_ctrl|Decoder0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|io_ctrl|read_data_next [6]),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|read_data_next[6] .lut_mask = 16'hCCF0;
defparam \inst|io_ctrl|read_data_next[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N3
dffeas \inst|io_ctrl|mem_read_data[6] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|io_ctrl|read_data_next [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|io_ctrl|mem_read_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|io_ctrl|mem_read_data[6] .is_wysiwyg = "true";
defparam \inst|io_ctrl|mem_read_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N26
cycloneive_lcell_comb \inst|io_ctrl|read_data_next[5] (
// Equation(s):
// \inst|io_ctrl|read_data_next [5] = (GLOBAL(\inst|io_ctrl|Decoder0~0clkctrl_outclk ) & (\inst|io_ctrl|Mux6~0_combout )) # (!GLOBAL(\inst|io_ctrl|Decoder0~0clkctrl_outclk ) & ((\inst|io_ctrl|read_data_next [5])))

	.dataa(\inst|io_ctrl|Mux6~0_combout ),
	.datab(gnd),
	.datac(\inst|io_ctrl|read_data_next [5]),
	.datad(\inst|io_ctrl|Decoder0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|io_ctrl|read_data_next [5]),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|read_data_next[5] .lut_mask = 16'hAAF0;
defparam \inst|io_ctrl|read_data_next[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N25
dffeas \inst|io_ctrl|mem_read_data[5] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|io_ctrl|read_data_next [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|io_ctrl|mem_read_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|io_ctrl|mem_read_data[5] .is_wysiwyg = "true";
defparam \inst|io_ctrl|mem_read_data[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \sram_dq[4]~input (
	.i(sram_dq[4]),
	.ibar(gnd),
	.o(\sram_dq[4]~input_o ));
// synopsys translate_off
defparam \sram_dq[4]~input .bus_hold = "false";
defparam \sram_dq[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N6
cycloneive_lcell_comb \inst|io_ctrl|Mux0~0 (
// Equation(s):
// \inst|io_ctrl|Mux0~0_combout  = (\inst|io_ctrl|state [1] & \sram_dq[4]~input_o )

	.dataa(gnd),
	.datab(\inst|io_ctrl|state [1]),
	.datac(gnd),
	.datad(\sram_dq[4]~input_o ),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux0~0 .lut_mask = 16'hCC00;
defparam \inst|io_ctrl|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N8
cycloneive_lcell_comb \inst|io_ctrl|read_data_next[4] (
// Equation(s):
// \inst|io_ctrl|read_data_next [4] = (GLOBAL(\inst|io_ctrl|Decoder0~0clkctrl_outclk ) & (\inst|io_ctrl|Mux0~0_combout )) # (!GLOBAL(\inst|io_ctrl|Decoder0~0clkctrl_outclk ) & ((\inst|io_ctrl|read_data_next [4])))

	.dataa(gnd),
	.datab(\inst|io_ctrl|Mux0~0_combout ),
	.datac(\inst|io_ctrl|read_data_next [4]),
	.datad(\inst|io_ctrl|Decoder0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|io_ctrl|read_data_next [4]),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|read_data_next[4] .lut_mask = 16'hCCF0;
defparam \inst|io_ctrl|read_data_next[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N7
dffeas \inst|io_ctrl|mem_read_data[4] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|io_ctrl|read_data_next [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|io_ctrl|mem_read_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|io_ctrl|mem_read_data[4] .is_wysiwyg = "true";
defparam \inst|io_ctrl|mem_read_data[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneive_io_ibuf \sram_dq[3]~input (
	.i(sram_dq[3]),
	.ibar(gnd),
	.o(\sram_dq[3]~input_o ));
// synopsys translate_off
defparam \sram_dq[3]~input .bus_hold = "false";
defparam \sram_dq[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N0
cycloneive_lcell_comb \inst|io_ctrl|Mux1~0 (
// Equation(s):
// \inst|io_ctrl|Mux1~0_combout  = (\inst|io_ctrl|state [1] & \sram_dq[3]~input_o )

	.dataa(gnd),
	.datab(\inst|io_ctrl|state [1]),
	.datac(gnd),
	.datad(\sram_dq[3]~input_o ),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux1~0 .lut_mask = 16'hCC00;
defparam \inst|io_ctrl|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N14
cycloneive_lcell_comb \inst|io_ctrl|read_data_next[3] (
// Equation(s):
// \inst|io_ctrl|read_data_next [3] = (GLOBAL(\inst|io_ctrl|Decoder0~0clkctrl_outclk ) & ((\inst|io_ctrl|Mux1~0_combout ))) # (!GLOBAL(\inst|io_ctrl|Decoder0~0clkctrl_outclk ) & (\inst|io_ctrl|read_data_next [3]))

	.dataa(gnd),
	.datab(\inst|io_ctrl|read_data_next [3]),
	.datac(\inst|io_ctrl|Mux1~0_combout ),
	.datad(\inst|io_ctrl|Decoder0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|io_ctrl|read_data_next [3]),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|read_data_next[3] .lut_mask = 16'hF0CC;
defparam \inst|io_ctrl|read_data_next[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N1
dffeas \inst|io_ctrl|mem_read_data[3] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|io_ctrl|read_data_next [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|io_ctrl|mem_read_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|io_ctrl|mem_read_data[3] .is_wysiwyg = "true";
defparam \inst|io_ctrl|mem_read_data[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \sram_dq[2]~input (
	.i(sram_dq[2]),
	.ibar(gnd),
	.o(\sram_dq[2]~input_o ));
// synopsys translate_off
defparam \sram_dq[2]~input .bus_hold = "false";
defparam \sram_dq[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N18
cycloneive_lcell_comb \inst|io_ctrl|Mux3~0 (
// Equation(s):
// \inst|io_ctrl|Mux3~0_combout  = (\inst|io_ctrl|state [1] & \sram_dq[2]~input_o )

	.dataa(gnd),
	.datab(\inst|io_ctrl|state [1]),
	.datac(gnd),
	.datad(\sram_dq[2]~input_o ),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux3~0 .lut_mask = 16'hCC00;
defparam \inst|io_ctrl|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N28
cycloneive_lcell_comb \inst|io_ctrl|read_data_next[2] (
// Equation(s):
// \inst|io_ctrl|read_data_next [2] = (GLOBAL(\inst|io_ctrl|Decoder0~0clkctrl_outclk ) & ((\inst|io_ctrl|Mux3~0_combout ))) # (!GLOBAL(\inst|io_ctrl|Decoder0~0clkctrl_outclk ) & (\inst|io_ctrl|read_data_next [2]))

	.dataa(gnd),
	.datab(\inst|io_ctrl|read_data_next [2]),
	.datac(\inst|io_ctrl|Mux3~0_combout ),
	.datad(\inst|io_ctrl|Decoder0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|io_ctrl|read_data_next [2]),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|read_data_next[2] .lut_mask = 16'hF0CC;
defparam \inst|io_ctrl|read_data_next[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N19
dffeas \inst|io_ctrl|mem_read_data[2] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|io_ctrl|read_data_next [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|io_ctrl|mem_read_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|io_ctrl|mem_read_data[2] .is_wysiwyg = "true";
defparam \inst|io_ctrl|mem_read_data[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \sram_dq[1]~input (
	.i(sram_dq[1]),
	.ibar(gnd),
	.o(\sram_dq[1]~input_o ));
// synopsys translate_off
defparam \sram_dq[1]~input .bus_hold = "false";
defparam \sram_dq[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N2
cycloneive_lcell_comb \inst|io_ctrl|Mux4~0 (
// Equation(s):
// \inst|io_ctrl|Mux4~0_combout  = (\inst|io_ctrl|state [1] & \sram_dq[1]~input_o )

	.dataa(gnd),
	.datab(\inst|io_ctrl|state [1]),
	.datac(gnd),
	.datad(\sram_dq[1]~input_o ),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux4~0 .lut_mask = 16'hCC00;
defparam \inst|io_ctrl|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N4
cycloneive_lcell_comb \inst|io_ctrl|read_data_next[1] (
// Equation(s):
// \inst|io_ctrl|read_data_next [1] = (GLOBAL(\inst|io_ctrl|Decoder0~0clkctrl_outclk ) & ((\inst|io_ctrl|Mux4~0_combout ))) # (!GLOBAL(\inst|io_ctrl|Decoder0~0clkctrl_outclk ) & (\inst|io_ctrl|read_data_next [1]))

	.dataa(gnd),
	.datab(\inst|io_ctrl|read_data_next [1]),
	.datac(\inst|io_ctrl|Mux4~0_combout ),
	.datad(\inst|io_ctrl|Decoder0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|io_ctrl|read_data_next [1]),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|read_data_next[1] .lut_mask = 16'hF0CC;
defparam \inst|io_ctrl|read_data_next[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N3
dffeas \inst|io_ctrl|mem_read_data[1] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|io_ctrl|read_data_next [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|io_ctrl|mem_read_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|io_ctrl|mem_read_data[1] .is_wysiwyg = "true";
defparam \inst|io_ctrl|mem_read_data[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \sram_dq[0]~input (
	.i(sram_dq[0]),
	.ibar(gnd),
	.o(\sram_dq[0]~input_o ));
// synopsys translate_off
defparam \sram_dq[0]~input .bus_hold = "false";
defparam \sram_dq[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N16
cycloneive_lcell_comb \inst|io_ctrl|Mux5~0 (
// Equation(s):
// \inst|io_ctrl|Mux5~0_combout  = (\inst|io_ctrl|state [1] & \sram_dq[0]~input_o )

	.dataa(gnd),
	.datab(\inst|io_ctrl|state [1]),
	.datac(gnd),
	.datad(\sram_dq[0]~input_o ),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux5~0 .lut_mask = 16'hCC00;
defparam \inst|io_ctrl|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N30
cycloneive_lcell_comb \inst|io_ctrl|read_data_next[0] (
// Equation(s):
// \inst|io_ctrl|read_data_next [0] = (GLOBAL(\inst|io_ctrl|Decoder0~0clkctrl_outclk ) & ((\inst|io_ctrl|Mux5~0_combout ))) # (!GLOBAL(\inst|io_ctrl|Decoder0~0clkctrl_outclk ) & (\inst|io_ctrl|read_data_next [0]))

	.dataa(\inst|io_ctrl|read_data_next [0]),
	.datab(gnd),
	.datac(\inst|io_ctrl|Mux5~0_combout ),
	.datad(\inst|io_ctrl|Decoder0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|io_ctrl|read_data_next [0]),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|read_data_next[0] .lut_mask = 16'hF0AA;
defparam \inst|io_ctrl|read_data_next[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N17
dffeas \inst|io_ctrl|mem_read_data[0] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|io_ctrl|read_data_next [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|io_ctrl|mem_read_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|io_ctrl|mem_read_data[0] .is_wysiwyg = "true";
defparam \inst|io_ctrl|mem_read_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N28
cycloneive_lcell_comb \inst|io_ctrl|addr_next[19] (
// Equation(s):
// \inst|io_ctrl|addr_next [19] = (GLOBAL(\inst|io_ctrl|Mux52~1clkctrl_outclk ) & (\inst|io_ctrl|Mux71~0_combout )) # (!GLOBAL(\inst|io_ctrl|Mux52~1clkctrl_outclk ) & ((\inst|io_ctrl|addr_next [19])))

	.dataa(\inst|io_ctrl|Mux71~0_combout ),
	.datab(gnd),
	.datac(\inst|io_ctrl|Mux52~1clkctrl_outclk ),
	.datad(\inst|io_ctrl|addr_next [19]),
	.cin(gnd),
	.combout(\inst|io_ctrl|addr_next [19]),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|addr_next[19] .lut_mask = 16'hAFA0;
defparam \inst|io_ctrl|addr_next[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N29
dffeas \inst|io_ctrl|sram_addr[19] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|io_ctrl|addr_next [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|io_ctrl|sram_addr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|io_ctrl|sram_addr[19] .is_wysiwyg = "true";
defparam \inst|io_ctrl|sram_addr[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N24
cycloneive_lcell_comb \inst|io_ctrl|addr_next[18] (
// Equation(s):
// \inst|io_ctrl|addr_next [18] = (GLOBAL(\inst|io_ctrl|Mux52~1clkctrl_outclk ) & (\inst|io_ctrl|Mux70~0_combout )) # (!GLOBAL(\inst|io_ctrl|Mux52~1clkctrl_outclk ) & ((\inst|io_ctrl|addr_next [18])))

	.dataa(\inst|io_ctrl|Mux70~0_combout ),
	.datab(\inst|io_ctrl|addr_next [18]),
	.datac(gnd),
	.datad(\inst|io_ctrl|Mux52~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|io_ctrl|addr_next [18]),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|addr_next[18] .lut_mask = 16'hAACC;
defparam \inst|io_ctrl|addr_next[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y3_N25
dffeas \inst|io_ctrl|sram_addr[18] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|io_ctrl|addr_next [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|io_ctrl|sram_addr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|io_ctrl|sram_addr[18] .is_wysiwyg = "true";
defparam \inst|io_ctrl|sram_addr[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y3_N7
dffeas \inst|cpu|mem_addr[17] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|cpu|mem_addr[17]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|cpu|mem_addr[19]~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|cpu|mem_addr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|cpu|mem_addr[17] .is_wysiwyg = "true";
defparam \inst|cpu|mem_addr[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N6
cycloneive_lcell_comb \inst|io_ctrl|Mux69~0 (
// Equation(s):
// \inst|io_ctrl|Mux69~0_combout  = (\inst|cpu|mem_addr [17] & (((!\inst|io_ctrl|state [2] & !\inst|io_ctrl|state [1])) # (!\inst|io_ctrl|state [0])))

	.dataa(\inst|io_ctrl|state [0]),
	.datab(\inst|io_ctrl|state [2]),
	.datac(\inst|cpu|mem_addr [17]),
	.datad(\inst|io_ctrl|state [1]),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux69~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux69~0 .lut_mask = 16'h5070;
defparam \inst|io_ctrl|Mux69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N26
cycloneive_lcell_comb \inst|io_ctrl|addr_next[17] (
// Equation(s):
// \inst|io_ctrl|addr_next [17] = (GLOBAL(\inst|io_ctrl|Mux52~1clkctrl_outclk ) & (\inst|io_ctrl|Mux69~0_combout )) # (!GLOBAL(\inst|io_ctrl|Mux52~1clkctrl_outclk ) & ((\inst|io_ctrl|addr_next [17])))

	.dataa(gnd),
	.datab(\inst|io_ctrl|Mux69~0_combout ),
	.datac(\inst|io_ctrl|addr_next [17]),
	.datad(\inst|io_ctrl|Mux52~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|io_ctrl|addr_next [17]),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|addr_next[17] .lut_mask = 16'hCCF0;
defparam \inst|io_ctrl|addr_next[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y3_N27
dffeas \inst|io_ctrl|sram_addr[17] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|io_ctrl|addr_next [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|io_ctrl|sram_addr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|io_ctrl|sram_addr[17] .is_wysiwyg = "true";
defparam \inst|io_ctrl|sram_addr[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N16
cycloneive_lcell_comb \inst|io_ctrl|Mux68~0 (
// Equation(s):
// \inst|io_ctrl|Mux68~0_combout  = (\inst|cpu|mem_addr [16] & (((!\inst|io_ctrl|state [1] & !\inst|io_ctrl|state [2])) # (!\inst|io_ctrl|state [0])))

	.dataa(\inst|io_ctrl|state [0]),
	.datab(\inst|io_ctrl|state [1]),
	.datac(\inst|cpu|mem_addr [16]),
	.datad(\inst|io_ctrl|state [2]),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux68~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux68~0 .lut_mask = 16'h5070;
defparam \inst|io_ctrl|Mux68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N10
cycloneive_lcell_comb \inst|io_ctrl|addr_next[16] (
// Equation(s):
// \inst|io_ctrl|addr_next [16] = (GLOBAL(\inst|io_ctrl|Mux52~1clkctrl_outclk ) & ((\inst|io_ctrl|Mux68~0_combout ))) # (!GLOBAL(\inst|io_ctrl|Mux52~1clkctrl_outclk ) & (\inst|io_ctrl|addr_next [16]))

	.dataa(\inst|io_ctrl|addr_next [16]),
	.datab(gnd),
	.datac(\inst|io_ctrl|Mux52~1clkctrl_outclk ),
	.datad(\inst|io_ctrl|Mux68~0_combout ),
	.cin(gnd),
	.combout(\inst|io_ctrl|addr_next [16]),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|addr_next[16] .lut_mask = 16'hFA0A;
defparam \inst|io_ctrl|addr_next[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N11
dffeas \inst|io_ctrl|sram_addr[16] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|io_ctrl|addr_next [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|io_ctrl|sram_addr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|io_ctrl|sram_addr[16] .is_wysiwyg = "true";
defparam \inst|io_ctrl|sram_addr[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N24
cycloneive_lcell_comb \inst|io_ctrl|addr_next[15] (
// Equation(s):
// \inst|io_ctrl|addr_next [15] = (GLOBAL(\inst|io_ctrl|Mux52~1clkctrl_outclk ) & (\inst|io_ctrl|Mux67~0_combout )) # (!GLOBAL(\inst|io_ctrl|Mux52~1clkctrl_outclk ) & ((\inst|io_ctrl|addr_next [15])))

	.dataa(\inst|io_ctrl|Mux67~0_combout ),
	.datab(\inst|io_ctrl|addr_next [15]),
	.datac(gnd),
	.datad(\inst|io_ctrl|Mux52~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|io_ctrl|addr_next [15]),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|addr_next[15] .lut_mask = 16'hAACC;
defparam \inst|io_ctrl|addr_next[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N25
dffeas \inst|io_ctrl|sram_addr[15] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|io_ctrl|addr_next [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|io_ctrl|sram_addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|io_ctrl|sram_addr[15] .is_wysiwyg = "true";
defparam \inst|io_ctrl|sram_addr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N4
cycloneive_lcell_comb \inst|io_ctrl|addr_next[14] (
// Equation(s):
// \inst|io_ctrl|addr_next [14] = (GLOBAL(\inst|io_ctrl|Mux52~1clkctrl_outclk ) & (\inst|io_ctrl|Mux66~0_combout )) # (!GLOBAL(\inst|io_ctrl|Mux52~1clkctrl_outclk ) & ((\inst|io_ctrl|addr_next [14])))

	.dataa(\inst|io_ctrl|Mux66~0_combout ),
	.datab(gnd),
	.datac(\inst|io_ctrl|addr_next [14]),
	.datad(\inst|io_ctrl|Mux52~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|io_ctrl|addr_next [14]),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|addr_next[14] .lut_mask = 16'hAAF0;
defparam \inst|io_ctrl|addr_next[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y3_N5
dffeas \inst|io_ctrl|sram_addr[14] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|io_ctrl|addr_next [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|io_ctrl|sram_addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|io_ctrl|sram_addr[14] .is_wysiwyg = "true";
defparam \inst|io_ctrl|sram_addr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N26
cycloneive_lcell_comb \inst|io_ctrl|Mux65~0 (
// Equation(s):
// \inst|io_ctrl|Mux65~0_combout  = (\inst|cpu|mem_addr [13] & (((!\inst|io_ctrl|state [2] & !\inst|io_ctrl|state [1])) # (!\inst|io_ctrl|state [0])))

	.dataa(\inst|io_ctrl|state [0]),
	.datab(\inst|io_ctrl|state [2]),
	.datac(\inst|io_ctrl|state [1]),
	.datad(\inst|cpu|mem_addr [13]),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux65~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux65~0 .lut_mask = 16'h5700;
defparam \inst|io_ctrl|Mux65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N24
cycloneive_lcell_comb \inst|io_ctrl|addr_next[13] (
// Equation(s):
// \inst|io_ctrl|addr_next [13] = (GLOBAL(\inst|io_ctrl|Mux52~1clkctrl_outclk ) & ((\inst|io_ctrl|Mux65~0_combout ))) # (!GLOBAL(\inst|io_ctrl|Mux52~1clkctrl_outclk ) & (\inst|io_ctrl|addr_next [13]))

	.dataa(gnd),
	.datab(\inst|io_ctrl|addr_next [13]),
	.datac(\inst|io_ctrl|Mux52~1clkctrl_outclk ),
	.datad(\inst|io_ctrl|Mux65~0_combout ),
	.cin(gnd),
	.combout(\inst|io_ctrl|addr_next [13]),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|addr_next[13] .lut_mask = 16'hFC0C;
defparam \inst|io_ctrl|addr_next[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N25
dffeas \inst|io_ctrl|sram_addr[13] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|io_ctrl|addr_next [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|io_ctrl|sram_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|io_ctrl|sram_addr[13] .is_wysiwyg = "true";
defparam \inst|io_ctrl|sram_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N26
cycloneive_lcell_comb \inst|io_ctrl|Mux64~0 (
// Equation(s):
// \inst|io_ctrl|Mux64~0_combout  = (\inst|cpu|mem_addr [12] & (((!\inst|io_ctrl|state [1] & !\inst|io_ctrl|state [2])) # (!\inst|io_ctrl|state [0])))

	.dataa(\inst|io_ctrl|state [1]),
	.datab(\inst|io_ctrl|state [2]),
	.datac(\inst|cpu|mem_addr [12]),
	.datad(\inst|io_ctrl|state [0]),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux64~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux64~0 .lut_mask = 16'h10F0;
defparam \inst|io_ctrl|Mux64~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N24
cycloneive_lcell_comb \inst|io_ctrl|addr_next[12] (
// Equation(s):
// \inst|io_ctrl|addr_next [12] = (GLOBAL(\inst|io_ctrl|Mux52~1clkctrl_outclk ) & ((\inst|io_ctrl|Mux64~0_combout ))) # (!GLOBAL(\inst|io_ctrl|Mux52~1clkctrl_outclk ) & (\inst|io_ctrl|addr_next [12]))

	.dataa(gnd),
	.datab(\inst|io_ctrl|addr_next [12]),
	.datac(\inst|io_ctrl|Mux52~1clkctrl_outclk ),
	.datad(\inst|io_ctrl|Mux64~0_combout ),
	.cin(gnd),
	.combout(\inst|io_ctrl|addr_next [12]),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|addr_next[12] .lut_mask = 16'hFC0C;
defparam \inst|io_ctrl|addr_next[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y2_N25
dffeas \inst|io_ctrl|sram_addr[12] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|io_ctrl|addr_next [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|io_ctrl|sram_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|io_ctrl|sram_addr[12] .is_wysiwyg = "true";
defparam \inst|io_ctrl|sram_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N2
cycloneive_lcell_comb \inst|io_ctrl|Mux63~0 (
// Equation(s):
// \inst|io_ctrl|Mux63~0_combout  = (\inst|cpu|mem_addr [11] & (((!\inst|io_ctrl|state [1] & !\inst|io_ctrl|state [2])) # (!\inst|io_ctrl|state [0])))

	.dataa(\inst|cpu|mem_addr [11]),
	.datab(\inst|io_ctrl|state [0]),
	.datac(\inst|io_ctrl|state [1]),
	.datad(\inst|io_ctrl|state [2]),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux63~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux63~0 .lut_mask = 16'h222A;
defparam \inst|io_ctrl|Mux63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N18
cycloneive_lcell_comb \inst|io_ctrl|addr_next[11] (
// Equation(s):
// \inst|io_ctrl|addr_next [11] = (GLOBAL(\inst|io_ctrl|Mux52~1clkctrl_outclk ) & ((\inst|io_ctrl|Mux63~0_combout ))) # (!GLOBAL(\inst|io_ctrl|Mux52~1clkctrl_outclk ) & (\inst|io_ctrl|addr_next [11]))

	.dataa(gnd),
	.datab(\inst|io_ctrl|addr_next [11]),
	.datac(\inst|io_ctrl|Mux63~0_combout ),
	.datad(\inst|io_ctrl|Mux52~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|io_ctrl|addr_next [11]),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|addr_next[11] .lut_mask = 16'hF0CC;
defparam \inst|io_ctrl|addr_next[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y3_N19
dffeas \inst|io_ctrl|sram_addr[11] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|io_ctrl|addr_next [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|io_ctrl|sram_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|io_ctrl|sram_addr[11] .is_wysiwyg = "true";
defparam \inst|io_ctrl|sram_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N12
cycloneive_lcell_comb \inst|io_ctrl|Mux62~0 (
// Equation(s):
// \inst|io_ctrl|Mux62~0_combout  = (\inst|cpu|mem_addr [10] & (((!\inst|io_ctrl|state [2] & !\inst|io_ctrl|state [1])) # (!\inst|io_ctrl|state [0])))

	.dataa(\inst|io_ctrl|state [0]),
	.datab(\inst|io_ctrl|state [2]),
	.datac(\inst|io_ctrl|state [1]),
	.datad(\inst|cpu|mem_addr [10]),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux62~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux62~0 .lut_mask = 16'h5700;
defparam \inst|io_ctrl|Mux62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N0
cycloneive_lcell_comb \inst|io_ctrl|addr_next[10] (
// Equation(s):
// \inst|io_ctrl|addr_next [10] = (GLOBAL(\inst|io_ctrl|Mux52~1clkctrl_outclk ) & ((\inst|io_ctrl|Mux62~0_combout ))) # (!GLOBAL(\inst|io_ctrl|Mux52~1clkctrl_outclk ) & (\inst|io_ctrl|addr_next [10]))

	.dataa(gnd),
	.datab(\inst|io_ctrl|addr_next [10]),
	.datac(\inst|io_ctrl|Mux52~1clkctrl_outclk ),
	.datad(\inst|io_ctrl|Mux62~0_combout ),
	.cin(gnd),
	.combout(\inst|io_ctrl|addr_next [10]),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|addr_next[10] .lut_mask = 16'hFC0C;
defparam \inst|io_ctrl|addr_next[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y3_N1
dffeas \inst|io_ctrl|sram_addr[10] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|io_ctrl|addr_next [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|io_ctrl|sram_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|io_ctrl|sram_addr[10] .is_wysiwyg = "true";
defparam \inst|io_ctrl|sram_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N0
cycloneive_lcell_comb \inst|io_ctrl|Mux61~0 (
// Equation(s):
// \inst|io_ctrl|Mux61~0_combout  = (\inst|cpu|mem_addr [9] & (((!\inst|io_ctrl|state [2] & !\inst|io_ctrl|state [1])) # (!\inst|io_ctrl|state [0])))

	.dataa(\inst|io_ctrl|state [2]),
	.datab(\inst|io_ctrl|state [0]),
	.datac(\inst|io_ctrl|state [1]),
	.datad(\inst|cpu|mem_addr [9]),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux61~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux61~0 .lut_mask = 16'h3700;
defparam \inst|io_ctrl|Mux61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N14
cycloneive_lcell_comb \inst|io_ctrl|addr_next[9] (
// Equation(s):
// \inst|io_ctrl|addr_next [9] = (GLOBAL(\inst|io_ctrl|Mux52~1clkctrl_outclk ) & ((\inst|io_ctrl|Mux61~0_combout ))) # (!GLOBAL(\inst|io_ctrl|Mux52~1clkctrl_outclk ) & (\inst|io_ctrl|addr_next [9]))

	.dataa(gnd),
	.datab(\inst|io_ctrl|addr_next [9]),
	.datac(\inst|io_ctrl|Mux52~1clkctrl_outclk ),
	.datad(\inst|io_ctrl|Mux61~0_combout ),
	.cin(gnd),
	.combout(\inst|io_ctrl|addr_next [9]),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|addr_next[9] .lut_mask = 16'hFC0C;
defparam \inst|io_ctrl|addr_next[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N15
dffeas \inst|io_ctrl|sram_addr[9] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|io_ctrl|addr_next [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|io_ctrl|sram_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|io_ctrl|sram_addr[9] .is_wysiwyg = "true";
defparam \inst|io_ctrl|sram_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N28
cycloneive_lcell_comb \inst|io_ctrl|Mux60~0 (
// Equation(s):
// \inst|io_ctrl|Mux60~0_combout  = (\inst|cpu|mem_addr [8] & (((!\inst|io_ctrl|state [1] & !\inst|io_ctrl|state [2])) # (!\inst|io_ctrl|state [0])))

	.dataa(\inst|io_ctrl|state [1]),
	.datab(\inst|io_ctrl|state [2]),
	.datac(\inst|cpu|mem_addr [8]),
	.datad(\inst|io_ctrl|state [0]),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux60~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux60~0 .lut_mask = 16'h10F0;
defparam \inst|io_ctrl|Mux60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N6
cycloneive_lcell_comb \inst|io_ctrl|addr_next[8] (
// Equation(s):
// \inst|io_ctrl|addr_next [8] = (GLOBAL(\inst|io_ctrl|Mux52~1clkctrl_outclk ) & ((\inst|io_ctrl|Mux60~0_combout ))) # (!GLOBAL(\inst|io_ctrl|Mux52~1clkctrl_outclk ) & (\inst|io_ctrl|addr_next [8]))

	.dataa(\inst|io_ctrl|addr_next [8]),
	.datab(gnd),
	.datac(\inst|io_ctrl|Mux52~1clkctrl_outclk ),
	.datad(\inst|io_ctrl|Mux60~0_combout ),
	.cin(gnd),
	.combout(\inst|io_ctrl|addr_next [8]),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|addr_next[8] .lut_mask = 16'hFA0A;
defparam \inst|io_ctrl|addr_next[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y2_N7
dffeas \inst|io_ctrl|sram_addr[8] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|io_ctrl|addr_next [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|io_ctrl|sram_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|io_ctrl|sram_addr[8] .is_wysiwyg = "true";
defparam \inst|io_ctrl|sram_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N14
cycloneive_lcell_comb \inst|io_ctrl|Mux59~0 (
// Equation(s):
// \inst|io_ctrl|Mux59~0_combout  = (\inst|cpu|mem_addr [7] & (((!\inst|io_ctrl|state [2] & !\inst|io_ctrl|state [1])) # (!\inst|io_ctrl|state [0])))

	.dataa(\inst|io_ctrl|state [2]),
	.datab(\inst|io_ctrl|state [0]),
	.datac(\inst|io_ctrl|state [1]),
	.datad(\inst|cpu|mem_addr [7]),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux59~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux59~0 .lut_mask = 16'h3700;
defparam \inst|io_ctrl|Mux59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N20
cycloneive_lcell_comb \inst|io_ctrl|addr_next[7] (
// Equation(s):
// \inst|io_ctrl|addr_next [7] = (GLOBAL(\inst|io_ctrl|Mux52~1clkctrl_outclk ) & ((\inst|io_ctrl|Mux59~0_combout ))) # (!GLOBAL(\inst|io_ctrl|Mux52~1clkctrl_outclk ) & (\inst|io_ctrl|addr_next [7]))

	.dataa(gnd),
	.datab(\inst|io_ctrl|addr_next [7]),
	.datac(\inst|io_ctrl|Mux52~1clkctrl_outclk ),
	.datad(\inst|io_ctrl|Mux59~0_combout ),
	.cin(gnd),
	.combout(\inst|io_ctrl|addr_next [7]),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|addr_next[7] .lut_mask = 16'hFC0C;
defparam \inst|io_ctrl|addr_next[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y2_N21
dffeas \inst|io_ctrl|sram_addr[7] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|io_ctrl|addr_next [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|io_ctrl|sram_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|io_ctrl|sram_addr[7] .is_wysiwyg = "true";
defparam \inst|io_ctrl|sram_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N20
cycloneive_lcell_comb \inst|io_ctrl|addr_next[6] (
// Equation(s):
// \inst|io_ctrl|addr_next [6] = (GLOBAL(\inst|io_ctrl|Mux52~1clkctrl_outclk ) & (\inst|io_ctrl|Mux58~0_combout )) # (!GLOBAL(\inst|io_ctrl|Mux52~1clkctrl_outclk ) & ((\inst|io_ctrl|addr_next [6])))

	.dataa(\inst|io_ctrl|Mux58~0_combout ),
	.datab(\inst|io_ctrl|addr_next [6]),
	.datac(\inst|io_ctrl|Mux52~1clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|io_ctrl|addr_next [6]),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|addr_next[6] .lut_mask = 16'hACAC;
defparam \inst|io_ctrl|addr_next[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N21
dffeas \inst|io_ctrl|sram_addr[6] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|io_ctrl|addr_next [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|io_ctrl|sram_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|io_ctrl|sram_addr[6] .is_wysiwyg = "true";
defparam \inst|io_ctrl|sram_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N10
cycloneive_lcell_comb \inst|io_ctrl|Mux57~0 (
// Equation(s):
// \inst|io_ctrl|Mux57~0_combout  = (\inst|cpu|mem_addr [5] & (((!\inst|io_ctrl|state [1] & !\inst|io_ctrl|state [2])) # (!\inst|io_ctrl|state [0])))

	.dataa(\inst|io_ctrl|state [1]),
	.datab(\inst|io_ctrl|state [0]),
	.datac(\inst|io_ctrl|state [2]),
	.datad(\inst|cpu|mem_addr [5]),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux57~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux57~0 .lut_mask = 16'h3700;
defparam \inst|io_ctrl|Mux57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N14
cycloneive_lcell_comb \inst|io_ctrl|addr_next[5] (
// Equation(s):
// \inst|io_ctrl|addr_next [5] = (GLOBAL(\inst|io_ctrl|Mux52~1clkctrl_outclk ) & (\inst|io_ctrl|Mux57~0_combout )) # (!GLOBAL(\inst|io_ctrl|Mux52~1clkctrl_outclk ) & ((\inst|io_ctrl|addr_next [5])))

	.dataa(gnd),
	.datab(\inst|io_ctrl|Mux57~0_combout ),
	.datac(\inst|io_ctrl|addr_next [5]),
	.datad(\inst|io_ctrl|Mux52~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|io_ctrl|addr_next [5]),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|addr_next[5] .lut_mask = 16'hCCF0;
defparam \inst|io_ctrl|addr_next[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N15
dffeas \inst|io_ctrl|sram_addr[5] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|io_ctrl|addr_next [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|io_ctrl|sram_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|io_ctrl|sram_addr[5] .is_wysiwyg = "true";
defparam \inst|io_ctrl|sram_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N0
cycloneive_lcell_comb \inst|io_ctrl|addr_next[4] (
// Equation(s):
// \inst|io_ctrl|addr_next [4] = (GLOBAL(\inst|io_ctrl|Mux52~1clkctrl_outclk ) & (\inst|io_ctrl|Mux56~0_combout )) # (!GLOBAL(\inst|io_ctrl|Mux52~1clkctrl_outclk ) & ((\inst|io_ctrl|addr_next [4])))

	.dataa(\inst|io_ctrl|Mux56~0_combout ),
	.datab(\inst|io_ctrl|addr_next [4]),
	.datac(gnd),
	.datad(\inst|io_ctrl|Mux52~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|io_ctrl|addr_next [4]),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|addr_next[4] .lut_mask = 16'hAACC;
defparam \inst|io_ctrl|addr_next[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N1
dffeas \inst|io_ctrl|sram_addr[4] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|io_ctrl|addr_next [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|io_ctrl|sram_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|io_ctrl|sram_addr[4] .is_wysiwyg = "true";
defparam \inst|io_ctrl|sram_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N2
cycloneive_lcell_comb \inst|io_ctrl|Mux55~0 (
// Equation(s):
// \inst|io_ctrl|Mux55~0_combout  = (\inst|cpu|mem_addr [3] & (((!\inst|io_ctrl|state [1] & !\inst|io_ctrl|state [2])) # (!\inst|io_ctrl|state [0])))

	.dataa(\inst|io_ctrl|state [1]),
	.datab(\inst|io_ctrl|state [2]),
	.datac(\inst|io_ctrl|state [0]),
	.datad(\inst|cpu|mem_addr [3]),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux55~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux55~0 .lut_mask = 16'h1F00;
defparam \inst|io_ctrl|Mux55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N6
cycloneive_lcell_comb \inst|io_ctrl|addr_next[3] (
// Equation(s):
// \inst|io_ctrl|addr_next [3] = (GLOBAL(\inst|io_ctrl|Mux52~1clkctrl_outclk ) & ((\inst|io_ctrl|Mux55~0_combout ))) # (!GLOBAL(\inst|io_ctrl|Mux52~1clkctrl_outclk ) & (\inst|io_ctrl|addr_next [3]))

	.dataa(\inst|io_ctrl|addr_next [3]),
	.datab(gnd),
	.datac(\inst|io_ctrl|Mux55~0_combout ),
	.datad(\inst|io_ctrl|Mux52~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|io_ctrl|addr_next [3]),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|addr_next[3] .lut_mask = 16'hF0AA;
defparam \inst|io_ctrl|addr_next[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N7
dffeas \inst|io_ctrl|sram_addr[3] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|io_ctrl|addr_next [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|io_ctrl|sram_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|io_ctrl|sram_addr[3] .is_wysiwyg = "true";
defparam \inst|io_ctrl|sram_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N10
cycloneive_lcell_comb \inst|io_ctrl|Mux54~0 (
// Equation(s):
// \inst|io_ctrl|Mux54~0_combout  = (\inst|cpu|mem_addr [2] & (((!\inst|io_ctrl|state [2] & !\inst|io_ctrl|state [1])) # (!\inst|io_ctrl|state [0])))

	.dataa(\inst|cpu|mem_addr [2]),
	.datab(\inst|io_ctrl|state [0]),
	.datac(\inst|io_ctrl|state [2]),
	.datad(\inst|io_ctrl|state [1]),
	.cin(gnd),
	.combout(\inst|io_ctrl|Mux54~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|Mux54~0 .lut_mask = 16'h222A;
defparam \inst|io_ctrl|Mux54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y3_N14
cycloneive_lcell_comb \inst|io_ctrl|addr_next[2] (
// Equation(s):
// \inst|io_ctrl|addr_next [2] = (GLOBAL(\inst|io_ctrl|Mux52~1clkctrl_outclk ) & (\inst|io_ctrl|Mux54~0_combout )) # (!GLOBAL(\inst|io_ctrl|Mux52~1clkctrl_outclk ) & ((\inst|io_ctrl|addr_next [2])))

	.dataa(gnd),
	.datab(\inst|io_ctrl|Mux54~0_combout ),
	.datac(\inst|io_ctrl|addr_next [2]),
	.datad(\inst|io_ctrl|Mux52~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|io_ctrl|addr_next [2]),
	.cout());
// synopsys translate_off
defparam \inst|io_ctrl|addr_next[2] .lut_mask = 16'hCCF0;
defparam \inst|io_ctrl|addr_next[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y3_N15
dffeas \inst|io_ctrl|sram_addr[2] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|io_ctrl|addr_next [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|io_ctrl|sram_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|io_ctrl|sram_addr[2] .is_wysiwyg = "true";
defparam \inst|io_ctrl|sram_addr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N27
dffeas \inst|io_ctrl|sram_addr[1] (
	.clk(\inst|clock_delay|clk_new~clkctrl_outclk ),
	.d(\inst|io_ctrl|state_next [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|io_ctrl|sram_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|io_ctrl|sram_addr[1] .is_wysiwyg = "true";
defparam \inst|io_ctrl|sram_addr[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \key[3]~input (
	.i(key[3]),
	.ibar(gnd),
	.o(\key[3]~input_o ));
// synopsys translate_off
defparam \key[3]~input .bus_hold = "false";
defparam \key[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \key[2]~input (
	.i(key[2]),
	.ibar(gnd),
	.o(\key[2]~input_o ));
// synopsys translate_off
defparam \key[2]~input .bus_hold = "false";
defparam \key[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \key[1]~input (
	.i(key[1]),
	.ibar(gnd),
	.o(\key[1]~input_o ));
// synopsys translate_off
defparam \key[1]~input .bus_hold = "false";
defparam \key[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \key[0]~input (
	.i(key[0]),
	.ibar(gnd),
	.o(\key[0]~input_o ));
// synopsys translate_off
defparam \key[0]~input .bus_hold = "false";
defparam \key[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \sw[9]~input (
	.i(sw[9]),
	.ibar(gnd),
	.o(\sw[9]~input_o ));
// synopsys translate_off
defparam \sw[9]~input .bus_hold = "false";
defparam \sw[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \sw[8]~input (
	.i(sw[8]),
	.ibar(gnd),
	.o(\sw[8]~input_o ));
// synopsys translate_off
defparam \sw[8]~input .bus_hold = "false";
defparam \sw[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \sw[7]~input (
	.i(sw[7]),
	.ibar(gnd),
	.o(\sw[7]~input_o ));
// synopsys translate_off
defparam \sw[7]~input .bus_hold = "false";
defparam \sw[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \sw[6]~input (
	.i(sw[6]),
	.ibar(gnd),
	.o(\sw[6]~input_o ));
// synopsys translate_off
defparam \sw[6]~input .bus_hold = "false";
defparam \sw[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \sw[5]~input (
	.i(sw[5]),
	.ibar(gnd),
	.o(\sw[5]~input_o ));
// synopsys translate_off
defparam \sw[5]~input .bus_hold = "false";
defparam \sw[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \sw[4]~input (
	.i(sw[4]),
	.ibar(gnd),
	.o(\sw[4]~input_o ));
// synopsys translate_off
defparam \sw[4]~input .bus_hold = "false";
defparam \sw[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \sw[3]~input (
	.i(sw[3]),
	.ibar(gnd),
	.o(\sw[3]~input_o ));
// synopsys translate_off
defparam \sw[3]~input .bus_hold = "false";
defparam \sw[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \sw[2]~input (
	.i(sw[2]),
	.ibar(gnd),
	.o(\sw[2]~input_o ));
// synopsys translate_off
defparam \sw[2]~input .bus_hold = "false";
defparam \sw[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \sw[1]~input (
	.i(sw[1]),
	.ibar(gnd),
	.o(\sw[1]~input_o ));
// synopsys translate_off
defparam \sw[1]~input .bus_hold = "false";
defparam \sw[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \sw[0]~input (
	.i(sw[0]),
	.ibar(gnd),
	.o(\sw[0]~input_o ));
// synopsys translate_off
defparam \sw[0]~input .bus_hold = "false";
defparam \sw[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneive_io_ibuf \sram_dq[15]~input (
	.i(sram_dq[15]),
	.ibar(gnd),
	.o(\sram_dq[15]~input_o ));
// synopsys translate_off
defparam \sram_dq[15]~input .bus_hold = "false";
defparam \sram_dq[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \sram_dq[14]~input (
	.i(sram_dq[14]),
	.ibar(gnd),
	.o(\sram_dq[14]~input_o ));
// synopsys translate_off
defparam \sram_dq[14]~input .bus_hold = "false";
defparam \sram_dq[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
cycloneive_io_ibuf \sram_dq[13]~input (
	.i(sram_dq[13]),
	.ibar(gnd),
	.o(\sram_dq[13]~input_o ));
// synopsys translate_off
defparam \sram_dq[13]~input .bus_hold = "false";
defparam \sram_dq[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \sram_dq[12]~input (
	.i(sram_dq[12]),
	.ibar(gnd),
	.o(\sram_dq[12]~input_o ));
// synopsys translate_off
defparam \sram_dq[12]~input .bus_hold = "false";
defparam \sram_dq[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \sram_dq[11]~input (
	.i(sram_dq[11]),
	.ibar(gnd),
	.o(\sram_dq[11]~input_o ));
// synopsys translate_off
defparam \sram_dq[11]~input .bus_hold = "false";
defparam \sram_dq[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N15
cycloneive_io_ibuf \sram_dq[10]~input (
	.i(sram_dq[10]),
	.ibar(gnd),
	.o(\sram_dq[10]~input_o ));
// synopsys translate_off
defparam \sram_dq[10]~input .bus_hold = "false";
defparam \sram_dq[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N22
cycloneive_io_ibuf \sram_dq[9]~input (
	.i(sram_dq[9]),
	.ibar(gnd),
	.o(\sram_dq[9]~input_o ));
// synopsys translate_off
defparam \sram_dq[9]~input .bus_hold = "false";
defparam \sram_dq[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N15
cycloneive_io_ibuf \sram_dq[8]~input (
	.i(sram_dq[8]),
	.ibar(gnd),
	.o(\sram_dq[8]~input_o ));
// synopsys translate_off
defparam \sram_dq[8]~input .bus_hold = "false";
defparam \sram_dq[8]~input .simulate_z_as = "z";
// synopsys translate_on

assign sram_we_n = \sram_we_n~output_o ;

assign sram_oe_n = \sram_oe_n~output_o ;

assign sram_ub_n = \sram_ub_n~output_o ;

assign sram_lb_n = \sram_lb_n~output_o ;

assign sram_ce_n = \sram_ce_n~output_o ;

assign hex0[6] = \hex0[6]~output_o ;

assign hex0[5] = \hex0[5]~output_o ;

assign hex0[4] = \hex0[4]~output_o ;

assign hex0[3] = \hex0[3]~output_o ;

assign hex0[2] = \hex0[2]~output_o ;

assign hex0[1] = \hex0[1]~output_o ;

assign hex0[0] = \hex0[0]~output_o ;

assign hex1[6] = \hex1[6]~output_o ;

assign hex1[5] = \hex1[5]~output_o ;

assign hex1[4] = \hex1[4]~output_o ;

assign hex1[3] = \hex1[3]~output_o ;

assign hex1[2] = \hex1[2]~output_o ;

assign hex1[1] = \hex1[1]~output_o ;

assign hex1[0] = \hex1[0]~output_o ;

assign hex2[6] = \hex2[6]~output_o ;

assign hex2[5] = \hex2[5]~output_o ;

assign hex2[4] = \hex2[4]~output_o ;

assign hex2[3] = \hex2[3]~output_o ;

assign hex2[2] = \hex2[2]~output_o ;

assign hex2[1] = \hex2[1]~output_o ;

assign hex2[0] = \hex2[0]~output_o ;

assign hex3[6] = \hex3[6]~output_o ;

assign hex3[5] = \hex3[5]~output_o ;

assign hex3[4] = \hex3[4]~output_o ;

assign hex3[3] = \hex3[3]~output_o ;

assign hex3[2] = \hex3[2]~output_o ;

assign hex3[1] = \hex3[1]~output_o ;

assign hex3[0] = \hex3[0]~output_o ;

assign hex4[6] = \hex4[6]~output_o ;

assign hex4[5] = \hex4[5]~output_o ;

assign hex4[4] = \hex4[4]~output_o ;

assign hex4[3] = \hex4[3]~output_o ;

assign hex4[2] = \hex4[2]~output_o ;

assign hex4[1] = \hex4[1]~output_o ;

assign hex4[0] = \hex4[0]~output_o ;

assign hex5[6] = \hex5[6]~output_o ;

assign hex5[5] = \hex5[5]~output_o ;

assign hex5[4] = \hex5[4]~output_o ;

assign hex5[3] = \hex5[3]~output_o ;

assign hex5[2] = \hex5[2]~output_o ;

assign hex5[1] = \hex5[1]~output_o ;

assign hex5[0] = \hex5[0]~output_o ;

assign hex6[6] = \hex6[6]~output_o ;

assign hex6[5] = \hex6[5]~output_o ;

assign hex6[4] = \hex6[4]~output_o ;

assign hex6[3] = \hex6[3]~output_o ;

assign hex6[2] = \hex6[2]~output_o ;

assign hex6[1] = \hex6[1]~output_o ;

assign hex6[0] = \hex6[0]~output_o ;

assign hex7[6] = \hex7[6]~output_o ;

assign hex7[5] = \hex7[5]~output_o ;

assign hex7[4] = \hex7[4]~output_o ;

assign hex7[3] = \hex7[3]~output_o ;

assign hex7[2] = \hex7[2]~output_o ;

assign hex7[1] = \hex7[1]~output_o ;

assign hex7[0] = \hex7[0]~output_o ;

assign ledg[8] = \ledg[8]~output_o ;

assign ledg[7] = \ledg[7]~output_o ;

assign ledg[6] = \ledg[6]~output_o ;

assign ledg[5] = \ledg[5]~output_o ;

assign ledg[4] = \ledg[4]~output_o ;

assign ledg[3] = \ledg[3]~output_o ;

assign ledg[2] = \ledg[2]~output_o ;

assign ledg[1] = \ledg[1]~output_o ;

assign ledg[0] = \ledg[0]~output_o ;

assign ledr[17] = \ledr[17]~output_o ;

assign ledr[16] = \ledr[16]~output_o ;

assign ledr[15] = \ledr[15]~output_o ;

assign ledr[14] = \ledr[14]~output_o ;

assign ledr[13] = \ledr[13]~output_o ;

assign ledr[12] = \ledr[12]~output_o ;

assign ledr[11] = \ledr[11]~output_o ;

assign ledr[10] = \ledr[10]~output_o ;

assign ledr[9] = \ledr[9]~output_o ;

assign ledr[8] = \ledr[8]~output_o ;

assign ledr[7] = \ledr[7]~output_o ;

assign ledr[6] = \ledr[6]~output_o ;

assign ledr[5] = \ledr[5]~output_o ;

assign ledr[4] = \ledr[4]~output_o ;

assign ledr[3] = \ledr[3]~output_o ;

assign ledr[2] = \ledr[2]~output_o ;

assign ledr[1] = \ledr[1]~output_o ;

assign ledr[0] = \ledr[0]~output_o ;

assign sram_addr[19] = \sram_addr[19]~output_o ;

assign sram_addr[18] = \sram_addr[18]~output_o ;

assign sram_addr[17] = \sram_addr[17]~output_o ;

assign sram_addr[16] = \sram_addr[16]~output_o ;

assign sram_addr[15] = \sram_addr[15]~output_o ;

assign sram_addr[14] = \sram_addr[14]~output_o ;

assign sram_addr[13] = \sram_addr[13]~output_o ;

assign sram_addr[12] = \sram_addr[12]~output_o ;

assign sram_addr[11] = \sram_addr[11]~output_o ;

assign sram_addr[10] = \sram_addr[10]~output_o ;

assign sram_addr[9] = \sram_addr[9]~output_o ;

assign sram_addr[8] = \sram_addr[8]~output_o ;

assign sram_addr[7] = \sram_addr[7]~output_o ;

assign sram_addr[6] = \sram_addr[6]~output_o ;

assign sram_addr[5] = \sram_addr[5]~output_o ;

assign sram_addr[4] = \sram_addr[4]~output_o ;

assign sram_addr[3] = \sram_addr[3]~output_o ;

assign sram_addr[2] = \sram_addr[2]~output_o ;

assign sram_addr[1] = \sram_addr[1]~output_o ;

assign sram_addr[0] = \sram_addr[0]~output_o ;

assign sram_dq[15] = \sram_dq[15]~output_o ;

assign sram_dq[14] = \sram_dq[14]~output_o ;

assign sram_dq[13] = \sram_dq[13]~output_o ;

assign sram_dq[12] = \sram_dq[12]~output_o ;

assign sram_dq[11] = \sram_dq[11]~output_o ;

assign sram_dq[10] = \sram_dq[10]~output_o ;

assign sram_dq[9] = \sram_dq[9]~output_o ;

assign sram_dq[8] = \sram_dq[8]~output_o ;

assign sram_dq[7] = \sram_dq[7]~output_o ;

assign sram_dq[6] = \sram_dq[6]~output_o ;

assign sram_dq[5] = \sram_dq[5]~output_o ;

assign sram_dq[4] = \sram_dq[4]~output_o ;

assign sram_dq[3] = \sram_dq[3]~output_o ;

assign sram_dq[2] = \sram_dq[2]~output_o ;

assign sram_dq[1] = \sram_dq[1]~output_o ;

assign sram_dq[0] = \sram_dq[0]~output_o ;

endmodule
