---
sort: 4
---

# Clock Domains
## Introduction

In PyHCL, Clock and Reset signals can be combined to create a clock domain. 

## Instantiation

### Configuration
### Internal clock
### External clock
### Signal priorities in HDL generation
### Context
## Clock Domain crossing
## Special Clocking Area
### slow Area
### BootReset
### ResetArea
### ClockEnableArea