"c:/My_Designs/Homework_52/Homework_52/src/H_52.vhd" VHDL Homework_52 1 0 0 -02 -08 -18
. . 0 0 0