{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1708786308797 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1708786308798 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 24 22:51:48 2024 " "Processing started: Sat Feb 24 22:51:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1708786308798 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1708786308798 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Taxi_fares -c Taxi_fares " "Command: quartus_map --read_settings_files=on --write_settings_files=off Taxi_fares -c Taxi_fares" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1708786308798 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1708786309002 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "27 top_taxi_fares.v(88) " "Verilog HDL Expression warning at top_taxi_fares.v(88): truncated literal to match 27 bits" {  } { { "../rtl/top_taxi_fares.v" "" { Text "E:/FPGA/altera/All_Prj/Taxi_fares/rtl/top_taxi_fares.v" 88 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1708786309034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/all_prj/taxi_fares/rtl/top_taxi_fares.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/altera/all_prj/taxi_fares/rtl/top_taxi_fares.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_taxi_fares " "Found entity 1: top_taxi_fares" {  } { { "../rtl/top_taxi_fares.v" "" { Text "E:/FPGA/altera/All_Prj/Taxi_fares/rtl/top_taxi_fares.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708786309035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708786309035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/all_prj/taxi_fares/rtl/stepper_motors.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/altera/all_prj/taxi_fares/rtl/stepper_motors.v" { { "Info" "ISGN_ENTITY_NAME" "1 Stepper_motors " "Found entity 1: Stepper_motors" {  } { { "../rtl/Stepper_motors.v" "" { Text "E:/FPGA/altera/All_Prj/Taxi_fares/rtl/Stepper_motors.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708786309037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708786309037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/all_prj/taxi_fares/rtl/seg_dynamic.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/altera/all_prj/taxi_fares/rtl/seg_dynamic.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_dynamic " "Found entity 1: seg_dynamic" {  } { { "../rtl/seg_dynamic.v" "" { Text "E:/FPGA/altera/All_Prj/Taxi_fares/rtl/seg_dynamic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708786309039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708786309039 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "27 price_cnt.v(3) " "Verilog HDL Expression warning at price_cnt.v(3): truncated literal to match 27 bits" {  } { { "../rtl/price_cnt.v" "" { Text "E:/FPGA/altera/All_Prj/Taxi_fares/rtl/price_cnt.v" 3 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1708786309040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNT_2S cnt_2s price_cnt.v(4) " "Verilog HDL Declaration information at price_cnt.v(4): object \"CNT_2S\" differs only in case from object \"cnt_2s\" in the same scope" {  } { { "../rtl/price_cnt.v" "" { Text "E:/FPGA/altera/All_Prj/Taxi_fares/rtl/price_cnt.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1708786309040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/all_prj/taxi_fares/rtl/price_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/altera/all_prj/taxi_fares/rtl/price_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 price_cnt " "Found entity 1: price_cnt" {  } { { "../rtl/price_cnt.v" "" { Text "E:/FPGA/altera/All_Prj/Taxi_fares/rtl/price_cnt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708786309041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708786309041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/all_prj/taxi_fares/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/altera/all_prj/taxi_fares/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "E:/FPGA/altera/All_Prj/Taxi_fares/rtl/key_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708786309042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708786309042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/all_prj/taxi_fares/rtl/hc595_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/altera/all_prj/taxi_fares/rtl/hc595_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 hc595_ctrl " "Found entity 1: hc595_ctrl" {  } { { "../rtl/hc595_ctrl.v" "" { Text "E:/FPGA/altera/All_Prj/Taxi_fares/rtl/hc595_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708786309044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708786309044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/all_prj/taxi_fares/rtl/distance_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/altera/all_prj/taxi_fares/rtl/distance_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 distance_cnt " "Found entity 1: distance_cnt" {  } { { "../rtl/distance_cnt.v" "" { Text "E:/FPGA/altera/All_Prj/Taxi_fares/rtl/distance_cnt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708786309045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708786309045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/altera/all_prj/taxi_fares/rtl/binary2bcd_216.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/altera/all_prj/taxi_fares/rtl/binary2bcd_216.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary2bcd_216 " "Found entity 1: binary2bcd_216" {  } { { "../rtl/binary2bcd_216.v" "" { Text "E:/FPGA/altera/All_Prj/Taxi_fares/rtl/binary2bcd_216.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708786309047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708786309047 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "distance top_taxi_fares.v(104) " "Verilog HDL Implicit Net warning at top_taxi_fares.v(104): created implicit net for \"distance\"" {  } { { "../rtl/top_taxi_fares.v" "" { Text "E:/FPGA/altera/All_Prj/Taxi_fares/rtl/top_taxi_fares.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708786309047 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "seg_dynamic seg_dynamic.v(27) " "Verilog HDL Parameter Declaration warning at seg_dynamic.v(27): Parameter Declaration in module \"seg_dynamic\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/seg_dynamic.v" "" { Text "E:/FPGA/altera/All_Prj/Taxi_fares/rtl/seg_dynamic.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1708786309048 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_taxi_fares " "Elaborating entity \"top_taxi_fares\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1708786309084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:key_filter_inst1 " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:key_filter_inst1\"" {  } { { "../rtl/top_taxi_fares.v" "key_filter_inst1" { Text "E:/FPGA/altera/All_Prj/Taxi_fares/rtl/top_taxi_fares.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708786309111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stepper_motors Stepper_motors:Stepper_motors_inst " "Elaborating entity \"Stepper_motors\" for hierarchy \"Stepper_motors:Stepper_motors_inst\"" {  } { { "../rtl/top_taxi_fares.v" "Stepper_motors_inst" { Text "E:/FPGA/altera/All_Prj/Taxi_fares/rtl/top_taxi_fares.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708786309121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "distance_cnt distance_cnt:distance_cnt_inst " "Elaborating entity \"distance_cnt\" for hierarchy \"distance_cnt:distance_cnt_inst\"" {  } { { "../rtl/top_taxi_fares.v" "distance_cnt_inst" { Text "E:/FPGA/altera/All_Prj/Taxi_fares/rtl/top_taxi_fares.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708786309130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "price_cnt price_cnt:price_cnt_inst " "Elaborating entity \"price_cnt\" for hierarchy \"price_cnt:price_cnt_inst\"" {  } { { "../rtl/top_taxi_fares.v" "price_cnt_inst" { Text "E:/FPGA/altera/All_Prj/Taxi_fares/rtl/top_taxi_fares.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708786309137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2bcd_216 binary2bcd_216:binary2bcd_216_inst1 " "Elaborating entity \"binary2bcd_216\" for hierarchy \"binary2bcd_216:binary2bcd_216_inst1\"" {  } { { "../rtl/top_taxi_fares.v" "binary2bcd_216_inst1" { Text "E:/FPGA/altera/All_Prj/Taxi_fares/rtl/top_taxi_fares.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708786309147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_dynamic seg_dynamic:seg_dynamic_inst " "Elaborating entity \"seg_dynamic\" for hierarchy \"seg_dynamic:seg_dynamic_inst\"" {  } { { "../rtl/top_taxi_fares.v" "seg_dynamic_inst" { Text "E:/FPGA/altera/All_Prj/Taxi_fares/rtl/top_taxi_fares.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708786309161 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_dynamic.v(38) " "Verilog HDL assignment warning at seg_dynamic.v(38): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_dynamic.v" "" { Text "E:/FPGA/altera/All_Prj/Taxi_fares/rtl/seg_dynamic.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1708786309162 "|top_taxi_fares|seg_dynamic:seg_dynamic_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hc595_ctrl hc595_ctrl:hc595_ctrl_inst " "Elaborating entity \"hc595_ctrl\" for hierarchy \"hc595_ctrl:hc595_ctrl_inst\"" {  } { { "../rtl/top_taxi_fares.v" "hc595_ctrl_inst" { Text "E:/FPGA/altera/All_Prj/Taxi_fares/rtl/top_taxi_fares.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708786309172 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1708786309714 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/seg_dynamic.v" "" { Text "E:/FPGA/altera/All_Prj/Taxi_fares/rtl/seg_dynamic.v" 111 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1708786309736 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1708786309737 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1708786309994 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA/altera/All_Prj/Taxi_fares/quartus_prj/output_files/Taxi_fares.map.smsg " "Generated suppressed messages file E:/FPGA/altera/All_Prj/Taxi_fares/quartus_prj/output_files/Taxi_fares.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1708786310225 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1708786310354 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708786310354 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "424 " "Implemented 424 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1708786310515 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1708786310515 ""} { "Info" "ICUT_CUT_TM_LCELLS" "409 " "Implemented 409 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1708786310515 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1708786310515 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4602 " "Peak virtual memory: 4602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1708786310530 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 24 22:51:50 2024 " "Processing ended: Sat Feb 24 22:51:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1708786310530 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1708786310530 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1708786310530 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1708786310530 ""}
