processing file asmFiles/test.ldst1.asm (1 of 1)
vlog  +acc -sv12compat -mfcu -lint +incdir+include -suppress 12110  source/alu.sv
QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
Start time: 06:29:04 on Feb 11,2022
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" -suppress 12110 source/alu.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface alu_if
-- Importing package cpu_types_pkg
-- Compiling module alu

Top level modules:
	alu
End time: 06:29:04 on Feb 11,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog  +acc -sv12compat -mfcu -lint +incdir+include -suppress 12110  include/alu_if.vh
QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
Start time: 06:29:05 on Feb 11,2022
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" -suppress 12110 include/alu_if.vh 
-- Compiling package cpu_types_pkg
-- Compiling interface alu_if
-- Importing package cpu_types_pkg

Top level modules:
	--none--
End time: 06:29:05 on Feb 11,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog  +acc -sv12compat -mfcu -lint +incdir+include -suppress 12110  include/cache_control_if.vh
QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
Start time: 06:29:05 on Feb 11,2022
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" -suppress 12110 include/cache_control_if.vh 
-- Compiling package cpu_types_pkg
-- Compiling interface caches_if
-- Importing package cpu_types_pkg
-- Compiling interface cache_control_if

Top level modules:
	--none--
End time: 06:29:05 on Feb 11,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog  +acc -sv12compat -mfcu -lint +incdir+include -suppress 12110  source/caches.sv
QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
Start time: 06:29:05 on Feb 11,2022
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" -suppress 12110 source/caches.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface datapath_cache_if
-- Importing package cpu_types_pkg
-- Compiling interface caches_if
-- Compiling module caches

Top level modules:
	caches
End time: 06:29:05 on Feb 11,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog  +acc -sv12compat -mfcu -lint +incdir+include -suppress 12110  include/caches_if.vh
QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
Start time: 06:29:05 on Feb 11,2022
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" -suppress 12110 include/caches_if.vh 
-- Compiling package cpu_types_pkg
-- Compiling interface caches_if
-- Importing package cpu_types_pkg

Top level modules:
	--none--
End time: 06:29:06 on Feb 11,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog  +acc -sv12compat -mfcu -lint +incdir+include -suppress 12110  source/control_unit.sv
QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
Start time: 06:29:06 on Feb 11,2022
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" -suppress 12110 source/control_unit.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface control_unit_if
-- Importing package cpu_types_pkg
-- Compiling module control_unit

Top level modules:
	control_unit
End time: 06:29:06 on Feb 11,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog  +acc -sv12compat -mfcu -lint +incdir+include -suppress 12110  include/control_unit_if.vh
QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
Start time: 06:29:06 on Feb 11,2022
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" -suppress 12110 include/control_unit_if.vh 
-- Compiling package cpu_types_pkg
-- Compiling interface control_unit_if
-- Importing package cpu_types_pkg

Top level modules:
	--none--
End time: 06:29:06 on Feb 11,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog  +acc -sv12compat -mfcu -lint +incdir+include -suppress 12110  include/cpu_ram_if.vh
QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
Start time: 06:29:06 on Feb 11,2022
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" -suppress 12110 include/cpu_ram_if.vh 
-- Compiling package cpu_types_pkg
-- Compiling interface cpu_ram_if
-- Importing package cpu_types_pkg

Top level modules:
	--none--
End time: 06:29:06 on Feb 11,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog  +acc -sv12compat -mfcu -lint +incdir+include -suppress 12110  include/cpu_types_pkg.vh
QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
Start time: 06:29:06 on Feb 11,2022
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" -suppress 12110 include/cpu_types_pkg.vh 
-- Compiling package cpu_types_pkg

Top level modules:
	--none--
End time: 06:29:07 on Feb 11,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog  +acc -sv12compat -mfcu -lint +incdir+include -suppress 12110  source/datapath.sv
QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
Start time: 06:29:07 on Feb 11,2022
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" -suppress 12110 source/datapath.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface datapath_cache_if
-- Importing package cpu_types_pkg
-- Compiling interface pipeline_reg_if
-- Compiling interface control_unit_if
-- Compiling interface register_file_if
-- Compiling interface alu_if
-- Compiling module datapath

Top level modules:
	datapath
End time: 06:29:07 on Feb 11,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog  +acc -sv12compat -mfcu -lint +incdir+include -suppress 12110  include/datapath_cache_if.vh
QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
Start time: 06:29:07 on Feb 11,2022
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" -suppress 12110 include/datapath_cache_if.vh 
-- Compiling package cpu_types_pkg
-- Compiling interface datapath_cache_if
-- Importing package cpu_types_pkg

Top level modules:
	--none--
End time: 06:29:07 on Feb 11,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog  +acc -sv12compat -mfcu -lint +incdir+include -suppress 12110  source/memory_control.sv
QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
Start time: 06:29:07 on Feb 11,2022
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" -suppress 12110 source/memory_control.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface caches_if
-- Importing package cpu_types_pkg
-- Compiling interface cache_control_if
-- Compiling module memory_control

Top level modules:
	memory_control
End time: 06:29:08 on Feb 11,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog  +acc -sv12compat -mfcu -lint +incdir+include -suppress 12110  source/pipeline.sv
QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
Start time: 06:29:08 on Feb 11,2022
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" -suppress 12110 source/pipeline.sv 
-- Compiling module pipeline

Top level modules:
	pipeline
End time: 06:29:08 on Feb 11,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog  +acc -sv12compat -mfcu -lint +incdir+include -suppress 12110  source/pipeline_reg.sv
QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
Start time: 06:29:08 on Feb 11,2022
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" -suppress 12110 source/pipeline_reg.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface pipeline_reg_if
-- Importing package cpu_types_pkg
-- Compiling module pipeline_reg

Top level modules:
	pipeline_reg
End time: 06:29:08 on Feb 11,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog  +acc -sv12compat -mfcu -lint +incdir+include -suppress 12110  include/pipeline_reg_if.vh
QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
Start time: 06:29:08 on Feb 11,2022
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" -suppress 12110 include/pipeline_reg_if.vh 
-- Compiling package cpu_types_pkg
-- Compiling interface pipeline_reg_if
-- Importing package cpu_types_pkg

Top level modules:
	--none--
End time: 06:29:09 on Feb 11,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog  +acc -sv12compat -mfcu -lint +incdir+include -suppress 12110  source/ram.sv
QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
Start time: 06:29:09 on Feb 11,2022
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" -suppress 12110 source/ram.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface cpu_ram_if
-- Importing package cpu_types_pkg
-- Compiling module ram

Top level modules:
	ram
End time: 06:29:09 on Feb 11,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog  +acc -sv12compat -mfcu -lint +incdir+include -suppress 12110  source/register_file.sv
QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
Start time: 06:29:09 on Feb 11,2022
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" -suppress 12110 source/register_file.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface register_file_if
-- Importing package cpu_types_pkg
-- Compiling module register_file

Top level modules:
	register_file
End time: 06:29:09 on Feb 11,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog  +acc -sv12compat -mfcu -lint +incdir+include -suppress 12110  include/register_file_if.vh
QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
Start time: 06:29:09 on Feb 11,2022
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" -suppress 12110 include/register_file_if.vh 
-- Compiling package cpu_types_pkg
-- Compiling interface register_file_if
-- Importing package cpu_types_pkg

Top level modules:
	--none--
End time: 06:29:09 on Feb 11,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog  +acc -sv12compat -mfcu -lint +incdir+include -suppress 12110  source/request_unit.sv
QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
Start time: 06:29:09 on Feb 11,2022
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" -suppress 12110 source/request_unit.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface request_unit_if
-- Importing package cpu_types_pkg
-- Compiling module request_unit

Top level modules:
	request_unit
End time: 06:29:10 on Feb 11,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog  +acc -sv12compat -mfcu -lint +incdir+include -suppress 12110  include/request_unit_if.vh
QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
Start time: 06:29:10 on Feb 11,2022
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" -suppress 12110 include/request_unit_if.vh 
-- Compiling package cpu_types_pkg
-- Compiling interface request_unit_if
-- Importing package cpu_types_pkg

Top level modules:
	--none--
End time: 06:29:10 on Feb 11,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog  +acc -sv12compat -mfcu -lint +incdir+include -suppress 12110  source/system.sv
QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
Start time: 06:29:10 on Feb 11,2022
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" -suppress 12110 source/system.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system

Top level modules:
	system
End time: 06:29:10 on Feb 11,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vlog  +acc -sv12compat -mfcu -lint +incdir+include -suppress 12110  include/system_if.vh
QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
Start time: 06:29:10 on Feb 11,2022
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" -suppress 12110 include/system_if.vh 
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg

Top level modules:
	--none--
End time: 06:29:11 on Feb 11,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog  +acc -sv12compat -mfcu -lint +incdir+include -suppress 12110  testbench/system_tb.sv
QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
Start time: 06:29:11 on Feb 11,2022
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" -suppress 12110 testbench/system_tb.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface system_if
-- Importing package cpu_types_pkg
-- Compiling module system_tb
-- Compiling program test

Top level modules:
	system_tb
End time: 06:29:11 on Feb 11,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.7a

# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# vsim -coverage -suppress 12110 -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 06:29:12 on Feb 11,2022
# ** Note: (vsim-3812) Design is being optimized...
###### include/cache_control_if.vh(79):       iREN[1] = cif1.iREN;
# ** Warning: include/cache_control_if.vh(79): (vopt-2576) [BSOB] - Bit-select into 'iREN' is out of bounds.
###### include/cache_control_if.vh(80):       dREN[1] = cif1.dREN;
# ** Warning: include/cache_control_if.vh(80): (vopt-2576) [BSOB] - Bit-select into 'dREN' is out of bounds.
###### include/cache_control_if.vh(81):       dWEN[1] = cif1.dWEN;
# ** Warning: include/cache_control_if.vh(81): (vopt-2576) [BSOB] - Bit-select into 'dWEN' is out of bounds.
###### include/cache_control_if.vh(82):       dstore[1] = cif1.dstore;
# ** Warning: include/cache_control_if.vh(82): (vopt-2696) Element index 1 into 'dstore' is out of bounds.
# ** Warning: include/cache_control_if.vh(82): (vopt-2696) Element index 1 into 'dstore' is out of bounds.
###### include/cache_control_if.vh(83):       iaddr[1] = cif1.iaddr;
# ** Warning: include/cache_control_if.vh(83): (vopt-2696) Element index 1 into 'iaddr' is out of bounds.
# ** Warning: include/cache_control_if.vh(83): (vopt-2696) Element index 1 into 'iaddr' is out of bounds.
###### include/cache_control_if.vh(84):       daddr[1] = cif1.daddr;
# ** Warning: include/cache_control_if.vh(84): (vopt-2696) Element index 1 into 'daddr' is out of bounds.
# ** Warning: include/cache_control_if.vh(84): (vopt-2696) Element index 1 into 'daddr' is out of bounds.
###### include/cache_control_if.vh(85):       ccwrite[1] = cif1.ccwrite;
# ** Warning: include/cache_control_if.vh(85): (vopt-2576) [BSOB] - Bit-select into 'ccwrite' is out of bounds.
###### include/cache_control_if.vh(86):       cctrans[1] = cif1.cctrans;
# ** Warning: include/cache_control_if.vh(86): (vopt-2576) [BSOB] - Bit-select into 'cctrans' is out of bounds.
###### include/cache_control_if.vh(95):       cif1.iwait = iwait[1];
# ** Warning: include/cache_control_if.vh(95): (vopt-2576) [BSOB] - Bit-select into 'iwait' is out of bounds.
###### include/cache_control_if.vh(96):       cif1.dwait = dwait[1];
# ** Warning: include/cache_control_if.vh(96): (vopt-2576) [BSOB] - Bit-select into 'dwait' is out of bounds.
###### include/cache_control_if.vh(99):       cif1.ccwait = ccwait[1];
# ** Warning: include/cache_control_if.vh(99): (vopt-2576) [BSOB] - Bit-select into 'ccwait' is out of bounds.
###### include/cache_control_if.vh(100):       cif1.ccinv = ccinv[1];
# ** Warning: include/cache_control_if.vh(100): (vopt-2576) [BSOB] - Bit-select into 'ccinv' is out of bounds.
# //  Questa Sim
# //  Version 10.7a linux Mar 26 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.system_tb(fast)
# Loading work.cpu_types_pkg(fast)
# Loading work.system_if(fast)
# Loading work.test(fast)
# Loading work.system(fast)
# Loading work.cpu_ram_if(fast)
# Loading work.pipeline(fast)
# Loading work.datapath_cache_if(fast)
# Loading work.caches_if(fast__1)
# Loading work.cache_control_if(fast)
# Loading work.datapath(fast)
# Loading work.pipeline_reg_if(fast)
# Loading work.control_unit_if(fast)
# Loading work.request_unit_if(fast)
# Loading work.register_file_if(fast)
# Loading work.alu_if(fast)
# Loading work.control_unit(fast)
# Loading work.request_unit(fast)
# Loading work.register_file(fast)
# Loading work.alu(fast)
# Loading work.pipeline_reg(fast)
# Loading work.caches(fast)
# Loading work.memory_control(fast)
# Loading work.ram(fast)
# Loading altera_mf_ver.altsyncram(fast)
# run -all
# Starting Processor.
# Halted at 960 time and ran for         47 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 06:29:15 on Feb 11,2022, Elapsed time: 0:00:03
# Errors: 0, Warnings: 15
14 instructions
processing file asmFiles/test.ldst2.asm (1 of 1)
Reading pref.tcl

# 10.7a

# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# vsim -coverage -suppress 12110 -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 06:29:20 on Feb 11,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.7a linux Mar 26 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.system_tb(fast)
# Loading work.cpu_types_pkg(fast)
# Loading work.system_if(fast)
# Loading work.test(fast)
# Loading work.system(fast)
# Loading work.cpu_ram_if(fast)
# Loading work.pipeline(fast)
# Loading work.datapath_cache_if(fast)
# Loading work.caches_if(fast__1)
# Loading work.cache_control_if(fast)
# Loading work.datapath(fast)
# Loading work.pipeline_reg_if(fast)
# Loading work.control_unit_if(fast)
# Loading work.request_unit_if(fast)
# Loading work.register_file_if(fast)
# Loading work.alu_if(fast)
# Loading work.control_unit(fast)
# Loading work.request_unit(fast)
# Loading work.register_file(fast)
# Loading work.alu(fast)
# Loading work.pipeline_reg(fast)
# Loading work.caches(fast)
# Loading work.memory_control(fast)
# Loading work.ram(fast)
# Loading altera_mf_ver.altsyncram(fast)
# run -all
# Starting Processor.
# Halted at 1040 time and ran for         51 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 06:29:21 on Feb 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
15 instructions
--- memsim.hex	2022-02-11 06:29:21.637193827 -0500
+++ memcpu.hex	2022-02-11 06:29:21.591192090 -0500
@@ -13,7 +13,7 @@
 :040200000000733750
 :0402010000002701D1
 :0402020000001337AE
-:04020300FEEDBEEF5F
+:040203000000BEEF4A
 :0403C000000073378F
 :0403C1000000270110
 :0403C20000001337ED
processing file asmFiles/test.ldst2.asm (1 of 1)
vlog  +acc -sv12compat -mfcu -lint +incdir+include -suppress 12110  source/datapath.sv
QuestaSim vlog 10.7a Compiler 2018.03 Mar 26 2018
Start time: 06:43:56 on Feb 11,2022
vlog "+acc" -sv12compat -mfcu -lint "+incdir+include" -suppress 12110 source/datapath.sv 
-- Compiling package cpu_types_pkg
-- Compiling interface datapath_cache_if
-- Importing package cpu_types_pkg
-- Compiling interface pipeline_reg_if
-- Compiling interface control_unit_if
-- Compiling interface register_file_if
-- Compiling interface alu_if
-- Compiling module datapath

Top level modules:
	datapath
End time: 06:43:56 on Feb 11,2022, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.7a

# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# vsim -coverage -suppress 12110 -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 06:43:58 on Feb 11,2022
# ** Note: (vsim-3812) Design is being optimized...
###### include/cache_control_if.vh(79):       iREN[1] = cif1.iREN;
# ** Warning: include/cache_control_if.vh(79): (vopt-2576) [BSOB] - Bit-select into 'iREN' is out of bounds.
###### include/cache_control_if.vh(80):       dREN[1] = cif1.dREN;
# ** Warning: include/cache_control_if.vh(80): (vopt-2576) [BSOB] - Bit-select into 'dREN' is out of bounds.
###### include/cache_control_if.vh(81):       dWEN[1] = cif1.dWEN;
# ** Warning: include/cache_control_if.vh(81): (vopt-2576) [BSOB] - Bit-select into 'dWEN' is out of bounds.
###### include/cache_control_if.vh(82):       dstore[1] = cif1.dstore;
# ** Warning: include/cache_control_if.vh(82): (vopt-2696) Element index 1 into 'dstore' is out of bounds.
# ** Warning: include/cache_control_if.vh(82): (vopt-2696) Element index 1 into 'dstore' is out of bounds.
###### include/cache_control_if.vh(83):       iaddr[1] = cif1.iaddr;
# ** Warning: include/cache_control_if.vh(83): (vopt-2696) Element index 1 into 'iaddr' is out of bounds.
# ** Warning: include/cache_control_if.vh(83): (vopt-2696) Element index 1 into 'iaddr' is out of bounds.
###### include/cache_control_if.vh(84):       daddr[1] = cif1.daddr;
# ** Warning: include/cache_control_if.vh(84): (vopt-2696) Element index 1 into 'daddr' is out of bounds.
# ** Warning: include/cache_control_if.vh(84): (vopt-2696) Element index 1 into 'daddr' is out of bounds.
###### include/cache_control_if.vh(85):       ccwrite[1] = cif1.ccwrite;
# ** Warning: include/cache_control_if.vh(85): (vopt-2576) [BSOB] - Bit-select into 'ccwrite' is out of bounds.
###### include/cache_control_if.vh(86):       cctrans[1] = cif1.cctrans;
# ** Warning: include/cache_control_if.vh(86): (vopt-2576) [BSOB] - Bit-select into 'cctrans' is out of bounds.
###### include/cache_control_if.vh(95):       cif1.iwait = iwait[1];
# ** Warning: include/cache_control_if.vh(95): (vopt-2576) [BSOB] - Bit-select into 'iwait' is out of bounds.
###### include/cache_control_if.vh(96):       cif1.dwait = dwait[1];
# ** Warning: include/cache_control_if.vh(96): (vopt-2576) [BSOB] - Bit-select into 'dwait' is out of bounds.
###### include/cache_control_if.vh(99):       cif1.ccwait = ccwait[1];
# ** Warning: include/cache_control_if.vh(99): (vopt-2576) [BSOB] - Bit-select into 'ccwait' is out of bounds.
###### include/cache_control_if.vh(100):       cif1.ccinv = ccinv[1];
# ** Warning: include/cache_control_if.vh(100): (vopt-2576) [BSOB] - Bit-select into 'ccinv' is out of bounds.
# //  Questa Sim
# //  Version 10.7a linux Mar 26 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.system_tb(fast)
# Loading work.cpu_types_pkg(fast)
# Loading work.system_if(fast)
# Loading work.test(fast)
# Loading work.system(fast)
# Loading work.cpu_ram_if(fast)
# Loading work.pipeline(fast)
# Loading work.datapath_cache_if(fast)
# Loading work.caches_if(fast__1)
# Loading work.cache_control_if(fast)
# Loading work.datapath(fast)
# Loading work.pipeline_reg_if(fast)
# Loading work.control_unit_if(fast)
# Loading work.request_unit_if(fast)
# Loading work.register_file_if(fast)
# Loading work.alu_if(fast)
# Loading work.control_unit(fast)
# Loading work.request_unit(fast)
# Loading work.register_file(fast)
# Loading work.alu(fast)
# Loading work.pipeline_reg(fast)
# Loading work.caches(fast)
# Loading work.memory_control(fast)
# Loading work.ram(fast)
# Loading altera_mf_ver.altsyncram(fast)
# run -all
# Starting Processor.
# Halted at 1040 time and ran for         51 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 06:44:01 on Feb 11,2022, Elapsed time: 0:00:03
# Errors: 0, Warnings: 15
15 instructions
--- memsim.hex	2022-02-11 06:44:01.268412776 -0500
+++ memcpu.hex	2022-02-11 06:44:01.218410887 -0500
@@ -13,7 +13,7 @@
 :040200000000733750
 :0402010000002701D1
 :0402020000001337AE
-:04020300FEEDBEEF5F
+:040203000000BEEF4A
 :0403C000000073378F
 :0403C1000000270110
 :0403C20000001337ED
processing file asmFiles/test.ldst1.asm (1 of 1)
Reading pref.tcl

# 10.7a

# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# vsim -coverage -suppress 12110 -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 07:21:01 on Feb 11,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# //  Questa Sim
# //  Version 10.7a linux Mar 26 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.system_tb(fast)
# Loading work.cpu_types_pkg(fast)
# Loading work.system_if(fast)
# Loading work.test(fast)
# Loading work.system(fast)
# Loading work.cpu_ram_if(fast)
# Loading work.pipeline(fast)
# Loading work.datapath_cache_if(fast)
# Loading work.caches_if(fast__1)
# Loading work.cache_control_if(fast)
# Loading work.datapath(fast)
# Loading work.pipeline_reg_if(fast)
# Loading work.control_unit_if(fast)
# Loading work.request_unit_if(fast)
# Loading work.register_file_if(fast)
# Loading work.alu_if(fast)
# Loading work.control_unit(fast)
# Loading work.request_unit(fast)
# Loading work.register_file(fast)
# Loading work.alu(fast)
# Loading work.pipeline_reg(fast)
# Loading work.caches(fast)
# Loading work.memory_control(fast)
# Loading work.ram(fast)
# Loading altera_mf_ver.altsyncram(fast)
# run -all
# Starting Processor.
# Halted at 960 time and ran for         47 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 07:21:03 on Feb 11,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
14 instructions
processing file asmFiles/test.ldst2.asm (1 of 1)
Reading pref.tcl

# 10.7a

# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# ** Warning: Multiple occurences of ini variable ToggleWidthLimit are found, only first occurence will be considered.
# vsim -coverage -suppress 12110 -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf system_tb.wlf work.system_tb 
# Start time: 07:21:07 on Feb 11,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# //  Questa Sim
# //  Version 10.7a linux Mar 26 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.system_tb(fast)
# Loading work.cpu_types_pkg(fast)
# Loading work.system_if(fast)
# Loading work.test(fast)
# Loading work.system(fast)
# Loading work.cpu_ram_if(fast)
# Loading work.pipeline(fast)
# Loading work.datapath_cache_if(fast)
# Loading work.caches_if(fast__1)
# Loading work.cache_control_if(fast)
# Loading work.datapath(fast)
# Loading work.pipeline_reg_if(fast)
# Loading work.control_unit_if(fast)
# Loading work.request_unit_if(fast)
# Loading work.register_file_if(fast)
# Loading work.alu_if(fast)
# Loading work.control_unit(fast)
# Loading work.request_unit(fast)
# Loading work.register_file(fast)
# Loading work.alu(fast)
# Loading work.pipeline_reg(fast)
# Loading work.caches(fast)
# Loading work.memory_control(fast)
# Loading work.ram(fast)
# Loading altera_mf_ver.altsyncram(fast)
# run -all
# Starting Processor.
# Halted at 1040 time and ran for         51 cycles.
# Starting memory dump.
# Finished memory dump.
# End time: 07:21:07 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
15 instructions
--- memsim.hex	2022-02-11 07:21:07.866491085 -0500
+++ memcpu.hex	2022-02-11 07:21:07.783487951 -0500
@@ -13,7 +13,7 @@
 :040200000000733750
 :0402010000002701D1
 :0402020000001337AE
-:04020300FEEDBEEF5F
+:040203000000BEEF4A
 :0403C000000073378F
 :0403C1000000270110
 :0403C20000001337ED
