{"Source Block": ["oh/elink/dv/elink_e16_model.v@1189:1199@HdlIdDef", "   // #########\n   // # REGS\n   // #########\n   reg [LW-1:0] tran_byte0;\n   reg [2:0] \trxi_assemble_cnt;\n   reg [3:0] \tctrlmode;\n   reg [AW-1:0] dstaddr_int;\n   reg [1:0] \tdatamode;\n   reg \t\twrite;\n   reg \t\taccess;\n   reg [DW-1:0] data;\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@1187:1197", "   /*AUTOWIRE*/\n\n   // #########\n   // # REGS\n   // #########\n   reg [LW-1:0] tran_byte0;\n   reg [2:0] \trxi_assemble_cnt;\n   reg [3:0] \tctrlmode;\n   reg [AW-1:0] dstaddr_int;\n   reg [1:0] \tdatamode;\n   reg \t\twrite;\n"], ["oh/elink/dv/elink_e16_model.v@1188:1198", "\n   // #########\n   // # REGS\n   // #########\n   reg [LW-1:0] tran_byte0;\n   reg [2:0] \trxi_assemble_cnt;\n   reg [3:0] \tctrlmode;\n   reg [AW-1:0] dstaddr_int;\n   reg [1:0] \tdatamode;\n   reg \t\twrite;\n   reg \t\taccess;\n"], ["oh/elink/dv/elink_e16_model.v@1193:1203", "   reg [2:0] \trxi_assemble_cnt;\n   reg [3:0] \tctrlmode;\n   reg [AW-1:0] dstaddr_int;\n   reg [1:0] \tdatamode;\n   reg \t\twrite;\n   reg \t\taccess;\n   reg [DW-1:0] data;\n   reg [AW-1:0] srcaddr;\n   reg \t\trxi_cx_access;\n\n   // #########\n"], ["oh/elink/dv/elink_e16_model.v@1192:1202", "   reg [LW-1:0] tran_byte0;\n   reg [2:0] \trxi_assemble_cnt;\n   reg [3:0] \tctrlmode;\n   reg [AW-1:0] dstaddr_int;\n   reg [1:0] \tdatamode;\n   reg \t\twrite;\n   reg \t\taccess;\n   reg [DW-1:0] data;\n   reg [AW-1:0] srcaddr;\n   reg \t\trxi_cx_access;\n\n"], ["oh/elink/dv/elink_e16_model.v@1191:1201", "   // #########\n   reg [LW-1:0] tran_byte0;\n   reg [2:0] \trxi_assemble_cnt;\n   reg [3:0] \tctrlmode;\n   reg [AW-1:0] dstaddr_int;\n   reg [1:0] \tdatamode;\n   reg \t\twrite;\n   reg \t\taccess;\n   reg [DW-1:0] data;\n   reg [AW-1:0] srcaddr;\n   reg \t\trxi_cx_access;\n"], ["oh/elink/dv/elink_e16_model.v@1194:1204", "   reg [3:0] \tctrlmode;\n   reg [AW-1:0] dstaddr_int;\n   reg [1:0] \tdatamode;\n   reg \t\twrite;\n   reg \t\taccess;\n   reg [DW-1:0] data;\n   reg [AW-1:0] srcaddr;\n   reg \t\trxi_cx_access;\n\n   // #########\n   // # WIRES\n"], ["oh/elink/dv/elink_e16_model.v@1190:1200", "   // # REGS\n   // #########\n   reg [LW-1:0] tran_byte0;\n   reg [2:0] \trxi_assemble_cnt;\n   reg [3:0] \tctrlmode;\n   reg [AW-1:0] dstaddr_int;\n   reg [1:0] \tdatamode;\n   reg \t\twrite;\n   reg \t\taccess;\n   reg [DW-1:0] data;\n   reg [AW-1:0] srcaddr;\n"]], "Diff Content": {"Delete": [[1194, "   reg [3:0] \tctrlmode;\n"]], "Add": []}}