

================================================================
== Vivado HLS Report for 'c_sum'
================================================================
* Date:           Mon Dec 10 15:19:44 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls8Bit16Quant
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.360|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |  781|  2311|  781|  2311|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+------+----------+-----------+-----------+------+----------+
        |             |   Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  780|  2310|  26 ~ 77 |          -|          -|    30|    no    |
        | + Loop 1.1  |   12|    56|  3 ~ 14  |          -|          -|     4|    no    |
        +-------------+-----+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|       0|   1247|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     386|    160|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    368|
|Register         |        -|      -|     338|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     724|   1775|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +--------------------------+----------------------+---------+-------+-----+----+
    |lenetSynthMatlab_cud_U7   |lenetSynthMatlab_cud  |        0|      0|  106|  44|
    |lenetSynthMatlab_dEe_U8   |lenetSynthMatlab_dEe  |        0|      0|   70|  29|
    |lenetSynthMatlab_dEe_U9   |lenetSynthMatlab_dEe  |        0|      0|   70|  29|
    |lenetSynthMatlab_eOg_U10  |lenetSynthMatlab_eOg  |        0|      0|   70|  29|
    |lenetSynthMatlab_eOg_U11  |lenetSynthMatlab_eOg  |        0|      0|   70|  29|
    +--------------------------+----------------------+---------+-------+-----+----+
    |Total                     |                      |        0|      0|  386| 160|
    +--------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |mul4_fu_675_p2              |     *    |      0|  0|  51|           9|           8|
    |mul5_fu_939_p2              |     *    |      0|  0|  26|           6|           5|
    |mul6_fu_653_p2              |     *    |      0|  0|  51|           9|           8|
    |mul7_fu_795_p2              |     *    |      0|  0|  26|           6|           5|
    |mul8_fu_479_p2              |     *    |      0|  0|  51|           9|           8|
    |mul9_fu_501_p2              |     *    |      0|  0|  51|           9|           8|
    |mul_fu_344_p2               |     *    |      0|  0|  51|           9|           8|
    |grp_fu_255_p0               |     +    |      0|  0|  15|           8|           1|
    |i21_1_fu_852_p2             |     +    |      0|  0|  14|           7|           7|
    |i21_2_fu_445_p2             |     +    |      0|  0|  39|          32|           3|
    |i21_3_fu_457_p2             |     +    |      0|  0|  39|          32|           6|
    |i21_fu_908_p2               |     +    |      0|  0|  14|           7|           7|
    |i_fu_923_p2                 |     +    |      0|  0|  15|           5|           1|
    |indvars_iv_next2_fu_280_p2  |     +    |      0|  0|  15|           5|           1|
    |indvars_iv_next_fu_929_p2   |     +    |      0|  0|  15|           8|           3|
    |ix_10_fu_296_p2             |     +    |      0|  0|  16|           3|           9|
    |ixstart_18_fu_634_p2        |     +    |      0|  0|  14|           9|           9|
    |ixstart_19_fu_588_p2        |     +    |      0|  0|  14|           9|           9|
    |ixstart_20_fu_401_p2        |     +    |      0|  0|  39|          32|           5|
    |ixstart_21_fu_413_p2        |     +    |      0|  0|  39|          32|           8|
    |ixstart_22_fu_425_p2        |     +    |      0|  0|  39|          32|           9|
    |ixstart_cast_fu_302_p2      |     +    |      0|  0|  15|           1|           8|
    |s_15_fu_747_p2              |     +    |      0|  0|  71|          64|          64|
    |s_24_cast_fu_759_p2         |     +    |      0|  0|  42|          35|          35|
    |s_6_fu_753_p2               |     +    |      0|  0|  41|          34|          34|
    |tmp1_fu_711_p2              |     +    |      0|  0|  13|           4|           4|
    |tmp2_fu_537_p2              |     +    |      0|  0|  13|           4|           4|
    |tmp_75_fu_364_p2            |     +    |      0|  0|  14|           7|           7|
    |tmp_81_fu_721_p2            |     +    |      0|  0|  15|           5|           5|
    |tmp_88_fu_547_p2            |     +    |      0|  0|  15|           5|           5|
    |tmp_78_fu_895_p2            |     -    |      0|  0|  14|           7|           7|
    |tmp_82_fu_621_p2            |     -    |      0|  0|  14|           9|           9|
    |tmp_85_fu_839_p2            |     -    |      0|  0|  14|           7|           7|
    |tmp_89_fu_575_p2            |     -    |      0|  0|  14|           9|           9|
    |tmp_s_fu_335_p2             |     -    |      0|  0|  14|           7|           7|
    |exitcond1_fu_274_p2         |   icmp   |      0|  0|  11|           5|           3|
    |exitcond_fu_382_p2          |   icmp   |      0|  0|  11|           8|           8|
    |tmp_79_fu_439_p2            |   icmp   |      0|  0|  18|          32|          31|
    |tmp_83_fu_395_p2            |   icmp   |      0|  0|  18|          32|          31|
    |tmp_86_fu_451_p2            |   icmp   |      0|  0|  18|          32|           5|
    |tmp_90_fu_407_p2            |   icmp   |      0|  0|  18|          32|           8|
    |tmp_92_fu_419_p2            |   icmp   |      0|  0|  18|          32|           5|
    |s_16_fu_773_p2              |    or    |      0|  0|  64|          64|          36|
    |p_3_fu_463_p3               |  select  |      0|  0|  32|           1|          32|
    |p_s_fu_431_p3               |  select  |      0|  0|  32|           1|          32|
    |s_2_fu_783_p3               |  select  |      0|  0|  64|           1|          64|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|1247|         716|         588|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+-----+-----------+-----+-----------+
    |                Name                | LUT | Input Size| Bits| Total Bits|
    +------------------------------------+-----+-----------+-----+-----------+
    |X_address0                          |   15|          3|    8|         24|
    |ap_NS_fsm                           |  233|         54|    1|         54|
    |ap_phi_mux_ixstart_5_phi_fu_244_p8  |   15|          3|   32|         96|
    |i9_fu_96                            |   21|          4|   32|        128|
    |indvars_iv1_reg_134                 |    9|          2|    5|         10|
    |indvars_iv_reg_146                  |    9|          2|    8|         16|
    |ix_1_reg_217                        |    9|          2|    8|         16|
    |ix_reg_184                          |    9|          2|    9|         18|
    |ixstart_5_reg_240                   |   21|          4|   32|        128|
    |ixstart_reg_206                     |    9|          2|   32|         64|
    |iy_reg_158                          |    9|          2|    5|         10|
    |s_1_reg_195                         |    9|          2|   64|        128|
    +------------------------------------+-----+-----------+-----+-----------+
    |Total                               |  368|         82|  236|        692|
    +------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |  53|   0|   53|          0|
    |b1_reg_170                |   1|   0|    1|          0|
    |b2_reg_226                |   1|   0|    1|          0|
    |i9_fu_96                  |  32|   0|   32|          0|
    |i_reg_1087                |   5|   0|    5|          0|
    |indvars_iv1_reg_134       |   5|   0|    5|          0|
    |indvars_iv_next2_reg_972  |   5|   0|    5|          0|
    |indvars_iv_next_reg_1092  |   8|   0|    8|          0|
    |indvars_iv_reg_146        |   8|   0|    8|          0|
    |ix_10_reg_982             |   9|   0|    9|          0|
    |ix_11_reg_1011            |   8|   0|    8|          0|
    |ix_1_reg_217              |   8|   0|    8|          0|
    |ix_reg_184                |   9|   0|    9|          0|
    |ixstart_5_reg_240         |  32|   0|   32|          0|
    |ixstart_cast_reg_987      |   8|   0|    8|          0|
    |ixstart_reg_206           |  32|   0|   32|          0|
    |iy_reg_158                |   5|   0|    5|          0|
    |s_1_reg_195               |  64|   0|   64|          0|
    |tmp_122_reg_1097          |   4|   0|    4|          0|
    |tmp_126_reg_1066          |   5|   0|    5|          0|
    |tmp_128_reg_1082          |   4|   0|    4|          0|
    |tmp_132_reg_1045          |   5|   0|    5|          0|
    |tmp_75_reg_993            |   7|   0|    7|          0|
    |tmp_79_reg_1036           |   1|   0|    1|          0|
    |tmp_81_reg_1071           |   5|   0|    5|          0|
    |tmp_83_reg_1019           |   1|   0|    1|          0|
    |tmp_88_reg_1050           |   5|   0|    5|          0|
    |tmp_reg_977               |   8|   0|    8|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 338|   0|  338|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |     c_sum    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |     c_sum    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |     c_sum    | return value |
|ap_done     | out |    1| ap_ctrl_hs |     c_sum    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |     c_sum    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |     c_sum    | return value |
|X_address0  | out |    8|  ap_memory |       X      |     array    |
|X_ce0       | out |    1|  ap_memory |       X      |     array    |
|X_q0        |  in |    1|  ap_memory |       X      |     array    |
|Y_address0  | out |    5|  ap_memory |       Y      |     array    |
|Y_ce0       | out |    1|  ap_memory |       Y      |     array    |
|Y_we0       | out |    1|  ap_memory |       Y      |     array    |
|Y_d0        | out |   64|  ap_memory |       Y      |     array    |
+------------+-----+-----+------------+--------------+--------------+

