#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Apr 16 15:10:59 2019
# Process ID: 5872
# Current directory: D:/课件/大三下/体系结构/minimips/minimipsb3/minimips
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16828 D:\课件\大三下\体系结构\minimips\minimipsb3\minimips\minimips.xpr
# Log file: D:/课件/大三下/体系结构/minimips/minimipsb3/minimips/vivado.log
# Journal file: D:/课件/大三下/体系结构/minimips/minimipsb3/minimips\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/课件/大三下/体系结构/minimips/minimipsb3/minimips/minimips.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx2019/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'irom' generated file not found 'd:/课件/大三下/体系结构/minimips/minimipsb3/minimips/minimips.srcs/sources_1/ip/irom/irom.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'irom' generated file not found 'd:/课件/大三下/体系结构/minimips/minimipsb3/minimips/minimips.srcs/sources_1/ip/irom/irom_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'irom' generated file not found 'd:/课件/大三下/体系结构/minimips/minimipsb3/minimips/minimips.srcs/sources_1/ip/irom/irom_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'irom' generated file not found 'd:/课件/大三下/体系结构/minimips/minimipsb3/minimips/minimips.srcs/sources_1/ip/irom/irom_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'irom' generated file not found 'd:/课件/大三下/体系结构/minimips/minimipsb3/minimips/minimips.srcs/sources_1/ip/irom/irom_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-2162] IP 'irom' is locked:
* IP definition 'Distributed Memory Generator (8.0)' for IP 'irom' (customized with software release 2014.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
open_project: Time (s): cpu = 00:00:40 ; elapsed = 00:01:49 . Memory (MB): peak = 620.027 ; gain = 76.840
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/课件/大三下/体系结构/minimips/minimipsb3/minimips/minimips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx2019/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/课件/大三下/体系结构/minimips/minimipsb3/minimips/minimips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/课件/大三下/体系结构/minimips/minimipsb3/minimips/minimips.sim/sim_1/behav/xsim/irom.mif'
INFO: [SIM-utils-43] Exported 'D:/课件/大三下/体系结构/minimips/minimipsb3/minimips/minimips.sim/sim_1/behav/xsim/romnew.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/课件/大三下/体系结构/minimips/minimipsb3/minimips/minimips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/课件/大三下/体系结构/minimips/minimipsb3/minimips/minimips.srcs/sources_1/ip/irom/sim/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/课件/大三下/体系结构/minimips/minimipsb3/minimips/minimips.srcs/sources_1/imports/src/Basys3_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Basys3_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/课件/大三下/体系结构/minimips/minimipsb3/minimips/minimips.srcs/sources_1/imports/src/CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/课件/大三下/体系结构/minimips/minimipsb3/minimips/minimips.srcs/sources_1/imports/src/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/课件/大三下/体系结构/minimips/minimipsb3/minimips/minimips.srcs/sources_1/imports/src/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/课件/大三下/体系结构/minimips/minimipsb3/minimips/minimips.srcs/sources_1/imports/src/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/课件/大三下/体系结构/minimips/minimipsb3/minimips/minimips.srcs/sources_1/imports/src/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/课件/大三下/体系结构/minimips/minimipsb3/minimips/minimips.srcs/sources_1/imports/src/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/课件/大三下/体系结构/minimips/minimipsb3/minimips/minimips.srcs/sources_1/imports/src/MEM.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/课件/大三下/体系结构/minimips/minimipsb3/minimips/minimips.srcs/sources_1/imports/src/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/课件/大三下/体系结构/minimips/minimipsb3/minimips/minimips.srcs/sources_1/imports/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/课件/大三下/体系结构/minimips/minimipsb3/minimips/minimips.srcs/sources_1/imports/src/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/课件/大三下/体系结构/minimips/minimipsb3/minimips/minimips.srcs/sources_1/imports/src/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/课件/大三下/体系结构/minimips/minimipsb3/minimips/minimips.srcs/sources_1/imports/src/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/课件/大三下/体系结构/minimips/minimipsb3/minimips/minimips.srcs/sources_1/imports/src/miniMIPS_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniMIPS_Top
INFO: [VRFC 10-2458] undeclared symbol stallreq_from_id, assumed default net type wire [D:/课件/大三下/体系结构/minimips/minimipsb3/minimips/minimips.srcs/sources_1/imports/src/miniMIPS_Top.v:151]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/课件/大三下/体系结构/minimips/minimipsb3/minimips/minimips.srcs/sim_1/imports/new/simu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simu
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 623.070 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/课件/大三下/体系结构/minimips/minimipsb3/minimips/minimips.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx2019/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3fa369ae4a2442b9b7a5595ff6abb10e --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simu_behav xil_defaultlib.simu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.CTRL
Compiling module xil_defaultlib.miniMIPS_Top
Compiling module dist_mem_gen_v8_0.dist_mem_gen_v8_0(C_FAMILY="arti...
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.Basys3_Top
Compiling module xil_defaultlib.simu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simu_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/课件/大三下/体系结构/minimips/minimipsb3/minimips/minimips.sim/sim_1/behav/xsim/xsim.dir/simu_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 16 15:18:20 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 623.070 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/课件/大三下/体系结构/minimips/minimipsb3/minimips/minimips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simu_behav -key {Behavioral:sim_1:Functional:simu} -tclbatch {simu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source simu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 645.930 ; gain = 12.273
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 657.012 ; gain = 10.852
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:01:21 . Memory (MB): peak = 657.012 ; gain = 33.941
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:02:22 . Memory (MB): peak = 657.012 ; gain = 33.941
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    INFO: [Common 17-206] Exiting Vivado at Tue Apr 16 15:11:12 2019...
