{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572683381992 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572683381999 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 02 16:29:41 2019 " "Processing started: Sat Nov 02 16:29:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572683381999 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572683381999 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stopwatch -c stopwatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572683381999 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572683383318 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572683383318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch " "Found entity 1: stopwatch" {  } { { "stopwatch.bdf" "" { Schematic "D:/ECD/Stopwatch/stopwatch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572683393452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572683393452 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "stopwatch_01.v(71) " "Verilog HDL information at stopwatch_01.v(71): always construct contains both blocking and non-blocking assignments" {  } { { "stopwatch_01.v" "" { Text "D:/ECD/Stopwatch/stopwatch_01.v" 71 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1572683393468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch_01.v 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch_01.v" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch_01 " "Found entity 1: stopwatch_01" {  } { { "stopwatch_01.v" "" { Text "D:/ECD/Stopwatch/stopwatch_01.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572683393469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572683393469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.v" "" { Text "D:/ECD/Stopwatch/sevenseg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572683393470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572683393470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk.v 1 1 " "Found 1 design units, including 1 entities, in source file clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk " "Found entity 1: clk" {  } { { "clk.v" "" { Text "D:/ECD/Stopwatch/clk.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572683393472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572683393472 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ledsegments packed sevenseg.v(6) " "Verilog HDL Port Declaration warning at sevenseg.v(6): data type declaration for \"ledsegments\" declares packed dimensions but the port declaration declaration does not" {  } { { "sevenseg.v" "" { Text "D:/ECD/Stopwatch/sevenseg.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1572683393472 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ledsegments sevenseg.v(5) " "HDL info at sevenseg.v(5): see declaration for object \"ledsegments\"" {  } { { "sevenseg.v" "" { Text "D:/ECD/Stopwatch/sevenseg.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572683393474 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stopwatch " "Elaborating entity \"stopwatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572683393642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stopwatch_01 stopwatch_01:inst " "Elaborating entity \"stopwatch_01\" for hierarchy \"stopwatch_01:inst\"" {  } { { "stopwatch.bdf" "inst" { Schematic "D:/ECD/Stopwatch/stopwatch.bdf" { { 232 488 704 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572683393642 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch_01.v(97) " "Verilog HDL assignment warning at stopwatch_01.v(97): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch_01.v" "" { Text "D:/ECD/Stopwatch/stopwatch_01.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572683393655 "|stopwatch|stopwatch_01:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch_01.v(98) " "Verilog HDL assignment warning at stopwatch_01.v(98): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch_01.v" "" { Text "D:/ECD/Stopwatch/stopwatch_01.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572683393655 "|stopwatch|stopwatch_01:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch_01.v(99) " "Verilog HDL assignment warning at stopwatch_01.v(99): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch_01.v" "" { Text "D:/ECD/Stopwatch/stopwatch_01.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572683393656 "|stopwatch|stopwatch_01:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch_01.v(100) " "Verilog HDL assignment warning at stopwatch_01.v(100): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch_01.v" "" { Text "D:/ECD/Stopwatch/stopwatch_01.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572683393656 "|stopwatch|stopwatch_01:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch_01.v(101) " "Verilog HDL assignment warning at stopwatch_01.v(101): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch_01.v" "" { Text "D:/ECD/Stopwatch/stopwatch_01.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572683393656 "|stopwatch|stopwatch_01:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch_01.v(102) " "Verilog HDL assignment warning at stopwatch_01.v(102): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch_01.v" "" { Text "D:/ECD/Stopwatch/stopwatch_01.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572683393656 "|stopwatch|stopwatch_01:inst"}
{ "Error" "EVRFX_VERI_MIX_BLOCK_NON_BLOCK" "msecond_counter_low stopwatch_01.v(40) " "Verilog HDL error at stopwatch_01.v(40): variable \"msecond_counter_low\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" {  } { { "stopwatch_01.v" "" { Text "D:/ECD/Stopwatch/stopwatch_01.v" 40 0 0 } }  } 0 10110 "Verilog HDL error at %2!s!: variable \"%1!s!\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" 0 0 "Analysis & Synthesis" 0 -1 1572683393662 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "stopwatch_01:inst " "Can't elaborate user hierarchy \"stopwatch_01:inst\"" {  } { { "stopwatch.bdf" "inst" { Schematic "D:/ECD/Stopwatch/stopwatch.bdf" { { 232 488 704 440 "inst" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572683393663 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ECD/Stopwatch/output_files/stopwatch.map.smsg " "Generated suppressed messages file D:/ECD/Stopwatch/output_files/stopwatch.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572683393694 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572683393709 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 02 16:29:53 2019 " "Processing ended: Sat Nov 02 16:29:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572683393709 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572683393709 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572683393709 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572683393709 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572683394362 ""}
