$date
	Fri Oct  3 18:54:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_pmu_fsm $end
$var wire 1 ! retention_en $end
$var wire 1 " reset_ctrl $end
$var wire 1 # pwr_gate_en $end
$var wire 2 $ dvfs_ctrl [1:0] $end
$var wire 1 % clk_gate_en $end
$var reg 1 & clk $end
$var reg 1 ' req_idle $end
$var reg 1 ( req_off $end
$var reg 1 ) req_sleep $end
$var reg 1 * reset_n $end
$var reg 1 + wake_up $end
$scope module dut $end
$var wire 1 & clk $end
$var wire 1 ' req_idle $end
$var wire 1 ( req_off $end
$var wire 1 ) req_sleep $end
$var wire 1 * reset_n $end
$var wire 1 + wake_up $end
$var reg 1 % clk_gate_en $end
$var reg 2 , curr_state [1:0] $end
$var reg 2 - dvfs_ctrl [1:0] $end
$var reg 2 . next_state [1:0] $end
$var reg 1 # pwr_gate_en $end
$var reg 1 " reset_ctrl $end
$var reg 1 ! retention_en $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 .
b11 -
b0 ,
0+
0*
0)
0(
0'
0&
0%
b11 $
0#
0"
0!
$end
#5000
1&
#10000
0&
#12000
1*
#15000
1&
#20000
0&
#25000
1&
#30000
0&
#32000
b1 .
1'
#35000
1%
b1 ,
1&
#40000
0&
#42000
1%
0'
#45000
1&
#50000
0&
#55000
1&
#60000
0&
#65000
1&
#70000
0&
#75000
1&
#80000
0&
#82000
b10 .
1%
1)
#85000
b1 $
b1 -
1#
1%
b10 ,
1&
#90000
0&
#92000
b1 $
b1 -
1#
1%
0)
#95000
1&
#100000
0&
#105000
1&
#110000
0&
#115000
1&
#120000
0&
#125000
1&
#130000
0&
#132000
b11 .
b1 $
b1 -
1#
1%
1(
#135000
1"
b11 $
b11 -
1#
1%
b11 ,
1&
#140000
0&
#142000
1"
1#
1%
0(
#145000
1&
#150000
0&
#155000
1&
#160000
0&
#165000
1&
#170000
0&
#175000
1&
#180000
0&
#182000
b0 .
1"
1#
1%
1+
#185000
0"
0#
0%
b0 ,
1&
#190000
0&
#192000
0+
#195000
1&
#200000
0&
#205000
1&
#210000
0&
#215000
1&
#220000
0&
#225000
1&
#230000
0&
#232000
b10 .
1)
#235000
b1 $
b1 -
1#
1%
b10 ,
1&
#240000
0&
#242000
b1 $
b1 -
1#
1%
0)
#245000
1&
#250000
0&
#255000
1&
#260000
0&
#265000
1&
#270000
0&
#275000
1&
#280000
0&
#282000
b0 .
b1 $
b1 -
1#
1%
1+
#285000
b11 $
b11 -
0#
0%
b0 ,
1&
#290000
0&
#292000
0+
#295000
1&
#300000
0&
#305000
1&
#310000
0&
#315000
1&
#320000
0&
#325000
1&
#330000
0&
#335000
1&
#340000
0&
#345000
1&
#350000
0&
#355000
1&
#360000
0&
#365000
1&
#370000
0&
#375000
1&
#380000
0&
#382000
