OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/daslinux/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/labwork2_src/runs/RUN_2025.05.02_17.16.36/tmp/routing/21-fill.odb'…
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   labwork2_src
Die area:                 ( 0 0 ) ( 100000 100000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     881
Number of terminals:      29
Number of snets:          2
Number of nets:           227

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 140.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 9524.
[INFO DRT-0033] mcon shape region query size = 5496.
[INFO DRT-0033] met1 shape region query size = 1942.
[INFO DRT-0033] via shape region query size = 580.
[INFO DRT-0033] met2 shape region query size = 351.
[INFO DRT-0033] via2 shape region query size = 464.
[INFO DRT-0033] met3 shape region query size = 372.
[INFO DRT-0033] via3 shape region query size = 464.
[INFO DRT-0033] met4 shape region query size = 156.
[INFO DRT-0033] via4 shape region query size = 24.
[INFO DRT-0033] met5 shape region query size = 36.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 449 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 122 unique inst patterns.
[INFO DRT-0084]   Complete 169 groups.
#scanned instances     = 881
#unique  instances     = 140
#stdCellGenAp          = 3312
#stdCellValidPlanarAp  = 7
#stdCellValidViaAp     = 2624
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 722
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:03, memory = 113.13 (MB), peak = 113.13 (MB)

Number of guides:     2650

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 14 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 14 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 707.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 724.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 492.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 130.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 35.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1234 vertical wires in 1 frboxes and 854 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 245 vertical wires in 1 frboxes and 308 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 118.61 (MB), peak = 121.26 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 118.61 (MB), peak = 121.26 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 125.05 (MB).
    Completing 20% with 46 violations.
    elapsed time = 00:00:03, memory = 136.05 (MB).
    Completing 30% with 134 violations.
    elapsed time = 00:00:04, memory = 142.03 (MB).
    Completing 40% with 171 violations.
    elapsed time = 00:00:06, memory = 127.02 (MB).
[INFO DRT-0199]   Number of violations = 236.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        6     31     19      0
Recheck              9     13      6      1
Short              112     39      0      0
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:06, memory = 478.99 (MB), peak = 478.99 (MB)
Total wire length = 18121 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 7250 um.
Total wire length on LAYER met2 = 7389 um.
Total wire length on LAYER met3 = 2437 um.
Total wire length on LAYER met4 = 1043 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2096.
Up-via summary (total 2096):

-----------------------
 FR_MASTERSLICE       0
            li1     721
           met1    1086
           met2     209
           met3      80
           met4       0
-----------------------
                   2096


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 236 violations.
    elapsed time = 00:00:00, memory = 481.74 (MB).
    Completing 20% with 236 violations.
    elapsed time = 00:00:00, memory = 481.74 (MB).
    Completing 30% with 236 violations.
    elapsed time = 00:00:00, memory = 482.62 (MB).
    Completing 40% with 236 violations.
    elapsed time = 00:00:00, memory = 482.62 (MB).
    Completing 50% with 237 violations.
    elapsed time = 00:00:00, memory = 485.24 (MB).
    Completing 60% with 237 violations.
    elapsed time = 00:00:01, memory = 485.24 (MB).
    Completing 70% with 244 violations.
    elapsed time = 00:00:01, memory = 486.12 (MB).
    Completing 80% with 244 violations.
    elapsed time = 00:00:01, memory = 486.12 (MB).
    Completing 90% with 237 violations.
    elapsed time = 00:00:05, memory = 486.12 (MB).
    Completing 100% with 190 violations.
    elapsed time = 00:00:05, memory = 486.12 (MB).
[INFO DRT-0199]   Number of violations = 190.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        9     17     13      0
Short              118     32      0      1
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:05, memory = 489.11 (MB), peak = 489.11 (MB)
Total wire length = 18135 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 7330 um.
Total wire length on LAYER met2 = 7339 um.
Total wire length on LAYER met3 = 2394 um.
Total wire length on LAYER met4 = 1071 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2130.
Up-via summary (total 2130):

-----------------------
 FR_MASTERSLICE       0
            li1     721
           met1    1134
           met2     192
           met3      83
           met4       0
-----------------------
                   2130


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 190 violations.
    elapsed time = 00:00:00, memory = 489.11 (MB).
    Completing 20% with 190 violations.
    elapsed time = 00:00:00, memory = 491.99 (MB).
    Completing 30% with 190 violations.
    elapsed time = 00:00:00, memory = 491.99 (MB).
    Completing 40% with 190 violations.
    elapsed time = 00:00:00, memory = 491.99 (MB).
    Completing 50% with 210 violations.
    elapsed time = 00:00:00, memory = 500.62 (MB).
    Completing 60% with 210 violations.
    elapsed time = 00:00:01, memory = 503.96 (MB).
    Completing 70% with 209 violations.
    elapsed time = 00:00:01, memory = 503.96 (MB).
    Completing 80% with 209 violations.
    elapsed time = 00:00:02, memory = 504.08 (MB).
    Completing 90% with 169 violations.
    elapsed time = 00:00:05, memory = 509.37 (MB).
    Completing 100% with 193 violations.
    elapsed time = 00:00:05, memory = 509.37 (MB).
[INFO DRT-0199]   Number of violations = 193.
Viol/Layer        met1   met2   met3
Metal Spacing       19     14     13
Short              130     17      0
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:05, memory = 509.37 (MB), peak = 522.43 (MB)
Total wire length = 18115 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 7346 um.
Total wire length on LAYER met2 = 7304 um.
Total wire length on LAYER met3 = 2406 um.
Total wire length on LAYER met4 = 1058 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2146.
Up-via summary (total 2146):

-----------------------
 FR_MASTERSLICE       0
            li1     721
           met1    1147
           met2     197
           met3      81
           met4       0
-----------------------
                   2146


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 193 violations.
    elapsed time = 00:00:00, memory = 509.37 (MB).
    Completing 20% with 154 violations.
    elapsed time = 00:00:02, memory = 509.37 (MB).
    Completing 30% with 85 violations.
    elapsed time = 00:00:02, memory = 509.37 (MB).
    Completing 40% with 38 violations.
    elapsed time = 00:00:03, memory = 509.37 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:03, memory = 509.37 (MB), peak = 522.43 (MB)
Total wire length = 18123 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 7021 um.
Total wire length on LAYER met2 = 7195 um.
Total wire length on LAYER met3 = 2696 um.
Total wire length on LAYER met4 = 1211 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2266.
Up-via summary (total 2266):

-----------------------
 FR_MASTERSLICE       0
            li1     721
           met1    1188
           met2     243
           met3     114
           met4       0
-----------------------
                   2266


[INFO DRT-0198] Complete detail routing.
Total wire length = 18123 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 7021 um.
Total wire length on LAYER met2 = 7195 um.
Total wire length on LAYER met3 = 2696 um.
Total wire length on LAYER met4 = 1211 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2266.
Up-via summary (total 2266):

-----------------------
 FR_MASTERSLICE       0
            li1     721
           met1    1188
           met2     243
           met3     114
           met4       0
-----------------------
                   2266


[INFO DRT-0267] cpu time = 00:00:23, elapsed time = 00:00:20, memory = 509.37 (MB), peak = 522.43 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/labwork2_src/runs/RUN_2025.05.02_17.16.36/results/routing/labwork2_src.odb'…
Writing netlist to '/openlane/designs/labwork2_src/runs/RUN_2025.05.02_17.16.36/results/routing/labwork2_src.nl.v'…
Writing powered netlist to '/openlane/designs/labwork2_src/runs/RUN_2025.05.02_17.16.36/results/routing/labwork2_src.pnl.v'…
Writing layout to '/openlane/designs/labwork2_src/runs/RUN_2025.05.02_17.16.36/results/routing/labwork2_src.def'…
