Info: Generated by version: 18.1.2 build 277
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\ethernet\mac.ip --block-symbol-file --output-directory=C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\ethernet\mac --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\ethernet\mac.ip --synthesis=VERILOG --output-directory=C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\ethernet\mac --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: mac: "Transforming system: mac"
Info: mac: "Naming system components in system: mac"
Info: mac: "Processing generation queue"
Info: mac: "Generating: mac"
Info: mac: "Generating: mac_altera_eth_tse_181_ei362la"
Info: mac: "Generating: altera_eth_tse_mac"
Info: mac: Done "mac" with 3 modules, 118 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
