

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Wed Aug 10 23:52:25 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DFT1024
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.844 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  4236289|  4236289|  42.363 ms|  42.363 ms|  4236290|  4236290|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                         |                              |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                 Instance                |            Module            |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_dft_Pipeline_VITIS_LOOP_20_2_fu_142  |dft_Pipeline_VITIS_LOOP_20_2  |     4125|     4125|  41.250 us|  41.250 us|  4125|  4125|       no|
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_19_1  |  4236288|  4236288|      4137|          -|          -|  1024|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    166|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       12|    5|    2675|   3061|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    151|    -|
|Register         |        -|    -|     539|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       12|    5|    3214|   3378|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        4|    2|       3|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+------------------------------+---------+----+------+------+-----+
    |                 Instance                |            Module            | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------+------------------------------+---------+----+------+------+-----+
    |ctrl_s_axi_U                             |ctrl_s_axi                    |        0|   0|   323|   554|    0|
    |grp_dft_Pipeline_VITIS_LOOP_20_2_fu_142  |dft_Pipeline_VITIS_LOOP_20_2  |        4|   5|  1328|  1347|    0|
    |in_r_m_axi_U                             |in_r_m_axi                    |        4|   0|   512|   580|    0|
    |out_r_m_axi_U                            |out_r_m_axi                   |        4|   0|   512|   580|    0|
    +-----------------------------------------+------------------------------+---------+----+------+------+-----+
    |Total                                    |                              |       12|   5|  2675|  3061|    0|
    +-----------------------------------------+------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln19_fu_195_p2   |         +|   0|  0|  12|          11|           1|
    |empty_20_fu_217_p2   |         +|   0|  0|  71|          64|          64|
    |empty_21_fu_222_p2   |         +|   0|  0|  71|          64|          64|
    |icmp_ln19_fu_189_p2  |      icmp|   0|  0|  12|          11|          12|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 166|         150|         141|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  65|         14|    1|         14|
    |in_r_ARVALID    |   9|          2|    1|          2|
    |in_r_RREADY     |   9|          2|    1|          2|
    |j_fu_90         |   9|          2|   11|         22|
    |out_r_ARADDR    |  14|          3|   64|        192|
    |out_r_AWVALID   |   9|          2|    1|          2|
    |out_r_BREADY    |   9|          2|    1|          2|
    |out_r_WVALID    |   9|          2|    1|          2|
    |out_r_blk_n_AR  |   9|          2|    1|          2|
    |out_r_blk_n_R   |   9|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           | 151|         33|   83|        242|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+----+----+-----+-----------+
    |                         Name                         | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                             |  13|   0|   13|          0|
    |bitcast_ln25_reg_349                                  |  32|   0|   32|          0|
    |bitcast_ln26_reg_354                                  |  32|   0|   32|          0|
    |grp_dft_Pipeline_VITIS_LOOP_20_2_fu_142_ap_start_reg  |   1|   0|    1|          0|
    |imag_op_read_reg_287                                  |  64|   0|   64|          0|
    |j_fu_90                                               |  11|   0|   11|          0|
    |out_r_addr_1_read_reg_344                             |  32|   0|   32|          0|
    |out_r_addr_read_reg_339                               |  32|   0|   32|          0|
    |real_op_read_reg_292                                  |  64|   0|   64|          0|
    |trunc_ln20_1_reg_302                                  |  62|   0|   62|          0|
    |trunc_ln2_reg_315                                     |  62|   0|   62|          0|
    |trunc_ln321_reg_310                                   |  10|   0|   10|          0|
    |trunc_ln3_reg_321                                     |  62|   0|   62|          0|
    |trunc_ln_reg_297                                      |  62|   0|   62|          0|
    +------------------------------------------------------+----+----+-----+-----------+
    |Total                                                 | 539|   0|  539|          0|
    +------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|s_axi_ctrl_AWVALID    |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_AWREADY    |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_AWADDR     |   in|    6|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WVALID     |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WREADY     |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WDATA      |   in|   32|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WSTRB      |   in|    4|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARVALID    |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARREADY    |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARADDR     |   in|    6|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RVALID     |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RREADY     |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RDATA      |  out|   32|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RRESP      |  out|    2|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BVALID     |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BREADY     |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BRESP      |  out|    2|       s_axi|          ctrl|        scalar|
|ap_local_block        |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_clk                |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_rst_n              |   in|    1|  ap_ctrl_hs|           dft|  return value|
|interrupt             |  out|    1|  ap_ctrl_hs|           dft|  return value|
|m_axi_in_r_AWVALID    |  out|    1|       m_axi|          in_r|       pointer|
|m_axi_in_r_AWREADY    |   in|    1|       m_axi|          in_r|       pointer|
|m_axi_in_r_AWADDR     |  out|   64|       m_axi|          in_r|       pointer|
|m_axi_in_r_AWID       |  out|    1|       m_axi|          in_r|       pointer|
|m_axi_in_r_AWLEN      |  out|    8|       m_axi|          in_r|       pointer|
|m_axi_in_r_AWSIZE     |  out|    3|       m_axi|          in_r|       pointer|
|m_axi_in_r_AWBURST    |  out|    2|       m_axi|          in_r|       pointer|
|m_axi_in_r_AWLOCK     |  out|    2|       m_axi|          in_r|       pointer|
|m_axi_in_r_AWCACHE    |  out|    4|       m_axi|          in_r|       pointer|
|m_axi_in_r_AWPROT     |  out|    3|       m_axi|          in_r|       pointer|
|m_axi_in_r_AWQOS      |  out|    4|       m_axi|          in_r|       pointer|
|m_axi_in_r_AWREGION   |  out|    4|       m_axi|          in_r|       pointer|
|m_axi_in_r_AWUSER     |  out|    1|       m_axi|          in_r|       pointer|
|m_axi_in_r_WVALID     |  out|    1|       m_axi|          in_r|       pointer|
|m_axi_in_r_WREADY     |   in|    1|       m_axi|          in_r|       pointer|
|m_axi_in_r_WDATA      |  out|   32|       m_axi|          in_r|       pointer|
|m_axi_in_r_WSTRB      |  out|    4|       m_axi|          in_r|       pointer|
|m_axi_in_r_WLAST      |  out|    1|       m_axi|          in_r|       pointer|
|m_axi_in_r_WID        |  out|    1|       m_axi|          in_r|       pointer|
|m_axi_in_r_WUSER      |  out|    1|       m_axi|          in_r|       pointer|
|m_axi_in_r_ARVALID    |  out|    1|       m_axi|          in_r|       pointer|
|m_axi_in_r_ARREADY    |   in|    1|       m_axi|          in_r|       pointer|
|m_axi_in_r_ARADDR     |  out|   64|       m_axi|          in_r|       pointer|
|m_axi_in_r_ARID       |  out|    1|       m_axi|          in_r|       pointer|
|m_axi_in_r_ARLEN      |  out|    8|       m_axi|          in_r|       pointer|
|m_axi_in_r_ARSIZE     |  out|    3|       m_axi|          in_r|       pointer|
|m_axi_in_r_ARBURST    |  out|    2|       m_axi|          in_r|       pointer|
|m_axi_in_r_ARLOCK     |  out|    2|       m_axi|          in_r|       pointer|
|m_axi_in_r_ARCACHE    |  out|    4|       m_axi|          in_r|       pointer|
|m_axi_in_r_ARPROT     |  out|    3|       m_axi|          in_r|       pointer|
|m_axi_in_r_ARQOS      |  out|    4|       m_axi|          in_r|       pointer|
|m_axi_in_r_ARREGION   |  out|    4|       m_axi|          in_r|       pointer|
|m_axi_in_r_ARUSER     |  out|    1|       m_axi|          in_r|       pointer|
|m_axi_in_r_RVALID     |   in|    1|       m_axi|          in_r|       pointer|
|m_axi_in_r_RREADY     |  out|    1|       m_axi|          in_r|       pointer|
|m_axi_in_r_RDATA      |   in|   32|       m_axi|          in_r|       pointer|
|m_axi_in_r_RLAST      |   in|    1|       m_axi|          in_r|       pointer|
|m_axi_in_r_RID        |   in|    1|       m_axi|          in_r|       pointer|
|m_axi_in_r_RUSER      |   in|    1|       m_axi|          in_r|       pointer|
|m_axi_in_r_RRESP      |   in|    2|       m_axi|          in_r|       pointer|
|m_axi_in_r_BVALID     |   in|    1|       m_axi|          in_r|       pointer|
|m_axi_in_r_BREADY     |  out|    1|       m_axi|          in_r|       pointer|
|m_axi_in_r_BRESP      |   in|    2|       m_axi|          in_r|       pointer|
|m_axi_in_r_BID        |   in|    1|       m_axi|          in_r|       pointer|
|m_axi_in_r_BUSER      |   in|    1|       m_axi|          in_r|       pointer|
|m_axi_out_r_AWVALID   |  out|    1|       m_axi|         out_r|       pointer|
|m_axi_out_r_AWREADY   |   in|    1|       m_axi|         out_r|       pointer|
|m_axi_out_r_AWADDR    |  out|   64|       m_axi|         out_r|       pointer|
|m_axi_out_r_AWID      |  out|    1|       m_axi|         out_r|       pointer|
|m_axi_out_r_AWLEN     |  out|    8|       m_axi|         out_r|       pointer|
|m_axi_out_r_AWSIZE    |  out|    3|       m_axi|         out_r|       pointer|
|m_axi_out_r_AWBURST   |  out|    2|       m_axi|         out_r|       pointer|
|m_axi_out_r_AWLOCK    |  out|    2|       m_axi|         out_r|       pointer|
|m_axi_out_r_AWCACHE   |  out|    4|       m_axi|         out_r|       pointer|
|m_axi_out_r_AWPROT    |  out|    3|       m_axi|         out_r|       pointer|
|m_axi_out_r_AWQOS     |  out|    4|       m_axi|         out_r|       pointer|
|m_axi_out_r_AWREGION  |  out|    4|       m_axi|         out_r|       pointer|
|m_axi_out_r_AWUSER    |  out|    1|       m_axi|         out_r|       pointer|
|m_axi_out_r_WVALID    |  out|    1|       m_axi|         out_r|       pointer|
|m_axi_out_r_WREADY    |   in|    1|       m_axi|         out_r|       pointer|
|m_axi_out_r_WDATA     |  out|   32|       m_axi|         out_r|       pointer|
|m_axi_out_r_WSTRB     |  out|    4|       m_axi|         out_r|       pointer|
|m_axi_out_r_WLAST     |  out|    1|       m_axi|         out_r|       pointer|
|m_axi_out_r_WID       |  out|    1|       m_axi|         out_r|       pointer|
|m_axi_out_r_WUSER     |  out|    1|       m_axi|         out_r|       pointer|
|m_axi_out_r_ARVALID   |  out|    1|       m_axi|         out_r|       pointer|
|m_axi_out_r_ARREADY   |   in|    1|       m_axi|         out_r|       pointer|
|m_axi_out_r_ARADDR    |  out|   64|       m_axi|         out_r|       pointer|
|m_axi_out_r_ARID      |  out|    1|       m_axi|         out_r|       pointer|
|m_axi_out_r_ARLEN     |  out|    8|       m_axi|         out_r|       pointer|
|m_axi_out_r_ARSIZE    |  out|    3|       m_axi|         out_r|       pointer|
|m_axi_out_r_ARBURST   |  out|    2|       m_axi|         out_r|       pointer|
|m_axi_out_r_ARLOCK    |  out|    2|       m_axi|         out_r|       pointer|
|m_axi_out_r_ARCACHE   |  out|    4|       m_axi|         out_r|       pointer|
|m_axi_out_r_ARPROT    |  out|    3|       m_axi|         out_r|       pointer|
|m_axi_out_r_ARQOS     |  out|    4|       m_axi|         out_r|       pointer|
|m_axi_out_r_ARREGION  |  out|    4|       m_axi|         out_r|       pointer|
|m_axi_out_r_ARUSER    |  out|    1|       m_axi|         out_r|       pointer|
|m_axi_out_r_RVALID    |   in|    1|       m_axi|         out_r|       pointer|
|m_axi_out_r_RREADY    |  out|    1|       m_axi|         out_r|       pointer|
|m_axi_out_r_RDATA     |   in|   32|       m_axi|         out_r|       pointer|
|m_axi_out_r_RLAST     |   in|    1|       m_axi|         out_r|       pointer|
|m_axi_out_r_RID       |   in|    1|       m_axi|         out_r|       pointer|
|m_axi_out_r_RUSER     |   in|    1|       m_axi|         out_r|       pointer|
|m_axi_out_r_RRESP     |   in|    2|       m_axi|         out_r|       pointer|
|m_axi_out_r_BVALID    |   in|    1|       m_axi|         out_r|       pointer|
|m_axi_out_r_BREADY    |  out|    1|       m_axi|         out_r|       pointer|
|m_axi_out_r_BRESP     |   in|    2|       m_axi|         out_r|       pointer|
|m_axi_out_r_BID       |   in|    1|       m_axi|         out_r|       pointer|
|m_axi_out_r_BUSER     |   in|    1|       m_axi|         out_r|       pointer|
+----------------------+-----+-----+------------+--------------+--------------+

