{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 0,
    "design__inferred_latch__count": 0,
    "design__instance__count": 250,
    "design__instance__area": 1844.27,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
    "power__internal__total": 0.00045506111928261817,
    "power__switching__total": 0.0002468629681970924,
    "power__leakage__total": 2.1391404203541242e-09,
    "power__total": 0.0007019262411631644,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.25,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.25,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.32570913554813213,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 1.286164544604821,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.325709,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 0,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 0.7904819800250888,
    "timing__setup__ws__corner:nom_ss_100C_1v60": -0.9479475250852124,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": -3.7146344829285995,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": -0.9479475250852124,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.899421,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 8,
    "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 1.750766,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11027268299501321,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 2.2226270342200722,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.110273,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count": 0,
    "design__max_fanout_violation__count": 0,
    "design__max_cap_violation__count": 0,
    "clock__skew__worst_hold": -0.25,
    "clock__skew__worst_setup": 0.25,
    "timing__hold__ws": 0.10781226216940472,
    "timing__setup__ws": -0.9684391340748661,
    "timing__hold__tns": 0,
    "timing__setup__tns": -3.8486868115159885,
    "timing__hold__wns": 0,
    "timing__setup__wns": -0.9684391340748661,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.107812,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 24,
    "timing__setup_r2r__ws": 1.745208,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 64.8 75.52",
    "design__core__bbox": "5.52 10.88 58.88 62.56",
    "design__io": 54,
    "design__die__area": 4893.7,
    "design__core__area": 2757.64,
    "design__instance__count__stdcell": 250,
    "design__instance__area__stdcell": 1844.27,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__utilization": 0.668784,
    "design__instance__utilization__stdcell": 0.668784,
    "design__instance__count__class:inverter": 2,
    "design__instance__count__class:sequential_cell": 17,
    "design__instance__count__class:multi_input_combinational_cell": 110,
    "flow__warnings__count": 1,
    "flow__errors__count": 0,
    "design__instance__count__class:fill_cell": 185,
    "design__instance__count__class:tap_cell": 42,
    "design__power_grid_violation__count__net:VGND": 0,
    "design__power_grid_violation__count__net:VPWR": 0,
    "design__power_grid_violation__count": 0,
    "floorplan__design__io": 52,
    "design__io__hpwl": 1385121,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 3136.55,
    "design__violations": 0,
    "design__instance__count__class:timing_repair_buffer": 75,
    "design__instance__count__class:clock_buffer": 3,
    "design__instance__count__class:clock_inverter": 1,
    "design__instance__count__setup_buffer": 4,
    "design__instance__count__hold_buffer": 16,
    "antenna__violating__nets": 0,
    "antenna__violating__pins": 0,
    "route__antenna_violation__count": 0,
    "antenna_diodes_count": 0,
    "route__net": 242,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 48,
    "route__wirelength__iter:1": 3230,
    "route__drc_errors__iter:2": 15,
    "route__wirelength__iter:2": 3200,
    "route__drc_errors__iter:3": 26,
    "route__wirelength__iter:3": 3194,
    "route__drc_errors__iter:4": 0,
    "route__wirelength__iter:4": 3205,
    "route__drc_errors": 0,
    "route__wirelength": 3205,
    "route__vias": 1274,
    "route__vias__singlecut": 1274,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 0,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 121.29,
    "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 1,
    "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 1,
    "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 1,
    "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 0,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.25,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.25,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.32225062419515765,
    "timing__setup__ws__corner:min_tt_025C_1v80": 1.2974774955010986,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.322251,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:min_tt_025C_1v80": 1,
    "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 0,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.25,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.25,
    "timing__hold__ws__corner:min_ss_100C_1v60": 0.7856732153913775,
    "timing__setup__ws__corner:min_ss_100C_1v60": -0.9263385876119757,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0,
    "timing__setup__tns__corner:min_ss_100C_1v60": -3.5834904946587725,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0,
    "timing__setup__wns__corner:min_ss_100C_1v60": -0.9263385876119757,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.894139,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 8,
    "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 1.752674,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:min_ss_100C_1v60": 1,
    "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 0,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.25,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.25,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10781226216940472,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 2.2298061805895486,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.107812,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 1,
    "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 0,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.25,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.25,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.32875730845959994,
    "timing__setup__ws__corner:max_tt_025C_1v80": 1.2750336702897316,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.328757,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:max_tt_025C_1v80": 1,
    "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 0,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.25,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.25,
    "timing__hold__ws__corner:max_ss_100C_1v60": 0.7911352352712536,
    "timing__setup__ws__corner:max_ss_100C_1v60": -0.9684391340748661,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0,
    "timing__setup__tns__corner:max_ss_100C_1v60": -3.8486868115159885,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0,
    "timing__setup__wns__corner:max_ss_100C_1v60": -0.9684391340748661,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.904897,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 8,
    "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 1.745208,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:max_ss_100C_1v60": 1,
    "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 0,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.25,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.25,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11245010796364108,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 2.215258039708016,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.11245,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 1,
    "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count": 1,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79963,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79987,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000374272,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000300055,
    "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000114446,
    "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000300055,
    "design_powergrid__voltage__worst": 0.000300055,
    "design_powergrid__voltage__worst__net:VPWR": 1.79963,
    "design_powergrid__drop__worst": 0.000374272,
    "design_powergrid__drop__worst__net:VPWR": 0.000374272,
    "design_powergrid__voltage__worst__net:VGND": 0.000300055,
    "design_powergrid__drop__worst__net:VGND": 0.000300055,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 0.00013,
    "ir__drop__worst": 0.000374,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "klayout__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}