==39280== Cachegrind, a cache and branch-prediction profiler
==39280== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39280== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39280== Command: ./sift .
==39280== 
--39280-- warning: L3 cache found, using its data for the LL simulation.
--39280-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39280-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==39280== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39280== (see section Limitations in user manual)
==39280== NOTE: further instances of this message will not be shown
==39280== 
==39280== I   refs:      3,167,698,634
==39280== I1  misses:        1,858,350
==39280== LLi misses:            2,464
==39280== I1  miss rate:          0.06%
==39280== LLi miss rate:          0.00%
==39280== 
==39280== D   refs:        974,218,284  (676,537,036 rd   + 297,681,248 wr)
==39280== D1  misses:      132,053,956  ( 80,329,047 rd   +  51,724,909 wr)
==39280== LLd misses:        3,420,322  (  1,654,726 rd   +   1,765,596 wr)
==39280== D1  miss rate:          13.6% (       11.9%     +        17.4%  )
==39280== LLd miss rate:           0.4% (        0.2%     +         0.6%  )
==39280== 
==39280== LL refs:         133,912,306  ( 82,187,397 rd   +  51,724,909 wr)
==39280== LL misses:         3,422,786  (  1,657,190 rd   +   1,765,596 wr)
==39280== LL miss rate:            0.1% (        0.0%     +         0.6%  )
