
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Command: open_checkpoint C:/Temp/Manager_Demo/Test/Test.runs/impl_1/design_1_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 294.863 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.173 . Memory (MB): peak = 1132.945 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.173 . Memory (MB): peak = 1132.945 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1132.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1 (64-bit) build 2552052
open_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1132.945 ; gain = 838.082
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Temp/Manager_Demo/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1156.441 ; gain = 23.496

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 800f6782

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.103 . Memory (MB): peak = 1244.406 ; gain = 87.965

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "ee084b004aa00843".
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.537 . Memory (MB): peak = 1516.996 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 7373c06d

Time (s): cpu = 00:00:16 ; elapsed = 00:05:43 . Memory (MB): peak = 1516.996 ; gain = 134.523

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 98cc1e99

Time (s): cpu = 00:00:19 ; elapsed = 00:05:45 . Memory (MB): peak = 1516.996 ; gain = 134.523
INFO: [Opt 31-389] Phase Retarget created 21 cells and removed 36 cells
INFO: [Opt 31-1021] In phase Retarget, 71 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
Phase 3 Constant propagation | Checksum: 18902275b

Time (s): cpu = 00:00:19 ; elapsed = 00:05:45 . Memory (MB): peak = 1516.996 ; gain = 134.523
INFO: [Opt 31-389] Phase Constant propagation created 50 cells and removed 220 cells
INFO: [Opt 31-1021] In phase Constant propagation, 83 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: design_1_i/axilab_master_0_M00_AXI_BRESP[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets design_1_i/axilab_master_0_M00_AXI_BRESP[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: design_1_i/axilab_master_0_M00_AXI_BRESP[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets design_1_i/axilab_master_0_M00_AXI_BRESP[1]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: design_1_i/axilab_master_0_M00_AXI_RDATA[10]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets design_1_i/axilab_master_0_M00_AXI_RDATA[10]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: design_1_i/axilab_master_0_M00_AXI_RDATA[11]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets design_1_i/axilab_master_0_M00_AXI_RDATA[11]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: design_1_i/axilab_master_0_M00_AXI_RDATA[12]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets design_1_i/axilab_master_0_M00_AXI_RDATA[12]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: design_1_i/axilab_master_0_M00_AXI_RDATA[13]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets design_1_i/axilab_master_0_M00_AXI_RDATA[13]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: design_1_i/axilab_master_0_M00_AXI_RDATA[14]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets design_1_i/axilab_master_0_M00_AXI_RDATA[14]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: design_1_i/axilab_master_0_M00_AXI_RDATA[15]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets design_1_i/axilab_master_0_M00_AXI_RDATA[15]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: design_1_i/axilab_master_0_M00_AXI_RDATA[16]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets design_1_i/axilab_master_0_M00_AXI_RDATA[16]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: design_1_i/axilab_master_0_M00_AXI_RDATA[17]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets design_1_i/axilab_master_0_M00_AXI_RDATA[17]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: design_1_i/axilab_master_0_M00_AXI_RDATA[18]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets design_1_i/axilab_master_0_M00_AXI_RDATA[18]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: design_1_i/axilab_master_0_M00_AXI_RDATA[19]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets design_1_i/axilab_master_0_M00_AXI_RDATA[19]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: design_1_i/axilab_master_0_M00_AXI_RDATA[20]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets design_1_i/axilab_master_0_M00_AXI_RDATA[20]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: design_1_i/axilab_master_0_M00_AXI_RDATA[21]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets design_1_i/axilab_master_0_M00_AXI_RDATA[21]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: design_1_i/axilab_master_0_M00_AXI_RDATA[22]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets design_1_i/axilab_master_0_M00_AXI_RDATA[22]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: design_1_i/axilab_master_0_M00_AXI_RDATA[23]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets design_1_i/axilab_master_0_M00_AXI_RDATA[23]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: design_1_i/axilab_master_0_M00_AXI_RDATA[24]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets design_1_i/axilab_master_0_M00_AXI_RDATA[24]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: design_1_i/axilab_master_0_M00_AXI_RDATA[25]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets design_1_i/axilab_master_0_M00_AXI_RDATA[25]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: design_1_i/axilab_master_0_M00_AXI_RDATA[26]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets design_1_i/axilab_master_0_M00_AXI_RDATA[26]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: design_1_i/axilab_master_0_M00_AXI_RDATA[27]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets design_1_i/axilab_master_0_M00_AXI_RDATA[27]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: design_1_i/axilab_master_0_M00_AXI_RDATA[28]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets design_1_i/axilab_master_0_M00_AXI_RDATA[28]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: design_1_i/axilab_master_0_M00_AXI_RDATA[29]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets design_1_i/axilab_master_0_M00_AXI_RDATA[29]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: design_1_i/axilab_master_0_M00_AXI_RDATA[2]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets design_1_i/axilab_master_0_M00_AXI_RDATA[2]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: design_1_i/axilab_master_0_M00_AXI_RDATA[30]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets design_1_i/axilab_master_0_M00_AXI_RDATA[30]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: design_1_i/axilab_master_0_M00_AXI_RDATA[31]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets design_1_i/axilab_master_0_M00_AXI_RDATA[31]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: design_1_i/axilab_master_0_M00_AXI_RDATA[3]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets design_1_i/axilab_master_0_M00_AXI_RDATA[3]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: design_1_i/axilab_master_0_M00_AXI_RDATA[4]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets design_1_i/axilab_master_0_M00_AXI_RDATA[4]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: design_1_i/axilab_master_0_M00_AXI_RDATA[5]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets design_1_i/axilab_master_0_M00_AXI_RDATA[5]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: design_1_i/axilab_master_0_M00_AXI_RDATA[6]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets design_1_i/axilab_master_0_M00_AXI_RDATA[6]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: design_1_i/axilab_master_0_M00_AXI_RDATA[7]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets design_1_i/axilab_master_0_M00_AXI_RDATA[7]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: design_1_i/axilab_master_0_M00_AXI_RDATA[8]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets design_1_i/axilab_master_0_M00_AXI_RDATA[8]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: design_1_i/axilab_master_0_M00_AXI_RDATA[9]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets design_1_i/axilab_master_0_M00_AXI_RDATA[9]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: design_1_i/axilab_master_0_M00_AXI_RRESP[0]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets design_1_i/axilab_master_0_M00_AXI_RRESP[0]]
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: design_1_i/axilab_master_0_M00_AXI_RRESP[1]
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets design_1_i/axilab_master_0_M00_AXI_RRESP[1]]
Phase 4 Sweep | Checksum: eb8a8bed

Time (s): cpu = 00:00:20 ; elapsed = 00:05:46 . Memory (MB): peak = 1516.996 ; gain = 134.523
INFO: [Opt 31-389] Phase Sweep created 6 cells and removed 68 cells
INFO: [Opt 31-1021] In phase Sweep, 921 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: eb8a8bed

Time (s): cpu = 00:00:21 ; elapsed = 00:05:47 . Memory (MB): peak = 1516.996 ; gain = 134.523
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: eb8a8bed

Time (s): cpu = 00:00:21 ; elapsed = 00:05:47 . Memory (MB): peak = 1516.996 ; gain = 134.523
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 14297d6db

Time (s): cpu = 00:00:21 ; elapsed = 00:05:47 . Memory (MB): peak = 1516.996 ; gain = 134.523
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              21  |              36  |                                             71  |
|  Constant propagation         |              50  |             220  |                                             83  |
|  Sweep                        |               6  |              68  |                                            921  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1516.996 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 185ddf105

Time (s): cpu = 00:00:21 ; elapsed = 00:05:48 . Memory (MB): peak = 1516.996 ; gain = 134.523

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.171 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 123435bbd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 1752.004 ; gain = 0.000
Ending Power Optimization Task | Checksum: 123435bbd

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1752.004 ; gain = 235.008

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 123435bbd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1752.004 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1752.004 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1d84ea856

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1752.004 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:42 ; elapsed = 00:06:02 . Memory (MB): peak = 1752.004 ; gain = 619.059
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1752.004 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.148 . Memory (MB): peak = 1752.004 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Temp/Manager_Demo/Test/Test.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1752.004 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Temp/Manager_Demo/Test/Test.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1752.004 ; gain = 0.000
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 1752.004 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 121e82159

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.195 . Memory (MB): peak = 1752.004 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 1752.004 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6f22a84e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1752.004 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 135562b18

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1752.004 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 135562b18

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1752.004 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 135562b18

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1752.004 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 9431f2f4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1752.004 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1752.004 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1a7a67e87

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 1752.004 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1d63a6f0f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 1752.004 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1d63a6f0f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 1752.004 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15de568be

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 1752.004 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18b1e76e3

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 1752.004 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 107a1853b

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 1752.004 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1744dfd31

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 1752.004 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 146d0d3b2

Time (s): cpu = 00:00:54 ; elapsed = 00:00:37 . Memory (MB): peak = 1752.004 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1aa018118

Time (s): cpu = 00:00:55 ; elapsed = 00:00:38 . Memory (MB): peak = 1752.004 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 18c4d1387

Time (s): cpu = 00:00:55 ; elapsed = 00:00:38 . Memory (MB): peak = 1752.004 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 18c4d1387

Time (s): cpu = 00:00:56 ; elapsed = 00:00:38 . Memory (MB): peak = 1752.004 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c3e62377

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c3e62377

Time (s): cpu = 00:01:02 ; elapsed = 00:00:43 . Memory (MB): peak = 1752.004 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.912. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 197678927

Time (s): cpu = 00:01:02 ; elapsed = 00:00:43 . Memory (MB): peak = 1752.004 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 197678927

Time (s): cpu = 00:01:02 ; elapsed = 00:00:43 . Memory (MB): peak = 1752.004 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 197678927

Time (s): cpu = 00:01:03 ; elapsed = 00:00:43 . Memory (MB): peak = 1752.004 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 197678927

Time (s): cpu = 00:01:03 ; elapsed = 00:00:43 . Memory (MB): peak = 1752.004 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1752.004 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1ac19eddb

Time (s): cpu = 00:01:03 ; elapsed = 00:00:43 . Memory (MB): peak = 1752.004 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ac19eddb

Time (s): cpu = 00:01:03 ; elapsed = 00:00:43 . Memory (MB): peak = 1752.004 ; gain = 0.000
Ending Placer Task | Checksum: f942b6cb

Time (s): cpu = 00:01:03 ; elapsed = 00:00:43 . Memory (MB): peak = 1752.004 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:07 ; elapsed = 00:00:47 . Memory (MB): peak = 1752.004 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1752.004 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1752.004 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Temp/Manager_Demo/Test/Test.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1752.004 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1752.004 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.816 . Memory (MB): peak = 1752.004 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 8689a931 ConstDB: 0 ShapeSum: 72b90d9a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: abf1996a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1752.004 ; gain = 0.000
Post Restoration Checksum: NetGraph: 274838dc NumContArr: 84a9608e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: abf1996a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1752.004 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: abf1996a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1752.004 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: abf1996a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1752.004 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 10392949a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 1752.004 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.020  | TNS=0.000  | WHS=-0.264 | THS=-875.941|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 163b494dd

Time (s): cpu = 00:00:53 ; elapsed = 00:00:40 . Memory (MB): peak = 1752.004 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.020  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 14f0d32b4

Time (s): cpu = 00:00:53 ; elapsed = 00:00:40 . Memory (MB): peak = 1752.004 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 17b4697fc

Time (s): cpu = 00:00:53 ; elapsed = 00:00:40 . Memory (MB): peak = 1752.004 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9322
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9322
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 10fae0ea0

Time (s): cpu = 00:00:58 ; elapsed = 00:00:42 . Memory (MB): peak = 1752.004 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1249
 Number of Nodes with overlaps = 136
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.625  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a82e3fe4

Time (s): cpu = 00:01:16 ; elapsed = 00:00:55 . Memory (MB): peak = 1752.004 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.625  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2339c985e

Time (s): cpu = 00:01:16 ; elapsed = 00:00:55 . Memory (MB): peak = 1752.004 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 2339c985e

Time (s): cpu = 00:01:17 ; elapsed = 00:00:55 . Memory (MB): peak = 1752.004 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2339c985e

Time (s): cpu = 00:01:17 ; elapsed = 00:00:55 . Memory (MB): peak = 1752.004 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2339c985e

Time (s): cpu = 00:01:17 ; elapsed = 00:00:55 . Memory (MB): peak = 1752.004 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 2339c985e

Time (s): cpu = 00:01:17 ; elapsed = 00:00:55 . Memory (MB): peak = 1752.004 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2205b6ca3

Time (s): cpu = 00:01:20 ; elapsed = 00:00:57 . Memory (MB): peak = 1752.004 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.625  | TNS=0.000  | WHS=0.021  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 240716990

Time (s): cpu = 00:01:20 ; elapsed = 00:00:57 . Memory (MB): peak = 1752.004 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 240716990

Time (s): cpu = 00:01:20 ; elapsed = 00:00:57 . Memory (MB): peak = 1752.004 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.07827 %
  Global Horizontal Routing Utilization  = 7.78722 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ff5615b9

Time (s): cpu = 00:01:20 ; elapsed = 00:00:57 . Memory (MB): peak = 1752.004 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ff5615b9

Time (s): cpu = 00:01:20 ; elapsed = 00:00:57 . Memory (MB): peak = 1752.004 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e693ae13

Time (s): cpu = 00:01:22 ; elapsed = 00:00:59 . Memory (MB): peak = 1752.004 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.625  | TNS=0.000  | WHS=0.021  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e693ae13

Time (s): cpu = 00:01:22 ; elapsed = 00:00:59 . Memory (MB): peak = 1752.004 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:22 ; elapsed = 00:00:59 . Memory (MB): peak = 1752.004 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:27 ; elapsed = 00:01:03 . Memory (MB): peak = 1752.004 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1752.004 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 1752.004 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Temp/Manager_Demo/Test/Test.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1752.004 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Temp/Manager_Demo/Test/Test.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1752.004 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Temp/Manager_Demo/Test/Test.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 1898.082 ; gain = 146.078
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
112 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1898.082 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Feb 26 13:24:24 2022...

*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Command: open_checkpoint design_1_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 295.340 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 2042 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1307.387 ; gain = 1.973
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1307.387 ; gain = 1.973
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1307.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1306 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 1268 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 32 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1 (64-bit) build 2552052
open_checkpoint: Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1307.387 ; gain = 1012.047
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RTSTAT-10] No routable loads: 21 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, u_ila_0/inst/trig_in_reg, u_ila_0/inst/trig_out_ack_reg... and (the first 15 of 19 listed).
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1788.984 ; gain = 481.598
INFO: [Common 17-206] Exiting Vivado at Sat Feb 26 13:28:19 2022...
