#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed May 27 15:39:13 2020
# Process ID: 16456
# Current directory: D:/ESCOM/ARQUITECTURA/Practica12/CartaASM/CartaASM.runs/synth_1
# Command line: vivado.exe -log cartaASM.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cartaASM.tcl
# Log file: D:/ESCOM/ARQUITECTURA/Practica12/CartaASM/CartaASM.runs/synth_1/cartaASM.vds
# Journal file: D:/ESCOM/ARQUITECTURA/Practica12/CartaASM/CartaASM.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source cartaASM.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 424.793 ; gain = 125.742
Command: synth_design -top cartaASM -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16120 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 686.898 ; gain = 237.277
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cartaASM' [D:/ESCOM/ARQUITECTURA/Practica12/CartaASM/CartaASM.srcs/sources_1/new/carta.vhd:17]
INFO: [Synth 8-3491] module 'ctrlUnit' declared at 'D:/ESCOM/ARQUITECTURA/Practica12/CartaASM/CartaASM.srcs/sources_1/new/ctrlUnit.vhd:6' bound to instance 'unic' of component 'ctrlUnit' [D:/ESCOM/ARQUITECTURA/Practica12/CartaASM/CartaASM.srcs/sources_1/new/carta.vhd:24]
INFO: [Synth 8-638] synthesizing module 'ctrlUnit' [D:/ESCOM/ARQUITECTURA/Practica12/CartaASM/CartaASM.srcs/sources_1/new/ctrlUnit.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ctrlUnit' (1#1) [D:/ESCOM/ARQUITECTURA/Practica12/CartaASM/CartaASM.srcs/sources_1/new/ctrlUnit.vhd:13]
INFO: [Synth 8-3491] module 'arreglo' declared at 'D:/ESCOM/ARQUITECTURA/Practica12/CartaASM/CartaASM.srcs/sources_1/new/arreglo.vhd:5' bound to instance 'reg' of component 'arreglo' [D:/ESCOM/ARQUITECTURA/Practica12/CartaASM/CartaASM.srcs/sources_1/new/carta.vhd:37]
INFO: [Synth 8-638] synthesizing module 'arreglo' [D:/ESCOM/ARQUITECTURA/Practica12/CartaASM/CartaASM.srcs/sources_1/new/arreglo.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'arreglo' (2#1) [D:/ESCOM/ARQUITECTURA/Practica12/CartaASM/CartaASM.srcs/sources_1/new/arreglo.vhd:12]
INFO: [Synth 8-3491] module 'Contador' declared at 'D:/ESCOM/ARQUITECTURA/Practica12/CartaASM/CartaASM.srcs/sources_1/new/contador.vhd:7' bound to instance 'conta' of component 'Contador' [D:/ESCOM/ARQUITECTURA/Practica12/CartaASM/CartaASM.srcs/sources_1/new/carta.vhd:48]
INFO: [Synth 8-638] synthesizing module 'Contador' [D:/ESCOM/ARQUITECTURA/Practica12/CartaASM/CartaASM.srcs/sources_1/new/contador.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Contador' (3#1) [D:/ESCOM/ARQUITECTURA/Practica12/CartaASM/CartaASM.srcs/sources_1/new/contador.vhd:13]
INFO: [Synth 8-3491] module 'Decodificador' declared at 'D:/ESCOM/ARQUITECTURA/Practica12/CartaASM/CartaASM.srcs/sources_1/new/Decodificador.vhd:5' bound to instance 'deco' of component 'Decodificador' [D:/ESCOM/ARQUITECTURA/Practica12/CartaASM/CartaASM.srcs/sources_1/new/carta.vhd:56]
INFO: [Synth 8-638] synthesizing module 'Decodificador' [D:/ESCOM/ARQUITECTURA/Practica12/CartaASM/CartaASM.srcs/sources_1/new/Decodificador.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Decodificador' (4#1) [D:/ESCOM/ARQUITECTURA/Practica12/CartaASM/CartaASM.srcs/sources_1/new/Decodificador.vhd:10]
INFO: [Synth 8-3491] module 'multiplexor' declared at 'D:/ESCOM/ARQUITECTURA/Practica12/CartaASM/CartaASM.srcs/sources_1/new/multiplexor.vhd:4' bound to instance 'muxe' of component 'multiplexor' [D:/ESCOM/ARQUITECTURA/Practica12/CartaASM/CartaASM.srcs/sources_1/new/carta.vhd:61]
INFO: [Synth 8-638] synthesizing module 'multiplexor' [D:/ESCOM/ARQUITECTURA/Practica12/CartaASM/CartaASM.srcs/sources_1/new/multiplexor.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'multiplexor' (5#1) [D:/ESCOM/ARQUITECTURA/Practica12/CartaASM/CartaASM.srcs/sources_1/new/multiplexor.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'cartaASM' (6#1) [D:/ESCOM/ARQUITECTURA/Practica12/CartaASM/CartaASM.srcs/sources_1/new/carta.vhd:17]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 759.789 ; gain = 310.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 759.789 ; gain = 310.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 759.789 ; gain = 310.168
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-802] inferred FSM for state register 'edo_act_reg' in module 'ctrlUnit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      e0 |                              001 |                               00
                      e1 |                              010 |                               01
                      e2 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'edo_act_reg' using encoding 'one-hot' in module 'ctrlUnit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 759.789 ; gain = 310.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ctrlUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module arreglo 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Contador 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module multiplexor 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 921.941 ; gain = 472.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 924.875 ; gain = 475.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 925.047 ; gain = 475.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 925.047 ; gain = 475.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 925.047 ; gain = 475.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 925.047 ; gain = 475.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 925.047 ; gain = 475.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 925.047 ; gain = 475.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 925.047 ; gain = 475.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT3 |     4|
|3     |LUT4 |     4|
|4     |LUT5 |    17|
|5     |LUT6 |     3|
|6     |FDCE |    15|
|7     |FDPE |     1|
|8     |IBUF |    12|
|9     |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |    73|
|2     |  conta  |Contador |    14|
|3     |  \reg   |arreglo  |    13|
|4     |  unic   |ctrlUnit |    17|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 925.047 ; gain = 475.426
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 925.047 ; gain = 475.426
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 925.047 ; gain = 475.426
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 937.934 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1039.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 1039.949 ; gain = 615.156
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1039.949 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/ESCOM/ARQUITECTURA/Practica12/CartaASM/CartaASM.runs/synth_1/cartaASM.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cartaASM_utilization_synth.rpt -pb cartaASM_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 27 15:40:30 2020...
