--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18887 paths analyzed, 1194 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.327ns.
--------------------------------------------------------------------------------
Slack:                  12.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_30_1 (FF)
  Destination:          dm/M_tmr_q_30_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.292ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_30_1 to dm/M_tmr_q_30_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y37.AQ       Tcko                  0.525   M_dm_value[3]
                                                       dm/M_tmr_q_30_1
    SLICE_X9Y37.A5       net (fanout=5)        0.940   dm/M_tmr_q_30_1
    SLICE_X9Y37.A        Tilo                  0.259   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
                                                       dm/M_tmr_q[30]_GND_10_o_equal_309_o<30>1
    SLICE_X9Y37.B1       net (fanout=5)        1.407   dm/M_tmr_q[30]_GND_10_o_equal_309_o
    SLICE_X9Y37.B        Tilo                  0.259   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1016
    SLICE_X7Y35.A1       net (fanout=2)        1.188   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
    SLICE_X7Y35.A        Tilo                  0.259   dm/M_tmr_q[11]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1018_1
    SLICE_X9Y38.C3       net (fanout=14)       1.131   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10181
    SLICE_X9Y38.C        Tilo                  0.259   dm/M_tmr_q[30]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1201
    SLICE_X8Y37.AX       net (fanout=1)        0.980   dm/data[4]_GND_10_o_wide_mux_369_OUT[30]
    SLICE_X8Y37.CLK      Tdick                 0.085   M_dm_value[3]
                                                       dm/M_tmr_q_30_1
    -------------------------------------------------  ---------------------------
    Total                                      7.292ns (1.646ns logic, 5.646ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  12.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               check/M_bval_q_1 (FF)
  Destination:          check/M_val_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.180ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.321 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: check/M_bval_q_1 to check/M_val_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y53.BQ       Tcko                  0.430   check/M_bval_q[3]
                                                       check/M_bval_q_1
    SLICE_X2Y54.B3       net (fanout=2)        1.187   check/M_bval_q[1]
    SLICE_X2Y54.COUT     Topcyb                0.448   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[3]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_lut<1>
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<3>
    SLICE_X2Y55.CIN      net (fanout=1)        0.003   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[3]
    SLICE_X2Y55.COUT     Tbyp                  0.091   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[7]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<7>
    SLICE_X2Y56.CIN      net (fanout=1)        0.082   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[7]
    SLICE_X2Y56.COUT     Tbyp                  0.091   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[11]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<11>
    SLICE_X2Y57.CIN      net (fanout=1)        0.003   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[11]
    SLICE_X2Y57.BMUX     Tcinb                 0.277   check/alu1/add/a[15]_b[15]_sub_5_OUT[15]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_xor<15>
    SLICE_X4Y57.A3       net (fanout=2)        0.804   check/alu1/add/a[15]_b[15]_sub_5_OUT[13]
    SLICE_X4Y57.A        Tilo                  0.254   check/N47
                                                       check/alu1/add/z3_SW0
    SLICE_X0Y55.C2       net (fanout=13)       1.492   check/N36
    SLICE_X0Y55.CMUX     Tilo                  0.430   check/N38
                                                       check/n0006<15>4_SW1_G
                                                       check/n0006<15>4_SW1
    SLICE_X4Y55.A1       net (fanout=1)        1.249   check/N45
    SLICE_X4Y55.CLK      Tas                   0.339   M_check_ones[0]
                                                       check/M_val_q_FSM_FFd1-In11
                                                       check/M_val_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      7.180ns (2.360ns logic, 4.820ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  12.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_30_1 (FF)
  Destination:          dm/M_tmr_q_30_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.191ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_30_1 to dm/M_tmr_q_30_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y37.AQ       Tcko                  0.525   M_dm_value[3]
                                                       dm/M_tmr_q_30_1
    SLICE_X8Y37.D1       net (fanout=5)        1.308   dm/M_tmr_q_30_1
    SLICE_X8Y37.D        Tilo                  0.254   M_dm_value[3]
                                                       dm/M_tmr_q[30]_GND_10_o_equal_337_o<30>1
    SLICE_X8Y37.B2       net (fanout=1)        0.920   dm/M_tmr_q[30]_GND_10_o_equal_337_o
    SLICE_X8Y37.B        Tilo                  0.254   M_dm_value[3]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
    SLICE_X7Y35.A2       net (fanout=2)        1.216   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1018
    SLICE_X7Y35.A        Tilo                  0.259   dm/M_tmr_q[11]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1018_1
    SLICE_X9Y38.C3       net (fanout=14)       1.131   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10181
    SLICE_X9Y38.C        Tilo                  0.259   dm/M_tmr_q[30]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1201
    SLICE_X8Y37.AX       net (fanout=1)        0.980   dm/data[4]_GND_10_o_wide_mux_369_OUT[30]
    SLICE_X8Y37.CLK      Tdick                 0.085   M_dm_value[3]
                                                       dm/M_tmr_q_30_1
    -------------------------------------------------  ---------------------------
    Total                                      7.191ns (1.636ns logic, 5.555ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  12.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_4 (FF)
  Destination:          dm/M_tmr_q_30_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.092ns (Levels of Logic = 3)
  Clock Path Skew:      -0.091ns (0.622 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_4 to dm/M_tmr_q_30_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y51.BQ       Tcko                  0.525   M_question_read_data[3]
                                                       question/read_data_4
    SLICE_X8Y39.C2       net (fanout=23)       2.625   M_question_read_data[4]
    SLICE_X8Y39.CMUX     Tilo                  0.430   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10151
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT101613_G
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT101613
    SLICE_X7Y35.A5       net (fanout=4)        0.798   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10161
    SLICE_X7Y35.A        Tilo                  0.259   dm/M_tmr_q[11]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1018_1
    SLICE_X9Y38.C3       net (fanout=14)       1.131   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10181
    SLICE_X9Y38.C        Tilo                  0.259   dm/M_tmr_q[30]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1201
    SLICE_X8Y37.AX       net (fanout=1)        0.980   dm/data[4]_GND_10_o_wide_mux_369_OUT[30]
    SLICE_X8Y37.CLK      Tdick                 0.085   M_dm_value[3]
                                                       dm/M_tmr_q_30_1
    -------------------------------------------------  ---------------------------
    Total                                      7.092ns (1.558ns logic, 5.534ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  12.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_27 (FF)
  Destination:          dm/M_tmr_q_30_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.123ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.317 - 0.330)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_27 to dm/M_tmr_q_30_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y38.CQ      Tcko                  0.476   M_dm_value[2]
                                                       dm/M_tmr_q_27
    SLICE_X9Y37.A2       net (fanout=44)       0.820   M_dm_value[1]
    SLICE_X9Y37.A        Tilo                  0.259   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
                                                       dm/M_tmr_q[30]_GND_10_o_equal_309_o<30>1
    SLICE_X9Y37.B1       net (fanout=5)        1.407   dm/M_tmr_q[30]_GND_10_o_equal_309_o
    SLICE_X9Y37.B        Tilo                  0.259   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1016
    SLICE_X7Y35.A1       net (fanout=2)        1.188   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
    SLICE_X7Y35.A        Tilo                  0.259   dm/M_tmr_q[11]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1018_1
    SLICE_X9Y38.C3       net (fanout=14)       1.131   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10181
    SLICE_X9Y38.C        Tilo                  0.259   dm/M_tmr_q[30]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1201
    SLICE_X8Y37.AX       net (fanout=1)        0.980   dm/data[4]_GND_10_o_wide_mux_369_OUT[30]
    SLICE_X8Y37.CLK      Tdick                 0.085   M_dm_value[3]
                                                       dm/M_tmr_q_30_1
    -------------------------------------------------  ---------------------------
    Total                                      7.123ns (1.597ns logic, 5.526ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  12.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_29 (FF)
  Destination:          dm/M_tmr_q_30_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.133ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_29 to dm/M_tmr_q_30_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y37.CQ       Tcko                  0.525   M_dm_value[3]
                                                       dm/M_tmr_q_29
    SLICE_X9Y37.A1       net (fanout=41)       0.781   M_dm_value[3]
    SLICE_X9Y37.A        Tilo                  0.259   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
                                                       dm/M_tmr_q[30]_GND_10_o_equal_309_o<30>1
    SLICE_X9Y37.B1       net (fanout=5)        1.407   dm/M_tmr_q[30]_GND_10_o_equal_309_o
    SLICE_X9Y37.B        Tilo                  0.259   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1016
    SLICE_X7Y35.A1       net (fanout=2)        1.188   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
    SLICE_X7Y35.A        Tilo                  0.259   dm/M_tmr_q[11]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1018_1
    SLICE_X9Y38.C3       net (fanout=14)       1.131   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10181
    SLICE_X9Y38.C        Tilo                  0.259   dm/M_tmr_q[30]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1201
    SLICE_X8Y37.AX       net (fanout=1)        0.980   dm/data[4]_GND_10_o_wide_mux_369_OUT[30]
    SLICE_X8Y37.CLK      Tdick                 0.085   M_dm_value[3]
                                                       dm/M_tmr_q_30_1
    -------------------------------------------------  ---------------------------
    Total                                      7.133ns (1.646ns logic, 5.487ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  12.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               check/M_bval_q_1 (FF)
  Destination:          check/M_val_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.083ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.321 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: check/M_bval_q_1 to check/M_val_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y53.BQ       Tcko                  0.430   check/M_bval_q[3]
                                                       check/M_bval_q_1
    SLICE_X2Y54.B3       net (fanout=2)        1.187   check/M_bval_q[1]
    SLICE_X2Y54.COUT     Topcyb                0.448   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[3]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_lut<1>
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<3>
    SLICE_X2Y55.CIN      net (fanout=1)        0.003   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[3]
    SLICE_X2Y55.COUT     Tbyp                  0.091   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[7]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<7>
    SLICE_X2Y56.CIN      net (fanout=1)        0.082   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[7]
    SLICE_X2Y56.COUT     Tbyp                  0.091   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[11]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<11>
    SLICE_X2Y57.CIN      net (fanout=1)        0.003   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[11]
    SLICE_X2Y57.DMUX     Tcind                 0.289   check/alu1/add/a[15]_b[15]_sub_5_OUT[15]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_xor<15>
    SLICE_X4Y57.A5       net (fanout=2)        0.695   check/alu1/add/a[15]_b[15]_sub_5_OUT[15]
    SLICE_X4Y57.A        Tilo                  0.254   check/N47
                                                       check/alu1/add/z3_SW0
    SLICE_X0Y55.C2       net (fanout=13)       1.492   check/N36
    SLICE_X0Y55.CMUX     Tilo                  0.430   check/N38
                                                       check/n0006<15>4_SW1_G
                                                       check/n0006<15>4_SW1
    SLICE_X4Y55.A1       net (fanout=1)        1.249   check/N45
    SLICE_X4Y55.CLK      Tas                   0.339   M_check_ones[0]
                                                       check/M_val_q_FSM_FFd1-In11
                                                       check/M_val_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      7.083ns (2.372ns logic, 4.711ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  12.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               check/M_bval_q_1 (FF)
  Destination:          check/M_val_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.066ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.321 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: check/M_bval_q_1 to check/M_val_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y53.BQ       Tcko                  0.430   check/M_bval_q[3]
                                                       check/M_bval_q_1
    SLICE_X2Y54.B3       net (fanout=2)        1.187   check/M_bval_q[1]
    SLICE_X2Y54.COUT     Topcyb                0.448   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[3]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_lut<1>
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<3>
    SLICE_X2Y55.CIN      net (fanout=1)        0.003   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[3]
    SLICE_X2Y55.COUT     Tbyp                  0.091   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[7]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<7>
    SLICE_X2Y56.CIN      net (fanout=1)        0.082   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[7]
    SLICE_X2Y56.COUT     Tbyp                  0.091   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[11]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<11>
    SLICE_X2Y57.CIN      net (fanout=1)        0.003   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[11]
    SLICE_X2Y57.AMUX     Tcina                 0.210   check/alu1/add/a[15]_b[15]_sub_5_OUT[15]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_xor<15>
    SLICE_X4Y57.A4       net (fanout=2)        0.757   check/alu1/add/a[15]_b[15]_sub_5_OUT[12]
    SLICE_X4Y57.A        Tilo                  0.254   check/N47
                                                       check/alu1/add/z3_SW0
    SLICE_X0Y55.C2       net (fanout=13)       1.492   check/N36
    SLICE_X0Y55.CMUX     Tilo                  0.430   check/N38
                                                       check/n0006<15>4_SW1_G
                                                       check/n0006<15>4_SW1
    SLICE_X4Y55.A1       net (fanout=1)        1.249   check/N45
    SLICE_X4Y55.CLK      Tas                   0.339   M_check_ones[0]
                                                       check/M_val_q_FSM_FFd1-In11
                                                       check/M_val_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      7.066ns (2.293ns logic, 4.773ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  12.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_28 (FF)
  Destination:          dm/M_tmr_q_30_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.025ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.317 - 0.330)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_28 to dm/M_tmr_q_30_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y38.DQ      Tcko                  0.476   M_dm_value[2]
                                                       dm/M_tmr_q_28
    SLICE_X9Y37.A4       net (fanout=44)       0.722   M_dm_value[2]
    SLICE_X9Y37.A        Tilo                  0.259   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
                                                       dm/M_tmr_q[30]_GND_10_o_equal_309_o<30>1
    SLICE_X9Y37.B1       net (fanout=5)        1.407   dm/M_tmr_q[30]_GND_10_o_equal_309_o
    SLICE_X9Y37.B        Tilo                  0.259   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1016
    SLICE_X7Y35.A1       net (fanout=2)        1.188   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
    SLICE_X7Y35.A        Tilo                  0.259   dm/M_tmr_q[11]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1018_1
    SLICE_X9Y38.C3       net (fanout=14)       1.131   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10181
    SLICE_X9Y38.C        Tilo                  0.259   dm/M_tmr_q[30]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1201
    SLICE_X8Y37.AX       net (fanout=1)        0.980   dm/data[4]_GND_10_o_wide_mux_369_OUT[30]
    SLICE_X8Y37.CLK      Tdick                 0.085   M_dm_value[3]
                                                       dm/M_tmr_q_30_1
    -------------------------------------------------  ---------------------------
    Total                                      7.025ns (1.597ns logic, 5.428ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  12.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               check/M_bval_q_1 (FF)
  Destination:          check/M_val_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.979ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.321 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: check/M_bval_q_1 to check/M_val_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y53.BQ       Tcko                  0.430   check/M_bval_q[3]
                                                       check/M_bval_q_1
    SLICE_X2Y54.B3       net (fanout=2)        1.187   check/M_bval_q[1]
    SLICE_X2Y54.COUT     Topcyb                0.448   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[3]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_lut<1>
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<3>
    SLICE_X2Y55.CIN      net (fanout=1)        0.003   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[3]
    SLICE_X2Y55.COUT     Tbyp                  0.091   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[7]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<7>
    SLICE_X2Y56.CIN      net (fanout=1)        0.082   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[7]
    SLICE_X2Y56.COUT     Tbyp                  0.091   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[11]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<11>
    SLICE_X2Y57.CIN      net (fanout=1)        0.003   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[11]
    SLICE_X2Y57.CMUX     Tcinc                 0.289   check/alu1/add/a[15]_b[15]_sub_5_OUT[15]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_xor<15>
    SLICE_X4Y57.A6       net (fanout=2)        0.591   check/alu1/add/a[15]_b[15]_sub_5_OUT[14]
    SLICE_X4Y57.A        Tilo                  0.254   check/N47
                                                       check/alu1/add/z3_SW0
    SLICE_X0Y55.C2       net (fanout=13)       1.492   check/N36
    SLICE_X0Y55.CMUX     Tilo                  0.430   check/N38
                                                       check/n0006<15>4_SW1_G
                                                       check/n0006<15>4_SW1
    SLICE_X4Y55.A1       net (fanout=1)        1.249   check/N45
    SLICE_X4Y55.CLK      Tas                   0.339   M_check_ones[0]
                                                       check/M_val_q_FSM_FFd1-In11
                                                       check/M_val_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.979ns (2.372ns logic, 4.607ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  13.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_4 (FF)
  Destination:          dm/M_tmr_q_30_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.869ns (Levels of Logic = 3)
  Clock Path Skew:      -0.091ns (0.622 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_4 to dm/M_tmr_q_30_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y51.BQ       Tcko                  0.525   M_question_read_data[3]
                                                       question/read_data_4
    SLICE_X8Y37.B3       net (fanout=23)       2.160   M_question_read_data[4]
    SLICE_X8Y37.B        Tilo                  0.254   M_dm_value[3]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
    SLICE_X7Y35.A2       net (fanout=2)        1.216   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1018
    SLICE_X7Y35.A        Tilo                  0.259   dm/M_tmr_q[11]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1018_1
    SLICE_X9Y38.C3       net (fanout=14)       1.131   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10181
    SLICE_X9Y38.C        Tilo                  0.259   dm/M_tmr_q[30]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1201
    SLICE_X8Y37.AX       net (fanout=1)        0.980   dm/data[4]_GND_10_o_wide_mux_369_OUT[30]
    SLICE_X8Y37.CLK      Tdick                 0.085   M_dm_value[3]
                                                       dm/M_tmr_q_30_1
    -------------------------------------------------  ---------------------------
    Total                                      6.869ns (1.382ns logic, 5.487ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  13.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_4 (FF)
  Destination:          dm/M_tmr_q_30_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.797ns (Levels of Logic = 3)
  Clock Path Skew:      -0.091ns (0.622 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_4 to dm/M_tmr_q_30_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y51.BQ       Tcko                  0.525   M_question_read_data[3]
                                                       question/read_data_4
    SLICE_X9Y37.B3       net (fanout=23)       2.111   M_question_read_data[4]
    SLICE_X9Y37.B        Tilo                  0.259   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1016
    SLICE_X7Y35.A1       net (fanout=2)        1.188   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
    SLICE_X7Y35.A        Tilo                  0.259   dm/M_tmr_q[11]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1018_1
    SLICE_X9Y38.C3       net (fanout=14)       1.131   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10181
    SLICE_X9Y38.C        Tilo                  0.259   dm/M_tmr_q[30]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1201
    SLICE_X8Y37.AX       net (fanout=1)        0.980   dm/data[4]_GND_10_o_wide_mux_369_OUT[30]
    SLICE_X8Y37.CLK      Tdick                 0.085   M_dm_value[3]
                                                       dm/M_tmr_q_30_1
    -------------------------------------------------  ---------------------------
    Total                                      6.797ns (1.387ns logic, 5.410ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  13.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               check/M_bval_q_0 (FF)
  Destination:          check/M_val_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.832ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.321 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: check/M_bval_q_0 to check/M_val_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y53.AQ       Tcko                  0.430   check/M_bval_q[3]
                                                       check/M_bval_q_0
    SLICE_X2Y54.A6       net (fanout=2)        0.815   check/M_bval_q[0]
    SLICE_X2Y54.COUT     Topcya                0.472   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[3]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_lut<0>
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<3>
    SLICE_X2Y55.CIN      net (fanout=1)        0.003   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[3]
    SLICE_X2Y55.COUT     Tbyp                  0.091   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[7]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<7>
    SLICE_X2Y56.CIN      net (fanout=1)        0.082   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[7]
    SLICE_X2Y56.COUT     Tbyp                  0.091   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[11]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<11>
    SLICE_X2Y57.CIN      net (fanout=1)        0.003   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[11]
    SLICE_X2Y57.BMUX     Tcinb                 0.277   check/alu1/add/a[15]_b[15]_sub_5_OUT[15]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_xor<15>
    SLICE_X4Y57.A3       net (fanout=2)        0.804   check/alu1/add/a[15]_b[15]_sub_5_OUT[13]
    SLICE_X4Y57.A        Tilo                  0.254   check/N47
                                                       check/alu1/add/z3_SW0
    SLICE_X0Y55.C2       net (fanout=13)       1.492   check/N36
    SLICE_X0Y55.CMUX     Tilo                  0.430   check/N38
                                                       check/n0006<15>4_SW1_G
                                                       check/n0006<15>4_SW1
    SLICE_X4Y55.A1       net (fanout=1)        1.249   check/N45
    SLICE_X4Y55.CLK      Tas                   0.339   M_check_ones[0]
                                                       check/M_val_q_FSM_FFd1-In11
                                                       check/M_val_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.832ns (2.384ns logic, 4.448ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  13.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               check/M_bval_q_4 (FF)
  Destination:          check/M_val_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.825ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.321 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: check/M_bval_q_4 to check/M_val_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.AQ       Tcko                  0.476   check/M_bval_q[4]
                                                       check/M_bval_q_4
    SLICE_X2Y55.A5       net (fanout=2)        0.856   check/M_bval_q[4]
    SLICE_X2Y55.COUT     Topcya                0.472   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[7]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_lut<4>
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<7>
    SLICE_X2Y56.CIN      net (fanout=1)        0.082   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[7]
    SLICE_X2Y56.COUT     Tbyp                  0.091   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[11]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<11>
    SLICE_X2Y57.CIN      net (fanout=1)        0.003   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[11]
    SLICE_X2Y57.BMUX     Tcinb                 0.277   check/alu1/add/a[15]_b[15]_sub_5_OUT[15]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_xor<15>
    SLICE_X4Y57.A3       net (fanout=2)        0.804   check/alu1/add/a[15]_b[15]_sub_5_OUT[13]
    SLICE_X4Y57.A        Tilo                  0.254   check/N47
                                                       check/alu1/add/z3_SW0
    SLICE_X0Y55.C2       net (fanout=13)       1.492   check/N36
    SLICE_X0Y55.CMUX     Tilo                  0.430   check/N38
                                                       check/n0006<15>4_SW1_G
                                                       check/n0006<15>4_SW1
    SLICE_X4Y55.A1       net (fanout=1)        1.249   check/N45
    SLICE_X4Y55.CLK      Tas                   0.339   M_check_ones[0]
                                                       check/M_val_q_FSM_FFd1-In11
                                                       check/M_val_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.825ns (2.339ns logic, 4.486ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  13.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               check/M_bval_q_2 (FF)
  Destination:          check/M_val_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.768ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.321 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: check/M_bval_q_2 to check/M_val_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y53.CQ       Tcko                  0.430   check/M_bval_q[3]
                                                       check/M_bval_q_2
    SLICE_X2Y54.C5       net (fanout=2)        0.898   check/M_bval_q[2]
    SLICE_X2Y54.COUT     Topcyc                0.325   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[3]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_lut<2>
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<3>
    SLICE_X2Y55.CIN      net (fanout=1)        0.003   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[3]
    SLICE_X2Y55.COUT     Tbyp                  0.091   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[7]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<7>
    SLICE_X2Y56.CIN      net (fanout=1)        0.082   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[7]
    SLICE_X2Y56.COUT     Tbyp                  0.091   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[11]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<11>
    SLICE_X2Y57.CIN      net (fanout=1)        0.003   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[11]
    SLICE_X2Y57.BMUX     Tcinb                 0.277   check/alu1/add/a[15]_b[15]_sub_5_OUT[15]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_xor<15>
    SLICE_X4Y57.A3       net (fanout=2)        0.804   check/alu1/add/a[15]_b[15]_sub_5_OUT[13]
    SLICE_X4Y57.A        Tilo                  0.254   check/N47
                                                       check/alu1/add/z3_SW0
    SLICE_X0Y55.C2       net (fanout=13)       1.492   check/N36
    SLICE_X0Y55.CMUX     Tilo                  0.430   check/N38
                                                       check/n0006<15>4_SW1_G
                                                       check/n0006<15>4_SW1
    SLICE_X4Y55.A1       net (fanout=1)        1.249   check/N45
    SLICE_X4Y55.CLK      Tas                   0.339   M_check_ones[0]
                                                       check/M_val_q_FSM_FFd1-In11
                                                       check/M_val_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.768ns (2.237ns logic, 4.531ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  13.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               check/M_aval_q_4 (FF)
  Destination:          check/M_val_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.775ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.184 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: check/M_aval_q_4 to check/M_val_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y54.BQ       Tcko                  0.525   check/M_aval_q[4]
                                                       check/M_aval_q_4
    SLICE_X2Y55.A6       net (fanout=4)        0.757   check/M_aval_q[4]
    SLICE_X2Y55.COUT     Topcya                0.472   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[7]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_lut<4>
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<7>
    SLICE_X2Y56.CIN      net (fanout=1)        0.082   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[7]
    SLICE_X2Y56.COUT     Tbyp                  0.091   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[11]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<11>
    SLICE_X2Y57.CIN      net (fanout=1)        0.003   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[11]
    SLICE_X2Y57.BMUX     Tcinb                 0.277   check/alu1/add/a[15]_b[15]_sub_5_OUT[15]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_xor<15>
    SLICE_X4Y57.A3       net (fanout=2)        0.804   check/alu1/add/a[15]_b[15]_sub_5_OUT[13]
    SLICE_X4Y57.A        Tilo                  0.254   check/N47
                                                       check/alu1/add/z3_SW0
    SLICE_X0Y55.C2       net (fanout=13)       1.492   check/N36
    SLICE_X0Y55.CMUX     Tilo                  0.430   check/N38
                                                       check/n0006<15>4_SW1_G
                                                       check/n0006<15>4_SW1
    SLICE_X4Y55.A1       net (fanout=1)        1.249   check/N45
    SLICE_X4Y55.CLK      Tas                   0.339   M_check_ones[0]
                                                       check/M_val_q_FSM_FFd1-In11
                                                       check/M_val_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.775ns (2.388ns logic, 4.387ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  13.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               check/M_aval_q_3 (FF)
  Destination:          check/M_val_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.768ns (Levels of Logic = 7)
  Clock Path Skew:      -0.013ns (0.184 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: check/M_aval_q_3 to check/M_val_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y54.AQ       Tcko                  0.525   check/M_aval_q[4]
                                                       check/M_aval_q_3
    SLICE_X2Y54.D5       net (fanout=4)        0.838   check/M_aval_q[3]
    SLICE_X2Y54.COUT     Topcyd                0.290   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[3]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_lut<3>
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<3>
    SLICE_X2Y55.CIN      net (fanout=1)        0.003   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[3]
    SLICE_X2Y55.COUT     Tbyp                  0.091   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[7]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<7>
    SLICE_X2Y56.CIN      net (fanout=1)        0.082   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[7]
    SLICE_X2Y56.COUT     Tbyp                  0.091   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[11]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<11>
    SLICE_X2Y57.CIN      net (fanout=1)        0.003   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[11]
    SLICE_X2Y57.BMUX     Tcinb                 0.277   check/alu1/add/a[15]_b[15]_sub_5_OUT[15]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_xor<15>
    SLICE_X4Y57.A3       net (fanout=2)        0.804   check/alu1/add/a[15]_b[15]_sub_5_OUT[13]
    SLICE_X4Y57.A        Tilo                  0.254   check/N47
                                                       check/alu1/add/z3_SW0
    SLICE_X0Y55.C2       net (fanout=13)       1.492   check/N36
    SLICE_X0Y55.CMUX     Tilo                  0.430   check/N38
                                                       check/n0006<15>4_SW1_G
                                                       check/n0006<15>4_SW1
    SLICE_X4Y55.A1       net (fanout=1)        1.249   check/N45
    SLICE_X4Y55.CLK      Tas                   0.339   M_check_ones[0]
                                                       check/M_val_q_FSM_FFd1-In11
                                                       check/M_val_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.768ns (2.297ns logic, 4.471ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  13.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               check/M_bval_q_0 (FF)
  Destination:          check/M_val_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.735ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.321 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: check/M_bval_q_0 to check/M_val_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y53.AQ       Tcko                  0.430   check/M_bval_q[3]
                                                       check/M_bval_q_0
    SLICE_X2Y54.A6       net (fanout=2)        0.815   check/M_bval_q[0]
    SLICE_X2Y54.COUT     Topcya                0.472   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[3]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_lut<0>
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<3>
    SLICE_X2Y55.CIN      net (fanout=1)        0.003   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[3]
    SLICE_X2Y55.COUT     Tbyp                  0.091   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[7]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<7>
    SLICE_X2Y56.CIN      net (fanout=1)        0.082   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[7]
    SLICE_X2Y56.COUT     Tbyp                  0.091   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[11]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<11>
    SLICE_X2Y57.CIN      net (fanout=1)        0.003   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[11]
    SLICE_X2Y57.DMUX     Tcind                 0.289   check/alu1/add/a[15]_b[15]_sub_5_OUT[15]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_xor<15>
    SLICE_X4Y57.A5       net (fanout=2)        0.695   check/alu1/add/a[15]_b[15]_sub_5_OUT[15]
    SLICE_X4Y57.A        Tilo                  0.254   check/N47
                                                       check/alu1/add/z3_SW0
    SLICE_X0Y55.C2       net (fanout=13)       1.492   check/N36
    SLICE_X0Y55.CMUX     Tilo                  0.430   check/N38
                                                       check/n0006<15>4_SW1_G
                                                       check/n0006<15>4_SW1
    SLICE_X4Y55.A1       net (fanout=1)        1.249   check/N45
    SLICE_X4Y55.CLK      Tas                   0.339   M_check_ones[0]
                                                       check/M_val_q_FSM_FFd1-In11
                                                       check/M_val_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.735ns (2.396ns logic, 4.339ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  13.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dm/M_tmr_q_26 (FF)
  Destination:          dm/M_tmr_q_30_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.736ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.317 - 0.330)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dm/M_tmr_q_26 to dm/M_tmr_q_30_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y38.AQ      Tcko                  0.476   M_dm_value[2]
                                                       dm/M_tmr_q_26
    SLICE_X9Y37.A6       net (fanout=45)       0.433   M_dm_value[0]
    SLICE_X9Y37.A        Tilo                  0.259   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
                                                       dm/M_tmr_q[30]_GND_10_o_equal_309_o<30>1
    SLICE_X9Y37.B1       net (fanout=5)        1.407   dm/M_tmr_q[30]_GND_10_o_equal_309_o
    SLICE_X9Y37.B        Tilo                  0.259   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1016
    SLICE_X7Y35.A1       net (fanout=2)        1.188   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1017
    SLICE_X7Y35.A        Tilo                  0.259   dm/M_tmr_q[11]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1018_1
    SLICE_X9Y38.C3       net (fanout=14)       1.131   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10181
    SLICE_X9Y38.C        Tilo                  0.259   dm/M_tmr_q[30]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1201
    SLICE_X8Y37.AX       net (fanout=1)        0.980   dm/data[4]_GND_10_o_wide_mux_369_OUT[30]
    SLICE_X8Y37.CLK      Tdick                 0.085   M_dm_value[3]
                                                       dm/M_tmr_q_30_1
    -------------------------------------------------  ---------------------------
    Total                                      6.736ns (1.597ns logic, 5.139ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  13.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               check/M_bval_q_4 (FF)
  Destination:          check/M_val_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.728ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.321 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: check/M_bval_q_4 to check/M_val_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.AQ       Tcko                  0.476   check/M_bval_q[4]
                                                       check/M_bval_q_4
    SLICE_X2Y55.A5       net (fanout=2)        0.856   check/M_bval_q[4]
    SLICE_X2Y55.COUT     Topcya                0.472   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[7]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_lut<4>
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<7>
    SLICE_X2Y56.CIN      net (fanout=1)        0.082   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[7]
    SLICE_X2Y56.COUT     Tbyp                  0.091   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[11]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<11>
    SLICE_X2Y57.CIN      net (fanout=1)        0.003   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[11]
    SLICE_X2Y57.DMUX     Tcind                 0.289   check/alu1/add/a[15]_b[15]_sub_5_OUT[15]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_xor<15>
    SLICE_X4Y57.A5       net (fanout=2)        0.695   check/alu1/add/a[15]_b[15]_sub_5_OUT[15]
    SLICE_X4Y57.A        Tilo                  0.254   check/N47
                                                       check/alu1/add/z3_SW0
    SLICE_X0Y55.C2       net (fanout=13)       1.492   check/N36
    SLICE_X0Y55.CMUX     Tilo                  0.430   check/N38
                                                       check/n0006<15>4_SW1_G
                                                       check/n0006<15>4_SW1
    SLICE_X4Y55.A1       net (fanout=1)        1.249   check/N45
    SLICE_X4Y55.CLK      Tas                   0.339   M_check_ones[0]
                                                       check/M_val_q_FSM_FFd1-In11
                                                       check/M_val_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.728ns (2.351ns logic, 4.377ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  13.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               check/M_bval_q_0 (FF)
  Destination:          check/M_val_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.718ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.321 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: check/M_bval_q_0 to check/M_val_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y53.AQ       Tcko                  0.430   check/M_bval_q[3]
                                                       check/M_bval_q_0
    SLICE_X2Y54.A6       net (fanout=2)        0.815   check/M_bval_q[0]
    SLICE_X2Y54.COUT     Topcya                0.472   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[3]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_lut<0>
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<3>
    SLICE_X2Y55.CIN      net (fanout=1)        0.003   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[3]
    SLICE_X2Y55.COUT     Tbyp                  0.091   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[7]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<7>
    SLICE_X2Y56.CIN      net (fanout=1)        0.082   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[7]
    SLICE_X2Y56.COUT     Tbyp                  0.091   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[11]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<11>
    SLICE_X2Y57.CIN      net (fanout=1)        0.003   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[11]
    SLICE_X2Y57.AMUX     Tcina                 0.210   check/alu1/add/a[15]_b[15]_sub_5_OUT[15]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_xor<15>
    SLICE_X4Y57.A4       net (fanout=2)        0.757   check/alu1/add/a[15]_b[15]_sub_5_OUT[12]
    SLICE_X4Y57.A        Tilo                  0.254   check/N47
                                                       check/alu1/add/z3_SW0
    SLICE_X0Y55.C2       net (fanout=13)       1.492   check/N36
    SLICE_X0Y55.CMUX     Tilo                  0.430   check/N38
                                                       check/n0006<15>4_SW1_G
                                                       check/n0006<15>4_SW1
    SLICE_X4Y55.A1       net (fanout=1)        1.249   check/N45
    SLICE_X4Y55.CLK      Tas                   0.339   M_check_ones[0]
                                                       check/M_val_q_FSM_FFd1-In11
                                                       check/M_val_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.718ns (2.317ns logic, 4.401ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  13.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               check/M_aval_q_4 (FF)
  Destination:          check/M_val_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.716ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.184 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: check/M_aval_q_4 to check/M_val_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y54.BQ       Tcko                  0.525   check/M_aval_q[4]
                                                       check/M_aval_q_4
    SLICE_X2Y55.AX       net (fanout=4)        0.889   check/M_aval_q[4]
    SLICE_X2Y55.COUT     Taxcy                 0.281   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[7]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<7>
    SLICE_X2Y56.CIN      net (fanout=1)        0.082   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[7]
    SLICE_X2Y56.COUT     Tbyp                  0.091   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[11]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<11>
    SLICE_X2Y57.CIN      net (fanout=1)        0.003   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[11]
    SLICE_X2Y57.BMUX     Tcinb                 0.277   check/alu1/add/a[15]_b[15]_sub_5_OUT[15]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_xor<15>
    SLICE_X4Y57.A3       net (fanout=2)        0.804   check/alu1/add/a[15]_b[15]_sub_5_OUT[13]
    SLICE_X4Y57.A        Tilo                  0.254   check/N47
                                                       check/alu1/add/z3_SW0
    SLICE_X0Y55.C2       net (fanout=13)       1.492   check/N36
    SLICE_X0Y55.CMUX     Tilo                  0.430   check/N38
                                                       check/n0006<15>4_SW1_G
                                                       check/n0006<15>4_SW1
    SLICE_X4Y55.A1       net (fanout=1)        1.249   check/N45
    SLICE_X4Y55.CLK      Tas                   0.339   M_check_ones[0]
                                                       check/M_val_q_FSM_FFd1-In11
                                                       check/M_val_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.716ns (2.197ns logic, 4.519ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  13.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               check/M_bval_q_4 (FF)
  Destination:          check/M_val_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.711ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.321 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: check/M_bval_q_4 to check/M_val_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.AQ       Tcko                  0.476   check/M_bval_q[4]
                                                       check/M_bval_q_4
    SLICE_X2Y55.A5       net (fanout=2)        0.856   check/M_bval_q[4]
    SLICE_X2Y55.COUT     Topcya                0.472   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[7]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_lut<4>
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<7>
    SLICE_X2Y56.CIN      net (fanout=1)        0.082   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[7]
    SLICE_X2Y56.COUT     Tbyp                  0.091   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[11]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<11>
    SLICE_X2Y57.CIN      net (fanout=1)        0.003   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[11]
    SLICE_X2Y57.AMUX     Tcina                 0.210   check/alu1/add/a[15]_b[15]_sub_5_OUT[15]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_xor<15>
    SLICE_X4Y57.A4       net (fanout=2)        0.757   check/alu1/add/a[15]_b[15]_sub_5_OUT[12]
    SLICE_X4Y57.A        Tilo                  0.254   check/N47
                                                       check/alu1/add/z3_SW0
    SLICE_X0Y55.C2       net (fanout=13)       1.492   check/N36
    SLICE_X0Y55.CMUX     Tilo                  0.430   check/N38
                                                       check/n0006<15>4_SW1_G
                                                       check/n0006<15>4_SW1
    SLICE_X4Y55.A1       net (fanout=1)        1.249   check/N45
    SLICE_X4Y55.CLK      Tas                   0.339   M_check_ones[0]
                                                       check/M_val_q_FSM_FFd1-In11
                                                       check/M_val_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.711ns (2.272ns logic, 4.439ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  13.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               question/read_data_4 (FF)
  Destination:          dm/M_tmr_q_30_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.633ns (Levels of Logic = 3)
  Clock Path Skew:      -0.091ns (0.622 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: question/read_data_4 to dm/M_tmr_q_30_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y51.BQ       Tcko                  0.525   M_question_read_data[3]
                                                       question/read_data_4
    SLICE_X8Y39.C2       net (fanout=23)       2.625   M_question_read_data[4]
    SLICE_X8Y39.CMUX     Tilo                  0.430   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10151
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT101613_G
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT101613
    SLICE_X8Y39.A2       net (fanout=4)        0.756   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10161
    SLICE_X8Y39.A        Tilo                  0.254   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10151
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1015_1
    SLICE_X9Y38.C5       net (fanout=14)       0.719   dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT10151
    SLICE_X9Y38.C        Tilo                  0.259   dm/M_tmr_q[30]
                                                       dm/Mmux_data[4]_GND_10_o_wide_mux_369_OUT1201
    SLICE_X8Y37.AX       net (fanout=1)        0.980   dm/data[4]_GND_10_o_wide_mux_369_OUT[30]
    SLICE_X8Y37.CLK      Tdick                 0.085   M_dm_value[3]
                                                       dm/M_tmr_q_30_1
    -------------------------------------------------  ---------------------------
    Total                                      6.633ns (1.553ns logic, 5.080ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  13.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               check/M_bval_q_2 (FF)
  Destination:          check/M_val_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.671ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.321 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: check/M_bval_q_2 to check/M_val_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y53.CQ       Tcko                  0.430   check/M_bval_q[3]
                                                       check/M_bval_q_2
    SLICE_X2Y54.C5       net (fanout=2)        0.898   check/M_bval_q[2]
    SLICE_X2Y54.COUT     Topcyc                0.325   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[3]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_lut<2>
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<3>
    SLICE_X2Y55.CIN      net (fanout=1)        0.003   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[3]
    SLICE_X2Y55.COUT     Tbyp                  0.091   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[7]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<7>
    SLICE_X2Y56.CIN      net (fanout=1)        0.082   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[7]
    SLICE_X2Y56.COUT     Tbyp                  0.091   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[11]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<11>
    SLICE_X2Y57.CIN      net (fanout=1)        0.003   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[11]
    SLICE_X2Y57.DMUX     Tcind                 0.289   check/alu1/add/a[15]_b[15]_sub_5_OUT[15]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_xor<15>
    SLICE_X4Y57.A5       net (fanout=2)        0.695   check/alu1/add/a[15]_b[15]_sub_5_OUT[15]
    SLICE_X4Y57.A        Tilo                  0.254   check/N47
                                                       check/alu1/add/z3_SW0
    SLICE_X0Y55.C2       net (fanout=13)       1.492   check/N36
    SLICE_X0Y55.CMUX     Tilo                  0.430   check/N38
                                                       check/n0006<15>4_SW1_G
                                                       check/n0006<15>4_SW1
    SLICE_X4Y55.A1       net (fanout=1)        1.249   check/N45
    SLICE_X4Y55.CLK      Tas                   0.339   M_check_ones[0]
                                                       check/M_val_q_FSM_FFd1-In11
                                                       check/M_val_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.671ns (2.249ns logic, 4.422ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  13.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               check/M_aval_q_4 (FF)
  Destination:          check/M_val_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.678ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.184 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: check/M_aval_q_4 to check/M_val_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y54.BQ       Tcko                  0.525   check/M_aval_q[4]
                                                       check/M_aval_q_4
    SLICE_X2Y55.A6       net (fanout=4)        0.757   check/M_aval_q[4]
    SLICE_X2Y55.COUT     Topcya                0.472   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[7]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_lut<4>
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<7>
    SLICE_X2Y56.CIN      net (fanout=1)        0.082   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[7]
    SLICE_X2Y56.COUT     Tbyp                  0.091   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[11]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<11>
    SLICE_X2Y57.CIN      net (fanout=1)        0.003   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[11]
    SLICE_X2Y57.DMUX     Tcind                 0.289   check/alu1/add/a[15]_b[15]_sub_5_OUT[15]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_xor<15>
    SLICE_X4Y57.A5       net (fanout=2)        0.695   check/alu1/add/a[15]_b[15]_sub_5_OUT[15]
    SLICE_X4Y57.A        Tilo                  0.254   check/N47
                                                       check/alu1/add/z3_SW0
    SLICE_X0Y55.C2       net (fanout=13)       1.492   check/N36
    SLICE_X0Y55.CMUX     Tilo                  0.430   check/N38
                                                       check/n0006<15>4_SW1_G
                                                       check/n0006<15>4_SW1
    SLICE_X4Y55.A1       net (fanout=1)        1.249   check/N45
    SLICE_X4Y55.CLK      Tas                   0.339   M_check_ones[0]
                                                       check/M_val_q_FSM_FFd1-In11
                                                       check/M_val_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.678ns (2.400ns logic, 4.278ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  13.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               check/M_aval_q_3 (FF)
  Destination:          check/M_val_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.671ns (Levels of Logic = 7)
  Clock Path Skew:      -0.013ns (0.184 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: check/M_aval_q_3 to check/M_val_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y54.AQ       Tcko                  0.525   check/M_aval_q[4]
                                                       check/M_aval_q_3
    SLICE_X2Y54.D5       net (fanout=4)        0.838   check/M_aval_q[3]
    SLICE_X2Y54.COUT     Topcyd                0.290   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[3]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_lut<3>
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<3>
    SLICE_X2Y55.CIN      net (fanout=1)        0.003   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[3]
    SLICE_X2Y55.COUT     Tbyp                  0.091   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[7]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<7>
    SLICE_X2Y56.CIN      net (fanout=1)        0.082   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[7]
    SLICE_X2Y56.COUT     Tbyp                  0.091   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[11]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<11>
    SLICE_X2Y57.CIN      net (fanout=1)        0.003   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[11]
    SLICE_X2Y57.DMUX     Tcind                 0.289   check/alu1/add/a[15]_b[15]_sub_5_OUT[15]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_xor<15>
    SLICE_X4Y57.A5       net (fanout=2)        0.695   check/alu1/add/a[15]_b[15]_sub_5_OUT[15]
    SLICE_X4Y57.A        Tilo                  0.254   check/N47
                                                       check/alu1/add/z3_SW0
    SLICE_X0Y55.C2       net (fanout=13)       1.492   check/N36
    SLICE_X0Y55.CMUX     Tilo                  0.430   check/N38
                                                       check/n0006<15>4_SW1_G
                                                       check/n0006<15>4_SW1
    SLICE_X4Y55.A1       net (fanout=1)        1.249   check/N45
    SLICE_X4Y55.CLK      Tas                   0.339   M_check_ones[0]
                                                       check/M_val_q_FSM_FFd1-In11
                                                       check/M_val_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.671ns (2.309ns logic, 4.362ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  13.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               check/M_aval_q_4 (FF)
  Destination:          check/M_val_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.661ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.184 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: check/M_aval_q_4 to check/M_val_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y54.BQ       Tcko                  0.525   check/M_aval_q[4]
                                                       check/M_aval_q_4
    SLICE_X2Y55.A6       net (fanout=4)        0.757   check/M_aval_q[4]
    SLICE_X2Y55.COUT     Topcya                0.472   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[7]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_lut<4>
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<7>
    SLICE_X2Y56.CIN      net (fanout=1)        0.082   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[7]
    SLICE_X2Y56.COUT     Tbyp                  0.091   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[11]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<11>
    SLICE_X2Y57.CIN      net (fanout=1)        0.003   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[11]
    SLICE_X2Y57.AMUX     Tcina                 0.210   check/alu1/add/a[15]_b[15]_sub_5_OUT[15]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_xor<15>
    SLICE_X4Y57.A4       net (fanout=2)        0.757   check/alu1/add/a[15]_b[15]_sub_5_OUT[12]
    SLICE_X4Y57.A        Tilo                  0.254   check/N47
                                                       check/alu1/add/z3_SW0
    SLICE_X0Y55.C2       net (fanout=13)       1.492   check/N36
    SLICE_X0Y55.CMUX     Tilo                  0.430   check/N38
                                                       check/n0006<15>4_SW1_G
                                                       check/n0006<15>4_SW1
    SLICE_X4Y55.A1       net (fanout=1)        1.249   check/N45
    SLICE_X4Y55.CLK      Tas                   0.339   M_check_ones[0]
                                                       check/M_val_q_FSM_FFd1-In11
                                                       check/M_val_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.661ns (2.321ns logic, 4.340ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  13.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               check/M_bval_q_2 (FF)
  Destination:          check/M_val_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.654ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.321 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: check/M_bval_q_2 to check/M_val_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y53.CQ       Tcko                  0.430   check/M_bval_q[3]
                                                       check/M_bval_q_2
    SLICE_X2Y54.C5       net (fanout=2)        0.898   check/M_bval_q[2]
    SLICE_X2Y54.COUT     Topcyc                0.325   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[3]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_lut<2>
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<3>
    SLICE_X2Y55.CIN      net (fanout=1)        0.003   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[3]
    SLICE_X2Y55.COUT     Tbyp                  0.091   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[7]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<7>
    SLICE_X2Y56.CIN      net (fanout=1)        0.082   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[7]
    SLICE_X2Y56.COUT     Tbyp                  0.091   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[11]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<11>
    SLICE_X2Y57.CIN      net (fanout=1)        0.003   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[11]
    SLICE_X2Y57.AMUX     Tcina                 0.210   check/alu1/add/a[15]_b[15]_sub_5_OUT[15]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_xor<15>
    SLICE_X4Y57.A4       net (fanout=2)        0.757   check/alu1/add/a[15]_b[15]_sub_5_OUT[12]
    SLICE_X4Y57.A        Tilo                  0.254   check/N47
                                                       check/alu1/add/z3_SW0
    SLICE_X0Y55.C2       net (fanout=13)       1.492   check/N36
    SLICE_X0Y55.CMUX     Tilo                  0.430   check/N38
                                                       check/n0006<15>4_SW1_G
                                                       check/n0006<15>4_SW1
    SLICE_X4Y55.A1       net (fanout=1)        1.249   check/N45
    SLICE_X4Y55.CLK      Tas                   0.339   M_check_ones[0]
                                                       check/M_val_q_FSM_FFd1-In11
                                                       check/M_val_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.654ns (2.170ns logic, 4.484ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  13.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               check/M_aval_q_3 (FF)
  Destination:          check/M_val_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.654ns (Levels of Logic = 7)
  Clock Path Skew:      -0.013ns (0.184 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: check/M_aval_q_3 to check/M_val_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y54.AQ       Tcko                  0.525   check/M_aval_q[4]
                                                       check/M_aval_q_3
    SLICE_X2Y54.D5       net (fanout=4)        0.838   check/M_aval_q[3]
    SLICE_X2Y54.COUT     Topcyd                0.290   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[3]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_lut<3>
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<3>
    SLICE_X2Y55.CIN      net (fanout=1)        0.003   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[3]
    SLICE_X2Y55.COUT     Tbyp                  0.091   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[7]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<7>
    SLICE_X2Y56.CIN      net (fanout=1)        0.082   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[7]
    SLICE_X2Y56.COUT     Tbyp                  0.091   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[11]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy<11>
    SLICE_X2Y57.CIN      net (fanout=1)        0.003   check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_cy[11]
    SLICE_X2Y57.AMUX     Tcina                 0.210   check/alu1/add/a[15]_b[15]_sub_5_OUT[15]
                                                       check/alu1/add/Msub_a[15]_b[15]_sub_5_OUT_xor<15>
    SLICE_X4Y57.A4       net (fanout=2)        0.757   check/alu1/add/a[15]_b[15]_sub_5_OUT[12]
    SLICE_X4Y57.A        Tilo                  0.254   check/N47
                                                       check/alu1/add/z3_SW0
    SLICE_X0Y55.C2       net (fanout=13)       1.492   check/N36
    SLICE_X0Y55.CMUX     Tilo                  0.430   check/N38
                                                       check/n0006<15>4_SW1_G
                                                       check/n0006<15>4_SW1
    SLICE_X4Y55.A1       net (fanout=1)        1.249   check/N45
    SLICE_X4Y55.CLK      Tas                   0.339   M_check_ones[0]
                                                       check/M_val_q_FSM_FFd1-In11
                                                       check/M_val_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      6.654ns (2.230ns logic, 4.424ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_answer_read_data[3]/CLK
  Logical resource: answer/Mram_ram5/CLK
  Location pin: SLICE_X4Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_answer_read_data[3]/CLK
  Logical resource: answer/Mram_ram3/CLK
  Location pin: SLICE_X4Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_answer_read_data[3]/CLK
  Logical resource: answer/Mram_ram1/CLK
  Location pin: SLICE_X4Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_answer_read_data[3]/CLK
  Logical resource: answer/Mram_ram2/CLK
  Location pin: SLICE_X4Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_answer_read_data[3]/CLK
  Logical resource: answer/Mram_ram4/CLK
  Location pin: SLICE_X4Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_question_read_data[3]/CLK
  Logical resource: question/Mram_ram5/CLK
  Location pin: SLICE_X8Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_question_read_data[3]/CLK
  Logical resource: question/Mram_ram3/CLK
  Location pin: SLICE_X8Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_question_read_data[3]/CLK
  Logical resource: question/Mram_ram1/CLK
  Location pin: SLICE_X8Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_question_read_data[3]/CLK
  Logical resource: question/Mram_ram2/CLK
  Location pin: SLICE_X8Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_question_read_data[3]/CLK
  Logical resource: question/Mram_ram4/CLK
  Location pin: SLICE_X8Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X8Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X8Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X8Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X8Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X8Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X8Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X8Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X8Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X8Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X8Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X8Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X8Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X8Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X8Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X8Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X8Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: detect/M_counter_q[3]/CLK
  Logical resource: detect/M_counter_q_0/CK
  Location pin: SLICE_X16Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: detect/M_counter_q[3]/CLK
  Logical resource: detect/M_counter_q_1/CK
  Location pin: SLICE_X16Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: detect/M_counter_q[3]/CLK
  Logical resource: detect/M_counter_q_2/CK
  Location pin: SLICE_X16Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.327|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 18887 paths, 0 nets, and 1928 connections

Design statistics:
   Minimum period:   7.327ns{1}   (Maximum frequency: 136.482MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 07 02:07:43 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 173 MB



