{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1480190267741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480190267757 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 26 13:57:47 2016 " "Processing started: Sat Nov 26 13:57:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480190267757 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1480190267757 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab8 -c lab8 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1480190267757 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1480190269507 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab8_7_1200mv_85c_slow.svo C:/Users/jasmith24/Documents/GitHub/ECE_385/Final_Lab/simulation/modelsim/ simulation " "Generated file lab8_7_1200mv_85c_slow.svo in folder \"C:/Users/jasmith24/Documents/GitHub/ECE_385/Final_Lab/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1480190270351 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1480190270554 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab8_7_1200mv_0c_slow.svo C:/Users/jasmith24/Documents/GitHub/ECE_385/Final_Lab/simulation/modelsim/ simulation " "Generated file lab8_7_1200mv_0c_slow.svo in folder \"C:/Users/jasmith24/Documents/GitHub/ECE_385/Final_Lab/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1480190271429 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1480190271617 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab8_min_1200mv_0c_fast.svo C:/Users/jasmith24/Documents/GitHub/ECE_385/Final_Lab/simulation/modelsim/ simulation " "Generated file lab8_min_1200mv_0c_fast.svo in folder \"C:/Users/jasmith24/Documents/GitHub/ECE_385/Final_Lab/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1480190272460 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1480190272664 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab8.svo C:/Users/jasmith24/Documents/GitHub/ECE_385/Final_Lab/simulation/modelsim/ simulation " "Generated file lab8.svo in folder \"C:/Users/jasmith24/Documents/GitHub/ECE_385/Final_Lab/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1480190273523 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab8_7_1200mv_85c_v_slow.sdo C:/Users/jasmith24/Documents/GitHub/ECE_385/Final_Lab/simulation/modelsim/ simulation " "Generated file lab8_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/jasmith24/Documents/GitHub/ECE_385/Final_Lab/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1480190274336 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab8_7_1200mv_0c_v_slow.sdo C:/Users/jasmith24/Documents/GitHub/ECE_385/Final_Lab/simulation/modelsim/ simulation " "Generated file lab8_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/jasmith24/Documents/GitHub/ECE_385/Final_Lab/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1480190275164 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab8_min_1200mv_0c_v_fast.sdo C:/Users/jasmith24/Documents/GitHub/ECE_385/Final_Lab/simulation/modelsim/ simulation " "Generated file lab8_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/jasmith24/Documents/GitHub/ECE_385/Final_Lab/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1480190275992 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab8_v.sdo C:/Users/jasmith24/Documents/GitHub/ECE_385/Final_Lab/simulation/modelsim/ simulation " "Generated file lab8_v.sdo in folder \"C:/Users/jasmith24/Documents/GitHub/ECE_385/Final_Lab/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1480190276820 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "716 " "Peak virtual memory: 716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480190277164 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 26 13:57:57 2016 " "Processing ended: Sat Nov 26 13:57:57 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480190277164 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480190277164 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480190277164 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480190277164 ""}
