
cancelled.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000030f0  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000003c  080031b0  080031b0  000131b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080031ec  080031ec  00020008  2**0
                  CONTENTS
  4 .ARM          00000000  080031ec  080031ec  00020008  2**0
                  CONTENTS
  5 .preinit_array 00000000  080031ec  080031ec  00020008  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080031ec  080031ec  000131ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080031f0  080031f0  000131f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000008  20000000  080031f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e8  20000008  080031fc  00020008  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002f0  080031fc  000202f0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020008  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d896  00000000  00000000  00020030  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001f6d  00000000  00000000  0002d8c6  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000e70  00000000  00000000  0002f838  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000d58  00000000  00000000  000306a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00015aec  00000000  00000000  00031400  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000b565  00000000  00000000  00046eec  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000788fd  00000000  00000000  00052451  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000cad4e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000033dc  00000000  00000000  000cadcc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000008 	.word	0x20000008
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003198 	.word	0x08003198

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000000c 	.word	0x2000000c
 8000104:	08003198 	.word	0x08003198

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <life>:
#include "conway.h"

int life(uint8_t x, uint8_t y){
 8000220:	b580      	push	{r7, lr}
 8000222:	b084      	sub	sp, #16
 8000224:	af00      	add	r7, sp, #0
 8000226:	0002      	movs	r2, r0
 8000228:	1dfb      	adds	r3, r7, #7
 800022a:	701a      	strb	r2, [r3, #0]
 800022c:	1dbb      	adds	r3, r7, #6
 800022e:	1c0a      	adds	r2, r1, #0
 8000230:	701a      	strb	r2, [r3, #0]
	uint8_t x_end;
	uint8_t y_end;

	uint8_t x_start;
	uint8_t y_start;
	uint8_t neighbors = 0;
 8000232:	230b      	movs	r3, #11
 8000234:	18fb      	adds	r3, r7, r3
 8000236:	2200      	movs	r2, #0
 8000238:	701a      	strb	r2, [r3, #0]
	// Set the bounds for looking for neighbors
	if(x == 0){
 800023a:	1dfb      	adds	r3, r7, #7
 800023c:	781b      	ldrb	r3, [r3, #0]
 800023e:	2b00      	cmp	r3, #0
 8000240:	d10b      	bne.n	800025a <life+0x3a>
		x_start = x;
 8000242:	230d      	movs	r3, #13
 8000244:	18fb      	adds	r3, r7, r3
 8000246:	1dfa      	adds	r2, r7, #7
 8000248:	7812      	ldrb	r2, [r2, #0]
 800024a:	701a      	strb	r2, [r3, #0]
		x_end = x + 1;
 800024c:	230f      	movs	r3, #15
 800024e:	18fb      	adds	r3, r7, r3
 8000250:	1dfa      	adds	r2, r7, #7
 8000252:	7812      	ldrb	r2, [r2, #0]
 8000254:	3201      	adds	r2, #1
 8000256:	701a      	strb	r2, [r3, #0]
 8000258:	e019      	b.n	800028e <life+0x6e>
	}
	else if(x == X_BND){
 800025a:	1dfb      	adds	r3, r7, #7
 800025c:	781b      	ldrb	r3, [r3, #0]
 800025e:	2b07      	cmp	r3, #7
 8000260:	d109      	bne.n	8000276 <life+0x56>
		x_start = X_BND - 1;
 8000262:	230d      	movs	r3, #13
 8000264:	18fb      	adds	r3, r7, r3
 8000266:	2206      	movs	r2, #6
 8000268:	701a      	strb	r2, [r3, #0]
		x_end = x;
 800026a:	230f      	movs	r3, #15
 800026c:	18fb      	adds	r3, r7, r3
 800026e:	1dfa      	adds	r2, r7, #7
 8000270:	7812      	ldrb	r2, [r2, #0]
 8000272:	701a      	strb	r2, [r3, #0]
 8000274:	e00b      	b.n	800028e <life+0x6e>
	}
	else{
		x_start = x - 1;
 8000276:	230d      	movs	r3, #13
 8000278:	18fb      	adds	r3, r7, r3
 800027a:	1dfa      	adds	r2, r7, #7
 800027c:	7812      	ldrb	r2, [r2, #0]
 800027e:	3a01      	subs	r2, #1
 8000280:	701a      	strb	r2, [r3, #0]
		x_end = x + 1;
 8000282:	230f      	movs	r3, #15
 8000284:	18fb      	adds	r3, r7, r3
 8000286:	1dfa      	adds	r2, r7, #7
 8000288:	7812      	ldrb	r2, [r2, #0]
 800028a:	3201      	adds	r2, #1
 800028c:	701a      	strb	r2, [r3, #0]
	}
	if(y == 0){
 800028e:	1dbb      	adds	r3, r7, #6
 8000290:	781b      	ldrb	r3, [r3, #0]
 8000292:	2b00      	cmp	r3, #0
 8000294:	d10b      	bne.n	80002ae <life+0x8e>
		y_start = y;
 8000296:	230c      	movs	r3, #12
 8000298:	18fb      	adds	r3, r7, r3
 800029a:	1dba      	adds	r2, r7, #6
 800029c:	7812      	ldrb	r2, [r2, #0]
 800029e:	701a      	strb	r2, [r3, #0]
		y_end = y + 1;
 80002a0:	230e      	movs	r3, #14
 80002a2:	18fb      	adds	r3, r7, r3
 80002a4:	1dba      	adds	r2, r7, #6
 80002a6:	7812      	ldrb	r2, [r2, #0]
 80002a8:	3201      	adds	r2, #1
 80002aa:	701a      	strb	r2, [r3, #0]
 80002ac:	e019      	b.n	80002e2 <life+0xc2>
	}
	else if(y == Y_BND){
 80002ae:	1dbb      	adds	r3, r7, #6
 80002b0:	781b      	ldrb	r3, [r3, #0]
 80002b2:	2b11      	cmp	r3, #17
 80002b4:	d109      	bne.n	80002ca <life+0xaa>
		y_start = Y_BND - 1;
 80002b6:	230c      	movs	r3, #12
 80002b8:	18fb      	adds	r3, r7, r3
 80002ba:	2210      	movs	r2, #16
 80002bc:	701a      	strb	r2, [r3, #0]
		y_end = y;
 80002be:	230e      	movs	r3, #14
 80002c0:	18fb      	adds	r3, r7, r3
 80002c2:	1dba      	adds	r2, r7, #6
 80002c4:	7812      	ldrb	r2, [r2, #0]
 80002c6:	701a      	strb	r2, [r3, #0]
 80002c8:	e00b      	b.n	80002e2 <life+0xc2>
	}
	else{
		y_start = y - 1;
 80002ca:	230c      	movs	r3, #12
 80002cc:	18fb      	adds	r3, r7, r3
 80002ce:	1dba      	adds	r2, r7, #6
 80002d0:	7812      	ldrb	r2, [r2, #0]
 80002d2:	3a01      	subs	r2, #1
 80002d4:	701a      	strb	r2, [r3, #0]
		y_end = y + 1;
 80002d6:	230e      	movs	r3, #14
 80002d8:	18fb      	adds	r3, r7, r3
 80002da:	1dba      	adds	r2, r7, #6
 80002dc:	7812      	ldrb	r2, [r2, #0]
 80002de:	3201      	adds	r2, #1
 80002e0:	701a      	strb	r2, [r3, #0]
	}
	for(uint8_t y_index = y_start; y_index <= y_end; y_index++){
 80002e2:	230a      	movs	r3, #10
 80002e4:	18fb      	adds	r3, r7, r3
 80002e6:	220c      	movs	r2, #12
 80002e8:	18ba      	adds	r2, r7, r2
 80002ea:	7812      	ldrb	r2, [r2, #0]
 80002ec:	701a      	strb	r2, [r3, #0]
 80002ee:	e03c      	b.n	800036a <life+0x14a>
		for(uint8_t x_index = x_start; x_index <= x_end; x_index++){
 80002f0:	2309      	movs	r3, #9
 80002f2:	18fb      	adds	r3, r7, r3
 80002f4:	220d      	movs	r2, #13
 80002f6:	18ba      	adds	r2, r7, r2
 80002f8:	7812      	ldrb	r2, [r2, #0]
 80002fa:	701a      	strb	r2, [r3, #0]
 80002fc:	e027      	b.n	800034e <life+0x12e>
			if((active_fbuf[y_index * MTX_WIDTH + x_index] != 0) &&
 80002fe:	4b4a      	ldr	r3, [pc, #296]	; (8000428 <life+0x208>)
 8000300:	681b      	ldr	r3, [r3, #0]
 8000302:	220a      	movs	r2, #10
 8000304:	18ba      	adds	r2, r7, r2
 8000306:	7812      	ldrb	r2, [r2, #0]
 8000308:	00d1      	lsls	r1, r2, #3
 800030a:	2209      	movs	r2, #9
 800030c:	18ba      	adds	r2, r7, r2
 800030e:	7812      	ldrb	r2, [r2, #0]
 8000310:	188a      	adds	r2, r1, r2
 8000312:	189b      	adds	r3, r3, r2
 8000314:	781b      	ldrb	r3, [r3, #0]
 8000316:	2b00      	cmp	r3, #0
 8000318:	d013      	beq.n	8000342 <life+0x122>
 800031a:	1dfa      	adds	r2, r7, #7
 800031c:	2309      	movs	r3, #9
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	7812      	ldrb	r2, [r2, #0]
 8000322:	781b      	ldrb	r3, [r3, #0]
 8000324:	429a      	cmp	r2, r3
 8000326:	d106      	bne.n	8000336 <life+0x116>
					!((x == x_index) && (y == y_index))){
 8000328:	1dba      	adds	r2, r7, #6
 800032a:	230a      	movs	r3, #10
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	7812      	ldrb	r2, [r2, #0]
 8000330:	781b      	ldrb	r3, [r3, #0]
 8000332:	429a      	cmp	r2, r3
 8000334:	d005      	beq.n	8000342 <life+0x122>
				neighbors++;
 8000336:	210b      	movs	r1, #11
 8000338:	187b      	adds	r3, r7, r1
 800033a:	781a      	ldrb	r2, [r3, #0]
 800033c:	187b      	adds	r3, r7, r1
 800033e:	3201      	adds	r2, #1
 8000340:	701a      	strb	r2, [r3, #0]
		for(uint8_t x_index = x_start; x_index <= x_end; x_index++){
 8000342:	2109      	movs	r1, #9
 8000344:	187b      	adds	r3, r7, r1
 8000346:	781a      	ldrb	r2, [r3, #0]
 8000348:	187b      	adds	r3, r7, r1
 800034a:	3201      	adds	r2, #1
 800034c:	701a      	strb	r2, [r3, #0]
 800034e:	2309      	movs	r3, #9
 8000350:	18fa      	adds	r2, r7, r3
 8000352:	230f      	movs	r3, #15
 8000354:	18fb      	adds	r3, r7, r3
 8000356:	7812      	ldrb	r2, [r2, #0]
 8000358:	781b      	ldrb	r3, [r3, #0]
 800035a:	429a      	cmp	r2, r3
 800035c:	d9cf      	bls.n	80002fe <life+0xde>
	for(uint8_t y_index = y_start; y_index <= y_end; y_index++){
 800035e:	210a      	movs	r1, #10
 8000360:	187b      	adds	r3, r7, r1
 8000362:	781a      	ldrb	r2, [r3, #0]
 8000364:	187b      	adds	r3, r7, r1
 8000366:	3201      	adds	r2, #1
 8000368:	701a      	strb	r2, [r3, #0]
 800036a:	230a      	movs	r3, #10
 800036c:	18fa      	adds	r2, r7, r3
 800036e:	230e      	movs	r3, #14
 8000370:	18fb      	adds	r3, r7, r3
 8000372:	7812      	ldrb	r2, [r2, #0]
 8000374:	781b      	ldrb	r3, [r3, #0]
 8000376:	429a      	cmp	r2, r3
 8000378:	d9ba      	bls.n	80002f0 <life+0xd0>
			}
		}
	}
	// Any cell with less than 2 neighbors dies of loneliness
	if(active_fbuf[y * MTX_WIDTH + x] != 0 && neighbors < 2){
 800037a:	4b2b      	ldr	r3, [pc, #172]	; (8000428 <life+0x208>)
 800037c:	681b      	ldr	r3, [r3, #0]
 800037e:	1dba      	adds	r2, r7, #6
 8000380:	7812      	ldrb	r2, [r2, #0]
 8000382:	00d1      	lsls	r1, r2, #3
 8000384:	1dfa      	adds	r2, r7, #7
 8000386:	7812      	ldrb	r2, [r2, #0]
 8000388:	188a      	adds	r2, r1, r2
 800038a:	189b      	adds	r3, r3, r2
 800038c:	781b      	ldrb	r3, [r3, #0]
 800038e:	2b00      	cmp	r3, #0
 8000390:	d006      	beq.n	80003a0 <life+0x180>
 8000392:	230b      	movs	r3, #11
 8000394:	18fb      	adds	r3, r7, r3
 8000396:	781b      	ldrb	r3, [r3, #0]
 8000398:	2b01      	cmp	r3, #1
 800039a:	d801      	bhi.n	80003a0 <life+0x180>
		return 0;
 800039c:	2300      	movs	r3, #0
 800039e:	e03e      	b.n	800041e <life+0x1fe>
	}
	// Any living cell with 2 or 3 neighbors lives on to the next generation
	else if((active_fbuf[y * MTX_WIDTH + x] != 0) && (neighbors == 2 || neighbors == 3)){
 80003a0:	4b21      	ldr	r3, [pc, #132]	; (8000428 <life+0x208>)
 80003a2:	681b      	ldr	r3, [r3, #0]
 80003a4:	1dba      	adds	r2, r7, #6
 80003a6:	7812      	ldrb	r2, [r2, #0]
 80003a8:	00d1      	lsls	r1, r2, #3
 80003aa:	1dfa      	adds	r2, r7, #7
 80003ac:	7812      	ldrb	r2, [r2, #0]
 80003ae:	188a      	adds	r2, r1, r2
 80003b0:	189b      	adds	r3, r3, r2
 80003b2:	781b      	ldrb	r3, [r3, #0]
 80003b4:	2b00      	cmp	r3, #0
 80003b6:	d00b      	beq.n	80003d0 <life+0x1b0>
 80003b8:	230b      	movs	r3, #11
 80003ba:	18fb      	adds	r3, r7, r3
 80003bc:	781b      	ldrb	r3, [r3, #0]
 80003be:	2b02      	cmp	r3, #2
 80003c0:	d004      	beq.n	80003cc <life+0x1ac>
 80003c2:	230b      	movs	r3, #11
 80003c4:	18fb      	adds	r3, r7, r3
 80003c6:	781b      	ldrb	r3, [r3, #0]
 80003c8:	2b03      	cmp	r3, #3
 80003ca:	d101      	bne.n	80003d0 <life+0x1b0>
		return 1;
 80003cc:	2301      	movs	r3, #1
 80003ce:	e026      	b.n	800041e <life+0x1fe>
	}
	// Any cell with more than 3 neighbors dies of overpopulation
	else if(active_fbuf[y * MTX_WIDTH + x] != 0 && neighbors > 3){
 80003d0:	4b15      	ldr	r3, [pc, #84]	; (8000428 <life+0x208>)
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	1dba      	adds	r2, r7, #6
 80003d6:	7812      	ldrb	r2, [r2, #0]
 80003d8:	00d1      	lsls	r1, r2, #3
 80003da:	1dfa      	adds	r2, r7, #7
 80003dc:	7812      	ldrb	r2, [r2, #0]
 80003de:	188a      	adds	r2, r1, r2
 80003e0:	189b      	adds	r3, r3, r2
 80003e2:	781b      	ldrb	r3, [r3, #0]
 80003e4:	2b00      	cmp	r3, #0
 80003e6:	d006      	beq.n	80003f6 <life+0x1d6>
 80003e8:	230b      	movs	r3, #11
 80003ea:	18fb      	adds	r3, r7, r3
 80003ec:	781b      	ldrb	r3, [r3, #0]
 80003ee:	2b03      	cmp	r3, #3
 80003f0:	d901      	bls.n	80003f6 <life+0x1d6>
		return 0;
 80003f2:	2300      	movs	r3, #0
 80003f4:	e013      	b.n	800041e <life+0x1fe>
	}
	// Any dead cell with exactly three neighbors is born
	else if(active_fbuf[y * MTX_WIDTH + x] == 0 && neighbors == 3){
 80003f6:	4b0c      	ldr	r3, [pc, #48]	; (8000428 <life+0x208>)
 80003f8:	681b      	ldr	r3, [r3, #0]
 80003fa:	1dba      	adds	r2, r7, #6
 80003fc:	7812      	ldrb	r2, [r2, #0]
 80003fe:	00d1      	lsls	r1, r2, #3
 8000400:	1dfa      	adds	r2, r7, #7
 8000402:	7812      	ldrb	r2, [r2, #0]
 8000404:	188a      	adds	r2, r1, r2
 8000406:	189b      	adds	r3, r3, r2
 8000408:	781b      	ldrb	r3, [r3, #0]
 800040a:	2b00      	cmp	r3, #0
 800040c:	d106      	bne.n	800041c <life+0x1fc>
 800040e:	230b      	movs	r3, #11
 8000410:	18fb      	adds	r3, r7, r3
 8000412:	781b      	ldrb	r3, [r3, #0]
 8000414:	2b03      	cmp	r3, #3
 8000416:	d101      	bne.n	800041c <life+0x1fc>
		return 1;
 8000418:	2301      	movs	r3, #1
 800041a:	e000      	b.n	800041e <life+0x1fe>
	}
	// MISRA
	else{
		return 0;
 800041c:	2300      	movs	r3, #0
	}

}
 800041e:	0018      	movs	r0, r3
 8000420:	46bd      	mov	sp, r7
 8000422:	b004      	add	sp, #16
 8000424:	bd80      	pop	{r7, pc}
 8000426:	46c0      	nop			; (mov r8, r8)
 8000428:	20000144 	.word	0x20000144

0800042c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800042c:	b580      	push	{r7, lr}
 800042e:	b082      	sub	sp, #8
 8000430:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000432:	f000 fccd 	bl	8000dd0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000436:	f000 f863 	bl	8000500 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800043a:	f000 f929 	bl	8000690 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800043e:	f000 f8f7 	bl	8000630 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000442:	f000 f8b5 	bl	80005b0 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  init_matrix(&hi2c1);
 8000446:	4b2c      	ldr	r3, [pc, #176]	; (80004f8 <main+0xcc>)
 8000448:	0018      	movs	r0, r3
 800044a:	f000 f98f 	bl	800076c <init_matrix>
 

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  // Seed the game of life
  next_fbuf[0 * MTX_WIDTH + 1] = 0xFF;
 800044e:	4b2b      	ldr	r3, [pc, #172]	; (80004fc <main+0xd0>)
 8000450:	681b      	ldr	r3, [r3, #0]
 8000452:	3301      	adds	r3, #1
 8000454:	22ff      	movs	r2, #255	; 0xff
 8000456:	701a      	strb	r2, [r3, #0]
  next_fbuf[1 * MTX_WIDTH + 2] = 0xFF;
 8000458:	4b28      	ldr	r3, [pc, #160]	; (80004fc <main+0xd0>)
 800045a:	681b      	ldr	r3, [r3, #0]
 800045c:	330a      	adds	r3, #10
 800045e:	22ff      	movs	r2, #255	; 0xff
 8000460:	701a      	strb	r2, [r3, #0]
  next_fbuf[2 * MTX_WIDTH + 0] = 0xFF;
 8000462:	4b26      	ldr	r3, [pc, #152]	; (80004fc <main+0xd0>)
 8000464:	681b      	ldr	r3, [r3, #0]
 8000466:	3310      	adds	r3, #16
 8000468:	22ff      	movs	r2, #255	; 0xff
 800046a:	701a      	strb	r2, [r3, #0]
  next_fbuf[2 * MTX_WIDTH + 1] = 0xFF;
 800046c:	4b23      	ldr	r3, [pc, #140]	; (80004fc <main+0xd0>)
 800046e:	681b      	ldr	r3, [r3, #0]
 8000470:	3311      	adds	r3, #17
 8000472:	22ff      	movs	r2, #255	; 0xff
 8000474:	701a      	strb	r2, [r3, #0]
  next_fbuf[2 * MTX_WIDTH + 2] = 0xFF;
 8000476:	4b21      	ldr	r3, [pc, #132]	; (80004fc <main+0xd0>)
 8000478:	681b      	ldr	r3, [r3, #0]
 800047a:	3312      	adds	r3, #18
 800047c:	22ff      	movs	r2, #255	; 0xff
 800047e:	701a      	strb	r2, [r3, #0]
  update_fbuf(&hi2c1);
 8000480:	4b1d      	ldr	r3, [pc, #116]	; (80004f8 <main+0xcc>)
 8000482:	0018      	movs	r0, r3
 8000484:	f000 f9f0 	bl	8000868 <update_fbuf>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  for(uint8_t y = 0; y < 18; y++){
 8000488:	1dfb      	adds	r3, r7, #7
 800048a:	2200      	movs	r2, #0
 800048c:	701a      	strb	r2, [r3, #0]
 800048e:	e026      	b.n	80004de <main+0xb2>
		  for(uint8_t x = 0; x < 8; x++){
 8000490:	1dbb      	adds	r3, r7, #6
 8000492:	2200      	movs	r2, #0
 8000494:	701a      	strb	r2, [r3, #0]
 8000496:	e019      	b.n	80004cc <main+0xa0>
			  if(life(x, y)){
 8000498:	1dfb      	adds	r3, r7, #7
 800049a:	781a      	ldrb	r2, [r3, #0]
 800049c:	1dbb      	adds	r3, r7, #6
 800049e:	781b      	ldrb	r3, [r3, #0]
 80004a0:	0011      	movs	r1, r2
 80004a2:	0018      	movs	r0, r3
 80004a4:	f7ff febc 	bl	8000220 <life>
 80004a8:	1e03      	subs	r3, r0, #0
 80004aa:	d00a      	beq.n	80004c2 <main+0x96>
				  next_fbuf[y * MTX_WIDTH + x] = 0xFF;
 80004ac:	4b13      	ldr	r3, [pc, #76]	; (80004fc <main+0xd0>)
 80004ae:	681b      	ldr	r3, [r3, #0]
 80004b0:	1dfa      	adds	r2, r7, #7
 80004b2:	7812      	ldrb	r2, [r2, #0]
 80004b4:	00d1      	lsls	r1, r2, #3
 80004b6:	1dba      	adds	r2, r7, #6
 80004b8:	7812      	ldrb	r2, [r2, #0]
 80004ba:	188a      	adds	r2, r1, r2
 80004bc:	189b      	adds	r3, r3, r2
 80004be:	22ff      	movs	r2, #255	; 0xff
 80004c0:	701a      	strb	r2, [r3, #0]
		  for(uint8_t x = 0; x < 8; x++){
 80004c2:	1dbb      	adds	r3, r7, #6
 80004c4:	781a      	ldrb	r2, [r3, #0]
 80004c6:	1dbb      	adds	r3, r7, #6
 80004c8:	3201      	adds	r2, #1
 80004ca:	701a      	strb	r2, [r3, #0]
 80004cc:	1dbb      	adds	r3, r7, #6
 80004ce:	781b      	ldrb	r3, [r3, #0]
 80004d0:	2b07      	cmp	r3, #7
 80004d2:	d9e1      	bls.n	8000498 <main+0x6c>
	  for(uint8_t y = 0; y < 18; y++){
 80004d4:	1dfb      	adds	r3, r7, #7
 80004d6:	781a      	ldrb	r2, [r3, #0]
 80004d8:	1dfb      	adds	r3, r7, #7
 80004da:	3201      	adds	r2, #1
 80004dc:	701a      	strb	r2, [r3, #0]
 80004de:	1dfb      	adds	r3, r7, #7
 80004e0:	781b      	ldrb	r3, [r3, #0]
 80004e2:	2b11      	cmp	r3, #17
 80004e4:	d9d4      	bls.n	8000490 <main+0x64>
			  }
		  }
	  }
	  HAL_Delay(100);
 80004e6:	2064      	movs	r0, #100	; 0x64
 80004e8:	f000 fca2 	bl	8000e30 <HAL_Delay>
	  update_fbuf(&hi2c1);
 80004ec:	4b02      	ldr	r3, [pc, #8]	; (80004f8 <main+0xcc>)
 80004ee:	0018      	movs	r0, r3
 80004f0:	f000 f9ba 	bl	8000868 <update_fbuf>
	  for(uint8_t y = 0; y < 18; y++){
 80004f4:	e7c8      	b.n	8000488 <main+0x5c>
 80004f6:	46c0      	nop			; (mov r8, r8)
 80004f8:	200001dc 	.word	0x200001dc
 80004fc:	20000228 	.word	0x20000228

08000500 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000500:	b590      	push	{r4, r7, lr}
 8000502:	b099      	sub	sp, #100	; 0x64
 8000504:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000506:	242c      	movs	r4, #44	; 0x2c
 8000508:	193b      	adds	r3, r7, r4
 800050a:	0018      	movs	r0, r3
 800050c:	2334      	movs	r3, #52	; 0x34
 800050e:	001a      	movs	r2, r3
 8000510:	2100      	movs	r1, #0
 8000512:	f002 fe38 	bl	8003186 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000516:	231c      	movs	r3, #28
 8000518:	18fb      	adds	r3, r7, r3
 800051a:	0018      	movs	r0, r3
 800051c:	2310      	movs	r3, #16
 800051e:	001a      	movs	r2, r3
 8000520:	2100      	movs	r1, #0
 8000522:	f002 fe30 	bl	8003186 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000526:	1d3b      	adds	r3, r7, #4
 8000528:	0018      	movs	r0, r3
 800052a:	2318      	movs	r3, #24
 800052c:	001a      	movs	r2, r3
 800052e:	2100      	movs	r1, #0
 8000530:	f002 fe29 	bl	8003186 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000534:	0021      	movs	r1, r4
 8000536:	187b      	adds	r3, r7, r1
 8000538:	2202      	movs	r2, #2
 800053a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800053c:	187b      	adds	r3, r7, r1
 800053e:	2201      	movs	r2, #1
 8000540:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000542:	187b      	adds	r3, r7, r1
 8000544:	2210      	movs	r2, #16
 8000546:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000548:	187b      	adds	r3, r7, r1
 800054a:	2200      	movs	r2, #0
 800054c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800054e:	187b      	adds	r3, r7, r1
 8000550:	0018      	movs	r0, r3
 8000552:	f001 fa71 	bl	8001a38 <HAL_RCC_OscConfig>
 8000556:	1e03      	subs	r3, r0, #0
 8000558:	d001      	beq.n	800055e <SystemClock_Config+0x5e>
  {
    Error_Handler();
 800055a:	f000 f901 	bl	8000760 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800055e:	211c      	movs	r1, #28
 8000560:	187b      	adds	r3, r7, r1
 8000562:	2207      	movs	r2, #7
 8000564:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000566:	187b      	adds	r3, r7, r1
 8000568:	2200      	movs	r2, #0
 800056a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800056c:	187b      	adds	r3, r7, r1
 800056e:	2200      	movs	r2, #0
 8000570:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000572:	187b      	adds	r3, r7, r1
 8000574:	2200      	movs	r2, #0
 8000576:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000578:	187b      	adds	r3, r7, r1
 800057a:	2100      	movs	r1, #0
 800057c:	0018      	movs	r0, r3
 800057e:	f001 fde1 	bl	8002144 <HAL_RCC_ClockConfig>
 8000582:	1e03      	subs	r3, r0, #0
 8000584:	d001      	beq.n	800058a <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000586:	f000 f8eb 	bl	8000760 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800058a:	1d3b      	adds	r3, r7, #4
 800058c:	2220      	movs	r2, #32
 800058e:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000590:	1d3b      	adds	r3, r7, #4
 8000592:	2200      	movs	r2, #0
 8000594:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000596:	1d3b      	adds	r3, r7, #4
 8000598:	0018      	movs	r0, r3
 800059a:	f001 ff75 	bl	8002488 <HAL_RCCEx_PeriphCLKConfig>
 800059e:	1e03      	subs	r3, r0, #0
 80005a0:	d001      	beq.n	80005a6 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80005a2:	f000 f8dd 	bl	8000760 <Error_Handler>
  }
}
 80005a6:	46c0      	nop			; (mov r8, r8)
 80005a8:	46bd      	mov	sp, r7
 80005aa:	b019      	add	sp, #100	; 0x64
 80005ac:	bd90      	pop	{r4, r7, pc}
	...

080005b0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80005b4:	4b1b      	ldr	r3, [pc, #108]	; (8000624 <MX_I2C1_Init+0x74>)
 80005b6:	4a1c      	ldr	r2, [pc, #112]	; (8000628 <MX_I2C1_Init+0x78>)
 80005b8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 80005ba:	4b1a      	ldr	r3, [pc, #104]	; (8000624 <MX_I2C1_Init+0x74>)
 80005bc:	4a1b      	ldr	r2, [pc, #108]	; (800062c <MX_I2C1_Init+0x7c>)
 80005be:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80005c0:	4b18      	ldr	r3, [pc, #96]	; (8000624 <MX_I2C1_Init+0x74>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80005c6:	4b17      	ldr	r3, [pc, #92]	; (8000624 <MX_I2C1_Init+0x74>)
 80005c8:	2201      	movs	r2, #1
 80005ca:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80005cc:	4b15      	ldr	r3, [pc, #84]	; (8000624 <MX_I2C1_Init+0x74>)
 80005ce:	2200      	movs	r2, #0
 80005d0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80005d2:	4b14      	ldr	r3, [pc, #80]	; (8000624 <MX_I2C1_Init+0x74>)
 80005d4:	2200      	movs	r2, #0
 80005d6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80005d8:	4b12      	ldr	r3, [pc, #72]	; (8000624 <MX_I2C1_Init+0x74>)
 80005da:	2200      	movs	r2, #0
 80005dc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80005de:	4b11      	ldr	r3, [pc, #68]	; (8000624 <MX_I2C1_Init+0x74>)
 80005e0:	2200      	movs	r2, #0
 80005e2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80005e4:	4b0f      	ldr	r3, [pc, #60]	; (8000624 <MX_I2C1_Init+0x74>)
 80005e6:	2200      	movs	r2, #0
 80005e8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80005ea:	4b0e      	ldr	r3, [pc, #56]	; (8000624 <MX_I2C1_Init+0x74>)
 80005ec:	0018      	movs	r0, r3
 80005ee:	f000 fe75 	bl	80012dc <HAL_I2C_Init>
 80005f2:	1e03      	subs	r3, r0, #0
 80005f4:	d001      	beq.n	80005fa <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80005f6:	f000 f8b3 	bl	8000760 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80005fa:	4b0a      	ldr	r3, [pc, #40]	; (8000624 <MX_I2C1_Init+0x74>)
 80005fc:	2100      	movs	r1, #0
 80005fe:	0018      	movs	r0, r3
 8000600:	f001 f982 	bl	8001908 <HAL_I2CEx_ConfigAnalogFilter>
 8000604:	1e03      	subs	r3, r0, #0
 8000606:	d001      	beq.n	800060c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000608:	f000 f8aa 	bl	8000760 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800060c:	4b05      	ldr	r3, [pc, #20]	; (8000624 <MX_I2C1_Init+0x74>)
 800060e:	2100      	movs	r1, #0
 8000610:	0018      	movs	r0, r3
 8000612:	f001 f9c5 	bl	80019a0 <HAL_I2CEx_ConfigDigitalFilter>
 8000616:	1e03      	subs	r3, r0, #0
 8000618:	d001      	beq.n	800061e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800061a:	f000 f8a1 	bl	8000760 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800061e:	46c0      	nop			; (mov r8, r8)
 8000620:	46bd      	mov	sp, r7
 8000622:	bd80      	pop	{r7, pc}
 8000624:	200001dc 	.word	0x200001dc
 8000628:	40005400 	.word	0x40005400
 800062c:	2000090e 	.word	0x2000090e

08000630 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000634:	4b14      	ldr	r3, [pc, #80]	; (8000688 <MX_USART2_UART_Init+0x58>)
 8000636:	4a15      	ldr	r2, [pc, #84]	; (800068c <MX_USART2_UART_Init+0x5c>)
 8000638:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800063a:	4b13      	ldr	r3, [pc, #76]	; (8000688 <MX_USART2_UART_Init+0x58>)
 800063c:	2296      	movs	r2, #150	; 0x96
 800063e:	0212      	lsls	r2, r2, #8
 8000640:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000642:	4b11      	ldr	r3, [pc, #68]	; (8000688 <MX_USART2_UART_Init+0x58>)
 8000644:	2200      	movs	r2, #0
 8000646:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000648:	4b0f      	ldr	r3, [pc, #60]	; (8000688 <MX_USART2_UART_Init+0x58>)
 800064a:	2200      	movs	r2, #0
 800064c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800064e:	4b0e      	ldr	r3, [pc, #56]	; (8000688 <MX_USART2_UART_Init+0x58>)
 8000650:	2200      	movs	r2, #0
 8000652:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000654:	4b0c      	ldr	r3, [pc, #48]	; (8000688 <MX_USART2_UART_Init+0x58>)
 8000656:	220c      	movs	r2, #12
 8000658:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800065a:	4b0b      	ldr	r3, [pc, #44]	; (8000688 <MX_USART2_UART_Init+0x58>)
 800065c:	2200      	movs	r2, #0
 800065e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000660:	4b09      	ldr	r3, [pc, #36]	; (8000688 <MX_USART2_UART_Init+0x58>)
 8000662:	2200      	movs	r2, #0
 8000664:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000666:	4b08      	ldr	r3, [pc, #32]	; (8000688 <MX_USART2_UART_Init+0x58>)
 8000668:	2200      	movs	r2, #0
 800066a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800066c:	4b06      	ldr	r3, [pc, #24]	; (8000688 <MX_USART2_UART_Init+0x58>)
 800066e:	2200      	movs	r2, #0
 8000670:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000672:	4b05      	ldr	r3, [pc, #20]	; (8000688 <MX_USART2_UART_Init+0x58>)
 8000674:	0018      	movs	r0, r3
 8000676:	f002 fa07 	bl	8002a88 <HAL_UART_Init>
 800067a:	1e03      	subs	r3, r0, #0
 800067c:	d001      	beq.n	8000682 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800067e:	f000 f86f 	bl	8000760 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000682:	46c0      	nop			; (mov r8, r8)
 8000684:	46bd      	mov	sp, r7
 8000686:	bd80      	pop	{r7, pc}
 8000688:	2000022c 	.word	0x2000022c
 800068c:	40004400 	.word	0x40004400

08000690 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000690:	b590      	push	{r4, r7, lr}
 8000692:	b089      	sub	sp, #36	; 0x24
 8000694:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000696:	240c      	movs	r4, #12
 8000698:	193b      	adds	r3, r7, r4
 800069a:	0018      	movs	r0, r3
 800069c:	2314      	movs	r3, #20
 800069e:	001a      	movs	r2, r3
 80006a0:	2100      	movs	r1, #0
 80006a2:	f002 fd70 	bl	8003186 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80006a6:	4b24      	ldr	r3, [pc, #144]	; (8000738 <MX_GPIO_Init+0xa8>)
 80006a8:	695a      	ldr	r2, [r3, #20]
 80006aa:	4b23      	ldr	r3, [pc, #140]	; (8000738 <MX_GPIO_Init+0xa8>)
 80006ac:	2180      	movs	r1, #128	; 0x80
 80006ae:	03c9      	lsls	r1, r1, #15
 80006b0:	430a      	orrs	r2, r1
 80006b2:	615a      	str	r2, [r3, #20]
 80006b4:	4b20      	ldr	r3, [pc, #128]	; (8000738 <MX_GPIO_Init+0xa8>)
 80006b6:	695a      	ldr	r2, [r3, #20]
 80006b8:	2380      	movs	r3, #128	; 0x80
 80006ba:	03db      	lsls	r3, r3, #15
 80006bc:	4013      	ands	r3, r2
 80006be:	60bb      	str	r3, [r7, #8]
 80006c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006c2:	4b1d      	ldr	r3, [pc, #116]	; (8000738 <MX_GPIO_Init+0xa8>)
 80006c4:	695a      	ldr	r2, [r3, #20]
 80006c6:	4b1c      	ldr	r3, [pc, #112]	; (8000738 <MX_GPIO_Init+0xa8>)
 80006c8:	2180      	movs	r1, #128	; 0x80
 80006ca:	0289      	lsls	r1, r1, #10
 80006cc:	430a      	orrs	r2, r1
 80006ce:	615a      	str	r2, [r3, #20]
 80006d0:	4b19      	ldr	r3, [pc, #100]	; (8000738 <MX_GPIO_Init+0xa8>)
 80006d2:	695a      	ldr	r2, [r3, #20]
 80006d4:	2380      	movs	r3, #128	; 0x80
 80006d6:	029b      	lsls	r3, r3, #10
 80006d8:	4013      	ands	r3, r2
 80006da:	607b      	str	r3, [r7, #4]
 80006dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006de:	4b16      	ldr	r3, [pc, #88]	; (8000738 <MX_GPIO_Init+0xa8>)
 80006e0:	695a      	ldr	r2, [r3, #20]
 80006e2:	4b15      	ldr	r3, [pc, #84]	; (8000738 <MX_GPIO_Init+0xa8>)
 80006e4:	2180      	movs	r1, #128	; 0x80
 80006e6:	02c9      	lsls	r1, r1, #11
 80006e8:	430a      	orrs	r2, r1
 80006ea:	615a      	str	r2, [r3, #20]
 80006ec:	4b12      	ldr	r3, [pc, #72]	; (8000738 <MX_GPIO_Init+0xa8>)
 80006ee:	695a      	ldr	r2, [r3, #20]
 80006f0:	2380      	movs	r3, #128	; 0x80
 80006f2:	02db      	lsls	r3, r3, #11
 80006f4:	4013      	ands	r3, r2
 80006f6:	603b      	str	r3, [r7, #0]
 80006f8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 80006fa:	2390      	movs	r3, #144	; 0x90
 80006fc:	05db      	lsls	r3, r3, #23
 80006fe:	2200      	movs	r2, #0
 8000700:	2101      	movs	r1, #1
 8000702:	0018      	movs	r0, r3
 8000704:	f000 fdcc 	bl	80012a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000708:	0021      	movs	r1, r4
 800070a:	187b      	adds	r3, r7, r1
 800070c:	2201      	movs	r2, #1
 800070e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000710:	187b      	adds	r3, r7, r1
 8000712:	2201      	movs	r2, #1
 8000714:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000716:	187b      	adds	r3, r7, r1
 8000718:	2200      	movs	r2, #0
 800071a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800071c:	187b      	adds	r3, r7, r1
 800071e:	2200      	movs	r2, #0
 8000720:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000722:	187a      	adds	r2, r7, r1
 8000724:	2390      	movs	r3, #144	; 0x90
 8000726:	05db      	lsls	r3, r3, #23
 8000728:	0011      	movs	r1, r2
 800072a:	0018      	movs	r0, r3
 800072c:	f000 fc50 	bl	8000fd0 <HAL_GPIO_Init>

}
 8000730:	46c0      	nop			; (mov r8, r8)
 8000732:	46bd      	mov	sp, r7
 8000734:	b009      	add	sp, #36	; 0x24
 8000736:	bd90      	pop	{r4, r7, pc}
 8000738:	40021000 	.word	0x40021000

0800073c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	4a04      	ldr	r2, [pc, #16]	; (800075c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800074a:	4293      	cmp	r3, r2
 800074c:	d101      	bne.n	8000752 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800074e:	f000 fb53 	bl	8000df8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000752:	46c0      	nop			; (mov r8, r8)
 8000754:	46bd      	mov	sp, r7
 8000756:	b002      	add	sp, #8
 8000758:	bd80      	pop	{r7, pc}
 800075a:	46c0      	nop			; (mov r8, r8)
 800075c:	40012c00 	.word	0x40012c00

08000760 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000764:	46c0      	nop			; (mov r8, r8)
 8000766:	46bd      	mov	sp, r7
 8000768:	bd80      	pop	{r7, pc}
	...

0800076c <init_matrix>:
#include <string.h>

uint8_t* active_fbuf;
uint8_t* next_fbuf;

int init_matrix(I2C_HandleTypeDef* i2c){
 800076c:	b590      	push	{r4, r7, lr}
 800076e:	b087      	sub	sp, #28
 8000770:	af02      	add	r7, sp, #8
 8000772:	6078      	str	r0, [r7, #4]
	// Set up the next and active fbuf pointers
	active_fbuf = fbuf0;
 8000774:	4b36      	ldr	r3, [pc, #216]	; (8000850 <init_matrix+0xe4>)
 8000776:	4a37      	ldr	r2, [pc, #220]	; (8000854 <init_matrix+0xe8>)
 8000778:	601a      	str	r2, [r3, #0]
	next_fbuf = fbuf1;
 800077a:	4b37      	ldr	r3, [pc, #220]	; (8000858 <init_matrix+0xec>)
 800077c:	4a37      	ldr	r2, [pc, #220]	; (800085c <init_matrix+0xf0>)
 800077e:	601a      	str	r2, [r3, #0]
	// Clear the frame buffers
	clear_fbuf();
 8000780:	f000 f95a 	bl	8000a38 <clear_fbuf>
	// Turn on the GPIO that controls the shutdown register for the matrix
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);
 8000784:	2390      	movs	r3, #144	; 0x90
 8000786:	05db      	lsls	r3, r3, #23
 8000788:	2201      	movs	r2, #1
 800078a:	2101      	movs	r1, #1
 800078c:	0018      	movs	r0, r3
 800078e:	f000 fd87 	bl	80012a0 <HAL_GPIO_WritePin>

	// Set command register to point to function register
	uint8_t dat[2] = {0xfd, 0x0b};
 8000792:	210c      	movs	r1, #12
 8000794:	187b      	adds	r3, r7, r1
 8000796:	4a32      	ldr	r2, [pc, #200]	; (8000860 <init_matrix+0xf4>)
 8000798:	8812      	ldrh	r2, [r2, #0]
 800079a:	801a      	strh	r2, [r3, #0]
	HAL_I2C_Master_Transmit(i2c, MTX_ADDR_WR, &dat, 2, HAL_MAX_DELAY);
 800079c:	000c      	movs	r4, r1
 800079e:	187a      	adds	r2, r7, r1
 80007a0:	6878      	ldr	r0, [r7, #4]
 80007a2:	2301      	movs	r3, #1
 80007a4:	425b      	negs	r3, r3
 80007a6:	9300      	str	r3, [sp, #0]
 80007a8:	2302      	movs	r3, #2
 80007aa:	21e8      	movs	r1, #232	; 0xe8
 80007ac:	f000 fe2c 	bl	8001408 <HAL_I2C_Master_Transmit>

	// Bring matrix out of shutdown, write a 1 to shutdown register
	dat[0] = 0xa;
 80007b0:	0021      	movs	r1, r4
 80007b2:	187b      	adds	r3, r7, r1
 80007b4:	220a      	movs	r2, #10
 80007b6:	701a      	strb	r2, [r3, #0]
	dat[1] = 0x1;
 80007b8:	187b      	adds	r3, r7, r1
 80007ba:	2201      	movs	r2, #1
 80007bc:	705a      	strb	r2, [r3, #1]
	HAL_I2C_Master_Transmit(i2c, MTX_ADDR_WR, &dat, 2, HAL_MAX_DELAY);
 80007be:	000c      	movs	r4, r1
 80007c0:	187a      	adds	r2, r7, r1
 80007c2:	6878      	ldr	r0, [r7, #4]
 80007c4:	2301      	movs	r3, #1
 80007c6:	425b      	negs	r3, r3
 80007c8:	9300      	str	r3, [sp, #0]
 80007ca:	2302      	movs	r3, #2
 80007cc:	21e8      	movs	r1, #232	; 0xe8
 80007ce:	f000 fe1b 	bl	8001408 <HAL_I2C_Master_Transmit>

	// Set command register to point to frame 1 register
	dat[0] = 0xfd;
 80007d2:	0021      	movs	r1, r4
 80007d4:	187b      	adds	r3, r7, r1
 80007d6:	22fd      	movs	r2, #253	; 0xfd
 80007d8:	701a      	strb	r2, [r3, #0]
	dat[1] = 0x00;
 80007da:	187b      	adds	r3, r7, r1
 80007dc:	2200      	movs	r2, #0
 80007de:	705a      	strb	r2, [r3, #1]
	HAL_I2C_Master_Transmit(i2c, MTX_ADDR_WR, &dat, 2, HAL_MAX_DELAY);
 80007e0:	187a      	adds	r2, r7, r1
 80007e2:	6878      	ldr	r0, [r7, #4]
 80007e4:	2301      	movs	r3, #1
 80007e6:	425b      	negs	r3, r3
 80007e8:	9300      	str	r3, [sp, #0]
 80007ea:	2302      	movs	r3, #2
 80007ec:	21e8      	movs	r1, #232	; 0xe8
 80007ee:	f000 fe0b 	bl	8001408 <HAL_I2C_Master_Transmit>

	// Set all the LEDs to on
	for(uint8_t i = 0; i < 0x12; i++){
 80007f2:	230f      	movs	r3, #15
 80007f4:	18fb      	adds	r3, r7, r3
 80007f6:	2200      	movs	r2, #0
 80007f8:	701a      	strb	r2, [r3, #0]
 80007fa:	e016      	b.n	800082a <init_matrix+0xbe>
	  dat[0] = i;
 80007fc:	210c      	movs	r1, #12
 80007fe:	187b      	adds	r3, r7, r1
 8000800:	240f      	movs	r4, #15
 8000802:	193a      	adds	r2, r7, r4
 8000804:	7812      	ldrb	r2, [r2, #0]
 8000806:	701a      	strb	r2, [r3, #0]
	  dat[1] = 0xFF;
 8000808:	187b      	adds	r3, r7, r1
 800080a:	22ff      	movs	r2, #255	; 0xff
 800080c:	705a      	strb	r2, [r3, #1]
	  HAL_I2C_Master_Transmit(i2c, MTX_ADDR_WR, &dat, 2, HAL_MAX_DELAY);
 800080e:	187a      	adds	r2, r7, r1
 8000810:	6878      	ldr	r0, [r7, #4]
 8000812:	2301      	movs	r3, #1
 8000814:	425b      	negs	r3, r3
 8000816:	9300      	str	r3, [sp, #0]
 8000818:	2302      	movs	r3, #2
 800081a:	21e8      	movs	r1, #232	; 0xe8
 800081c:	f000 fdf4 	bl	8001408 <HAL_I2C_Master_Transmit>
	for(uint8_t i = 0; i < 0x12; i++){
 8000820:	193b      	adds	r3, r7, r4
 8000822:	781a      	ldrb	r2, [r3, #0]
 8000824:	193b      	adds	r3, r7, r4
 8000826:	3201      	adds	r2, #1
 8000828:	701a      	strb	r2, [r3, #0]
 800082a:	230f      	movs	r3, #15
 800082c:	18fb      	adds	r3, r7, r3
 800082e:	781b      	ldrb	r3, [r3, #0]
 8000830:	2b11      	cmp	r3, #17
 8000832:	d9e3      	bls.n	80007fc <init_matrix+0x90>
	}
	// Initialize the LEDs with the cleared frame buffer
	HAL_I2C_Master_Transmit(i2c, MTX_ADDR_WR, send_fbuf, 145, HAL_MAX_DELAY);
 8000834:	4a0b      	ldr	r2, [pc, #44]	; (8000864 <init_matrix+0xf8>)
 8000836:	6878      	ldr	r0, [r7, #4]
 8000838:	2301      	movs	r3, #1
 800083a:	425b      	negs	r3, r3
 800083c:	9300      	str	r3, [sp, #0]
 800083e:	2391      	movs	r3, #145	; 0x91
 8000840:	21e8      	movs	r1, #232	; 0xe8
 8000842:	f000 fde1 	bl	8001408 <HAL_I2C_Master_Transmit>
	// Set the I2C as ready
	return MTX_OK;
 8000846:	2300      	movs	r3, #0
}
 8000848:	0018      	movs	r0, r3
 800084a:	46bd      	mov	sp, r7
 800084c:	b005      	add	sp, #20
 800084e:	bd90      	pop	{r4, r7, pc}
 8000850:	20000144 	.word	0x20000144
 8000854:	200000b4 	.word	0x200000b4
 8000858:	20000228 	.word	0x20000228
 800085c:	20000024 	.word	0x20000024
 8000860:	080031b0 	.word	0x080031b0
 8000864:	20000148 	.word	0x20000148

08000868 <update_fbuf>:

int update_fbuf(I2C_HandleTypeDef* i2c){
 8000868:	b580      	push	{r7, lr}
 800086a:	b086      	sub	sp, #24
 800086c:	af02      	add	r7, sp, #8
 800086e:	6078      	str	r0, [r7, #4]
	// Transform the fbuf so it gets displayed properly
	transform_fbuf();
 8000870:	f000 f826 	bl	80008c0 <transform_fbuf>
	// Send the new fbuf over to the matrix
	HAL_I2C_Master_Transmit(i2c, MTX_ADDR_WR, send_fbuf, 145, HAL_MAX_DELAY);
 8000874:	4a0f      	ldr	r2, [pc, #60]	; (80008b4 <update_fbuf+0x4c>)
 8000876:	6878      	ldr	r0, [r7, #4]
 8000878:	2301      	movs	r3, #1
 800087a:	425b      	negs	r3, r3
 800087c:	9300      	str	r3, [sp, #0]
 800087e:	2391      	movs	r3, #145	; 0x91
 8000880:	21e8      	movs	r1, #232	; 0xe8
 8000882:	f000 fdc1 	bl	8001408 <HAL_I2C_Master_Transmit>
	// Swap the next and active fbuf pointers
	uint8_t *tmp = next_fbuf;
 8000886:	4b0c      	ldr	r3, [pc, #48]	; (80008b8 <update_fbuf+0x50>)
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	60fb      	str	r3, [r7, #12]
	next_fbuf = active_fbuf;
 800088c:	4b0b      	ldr	r3, [pc, #44]	; (80008bc <update_fbuf+0x54>)
 800088e:	681a      	ldr	r2, [r3, #0]
 8000890:	4b09      	ldr	r3, [pc, #36]	; (80008b8 <update_fbuf+0x50>)
 8000892:	601a      	str	r2, [r3, #0]
	active_fbuf = tmp;
 8000894:	4b09      	ldr	r3, [pc, #36]	; (80008bc <update_fbuf+0x54>)
 8000896:	68fa      	ldr	r2, [r7, #12]
 8000898:	601a      	str	r2, [r3, #0]
	memset(next_fbuf, 0, 144);
 800089a:	4b07      	ldr	r3, [pc, #28]	; (80008b8 <update_fbuf+0x50>)
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	2290      	movs	r2, #144	; 0x90
 80008a0:	2100      	movs	r1, #0
 80008a2:	0018      	movs	r0, r3
 80008a4:	f002 fc6f 	bl	8003186 <memset>
	return MTX_OK;
 80008a8:	2300      	movs	r3, #0
}
 80008aa:	0018      	movs	r0, r3
 80008ac:	46bd      	mov	sp, r7
 80008ae:	b004      	add	sp, #16
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	46c0      	nop			; (mov r8, r8)
 80008b4:	20000148 	.word	0x20000148
 80008b8:	20000228 	.word	0x20000228
 80008bc:	20000144 	.word	0x20000144

080008c0 <transform_fbuf>:

int transform_fbuf(){
 80008c0:	b580      	push	{r7, lr}
 80008c2:	af00      	add	r7, sp, #0
	// Move the data in the fbuf around to handle the LED layout
	memcpy(send_fbuf + 1,   next_fbuf + 0 *  MTX_WIDTH, 8);
 80008c4:	4849      	ldr	r0, [pc, #292]	; (80009ec <transform_fbuf+0x12c>)
 80008c6:	4b4a      	ldr	r3, [pc, #296]	; (80009f0 <transform_fbuf+0x130>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	2208      	movs	r2, #8
 80008cc:	0019      	movs	r1, r3
 80008ce:	f002 fc51 	bl	8003174 <memcpy>
	memcpy(send_fbuf + 17,  next_fbuf + 1 *  MTX_WIDTH, 8);
 80008d2:	4848      	ldr	r0, [pc, #288]	; (80009f4 <transform_fbuf+0x134>)
 80008d4:	4b46      	ldr	r3, [pc, #280]	; (80009f0 <transform_fbuf+0x130>)
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	3308      	adds	r3, #8
 80008da:	2208      	movs	r2, #8
 80008dc:	0019      	movs	r1, r3
 80008de:	f002 fc49 	bl	8003174 <memcpy>
	memcpy(send_fbuf + 33,  next_fbuf + 2 *  MTX_WIDTH, 8);
 80008e2:	4845      	ldr	r0, [pc, #276]	; (80009f8 <transform_fbuf+0x138>)
 80008e4:	4b42      	ldr	r3, [pc, #264]	; (80009f0 <transform_fbuf+0x130>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	3310      	adds	r3, #16
 80008ea:	2208      	movs	r2, #8
 80008ec:	0019      	movs	r1, r3
 80008ee:	f002 fc41 	bl	8003174 <memcpy>
	memcpy(send_fbuf + 49,  next_fbuf + 3 *  MTX_WIDTH, 8);
 80008f2:	4842      	ldr	r0, [pc, #264]	; (80009fc <transform_fbuf+0x13c>)
 80008f4:	4b3e      	ldr	r3, [pc, #248]	; (80009f0 <transform_fbuf+0x130>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	3318      	adds	r3, #24
 80008fa:	2208      	movs	r2, #8
 80008fc:	0019      	movs	r1, r3
 80008fe:	f002 fc39 	bl	8003174 <memcpy>
	memcpy(send_fbuf + 65,  next_fbuf + 4 *  MTX_WIDTH, 8);
 8000902:	483f      	ldr	r0, [pc, #252]	; (8000a00 <transform_fbuf+0x140>)
 8000904:	4b3a      	ldr	r3, [pc, #232]	; (80009f0 <transform_fbuf+0x130>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	3320      	adds	r3, #32
 800090a:	2208      	movs	r2, #8
 800090c:	0019      	movs	r1, r3
 800090e:	f002 fc31 	bl	8003174 <memcpy>
	memcpy(send_fbuf + 81,  next_fbuf + 5 *  MTX_WIDTH, 8);
 8000912:	483c      	ldr	r0, [pc, #240]	; (8000a04 <transform_fbuf+0x144>)
 8000914:	4b36      	ldr	r3, [pc, #216]	; (80009f0 <transform_fbuf+0x130>)
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	3328      	adds	r3, #40	; 0x28
 800091a:	2208      	movs	r2, #8
 800091c:	0019      	movs	r1, r3
 800091e:	f002 fc29 	bl	8003174 <memcpy>
	memcpy(send_fbuf + 97,  next_fbuf + 6 *  MTX_WIDTH, 8);
 8000922:	4839      	ldr	r0, [pc, #228]	; (8000a08 <transform_fbuf+0x148>)
 8000924:	4b32      	ldr	r3, [pc, #200]	; (80009f0 <transform_fbuf+0x130>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	3330      	adds	r3, #48	; 0x30
 800092a:	2208      	movs	r2, #8
 800092c:	0019      	movs	r1, r3
 800092e:	f002 fc21 	bl	8003174 <memcpy>
	memcpy(send_fbuf + 113, next_fbuf + 7 *  MTX_WIDTH, 8);
 8000932:	4836      	ldr	r0, [pc, #216]	; (8000a0c <transform_fbuf+0x14c>)
 8000934:	4b2e      	ldr	r3, [pc, #184]	; (80009f0 <transform_fbuf+0x130>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	3338      	adds	r3, #56	; 0x38
 800093a:	2208      	movs	r2, #8
 800093c:	0019      	movs	r1, r3
 800093e:	f002 fc19 	bl	8003174 <memcpy>
	memcpy(send_fbuf + 129, next_fbuf + 8 *  MTX_WIDTH, 8);
 8000942:	4833      	ldr	r0, [pc, #204]	; (8000a10 <transform_fbuf+0x150>)
 8000944:	4b2a      	ldr	r3, [pc, #168]	; (80009f0 <transform_fbuf+0x130>)
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	3340      	adds	r3, #64	; 0x40
 800094a:	2208      	movs	r2, #8
 800094c:	0019      	movs	r1, r3
 800094e:	f002 fc11 	bl	8003174 <memcpy>
	memcpy(send_fbuf + 9,   next_fbuf + 9 *  MTX_WIDTH, 8);
 8000952:	4830      	ldr	r0, [pc, #192]	; (8000a14 <transform_fbuf+0x154>)
 8000954:	4b26      	ldr	r3, [pc, #152]	; (80009f0 <transform_fbuf+0x130>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	3348      	adds	r3, #72	; 0x48
 800095a:	2208      	movs	r2, #8
 800095c:	0019      	movs	r1, r3
 800095e:	f002 fc09 	bl	8003174 <memcpy>
	memcpy(send_fbuf + 25,  next_fbuf + 10 * MTX_WIDTH, 8);
 8000962:	482d      	ldr	r0, [pc, #180]	; (8000a18 <transform_fbuf+0x158>)
 8000964:	4b22      	ldr	r3, [pc, #136]	; (80009f0 <transform_fbuf+0x130>)
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	3350      	adds	r3, #80	; 0x50
 800096a:	2208      	movs	r2, #8
 800096c:	0019      	movs	r1, r3
 800096e:	f002 fc01 	bl	8003174 <memcpy>
	memcpy(send_fbuf + 41,  next_fbuf + 11 * MTX_WIDTH, 8);
 8000972:	482a      	ldr	r0, [pc, #168]	; (8000a1c <transform_fbuf+0x15c>)
 8000974:	4b1e      	ldr	r3, [pc, #120]	; (80009f0 <transform_fbuf+0x130>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	3358      	adds	r3, #88	; 0x58
 800097a:	2208      	movs	r2, #8
 800097c:	0019      	movs	r1, r3
 800097e:	f002 fbf9 	bl	8003174 <memcpy>
	memcpy(send_fbuf + 57,  next_fbuf + 12 * MTX_WIDTH, 8);
 8000982:	4827      	ldr	r0, [pc, #156]	; (8000a20 <transform_fbuf+0x160>)
 8000984:	4b1a      	ldr	r3, [pc, #104]	; (80009f0 <transform_fbuf+0x130>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	3360      	adds	r3, #96	; 0x60
 800098a:	2208      	movs	r2, #8
 800098c:	0019      	movs	r1, r3
 800098e:	f002 fbf1 	bl	8003174 <memcpy>
	memcpy(send_fbuf + 73,  next_fbuf + 13 * MTX_WIDTH, 8);
 8000992:	4824      	ldr	r0, [pc, #144]	; (8000a24 <transform_fbuf+0x164>)
 8000994:	4b16      	ldr	r3, [pc, #88]	; (80009f0 <transform_fbuf+0x130>)
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	3368      	adds	r3, #104	; 0x68
 800099a:	2208      	movs	r2, #8
 800099c:	0019      	movs	r1, r3
 800099e:	f002 fbe9 	bl	8003174 <memcpy>
	memcpy(send_fbuf + 89,  next_fbuf + 14 * MTX_WIDTH, 8);
 80009a2:	4821      	ldr	r0, [pc, #132]	; (8000a28 <transform_fbuf+0x168>)
 80009a4:	4b12      	ldr	r3, [pc, #72]	; (80009f0 <transform_fbuf+0x130>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	3370      	adds	r3, #112	; 0x70
 80009aa:	2208      	movs	r2, #8
 80009ac:	0019      	movs	r1, r3
 80009ae:	f002 fbe1 	bl	8003174 <memcpy>
	memcpy(send_fbuf + 105, next_fbuf + 15 * MTX_WIDTH, 8);
 80009b2:	481e      	ldr	r0, [pc, #120]	; (8000a2c <transform_fbuf+0x16c>)
 80009b4:	4b0e      	ldr	r3, [pc, #56]	; (80009f0 <transform_fbuf+0x130>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	3378      	adds	r3, #120	; 0x78
 80009ba:	2208      	movs	r2, #8
 80009bc:	0019      	movs	r1, r3
 80009be:	f002 fbd9 	bl	8003174 <memcpy>
	memcpy(send_fbuf + 121, next_fbuf + 16 * MTX_WIDTH, 8);
 80009c2:	481b      	ldr	r0, [pc, #108]	; (8000a30 <transform_fbuf+0x170>)
 80009c4:	4b0a      	ldr	r3, [pc, #40]	; (80009f0 <transform_fbuf+0x130>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	3380      	adds	r3, #128	; 0x80
 80009ca:	2208      	movs	r2, #8
 80009cc:	0019      	movs	r1, r3
 80009ce:	f002 fbd1 	bl	8003174 <memcpy>
	memcpy(send_fbuf + 137, next_fbuf + 17 * MTX_WIDTH, 8);
 80009d2:	4818      	ldr	r0, [pc, #96]	; (8000a34 <transform_fbuf+0x174>)
 80009d4:	4b06      	ldr	r3, [pc, #24]	; (80009f0 <transform_fbuf+0x130>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	3388      	adds	r3, #136	; 0x88
 80009da:	2208      	movs	r2, #8
 80009dc:	0019      	movs	r1, r3
 80009de:	f002 fbc9 	bl	8003174 <memcpy>
}
 80009e2:	46c0      	nop			; (mov r8, r8)
 80009e4:	0018      	movs	r0, r3
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	46c0      	nop			; (mov r8, r8)
 80009ec:	20000149 	.word	0x20000149
 80009f0:	20000228 	.word	0x20000228
 80009f4:	20000159 	.word	0x20000159
 80009f8:	20000169 	.word	0x20000169
 80009fc:	20000179 	.word	0x20000179
 8000a00:	20000189 	.word	0x20000189
 8000a04:	20000199 	.word	0x20000199
 8000a08:	200001a9 	.word	0x200001a9
 8000a0c:	200001b9 	.word	0x200001b9
 8000a10:	200001c9 	.word	0x200001c9
 8000a14:	20000151 	.word	0x20000151
 8000a18:	20000161 	.word	0x20000161
 8000a1c:	20000171 	.word	0x20000171
 8000a20:	20000181 	.word	0x20000181
 8000a24:	20000191 	.word	0x20000191
 8000a28:	200001a1 	.word	0x200001a1
 8000a2c:	200001b1 	.word	0x200001b1
 8000a30:	200001c1 	.word	0x200001c1
 8000a34:	200001d1 	.word	0x200001d1

08000a38 <clear_fbuf>:

int clear_fbuf(){
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	af00      	add	r7, sp, #0
	// Clear the frame buffers that the matrix uses
	memset(fbuf0, 0, 144);
 8000a3c:	4b0c      	ldr	r3, [pc, #48]	; (8000a70 <clear_fbuf+0x38>)
 8000a3e:	2290      	movs	r2, #144	; 0x90
 8000a40:	2100      	movs	r1, #0
 8000a42:	0018      	movs	r0, r3
 8000a44:	f002 fb9f 	bl	8003186 <memset>
	memset(fbuf1, 0, 144);
 8000a48:	4b0a      	ldr	r3, [pc, #40]	; (8000a74 <clear_fbuf+0x3c>)
 8000a4a:	2290      	movs	r2, #144	; 0x90
 8000a4c:	2100      	movs	r1, #0
 8000a4e:	0018      	movs	r0, r3
 8000a50:	f002 fb99 	bl	8003186 <memset>
	memset(send_fbuf, 0, 145);
 8000a54:	4b08      	ldr	r3, [pc, #32]	; (8000a78 <clear_fbuf+0x40>)
 8000a56:	2291      	movs	r2, #145	; 0x91
 8000a58:	2100      	movs	r1, #0
 8000a5a:	0018      	movs	r0, r3
 8000a5c:	f002 fb93 	bl	8003186 <memset>
	// Set the first address of the frame buffer to the address of the first
	// PWM register. This makes transmitting easier
	send_fbuf[0] = MTX_FBUF_ADDR;
 8000a60:	4b05      	ldr	r3, [pc, #20]	; (8000a78 <clear_fbuf+0x40>)
 8000a62:	2224      	movs	r2, #36	; 0x24
 8000a64:	701a      	strb	r2, [r3, #0]
	return MTX_OK;
 8000a66:	2300      	movs	r3, #0
}
 8000a68:	0018      	movs	r0, r3
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	46c0      	nop			; (mov r8, r8)
 8000a70:	200000b4 	.word	0x200000b4
 8000a74:	20000024 	.word	0x20000024
 8000a78:	20000148 	.word	0x20000148

08000a7c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b082      	sub	sp, #8
 8000a80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a82:	4b0f      	ldr	r3, [pc, #60]	; (8000ac0 <HAL_MspInit+0x44>)
 8000a84:	699a      	ldr	r2, [r3, #24]
 8000a86:	4b0e      	ldr	r3, [pc, #56]	; (8000ac0 <HAL_MspInit+0x44>)
 8000a88:	2101      	movs	r1, #1
 8000a8a:	430a      	orrs	r2, r1
 8000a8c:	619a      	str	r2, [r3, #24]
 8000a8e:	4b0c      	ldr	r3, [pc, #48]	; (8000ac0 <HAL_MspInit+0x44>)
 8000a90:	699b      	ldr	r3, [r3, #24]
 8000a92:	2201      	movs	r2, #1
 8000a94:	4013      	ands	r3, r2
 8000a96:	607b      	str	r3, [r7, #4]
 8000a98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a9a:	4b09      	ldr	r3, [pc, #36]	; (8000ac0 <HAL_MspInit+0x44>)
 8000a9c:	69da      	ldr	r2, [r3, #28]
 8000a9e:	4b08      	ldr	r3, [pc, #32]	; (8000ac0 <HAL_MspInit+0x44>)
 8000aa0:	2180      	movs	r1, #128	; 0x80
 8000aa2:	0549      	lsls	r1, r1, #21
 8000aa4:	430a      	orrs	r2, r1
 8000aa6:	61da      	str	r2, [r3, #28]
 8000aa8:	4b05      	ldr	r3, [pc, #20]	; (8000ac0 <HAL_MspInit+0x44>)
 8000aaa:	69da      	ldr	r2, [r3, #28]
 8000aac:	2380      	movs	r3, #128	; 0x80
 8000aae:	055b      	lsls	r3, r3, #21
 8000ab0:	4013      	ands	r3, r2
 8000ab2:	603b      	str	r3, [r7, #0]
 8000ab4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ab6:	46c0      	nop			; (mov r8, r8)
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	b002      	add	sp, #8
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	46c0      	nop			; (mov r8, r8)
 8000ac0:	40021000 	.word	0x40021000

08000ac4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000ac4:	b590      	push	{r4, r7, lr}
 8000ac6:	b08b      	sub	sp, #44	; 0x2c
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000acc:	2314      	movs	r3, #20
 8000ace:	18fb      	adds	r3, r7, r3
 8000ad0:	0018      	movs	r0, r3
 8000ad2:	2314      	movs	r3, #20
 8000ad4:	001a      	movs	r2, r3
 8000ad6:	2100      	movs	r1, #0
 8000ad8:	f002 fb55 	bl	8003186 <memset>
  if(hi2c->Instance==I2C1)
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	4a2f      	ldr	r2, [pc, #188]	; (8000ba0 <HAL_I2C_MspInit+0xdc>)
 8000ae2:	4293      	cmp	r3, r2
 8000ae4:	d158      	bne.n	8000b98 <HAL_I2C_MspInit+0xd4>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ae6:	4b2f      	ldr	r3, [pc, #188]	; (8000ba4 <HAL_I2C_MspInit+0xe0>)
 8000ae8:	695a      	ldr	r2, [r3, #20]
 8000aea:	4b2e      	ldr	r3, [pc, #184]	; (8000ba4 <HAL_I2C_MspInit+0xe0>)
 8000aec:	2180      	movs	r1, #128	; 0x80
 8000aee:	0289      	lsls	r1, r1, #10
 8000af0:	430a      	orrs	r2, r1
 8000af2:	615a      	str	r2, [r3, #20]
 8000af4:	4b2b      	ldr	r3, [pc, #172]	; (8000ba4 <HAL_I2C_MspInit+0xe0>)
 8000af6:	695a      	ldr	r2, [r3, #20]
 8000af8:	2380      	movs	r3, #128	; 0x80
 8000afa:	029b      	lsls	r3, r3, #10
 8000afc:	4013      	ands	r3, r2
 8000afe:	613b      	str	r3, [r7, #16]
 8000b00:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b02:	4b28      	ldr	r3, [pc, #160]	; (8000ba4 <HAL_I2C_MspInit+0xe0>)
 8000b04:	695a      	ldr	r2, [r3, #20]
 8000b06:	4b27      	ldr	r3, [pc, #156]	; (8000ba4 <HAL_I2C_MspInit+0xe0>)
 8000b08:	2180      	movs	r1, #128	; 0x80
 8000b0a:	02c9      	lsls	r1, r1, #11
 8000b0c:	430a      	orrs	r2, r1
 8000b0e:	615a      	str	r2, [r3, #20]
 8000b10:	4b24      	ldr	r3, [pc, #144]	; (8000ba4 <HAL_I2C_MspInit+0xe0>)
 8000b12:	695a      	ldr	r2, [r3, #20]
 8000b14:	2380      	movs	r3, #128	; 0x80
 8000b16:	02db      	lsls	r3, r3, #11
 8000b18:	4013      	ands	r3, r2
 8000b1a:	60fb      	str	r3, [r7, #12]
 8000b1c:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration    
    PA10     ------> I2C1_SDA
    PB6     ------> I2C1_SCL 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000b1e:	2114      	movs	r1, #20
 8000b20:	187b      	adds	r3, r7, r1
 8000b22:	2280      	movs	r2, #128	; 0x80
 8000b24:	00d2      	lsls	r2, r2, #3
 8000b26:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b28:	000c      	movs	r4, r1
 8000b2a:	193b      	adds	r3, r7, r4
 8000b2c:	2212      	movs	r2, #18
 8000b2e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b30:	193b      	adds	r3, r7, r4
 8000b32:	2201      	movs	r2, #1
 8000b34:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b36:	193b      	adds	r3, r7, r4
 8000b38:	2203      	movs	r2, #3
 8000b3a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000b3c:	193b      	adds	r3, r7, r4
 8000b3e:	2204      	movs	r2, #4
 8000b40:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b42:	193a      	adds	r2, r7, r4
 8000b44:	2390      	movs	r3, #144	; 0x90
 8000b46:	05db      	lsls	r3, r3, #23
 8000b48:	0011      	movs	r1, r2
 8000b4a:	0018      	movs	r0, r3
 8000b4c:	f000 fa40 	bl	8000fd0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000b50:	0021      	movs	r1, r4
 8000b52:	187b      	adds	r3, r7, r1
 8000b54:	2240      	movs	r2, #64	; 0x40
 8000b56:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b58:	187b      	adds	r3, r7, r1
 8000b5a:	2212      	movs	r2, #18
 8000b5c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b5e:	187b      	adds	r3, r7, r1
 8000b60:	2201      	movs	r2, #1
 8000b62:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b64:	187b      	adds	r3, r7, r1
 8000b66:	2203      	movs	r2, #3
 8000b68:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8000b6a:	187b      	adds	r3, r7, r1
 8000b6c:	2201      	movs	r2, #1
 8000b6e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b70:	187b      	adds	r3, r7, r1
 8000b72:	4a0d      	ldr	r2, [pc, #52]	; (8000ba8 <HAL_I2C_MspInit+0xe4>)
 8000b74:	0019      	movs	r1, r3
 8000b76:	0010      	movs	r0, r2
 8000b78:	f000 fa2a 	bl	8000fd0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000b7c:	4b09      	ldr	r3, [pc, #36]	; (8000ba4 <HAL_I2C_MspInit+0xe0>)
 8000b7e:	69da      	ldr	r2, [r3, #28]
 8000b80:	4b08      	ldr	r3, [pc, #32]	; (8000ba4 <HAL_I2C_MspInit+0xe0>)
 8000b82:	2180      	movs	r1, #128	; 0x80
 8000b84:	0389      	lsls	r1, r1, #14
 8000b86:	430a      	orrs	r2, r1
 8000b88:	61da      	str	r2, [r3, #28]
 8000b8a:	4b06      	ldr	r3, [pc, #24]	; (8000ba4 <HAL_I2C_MspInit+0xe0>)
 8000b8c:	69da      	ldr	r2, [r3, #28]
 8000b8e:	2380      	movs	r3, #128	; 0x80
 8000b90:	039b      	lsls	r3, r3, #14
 8000b92:	4013      	ands	r3, r2
 8000b94:	60bb      	str	r3, [r7, #8]
 8000b96:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000b98:	46c0      	nop			; (mov r8, r8)
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	b00b      	add	sp, #44	; 0x2c
 8000b9e:	bd90      	pop	{r4, r7, pc}
 8000ba0:	40005400 	.word	0x40005400
 8000ba4:	40021000 	.word	0x40021000
 8000ba8:	48000400 	.word	0x48000400

08000bac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b08a      	sub	sp, #40	; 0x28
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bb4:	2314      	movs	r3, #20
 8000bb6:	18fb      	adds	r3, r7, r3
 8000bb8:	0018      	movs	r0, r3
 8000bba:	2314      	movs	r3, #20
 8000bbc:	001a      	movs	r2, r3
 8000bbe:	2100      	movs	r1, #0
 8000bc0:	f002 fae1 	bl	8003186 <memset>
  if(huart->Instance==USART2)
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	4a1c      	ldr	r2, [pc, #112]	; (8000c3c <HAL_UART_MspInit+0x90>)
 8000bca:	4293      	cmp	r3, r2
 8000bcc:	d132      	bne.n	8000c34 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000bce:	4b1c      	ldr	r3, [pc, #112]	; (8000c40 <HAL_UART_MspInit+0x94>)
 8000bd0:	69da      	ldr	r2, [r3, #28]
 8000bd2:	4b1b      	ldr	r3, [pc, #108]	; (8000c40 <HAL_UART_MspInit+0x94>)
 8000bd4:	2180      	movs	r1, #128	; 0x80
 8000bd6:	0289      	lsls	r1, r1, #10
 8000bd8:	430a      	orrs	r2, r1
 8000bda:	61da      	str	r2, [r3, #28]
 8000bdc:	4b18      	ldr	r3, [pc, #96]	; (8000c40 <HAL_UART_MspInit+0x94>)
 8000bde:	69da      	ldr	r2, [r3, #28]
 8000be0:	2380      	movs	r3, #128	; 0x80
 8000be2:	029b      	lsls	r3, r3, #10
 8000be4:	4013      	ands	r3, r2
 8000be6:	613b      	str	r3, [r7, #16]
 8000be8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bea:	4b15      	ldr	r3, [pc, #84]	; (8000c40 <HAL_UART_MspInit+0x94>)
 8000bec:	695a      	ldr	r2, [r3, #20]
 8000bee:	4b14      	ldr	r3, [pc, #80]	; (8000c40 <HAL_UART_MspInit+0x94>)
 8000bf0:	2180      	movs	r1, #128	; 0x80
 8000bf2:	0289      	lsls	r1, r1, #10
 8000bf4:	430a      	orrs	r2, r1
 8000bf6:	615a      	str	r2, [r3, #20]
 8000bf8:	4b11      	ldr	r3, [pc, #68]	; (8000c40 <HAL_UART_MspInit+0x94>)
 8000bfa:	695a      	ldr	r2, [r3, #20]
 8000bfc:	2380      	movs	r3, #128	; 0x80
 8000bfe:	029b      	lsls	r3, r3, #10
 8000c00:	4013      	ands	r3, r2
 8000c02:	60fb      	str	r3, [r7, #12]
 8000c04:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8000c06:	2114      	movs	r1, #20
 8000c08:	187b      	adds	r3, r7, r1
 8000c0a:	4a0e      	ldr	r2, [pc, #56]	; (8000c44 <HAL_UART_MspInit+0x98>)
 8000c0c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c0e:	187b      	adds	r3, r7, r1
 8000c10:	2202      	movs	r2, #2
 8000c12:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c14:	187b      	adds	r3, r7, r1
 8000c16:	2200      	movs	r2, #0
 8000c18:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c1a:	187b      	adds	r3, r7, r1
 8000c1c:	2203      	movs	r2, #3
 8000c1e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000c20:	187b      	adds	r3, r7, r1
 8000c22:	2201      	movs	r2, #1
 8000c24:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c26:	187a      	adds	r2, r7, r1
 8000c28:	2390      	movs	r3, #144	; 0x90
 8000c2a:	05db      	lsls	r3, r3, #23
 8000c2c:	0011      	movs	r1, r2
 8000c2e:	0018      	movs	r0, r3
 8000c30:	f000 f9ce 	bl	8000fd0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000c34:	46c0      	nop			; (mov r8, r8)
 8000c36:	46bd      	mov	sp, r7
 8000c38:	b00a      	add	sp, #40	; 0x28
 8000c3a:	bd80      	pop	{r7, pc}
 8000c3c:	40004400 	.word	0x40004400
 8000c40:	40021000 	.word	0x40021000
 8000c44:	00008004 	.word	0x00008004

08000c48 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b08a      	sub	sp, #40	; 0x28
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000c50:	2300      	movs	r3, #0
 8000c52:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              uwPrescalerValue = 0;
 8000c54:	2300      	movs	r3, #0
 8000c56:	623b      	str	r3, [r7, #32]
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, TickPriority ,0); 
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	0019      	movs	r1, r3
 8000c5e:	200d      	movs	r0, #13
 8000c60:	f000 f990 	bl	8000f84 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn); 
 8000c64:	200d      	movs	r0, #13
 8000c66:	f000 f9a2 	bl	8000fae <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000c6a:	4b21      	ldr	r3, [pc, #132]	; (8000cf0 <HAL_InitTick+0xa8>)
 8000c6c:	699a      	ldr	r2, [r3, #24]
 8000c6e:	4b20      	ldr	r3, [pc, #128]	; (8000cf0 <HAL_InitTick+0xa8>)
 8000c70:	2180      	movs	r1, #128	; 0x80
 8000c72:	0109      	lsls	r1, r1, #4
 8000c74:	430a      	orrs	r2, r1
 8000c76:	619a      	str	r2, [r3, #24]
 8000c78:	4b1d      	ldr	r3, [pc, #116]	; (8000cf0 <HAL_InitTick+0xa8>)
 8000c7a:	699a      	ldr	r2, [r3, #24]
 8000c7c:	2380      	movs	r3, #128	; 0x80
 8000c7e:	011b      	lsls	r3, r3, #4
 8000c80:	4013      	ands	r3, r2
 8000c82:	60bb      	str	r3, [r7, #8]
 8000c84:	68bb      	ldr	r3, [r7, #8]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000c86:	230c      	movs	r3, #12
 8000c88:	18fa      	adds	r2, r7, r3
 8000c8a:	2310      	movs	r3, #16
 8000c8c:	18fb      	adds	r3, r7, r3
 8000c8e:	0011      	movs	r1, r2
 8000c90:	0018      	movs	r0, r3
 8000c92:	f001 fbcf 	bl	8002434 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000c96:	f001 fbb7 	bl	8002408 <HAL_RCC_GetPCLK1Freq>
 8000c9a:	0003      	movs	r3, r0
 8000c9c:	627b      	str	r3, [r7, #36]	; 0x24
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8000c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ca0:	4914      	ldr	r1, [pc, #80]	; (8000cf4 <HAL_InitTick+0xac>)
 8000ca2:	0018      	movs	r0, r3
 8000ca4:	f7ff fa30 	bl	8000108 <__udivsi3>
 8000ca8:	0003      	movs	r3, r0
 8000caa:	3b01      	subs	r3, #1
 8000cac:	623b      	str	r3, [r7, #32]
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000cae:	4b12      	ldr	r3, [pc, #72]	; (8000cf8 <HAL_InitTick+0xb0>)
 8000cb0:	4a12      	ldr	r2, [pc, #72]	; (8000cfc <HAL_InitTick+0xb4>)
 8000cb2:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8000cb4:	4b10      	ldr	r3, [pc, #64]	; (8000cf8 <HAL_InitTick+0xb0>)
 8000cb6:	4a12      	ldr	r2, [pc, #72]	; (8000d00 <HAL_InitTick+0xb8>)
 8000cb8:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000cba:	4b0f      	ldr	r3, [pc, #60]	; (8000cf8 <HAL_InitTick+0xb0>)
 8000cbc:	6a3a      	ldr	r2, [r7, #32]
 8000cbe:	605a      	str	r2, [r3, #4]
  htim1.Init.ClockDivision = 0;
 8000cc0:	4b0d      	ldr	r3, [pc, #52]	; (8000cf8 <HAL_InitTick+0xb0>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cc6:	4b0c      	ldr	r3, [pc, #48]	; (8000cf8 <HAL_InitTick+0xb0>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000ccc:	4b0a      	ldr	r3, [pc, #40]	; (8000cf8 <HAL_InitTick+0xb0>)
 8000cce:	0018      	movs	r0, r3
 8000cd0:	f001 fcc8 	bl	8002664 <HAL_TIM_Base_Init>
 8000cd4:	1e03      	subs	r3, r0, #0
 8000cd6:	d105      	bne.n	8000ce4 <HAL_InitTick+0x9c>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8000cd8:	4b07      	ldr	r3, [pc, #28]	; (8000cf8 <HAL_InitTick+0xb0>)
 8000cda:	0018      	movs	r0, r3
 8000cdc:	f001 fcf6 	bl	80026cc <HAL_TIM_Base_Start_IT>
 8000ce0:	0003      	movs	r3, r0
 8000ce2:	e000      	b.n	8000ce6 <HAL_InitTick+0x9e>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8000ce4:	2301      	movs	r3, #1
}
 8000ce6:	0018      	movs	r0, r3
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	b00a      	add	sp, #40	; 0x28
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	46c0      	nop			; (mov r8, r8)
 8000cf0:	40021000 	.word	0x40021000
 8000cf4:	000f4240 	.word	0x000f4240
 8000cf8:	200002ac 	.word	0x200002ac
 8000cfc:	40012c00 	.word	0x40012c00
 8000d00:	000003e7 	.word	0x000003e7

08000d04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000d08:	46c0      	nop			; (mov r8, r8)
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}

08000d0e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d0e:	b580      	push	{r7, lr}
 8000d10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d12:	e7fe      	b.n	8000d12 <HardFault_Handler+0x4>

08000d14 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000d18:	46c0      	nop			; (mov r8, r8)
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}

08000d1e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d1e:	b580      	push	{r7, lr}
 8000d20:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d22:	46c0      	nop			; (mov r8, r8)
 8000d24:	46bd      	mov	sp, r7
 8000d26:	bd80      	pop	{r7, pc}

08000d28 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000d2c:	4b03      	ldr	r3, [pc, #12]	; (8000d3c <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 8000d2e:	0018      	movs	r0, r3
 8000d30:	f001 fcee 	bl	8002710 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 8000d34:	46c0      	nop			; (mov r8, r8)
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	46c0      	nop			; (mov r8, r8)
 8000d3c:	200002ac 	.word	0x200002ac

08000d40 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000d44:	46c0      	nop			; (mov r8, r8)
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd80      	pop	{r7, pc}
	...

08000d4c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000d4c:	4813      	ldr	r0, [pc, #76]	; (8000d9c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000d4e:	4685      	mov	sp, r0

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 8000d50:	4813      	ldr	r0, [pc, #76]	; (8000da0 <LoopForever+0x6>)
    LDR R1, [R0]
 8000d52:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8000d54:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8000d56:	4a13      	ldr	r2, [pc, #76]	; (8000da4 <LoopForever+0xa>)
    CMP R1, R2
 8000d58:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8000d5a:	d105      	bne.n	8000d68 <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 8000d5c:	4812      	ldr	r0, [pc, #72]	; (8000da8 <LoopForever+0xe>)
    LDR R1,=0x00000001
 8000d5e:	4913      	ldr	r1, [pc, #76]	; (8000dac <LoopForever+0x12>)
    STR R1, [R0]
 8000d60:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8000d62:	4813      	ldr	r0, [pc, #76]	; (8000db0 <LoopForever+0x16>)
    LDR R1,=0x00000000
 8000d64:	4913      	ldr	r1, [pc, #76]	; (8000db4 <LoopForever+0x1a>)
    STR R1, [R0]
 8000d66:	6001      	str	r1, [r0, #0]

08000d68 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d68:	4813      	ldr	r0, [pc, #76]	; (8000db8 <LoopForever+0x1e>)
  ldr r1, =_edata
 8000d6a:	4914      	ldr	r1, [pc, #80]	; (8000dbc <LoopForever+0x22>)
  ldr r2, =_sidata
 8000d6c:	4a14      	ldr	r2, [pc, #80]	; (8000dc0 <LoopForever+0x26>)
  movs r3, #0
 8000d6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d70:	e002      	b.n	8000d78 <LoopCopyDataInit>

08000d72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d76:	3304      	adds	r3, #4

08000d78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d7c:	d3f9      	bcc.n	8000d72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d7e:	4a11      	ldr	r2, [pc, #68]	; (8000dc4 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8000d80:	4c11      	ldr	r4, [pc, #68]	; (8000dc8 <LoopForever+0x2e>)
  movs r3, #0
 8000d82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d84:	e001      	b.n	8000d8a <LoopFillZerobss>

08000d86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d88:	3204      	adds	r2, #4

08000d8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d8c:	d3fb      	bcc.n	8000d86 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000d8e:	f7ff ffd7 	bl	8000d40 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000d92:	f002 f9cb 	bl	800312c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000d96:	f7ff fb49 	bl	800042c <main>

08000d9a <LoopForever>:

LoopForever:
    b LoopForever
 8000d9a:	e7fe      	b.n	8000d9a <LoopForever>
  ldr   r0, =_estack
 8000d9c:	20001800 	.word	0x20001800
    LDR R0,=0x00000004
 8000da0:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8000da4:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021018
 8000da8:	40021018 	.word	0x40021018
    LDR R1,=0x00000001
 8000dac:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8000db0:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8000db4:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8000db8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000dbc:	20000008 	.word	0x20000008
  ldr r2, =_sidata
 8000dc0:	080031f4 	.word	0x080031f4
  ldr r2, =_sbss
 8000dc4:	20000008 	.word	0x20000008
  ldr r4, =_ebss
 8000dc8:	200002f0 	.word	0x200002f0

08000dcc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000dcc:	e7fe      	b.n	8000dcc <ADC1_IRQHandler>
	...

08000dd0 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000dd4:	4b07      	ldr	r3, [pc, #28]	; (8000df4 <HAL_Init+0x24>)
 8000dd6:	681a      	ldr	r2, [r3, #0]
 8000dd8:	4b06      	ldr	r3, [pc, #24]	; (8000df4 <HAL_Init+0x24>)
 8000dda:	2110      	movs	r1, #16
 8000ddc:	430a      	orrs	r2, r1
 8000dde:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000de0:	2000      	movs	r0, #0
 8000de2:	f7ff ff31 	bl	8000c48 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000de6:	f7ff fe49 	bl	8000a7c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000dea:	2300      	movs	r3, #0
}
 8000dec:	0018      	movs	r0, r3
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}
 8000df2:	46c0      	nop			; (mov r8, r8)
 8000df4:	40022000 	.word	0x40022000

08000df8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000dfc:	4b05      	ldr	r3, [pc, #20]	; (8000e14 <HAL_IncTick+0x1c>)
 8000dfe:	781b      	ldrb	r3, [r3, #0]
 8000e00:	001a      	movs	r2, r3
 8000e02:	4b05      	ldr	r3, [pc, #20]	; (8000e18 <HAL_IncTick+0x20>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	18d2      	adds	r2, r2, r3
 8000e08:	4b03      	ldr	r3, [pc, #12]	; (8000e18 <HAL_IncTick+0x20>)
 8000e0a:	601a      	str	r2, [r3, #0]
}
 8000e0c:	46c0      	nop			; (mov r8, r8)
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	46c0      	nop			; (mov r8, r8)
 8000e14:	20000004 	.word	0x20000004
 8000e18:	200002ec 	.word	0x200002ec

08000e1c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	af00      	add	r7, sp, #0
  return uwTick;
 8000e20:	4b02      	ldr	r3, [pc, #8]	; (8000e2c <HAL_GetTick+0x10>)
 8000e22:	681b      	ldr	r3, [r3, #0]
}
 8000e24:	0018      	movs	r0, r3
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bd80      	pop	{r7, pc}
 8000e2a:	46c0      	nop			; (mov r8, r8)
 8000e2c:	200002ec 	.word	0x200002ec

08000e30 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b084      	sub	sp, #16
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e38:	f7ff fff0 	bl	8000e1c <HAL_GetTick>
 8000e3c:	0003      	movs	r3, r0
 8000e3e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	3301      	adds	r3, #1
 8000e48:	d005      	beq.n	8000e56 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e4a:	4b09      	ldr	r3, [pc, #36]	; (8000e70 <HAL_Delay+0x40>)
 8000e4c:	781b      	ldrb	r3, [r3, #0]
 8000e4e:	001a      	movs	r2, r3
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	189b      	adds	r3, r3, r2
 8000e54:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000e56:	46c0      	nop			; (mov r8, r8)
 8000e58:	f7ff ffe0 	bl	8000e1c <HAL_GetTick>
 8000e5c:	0002      	movs	r2, r0
 8000e5e:	68bb      	ldr	r3, [r7, #8]
 8000e60:	1ad3      	subs	r3, r2, r3
 8000e62:	68fa      	ldr	r2, [r7, #12]
 8000e64:	429a      	cmp	r2, r3
 8000e66:	d8f7      	bhi.n	8000e58 <HAL_Delay+0x28>
  {
  }
}
 8000e68:	46c0      	nop			; (mov r8, r8)
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	b004      	add	sp, #16
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	20000004 	.word	0x20000004

08000e74 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b082      	sub	sp, #8
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	0002      	movs	r2, r0
 8000e7c:	1dfb      	adds	r3, r7, #7
 8000e7e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000e80:	1dfb      	adds	r3, r7, #7
 8000e82:	781b      	ldrb	r3, [r3, #0]
 8000e84:	2b7f      	cmp	r3, #127	; 0x7f
 8000e86:	d809      	bhi.n	8000e9c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e88:	1dfb      	adds	r3, r7, #7
 8000e8a:	781b      	ldrb	r3, [r3, #0]
 8000e8c:	001a      	movs	r2, r3
 8000e8e:	231f      	movs	r3, #31
 8000e90:	401a      	ands	r2, r3
 8000e92:	4b04      	ldr	r3, [pc, #16]	; (8000ea4 <__NVIC_EnableIRQ+0x30>)
 8000e94:	2101      	movs	r1, #1
 8000e96:	4091      	lsls	r1, r2
 8000e98:	000a      	movs	r2, r1
 8000e9a:	601a      	str	r2, [r3, #0]
  }
}
 8000e9c:	46c0      	nop			; (mov r8, r8)
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	b002      	add	sp, #8
 8000ea2:	bd80      	pop	{r7, pc}
 8000ea4:	e000e100 	.word	0xe000e100

08000ea8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ea8:	b590      	push	{r4, r7, lr}
 8000eaa:	b083      	sub	sp, #12
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	0002      	movs	r2, r0
 8000eb0:	6039      	str	r1, [r7, #0]
 8000eb2:	1dfb      	adds	r3, r7, #7
 8000eb4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000eb6:	1dfb      	adds	r3, r7, #7
 8000eb8:	781b      	ldrb	r3, [r3, #0]
 8000eba:	2b7f      	cmp	r3, #127	; 0x7f
 8000ebc:	d828      	bhi.n	8000f10 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ebe:	4a2f      	ldr	r2, [pc, #188]	; (8000f7c <__NVIC_SetPriority+0xd4>)
 8000ec0:	1dfb      	adds	r3, r7, #7
 8000ec2:	781b      	ldrb	r3, [r3, #0]
 8000ec4:	b25b      	sxtb	r3, r3
 8000ec6:	089b      	lsrs	r3, r3, #2
 8000ec8:	33c0      	adds	r3, #192	; 0xc0
 8000eca:	009b      	lsls	r3, r3, #2
 8000ecc:	589b      	ldr	r3, [r3, r2]
 8000ece:	1dfa      	adds	r2, r7, #7
 8000ed0:	7812      	ldrb	r2, [r2, #0]
 8000ed2:	0011      	movs	r1, r2
 8000ed4:	2203      	movs	r2, #3
 8000ed6:	400a      	ands	r2, r1
 8000ed8:	00d2      	lsls	r2, r2, #3
 8000eda:	21ff      	movs	r1, #255	; 0xff
 8000edc:	4091      	lsls	r1, r2
 8000ede:	000a      	movs	r2, r1
 8000ee0:	43d2      	mvns	r2, r2
 8000ee2:	401a      	ands	r2, r3
 8000ee4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000ee6:	683b      	ldr	r3, [r7, #0]
 8000ee8:	019b      	lsls	r3, r3, #6
 8000eea:	22ff      	movs	r2, #255	; 0xff
 8000eec:	401a      	ands	r2, r3
 8000eee:	1dfb      	adds	r3, r7, #7
 8000ef0:	781b      	ldrb	r3, [r3, #0]
 8000ef2:	0018      	movs	r0, r3
 8000ef4:	2303      	movs	r3, #3
 8000ef6:	4003      	ands	r3, r0
 8000ef8:	00db      	lsls	r3, r3, #3
 8000efa:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000efc:	481f      	ldr	r0, [pc, #124]	; (8000f7c <__NVIC_SetPriority+0xd4>)
 8000efe:	1dfb      	adds	r3, r7, #7
 8000f00:	781b      	ldrb	r3, [r3, #0]
 8000f02:	b25b      	sxtb	r3, r3
 8000f04:	089b      	lsrs	r3, r3, #2
 8000f06:	430a      	orrs	r2, r1
 8000f08:	33c0      	adds	r3, #192	; 0xc0
 8000f0a:	009b      	lsls	r3, r3, #2
 8000f0c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000f0e:	e031      	b.n	8000f74 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f10:	4a1b      	ldr	r2, [pc, #108]	; (8000f80 <__NVIC_SetPriority+0xd8>)
 8000f12:	1dfb      	adds	r3, r7, #7
 8000f14:	781b      	ldrb	r3, [r3, #0]
 8000f16:	0019      	movs	r1, r3
 8000f18:	230f      	movs	r3, #15
 8000f1a:	400b      	ands	r3, r1
 8000f1c:	3b08      	subs	r3, #8
 8000f1e:	089b      	lsrs	r3, r3, #2
 8000f20:	3306      	adds	r3, #6
 8000f22:	009b      	lsls	r3, r3, #2
 8000f24:	18d3      	adds	r3, r2, r3
 8000f26:	3304      	adds	r3, #4
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	1dfa      	adds	r2, r7, #7
 8000f2c:	7812      	ldrb	r2, [r2, #0]
 8000f2e:	0011      	movs	r1, r2
 8000f30:	2203      	movs	r2, #3
 8000f32:	400a      	ands	r2, r1
 8000f34:	00d2      	lsls	r2, r2, #3
 8000f36:	21ff      	movs	r1, #255	; 0xff
 8000f38:	4091      	lsls	r1, r2
 8000f3a:	000a      	movs	r2, r1
 8000f3c:	43d2      	mvns	r2, r2
 8000f3e:	401a      	ands	r2, r3
 8000f40:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000f42:	683b      	ldr	r3, [r7, #0]
 8000f44:	019b      	lsls	r3, r3, #6
 8000f46:	22ff      	movs	r2, #255	; 0xff
 8000f48:	401a      	ands	r2, r3
 8000f4a:	1dfb      	adds	r3, r7, #7
 8000f4c:	781b      	ldrb	r3, [r3, #0]
 8000f4e:	0018      	movs	r0, r3
 8000f50:	2303      	movs	r3, #3
 8000f52:	4003      	ands	r3, r0
 8000f54:	00db      	lsls	r3, r3, #3
 8000f56:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f58:	4809      	ldr	r0, [pc, #36]	; (8000f80 <__NVIC_SetPriority+0xd8>)
 8000f5a:	1dfb      	adds	r3, r7, #7
 8000f5c:	781b      	ldrb	r3, [r3, #0]
 8000f5e:	001c      	movs	r4, r3
 8000f60:	230f      	movs	r3, #15
 8000f62:	4023      	ands	r3, r4
 8000f64:	3b08      	subs	r3, #8
 8000f66:	089b      	lsrs	r3, r3, #2
 8000f68:	430a      	orrs	r2, r1
 8000f6a:	3306      	adds	r3, #6
 8000f6c:	009b      	lsls	r3, r3, #2
 8000f6e:	18c3      	adds	r3, r0, r3
 8000f70:	3304      	adds	r3, #4
 8000f72:	601a      	str	r2, [r3, #0]
}
 8000f74:	46c0      	nop			; (mov r8, r8)
 8000f76:	46bd      	mov	sp, r7
 8000f78:	b003      	add	sp, #12
 8000f7a:	bd90      	pop	{r4, r7, pc}
 8000f7c:	e000e100 	.word	0xe000e100
 8000f80:	e000ed00 	.word	0xe000ed00

08000f84 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b084      	sub	sp, #16
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	60b9      	str	r1, [r7, #8]
 8000f8c:	607a      	str	r2, [r7, #4]
 8000f8e:	210f      	movs	r1, #15
 8000f90:	187b      	adds	r3, r7, r1
 8000f92:	1c02      	adds	r2, r0, #0
 8000f94:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000f96:	68ba      	ldr	r2, [r7, #8]
 8000f98:	187b      	adds	r3, r7, r1
 8000f9a:	781b      	ldrb	r3, [r3, #0]
 8000f9c:	b25b      	sxtb	r3, r3
 8000f9e:	0011      	movs	r1, r2
 8000fa0:	0018      	movs	r0, r3
 8000fa2:	f7ff ff81 	bl	8000ea8 <__NVIC_SetPriority>
}
 8000fa6:	46c0      	nop			; (mov r8, r8)
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	b004      	add	sp, #16
 8000fac:	bd80      	pop	{r7, pc}

08000fae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fae:	b580      	push	{r7, lr}
 8000fb0:	b082      	sub	sp, #8
 8000fb2:	af00      	add	r7, sp, #0
 8000fb4:	0002      	movs	r2, r0
 8000fb6:	1dfb      	adds	r3, r7, #7
 8000fb8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000fba:	1dfb      	adds	r3, r7, #7
 8000fbc:	781b      	ldrb	r3, [r3, #0]
 8000fbe:	b25b      	sxtb	r3, r3
 8000fc0:	0018      	movs	r0, r3
 8000fc2:	f7ff ff57 	bl	8000e74 <__NVIC_EnableIRQ>
}
 8000fc6:	46c0      	nop			; (mov r8, r8)
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	b002      	add	sp, #8
 8000fcc:	bd80      	pop	{r7, pc}
	...

08000fd0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b086      	sub	sp, #24
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
 8000fd8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000fde:	e149      	b.n	8001274 <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	2101      	movs	r1, #1
 8000fe6:	697a      	ldr	r2, [r7, #20]
 8000fe8:	4091      	lsls	r1, r2
 8000fea:	000a      	movs	r2, r1
 8000fec:	4013      	ands	r3, r2
 8000fee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d100      	bne.n	8000ff8 <HAL_GPIO_Init+0x28>
 8000ff6:	e13a      	b.n	800126e <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	685b      	ldr	r3, [r3, #4]
 8000ffc:	2b02      	cmp	r3, #2
 8000ffe:	d003      	beq.n	8001008 <HAL_GPIO_Init+0x38>
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	685b      	ldr	r3, [r3, #4]
 8001004:	2b12      	cmp	r3, #18
 8001006:	d123      	bne.n	8001050 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001008:	697b      	ldr	r3, [r7, #20]
 800100a:	08da      	lsrs	r2, r3, #3
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	3208      	adds	r2, #8
 8001010:	0092      	lsls	r2, r2, #2
 8001012:	58d3      	ldr	r3, [r2, r3]
 8001014:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001016:	697b      	ldr	r3, [r7, #20]
 8001018:	2207      	movs	r2, #7
 800101a:	4013      	ands	r3, r2
 800101c:	009b      	lsls	r3, r3, #2
 800101e:	220f      	movs	r2, #15
 8001020:	409a      	lsls	r2, r3
 8001022:	0013      	movs	r3, r2
 8001024:	43da      	mvns	r2, r3
 8001026:	693b      	ldr	r3, [r7, #16]
 8001028:	4013      	ands	r3, r2
 800102a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	691a      	ldr	r2, [r3, #16]
 8001030:	697b      	ldr	r3, [r7, #20]
 8001032:	2107      	movs	r1, #7
 8001034:	400b      	ands	r3, r1
 8001036:	009b      	lsls	r3, r3, #2
 8001038:	409a      	lsls	r2, r3
 800103a:	0013      	movs	r3, r2
 800103c:	693a      	ldr	r2, [r7, #16]
 800103e:	4313      	orrs	r3, r2
 8001040:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001042:	697b      	ldr	r3, [r7, #20]
 8001044:	08da      	lsrs	r2, r3, #3
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	3208      	adds	r2, #8
 800104a:	0092      	lsls	r2, r2, #2
 800104c:	6939      	ldr	r1, [r7, #16]
 800104e:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001056:	697b      	ldr	r3, [r7, #20]
 8001058:	005b      	lsls	r3, r3, #1
 800105a:	2203      	movs	r2, #3
 800105c:	409a      	lsls	r2, r3
 800105e:	0013      	movs	r3, r2
 8001060:	43da      	mvns	r2, r3
 8001062:	693b      	ldr	r3, [r7, #16]
 8001064:	4013      	ands	r3, r2
 8001066:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	685b      	ldr	r3, [r3, #4]
 800106c:	2203      	movs	r2, #3
 800106e:	401a      	ands	r2, r3
 8001070:	697b      	ldr	r3, [r7, #20]
 8001072:	005b      	lsls	r3, r3, #1
 8001074:	409a      	lsls	r2, r3
 8001076:	0013      	movs	r3, r2
 8001078:	693a      	ldr	r2, [r7, #16]
 800107a:	4313      	orrs	r3, r2
 800107c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	693a      	ldr	r2, [r7, #16]
 8001082:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	685b      	ldr	r3, [r3, #4]
 8001088:	2b01      	cmp	r3, #1
 800108a:	d00b      	beq.n	80010a4 <HAL_GPIO_Init+0xd4>
 800108c:	683b      	ldr	r3, [r7, #0]
 800108e:	685b      	ldr	r3, [r3, #4]
 8001090:	2b02      	cmp	r3, #2
 8001092:	d007      	beq.n	80010a4 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001098:	2b11      	cmp	r3, #17
 800109a:	d003      	beq.n	80010a4 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	685b      	ldr	r3, [r3, #4]
 80010a0:	2b12      	cmp	r3, #18
 80010a2:	d130      	bne.n	8001106 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	689b      	ldr	r3, [r3, #8]
 80010a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80010aa:	697b      	ldr	r3, [r7, #20]
 80010ac:	005b      	lsls	r3, r3, #1
 80010ae:	2203      	movs	r2, #3
 80010b0:	409a      	lsls	r2, r3
 80010b2:	0013      	movs	r3, r2
 80010b4:	43da      	mvns	r2, r3
 80010b6:	693b      	ldr	r3, [r7, #16]
 80010b8:	4013      	ands	r3, r2
 80010ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	68da      	ldr	r2, [r3, #12]
 80010c0:	697b      	ldr	r3, [r7, #20]
 80010c2:	005b      	lsls	r3, r3, #1
 80010c4:	409a      	lsls	r2, r3
 80010c6:	0013      	movs	r3, r2
 80010c8:	693a      	ldr	r2, [r7, #16]
 80010ca:	4313      	orrs	r3, r2
 80010cc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	693a      	ldr	r2, [r7, #16]
 80010d2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	685b      	ldr	r3, [r3, #4]
 80010d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80010da:	2201      	movs	r2, #1
 80010dc:	697b      	ldr	r3, [r7, #20]
 80010de:	409a      	lsls	r2, r3
 80010e0:	0013      	movs	r3, r2
 80010e2:	43da      	mvns	r2, r3
 80010e4:	693b      	ldr	r3, [r7, #16]
 80010e6:	4013      	ands	r3, r2
 80010e8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	685b      	ldr	r3, [r3, #4]
 80010ee:	091b      	lsrs	r3, r3, #4
 80010f0:	2201      	movs	r2, #1
 80010f2:	401a      	ands	r2, r3
 80010f4:	697b      	ldr	r3, [r7, #20]
 80010f6:	409a      	lsls	r2, r3
 80010f8:	0013      	movs	r3, r2
 80010fa:	693a      	ldr	r2, [r7, #16]
 80010fc:	4313      	orrs	r3, r2
 80010fe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	693a      	ldr	r2, [r7, #16]
 8001104:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	68db      	ldr	r3, [r3, #12]
 800110a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800110c:	697b      	ldr	r3, [r7, #20]
 800110e:	005b      	lsls	r3, r3, #1
 8001110:	2203      	movs	r2, #3
 8001112:	409a      	lsls	r2, r3
 8001114:	0013      	movs	r3, r2
 8001116:	43da      	mvns	r2, r3
 8001118:	693b      	ldr	r3, [r7, #16]
 800111a:	4013      	ands	r3, r2
 800111c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	689a      	ldr	r2, [r3, #8]
 8001122:	697b      	ldr	r3, [r7, #20]
 8001124:	005b      	lsls	r3, r3, #1
 8001126:	409a      	lsls	r2, r3
 8001128:	0013      	movs	r3, r2
 800112a:	693a      	ldr	r2, [r7, #16]
 800112c:	4313      	orrs	r3, r2
 800112e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	693a      	ldr	r2, [r7, #16]
 8001134:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001136:	683b      	ldr	r3, [r7, #0]
 8001138:	685a      	ldr	r2, [r3, #4]
 800113a:	2380      	movs	r3, #128	; 0x80
 800113c:	055b      	lsls	r3, r3, #21
 800113e:	4013      	ands	r3, r2
 8001140:	d100      	bne.n	8001144 <HAL_GPIO_Init+0x174>
 8001142:	e094      	b.n	800126e <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001144:	4b51      	ldr	r3, [pc, #324]	; (800128c <HAL_GPIO_Init+0x2bc>)
 8001146:	699a      	ldr	r2, [r3, #24]
 8001148:	4b50      	ldr	r3, [pc, #320]	; (800128c <HAL_GPIO_Init+0x2bc>)
 800114a:	2101      	movs	r1, #1
 800114c:	430a      	orrs	r2, r1
 800114e:	619a      	str	r2, [r3, #24]
 8001150:	4b4e      	ldr	r3, [pc, #312]	; (800128c <HAL_GPIO_Init+0x2bc>)
 8001152:	699b      	ldr	r3, [r3, #24]
 8001154:	2201      	movs	r2, #1
 8001156:	4013      	ands	r3, r2
 8001158:	60bb      	str	r3, [r7, #8]
 800115a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800115c:	4a4c      	ldr	r2, [pc, #304]	; (8001290 <HAL_GPIO_Init+0x2c0>)
 800115e:	697b      	ldr	r3, [r7, #20]
 8001160:	089b      	lsrs	r3, r3, #2
 8001162:	3302      	adds	r3, #2
 8001164:	009b      	lsls	r3, r3, #2
 8001166:	589b      	ldr	r3, [r3, r2]
 8001168:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800116a:	697b      	ldr	r3, [r7, #20]
 800116c:	2203      	movs	r2, #3
 800116e:	4013      	ands	r3, r2
 8001170:	009b      	lsls	r3, r3, #2
 8001172:	220f      	movs	r2, #15
 8001174:	409a      	lsls	r2, r3
 8001176:	0013      	movs	r3, r2
 8001178:	43da      	mvns	r2, r3
 800117a:	693b      	ldr	r3, [r7, #16]
 800117c:	4013      	ands	r3, r2
 800117e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001180:	687a      	ldr	r2, [r7, #4]
 8001182:	2390      	movs	r3, #144	; 0x90
 8001184:	05db      	lsls	r3, r3, #23
 8001186:	429a      	cmp	r2, r3
 8001188:	d00d      	beq.n	80011a6 <HAL_GPIO_Init+0x1d6>
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	4a41      	ldr	r2, [pc, #260]	; (8001294 <HAL_GPIO_Init+0x2c4>)
 800118e:	4293      	cmp	r3, r2
 8001190:	d007      	beq.n	80011a2 <HAL_GPIO_Init+0x1d2>
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	4a40      	ldr	r2, [pc, #256]	; (8001298 <HAL_GPIO_Init+0x2c8>)
 8001196:	4293      	cmp	r3, r2
 8001198:	d101      	bne.n	800119e <HAL_GPIO_Init+0x1ce>
 800119a:	2302      	movs	r3, #2
 800119c:	e004      	b.n	80011a8 <HAL_GPIO_Init+0x1d8>
 800119e:	2305      	movs	r3, #5
 80011a0:	e002      	b.n	80011a8 <HAL_GPIO_Init+0x1d8>
 80011a2:	2301      	movs	r3, #1
 80011a4:	e000      	b.n	80011a8 <HAL_GPIO_Init+0x1d8>
 80011a6:	2300      	movs	r3, #0
 80011a8:	697a      	ldr	r2, [r7, #20]
 80011aa:	2103      	movs	r1, #3
 80011ac:	400a      	ands	r2, r1
 80011ae:	0092      	lsls	r2, r2, #2
 80011b0:	4093      	lsls	r3, r2
 80011b2:	693a      	ldr	r2, [r7, #16]
 80011b4:	4313      	orrs	r3, r2
 80011b6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80011b8:	4935      	ldr	r1, [pc, #212]	; (8001290 <HAL_GPIO_Init+0x2c0>)
 80011ba:	697b      	ldr	r3, [r7, #20]
 80011bc:	089b      	lsrs	r3, r3, #2
 80011be:	3302      	adds	r3, #2
 80011c0:	009b      	lsls	r3, r3, #2
 80011c2:	693a      	ldr	r2, [r7, #16]
 80011c4:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80011c6:	4b35      	ldr	r3, [pc, #212]	; (800129c <HAL_GPIO_Init+0x2cc>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	43da      	mvns	r2, r3
 80011d0:	693b      	ldr	r3, [r7, #16]
 80011d2:	4013      	ands	r3, r2
 80011d4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	685a      	ldr	r2, [r3, #4]
 80011da:	2380      	movs	r3, #128	; 0x80
 80011dc:	025b      	lsls	r3, r3, #9
 80011de:	4013      	ands	r3, r2
 80011e0:	d003      	beq.n	80011ea <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 80011e2:	693a      	ldr	r2, [r7, #16]
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	4313      	orrs	r3, r2
 80011e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80011ea:	4b2c      	ldr	r3, [pc, #176]	; (800129c <HAL_GPIO_Init+0x2cc>)
 80011ec:	693a      	ldr	r2, [r7, #16]
 80011ee:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80011f0:	4b2a      	ldr	r3, [pc, #168]	; (800129c <HAL_GPIO_Init+0x2cc>)
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	43da      	mvns	r2, r3
 80011fa:	693b      	ldr	r3, [r7, #16]
 80011fc:	4013      	ands	r3, r2
 80011fe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	685a      	ldr	r2, [r3, #4]
 8001204:	2380      	movs	r3, #128	; 0x80
 8001206:	029b      	lsls	r3, r3, #10
 8001208:	4013      	ands	r3, r2
 800120a:	d003      	beq.n	8001214 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 800120c:	693a      	ldr	r2, [r7, #16]
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	4313      	orrs	r3, r2
 8001212:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001214:	4b21      	ldr	r3, [pc, #132]	; (800129c <HAL_GPIO_Init+0x2cc>)
 8001216:	693a      	ldr	r2, [r7, #16]
 8001218:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800121a:	4b20      	ldr	r3, [pc, #128]	; (800129c <HAL_GPIO_Init+0x2cc>)
 800121c:	689b      	ldr	r3, [r3, #8]
 800121e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	43da      	mvns	r2, r3
 8001224:	693b      	ldr	r3, [r7, #16]
 8001226:	4013      	ands	r3, r2
 8001228:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	685a      	ldr	r2, [r3, #4]
 800122e:	2380      	movs	r3, #128	; 0x80
 8001230:	035b      	lsls	r3, r3, #13
 8001232:	4013      	ands	r3, r2
 8001234:	d003      	beq.n	800123e <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8001236:	693a      	ldr	r2, [r7, #16]
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	4313      	orrs	r3, r2
 800123c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800123e:	4b17      	ldr	r3, [pc, #92]	; (800129c <HAL_GPIO_Init+0x2cc>)
 8001240:	693a      	ldr	r2, [r7, #16]
 8001242:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001244:	4b15      	ldr	r3, [pc, #84]	; (800129c <HAL_GPIO_Init+0x2cc>)
 8001246:	68db      	ldr	r3, [r3, #12]
 8001248:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	43da      	mvns	r2, r3
 800124e:	693b      	ldr	r3, [r7, #16]
 8001250:	4013      	ands	r3, r2
 8001252:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	685a      	ldr	r2, [r3, #4]
 8001258:	2380      	movs	r3, #128	; 0x80
 800125a:	039b      	lsls	r3, r3, #14
 800125c:	4013      	ands	r3, r2
 800125e:	d003      	beq.n	8001268 <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 8001260:	693a      	ldr	r2, [r7, #16]
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	4313      	orrs	r3, r2
 8001266:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001268:	4b0c      	ldr	r3, [pc, #48]	; (800129c <HAL_GPIO_Init+0x2cc>)
 800126a:	693a      	ldr	r2, [r7, #16]
 800126c:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 800126e:	697b      	ldr	r3, [r7, #20]
 8001270:	3301      	adds	r3, #1
 8001272:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	681a      	ldr	r2, [r3, #0]
 8001278:	697b      	ldr	r3, [r7, #20]
 800127a:	40da      	lsrs	r2, r3
 800127c:	1e13      	subs	r3, r2, #0
 800127e:	d000      	beq.n	8001282 <HAL_GPIO_Init+0x2b2>
 8001280:	e6ae      	b.n	8000fe0 <HAL_GPIO_Init+0x10>
  } 
}
 8001282:	46c0      	nop			; (mov r8, r8)
 8001284:	46bd      	mov	sp, r7
 8001286:	b006      	add	sp, #24
 8001288:	bd80      	pop	{r7, pc}
 800128a:	46c0      	nop			; (mov r8, r8)
 800128c:	40021000 	.word	0x40021000
 8001290:	40010000 	.word	0x40010000
 8001294:	48000400 	.word	0x48000400
 8001298:	48000800 	.word	0x48000800
 800129c:	40010400 	.word	0x40010400

080012a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b082      	sub	sp, #8
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
 80012a8:	0008      	movs	r0, r1
 80012aa:	0011      	movs	r1, r2
 80012ac:	1cbb      	adds	r3, r7, #2
 80012ae:	1c02      	adds	r2, r0, #0
 80012b0:	801a      	strh	r2, [r3, #0]
 80012b2:	1c7b      	adds	r3, r7, #1
 80012b4:	1c0a      	adds	r2, r1, #0
 80012b6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80012b8:	1c7b      	adds	r3, r7, #1
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d004      	beq.n	80012ca <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80012c0:	1cbb      	adds	r3, r7, #2
 80012c2:	881a      	ldrh	r2, [r3, #0]
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80012c8:	e003      	b.n	80012d2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80012ca:	1cbb      	adds	r3, r7, #2
 80012cc:	881a      	ldrh	r2, [r3, #0]
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	629a      	str	r2, [r3, #40]	; 0x28
}
 80012d2:	46c0      	nop			; (mov r8, r8)
 80012d4:	46bd      	mov	sp, r7
 80012d6:	b002      	add	sp, #8
 80012d8:	bd80      	pop	{r7, pc}
	...

080012dc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b082      	sub	sp, #8
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d101      	bne.n	80012ee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80012ea:	2301      	movs	r3, #1
 80012ec:	e082      	b.n	80013f4 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	2241      	movs	r2, #65	; 0x41
 80012f2:	5c9b      	ldrb	r3, [r3, r2]
 80012f4:	b2db      	uxtb	r3, r3
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d107      	bne.n	800130a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	2240      	movs	r2, #64	; 0x40
 80012fe:	2100      	movs	r1, #0
 8001300:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	0018      	movs	r0, r3
 8001306:	f7ff fbdd 	bl	8000ac4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	2241      	movs	r2, #65	; 0x41
 800130e:	2124      	movs	r1, #36	; 0x24
 8001310:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	681a      	ldr	r2, [r3, #0]
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	2101      	movs	r1, #1
 800131e:	438a      	bics	r2, r1
 8001320:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	685a      	ldr	r2, [r3, #4]
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	4934      	ldr	r1, [pc, #208]	; (80013fc <HAL_I2C_Init+0x120>)
 800132c:	400a      	ands	r2, r1
 800132e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	689a      	ldr	r2, [r3, #8]
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	4931      	ldr	r1, [pc, #196]	; (8001400 <HAL_I2C_Init+0x124>)
 800133c:	400a      	ands	r2, r1
 800133e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	68db      	ldr	r3, [r3, #12]
 8001344:	2b01      	cmp	r3, #1
 8001346:	d108      	bne.n	800135a <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	689a      	ldr	r2, [r3, #8]
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	2180      	movs	r1, #128	; 0x80
 8001352:	0209      	lsls	r1, r1, #8
 8001354:	430a      	orrs	r2, r1
 8001356:	609a      	str	r2, [r3, #8]
 8001358:	e007      	b.n	800136a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	689a      	ldr	r2, [r3, #8]
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	2184      	movs	r1, #132	; 0x84
 8001364:	0209      	lsls	r1, r1, #8
 8001366:	430a      	orrs	r2, r1
 8001368:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	68db      	ldr	r3, [r3, #12]
 800136e:	2b02      	cmp	r3, #2
 8001370:	d104      	bne.n	800137c <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	2280      	movs	r2, #128	; 0x80
 8001378:	0112      	lsls	r2, r2, #4
 800137a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	685a      	ldr	r2, [r3, #4]
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	491f      	ldr	r1, [pc, #124]	; (8001404 <HAL_I2C_Init+0x128>)
 8001388:	430a      	orrs	r2, r1
 800138a:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	68da      	ldr	r2, [r3, #12]
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	491a      	ldr	r1, [pc, #104]	; (8001400 <HAL_I2C_Init+0x124>)
 8001398:	400a      	ands	r2, r1
 800139a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	691a      	ldr	r2, [r3, #16]
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	695b      	ldr	r3, [r3, #20]
 80013a4:	431a      	orrs	r2, r3
 80013a6:	0011      	movs	r1, r2
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	699b      	ldr	r3, [r3, #24]
 80013ac:	021a      	lsls	r2, r3, #8
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	430a      	orrs	r2, r1
 80013b4:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	69d9      	ldr	r1, [r3, #28]
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	6a1a      	ldr	r2, [r3, #32]
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	430a      	orrs	r2, r1
 80013c4:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	681a      	ldr	r2, [r3, #0]
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	2101      	movs	r1, #1
 80013d2:	430a      	orrs	r2, r1
 80013d4:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	2200      	movs	r2, #0
 80013da:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	2241      	movs	r2, #65	; 0x41
 80013e0:	2120      	movs	r1, #32
 80013e2:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	2200      	movs	r2, #0
 80013e8:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	2242      	movs	r2, #66	; 0x42
 80013ee:	2100      	movs	r1, #0
 80013f0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80013f2:	2300      	movs	r3, #0
}
 80013f4:	0018      	movs	r0, r3
 80013f6:	46bd      	mov	sp, r7
 80013f8:	b002      	add	sp, #8
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	f0ffffff 	.word	0xf0ffffff
 8001400:	ffff7fff 	.word	0xffff7fff
 8001404:	02008000 	.word	0x02008000

08001408 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001408:	b590      	push	{r4, r7, lr}
 800140a:	b089      	sub	sp, #36	; 0x24
 800140c:	af02      	add	r7, sp, #8
 800140e:	60f8      	str	r0, [r7, #12]
 8001410:	0008      	movs	r0, r1
 8001412:	607a      	str	r2, [r7, #4]
 8001414:	0019      	movs	r1, r3
 8001416:	230a      	movs	r3, #10
 8001418:	18fb      	adds	r3, r7, r3
 800141a:	1c02      	adds	r2, r0, #0
 800141c:	801a      	strh	r2, [r3, #0]
 800141e:	2308      	movs	r3, #8
 8001420:	18fb      	adds	r3, r7, r3
 8001422:	1c0a      	adds	r2, r1, #0
 8001424:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	2241      	movs	r2, #65	; 0x41
 800142a:	5c9b      	ldrb	r3, [r3, r2]
 800142c:	b2db      	uxtb	r3, r3
 800142e:	2b20      	cmp	r3, #32
 8001430:	d000      	beq.n	8001434 <HAL_I2C_Master_Transmit+0x2c>
 8001432:	e0e7      	b.n	8001604 <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	2240      	movs	r2, #64	; 0x40
 8001438:	5c9b      	ldrb	r3, [r3, r2]
 800143a:	2b01      	cmp	r3, #1
 800143c:	d101      	bne.n	8001442 <HAL_I2C_Master_Transmit+0x3a>
 800143e:	2302      	movs	r3, #2
 8001440:	e0e1      	b.n	8001606 <HAL_I2C_Master_Transmit+0x1fe>
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	2240      	movs	r2, #64	; 0x40
 8001446:	2101      	movs	r1, #1
 8001448:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800144a:	f7ff fce7 	bl	8000e1c <HAL_GetTick>
 800144e:	0003      	movs	r3, r0
 8001450:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001452:	2380      	movs	r3, #128	; 0x80
 8001454:	0219      	lsls	r1, r3, #8
 8001456:	68f8      	ldr	r0, [r7, #12]
 8001458:	697b      	ldr	r3, [r7, #20]
 800145a:	9300      	str	r3, [sp, #0]
 800145c:	2319      	movs	r3, #25
 800145e:	2201      	movs	r2, #1
 8001460:	f000 f8fc 	bl	800165c <I2C_WaitOnFlagUntilTimeout>
 8001464:	1e03      	subs	r3, r0, #0
 8001466:	d001      	beq.n	800146c <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8001468:	2301      	movs	r3, #1
 800146a:	e0cc      	b.n	8001606 <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	2241      	movs	r2, #65	; 0x41
 8001470:	2121      	movs	r1, #33	; 0x21
 8001472:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	2242      	movs	r2, #66	; 0x42
 8001478:	2110      	movs	r1, #16
 800147a:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	2200      	movs	r2, #0
 8001480:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	687a      	ldr	r2, [r7, #4]
 8001486:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	2208      	movs	r2, #8
 800148c:	18ba      	adds	r2, r7, r2
 800148e:	8812      	ldrh	r2, [r2, #0]
 8001490:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	2200      	movs	r2, #0
 8001496:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800149c:	b29b      	uxth	r3, r3
 800149e:	2bff      	cmp	r3, #255	; 0xff
 80014a0:	d911      	bls.n	80014c6 <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	22ff      	movs	r2, #255	; 0xff
 80014a6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80014ac:	b2da      	uxtb	r2, r3
 80014ae:	2380      	movs	r3, #128	; 0x80
 80014b0:	045c      	lsls	r4, r3, #17
 80014b2:	230a      	movs	r3, #10
 80014b4:	18fb      	adds	r3, r7, r3
 80014b6:	8819      	ldrh	r1, [r3, #0]
 80014b8:	68f8      	ldr	r0, [r7, #12]
 80014ba:	4b55      	ldr	r3, [pc, #340]	; (8001610 <HAL_I2C_Master_Transmit+0x208>)
 80014bc:	9300      	str	r3, [sp, #0]
 80014be:	0023      	movs	r3, r4
 80014c0:	f000 f9ec 	bl	800189c <I2C_TransferConfig>
 80014c4:	e075      	b.n	80015b2 <HAL_I2C_Master_Transmit+0x1aa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80014ca:	b29a      	uxth	r2, r3
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80014d4:	b2da      	uxtb	r2, r3
 80014d6:	2380      	movs	r3, #128	; 0x80
 80014d8:	049c      	lsls	r4, r3, #18
 80014da:	230a      	movs	r3, #10
 80014dc:	18fb      	adds	r3, r7, r3
 80014de:	8819      	ldrh	r1, [r3, #0]
 80014e0:	68f8      	ldr	r0, [r7, #12]
 80014e2:	4b4b      	ldr	r3, [pc, #300]	; (8001610 <HAL_I2C_Master_Transmit+0x208>)
 80014e4:	9300      	str	r3, [sp, #0]
 80014e6:	0023      	movs	r3, r4
 80014e8:	f000 f9d8 	bl	800189c <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 80014ec:	e061      	b.n	80015b2 <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80014ee:	697a      	ldr	r2, [r7, #20]
 80014f0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	0018      	movs	r0, r3
 80014f6:	f000 f8f0 	bl	80016da <I2C_WaitOnTXISFlagUntilTimeout>
 80014fa:	1e03      	subs	r3, r0, #0
 80014fc:	d001      	beq.n	8001502 <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 80014fe:	2301      	movs	r3, #1
 8001500:	e081      	b.n	8001606 <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001506:	781a      	ldrb	r2, [r3, #0]
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001512:	1c5a      	adds	r2, r3, #1
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800151c:	b29b      	uxth	r3, r3
 800151e:	3b01      	subs	r3, #1
 8001520:	b29a      	uxth	r2, r3
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800152a:	3b01      	subs	r3, #1
 800152c:	b29a      	uxth	r2, r3
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001536:	b29b      	uxth	r3, r3
 8001538:	2b00      	cmp	r3, #0
 800153a:	d03a      	beq.n	80015b2 <HAL_I2C_Master_Transmit+0x1aa>
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001540:	2b00      	cmp	r3, #0
 8001542:	d136      	bne.n	80015b2 <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001544:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001546:	68f8      	ldr	r0, [r7, #12]
 8001548:	697b      	ldr	r3, [r7, #20]
 800154a:	9300      	str	r3, [sp, #0]
 800154c:	0013      	movs	r3, r2
 800154e:	2200      	movs	r2, #0
 8001550:	2180      	movs	r1, #128	; 0x80
 8001552:	f000 f883 	bl	800165c <I2C_WaitOnFlagUntilTimeout>
 8001556:	1e03      	subs	r3, r0, #0
 8001558:	d001      	beq.n	800155e <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 800155a:	2301      	movs	r3, #1
 800155c:	e053      	b.n	8001606 <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001562:	b29b      	uxth	r3, r3
 8001564:	2bff      	cmp	r3, #255	; 0xff
 8001566:	d911      	bls.n	800158c <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	22ff      	movs	r2, #255	; 0xff
 800156c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001572:	b2da      	uxtb	r2, r3
 8001574:	2380      	movs	r3, #128	; 0x80
 8001576:	045c      	lsls	r4, r3, #17
 8001578:	230a      	movs	r3, #10
 800157a:	18fb      	adds	r3, r7, r3
 800157c:	8819      	ldrh	r1, [r3, #0]
 800157e:	68f8      	ldr	r0, [r7, #12]
 8001580:	2300      	movs	r3, #0
 8001582:	9300      	str	r3, [sp, #0]
 8001584:	0023      	movs	r3, r4
 8001586:	f000 f989 	bl	800189c <I2C_TransferConfig>
 800158a:	e012      	b.n	80015b2 <HAL_I2C_Master_Transmit+0x1aa>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001590:	b29a      	uxth	r2, r3
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800159a:	b2da      	uxtb	r2, r3
 800159c:	2380      	movs	r3, #128	; 0x80
 800159e:	049c      	lsls	r4, r3, #18
 80015a0:	230a      	movs	r3, #10
 80015a2:	18fb      	adds	r3, r7, r3
 80015a4:	8819      	ldrh	r1, [r3, #0]
 80015a6:	68f8      	ldr	r0, [r7, #12]
 80015a8:	2300      	movs	r3, #0
 80015aa:	9300      	str	r3, [sp, #0]
 80015ac:	0023      	movs	r3, r4
 80015ae:	f000 f975 	bl	800189c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80015b6:	b29b      	uxth	r3, r3
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d198      	bne.n	80014ee <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80015bc:	697a      	ldr	r2, [r7, #20]
 80015be:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	0018      	movs	r0, r3
 80015c4:	f000 f8c8 	bl	8001758 <I2C_WaitOnSTOPFlagUntilTimeout>
 80015c8:	1e03      	subs	r3, r0, #0
 80015ca:	d001      	beq.n	80015d0 <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 80015cc:	2301      	movs	r3, #1
 80015ce:	e01a      	b.n	8001606 <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	2220      	movs	r2, #32
 80015d6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	685a      	ldr	r2, [r3, #4]
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	490c      	ldr	r1, [pc, #48]	; (8001614 <HAL_I2C_Master_Transmit+0x20c>)
 80015e4:	400a      	ands	r2, r1
 80015e6:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	2241      	movs	r2, #65	; 0x41
 80015ec:	2120      	movs	r1, #32
 80015ee:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	2242      	movs	r2, #66	; 0x42
 80015f4:	2100      	movs	r1, #0
 80015f6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	2240      	movs	r2, #64	; 0x40
 80015fc:	2100      	movs	r1, #0
 80015fe:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001600:	2300      	movs	r3, #0
 8001602:	e000      	b.n	8001606 <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 8001604:	2302      	movs	r3, #2
  }
}
 8001606:	0018      	movs	r0, r3
 8001608:	46bd      	mov	sp, r7
 800160a:	b007      	add	sp, #28
 800160c:	bd90      	pop	{r4, r7, pc}
 800160e:	46c0      	nop			; (mov r8, r8)
 8001610:	80002000 	.word	0x80002000
 8001614:	fe00e800 	.word	0xfe00e800

08001618 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	699b      	ldr	r3, [r3, #24]
 8001626:	2202      	movs	r2, #2
 8001628:	4013      	ands	r3, r2
 800162a:	2b02      	cmp	r3, #2
 800162c:	d103      	bne.n	8001636 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	2200      	movs	r2, #0
 8001634:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	699b      	ldr	r3, [r3, #24]
 800163c:	2201      	movs	r2, #1
 800163e:	4013      	ands	r3, r2
 8001640:	2b01      	cmp	r3, #1
 8001642:	d007      	beq.n	8001654 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	699a      	ldr	r2, [r3, #24]
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	2101      	movs	r1, #1
 8001650:	430a      	orrs	r2, r1
 8001652:	619a      	str	r2, [r3, #24]
  }
}
 8001654:	46c0      	nop			; (mov r8, r8)
 8001656:	46bd      	mov	sp, r7
 8001658:	b002      	add	sp, #8
 800165a:	bd80      	pop	{r7, pc}

0800165c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b084      	sub	sp, #16
 8001660:	af00      	add	r7, sp, #0
 8001662:	60f8      	str	r0, [r7, #12]
 8001664:	60b9      	str	r1, [r7, #8]
 8001666:	603b      	str	r3, [r7, #0]
 8001668:	1dfb      	adds	r3, r7, #7
 800166a:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800166c:	e021      	b.n	80016b2 <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800166e:	683b      	ldr	r3, [r7, #0]
 8001670:	3301      	adds	r3, #1
 8001672:	d01e      	beq.n	80016b2 <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001674:	f7ff fbd2 	bl	8000e1c <HAL_GetTick>
 8001678:	0002      	movs	r2, r0
 800167a:	69bb      	ldr	r3, [r7, #24]
 800167c:	1ad3      	subs	r3, r2, r3
 800167e:	683a      	ldr	r2, [r7, #0]
 8001680:	429a      	cmp	r2, r3
 8001682:	d302      	bcc.n	800168a <I2C_WaitOnFlagUntilTimeout+0x2e>
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d113      	bne.n	80016b2 <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800168e:	2220      	movs	r2, #32
 8001690:	431a      	orrs	r2, r3
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	2241      	movs	r2, #65	; 0x41
 800169a:	2120      	movs	r1, #32
 800169c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	2242      	movs	r2, #66	; 0x42
 80016a2:	2100      	movs	r1, #0
 80016a4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	2240      	movs	r2, #64	; 0x40
 80016aa:	2100      	movs	r1, #0
 80016ac:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 80016ae:	2301      	movs	r3, #1
 80016b0:	e00f      	b.n	80016d2 <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	699b      	ldr	r3, [r3, #24]
 80016b8:	68ba      	ldr	r2, [r7, #8]
 80016ba:	4013      	ands	r3, r2
 80016bc:	68ba      	ldr	r2, [r7, #8]
 80016be:	1ad3      	subs	r3, r2, r3
 80016c0:	425a      	negs	r2, r3
 80016c2:	4153      	adcs	r3, r2
 80016c4:	b2db      	uxtb	r3, r3
 80016c6:	001a      	movs	r2, r3
 80016c8:	1dfb      	adds	r3, r7, #7
 80016ca:	781b      	ldrb	r3, [r3, #0]
 80016cc:	429a      	cmp	r2, r3
 80016ce:	d0ce      	beq.n	800166e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80016d0:	2300      	movs	r3, #0
}
 80016d2:	0018      	movs	r0, r3
 80016d4:	46bd      	mov	sp, r7
 80016d6:	b004      	add	sp, #16
 80016d8:	bd80      	pop	{r7, pc}

080016da <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80016da:	b580      	push	{r7, lr}
 80016dc:	b084      	sub	sp, #16
 80016de:	af00      	add	r7, sp, #0
 80016e0:	60f8      	str	r0, [r7, #12]
 80016e2:	60b9      	str	r1, [r7, #8]
 80016e4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80016e6:	e02b      	b.n	8001740 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80016e8:	687a      	ldr	r2, [r7, #4]
 80016ea:	68b9      	ldr	r1, [r7, #8]
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	0018      	movs	r0, r3
 80016f0:	f000 f86e 	bl	80017d0 <I2C_IsAcknowledgeFailed>
 80016f4:	1e03      	subs	r3, r0, #0
 80016f6:	d001      	beq.n	80016fc <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80016f8:	2301      	movs	r3, #1
 80016fa:	e029      	b.n	8001750 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80016fc:	68bb      	ldr	r3, [r7, #8]
 80016fe:	3301      	adds	r3, #1
 8001700:	d01e      	beq.n	8001740 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001702:	f7ff fb8b 	bl	8000e1c <HAL_GetTick>
 8001706:	0002      	movs	r2, r0
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	1ad3      	subs	r3, r2, r3
 800170c:	68ba      	ldr	r2, [r7, #8]
 800170e:	429a      	cmp	r2, r3
 8001710:	d302      	bcc.n	8001718 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8001712:	68bb      	ldr	r3, [r7, #8]
 8001714:	2b00      	cmp	r3, #0
 8001716:	d113      	bne.n	8001740 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800171c:	2220      	movs	r2, #32
 800171e:	431a      	orrs	r2, r3
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	2241      	movs	r2, #65	; 0x41
 8001728:	2120      	movs	r1, #32
 800172a:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	2242      	movs	r2, #66	; 0x42
 8001730:	2100      	movs	r1, #0
 8001732:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	2240      	movs	r2, #64	; 0x40
 8001738:	2100      	movs	r1, #0
 800173a:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800173c:	2301      	movs	r3, #1
 800173e:	e007      	b.n	8001750 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	699b      	ldr	r3, [r3, #24]
 8001746:	2202      	movs	r2, #2
 8001748:	4013      	ands	r3, r2
 800174a:	2b02      	cmp	r3, #2
 800174c:	d1cc      	bne.n	80016e8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800174e:	2300      	movs	r3, #0
}
 8001750:	0018      	movs	r0, r3
 8001752:	46bd      	mov	sp, r7
 8001754:	b004      	add	sp, #16
 8001756:	bd80      	pop	{r7, pc}

08001758 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b084      	sub	sp, #16
 800175c:	af00      	add	r7, sp, #0
 800175e:	60f8      	str	r0, [r7, #12]
 8001760:	60b9      	str	r1, [r7, #8]
 8001762:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001764:	e028      	b.n	80017b8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001766:	687a      	ldr	r2, [r7, #4]
 8001768:	68b9      	ldr	r1, [r7, #8]
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	0018      	movs	r0, r3
 800176e:	f000 f82f 	bl	80017d0 <I2C_IsAcknowledgeFailed>
 8001772:	1e03      	subs	r3, r0, #0
 8001774:	d001      	beq.n	800177a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001776:	2301      	movs	r3, #1
 8001778:	e026      	b.n	80017c8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800177a:	f7ff fb4f 	bl	8000e1c <HAL_GetTick>
 800177e:	0002      	movs	r2, r0
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	1ad3      	subs	r3, r2, r3
 8001784:	68ba      	ldr	r2, [r7, #8]
 8001786:	429a      	cmp	r2, r3
 8001788:	d302      	bcc.n	8001790 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800178a:	68bb      	ldr	r3, [r7, #8]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d113      	bne.n	80017b8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001794:	2220      	movs	r2, #32
 8001796:	431a      	orrs	r2, r3
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	2241      	movs	r2, #65	; 0x41
 80017a0:	2120      	movs	r1, #32
 80017a2:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	2242      	movs	r2, #66	; 0x42
 80017a8:	2100      	movs	r1, #0
 80017aa:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	2240      	movs	r2, #64	; 0x40
 80017b0:	2100      	movs	r1, #0
 80017b2:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 80017b4:	2301      	movs	r3, #1
 80017b6:	e007      	b.n	80017c8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	699b      	ldr	r3, [r3, #24]
 80017be:	2220      	movs	r2, #32
 80017c0:	4013      	ands	r3, r2
 80017c2:	2b20      	cmp	r3, #32
 80017c4:	d1cf      	bne.n	8001766 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80017c6:	2300      	movs	r3, #0
}
 80017c8:	0018      	movs	r0, r3
 80017ca:	46bd      	mov	sp, r7
 80017cc:	b004      	add	sp, #16
 80017ce:	bd80      	pop	{r7, pc}

080017d0 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b084      	sub	sp, #16
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	60f8      	str	r0, [r7, #12]
 80017d8:	60b9      	str	r1, [r7, #8]
 80017da:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	699b      	ldr	r3, [r3, #24]
 80017e2:	2210      	movs	r2, #16
 80017e4:	4013      	ands	r3, r2
 80017e6:	2b10      	cmp	r3, #16
 80017e8:	d151      	bne.n	800188e <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80017ea:	e021      	b.n	8001830 <I2C_IsAcknowledgeFailed+0x60>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80017ec:	68bb      	ldr	r3, [r7, #8]
 80017ee:	3301      	adds	r3, #1
 80017f0:	d01e      	beq.n	8001830 <I2C_IsAcknowledgeFailed+0x60>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80017f2:	f7ff fb13 	bl	8000e1c <HAL_GetTick>
 80017f6:	0002      	movs	r2, r0
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	1ad3      	subs	r3, r2, r3
 80017fc:	68ba      	ldr	r2, [r7, #8]
 80017fe:	429a      	cmp	r2, r3
 8001800:	d302      	bcc.n	8001808 <I2C_IsAcknowledgeFailed+0x38>
 8001802:	68bb      	ldr	r3, [r7, #8]
 8001804:	2b00      	cmp	r3, #0
 8001806:	d113      	bne.n	8001830 <I2C_IsAcknowledgeFailed+0x60>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800180c:	2220      	movs	r2, #32
 800180e:	431a      	orrs	r2, r3
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	2241      	movs	r2, #65	; 0x41
 8001818:	2120      	movs	r1, #32
 800181a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	2242      	movs	r2, #66	; 0x42
 8001820:	2100      	movs	r1, #0
 8001822:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	2240      	movs	r2, #64	; 0x40
 8001828:	2100      	movs	r1, #0
 800182a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800182c:	2301      	movs	r3, #1
 800182e:	e02f      	b.n	8001890 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	699b      	ldr	r3, [r3, #24]
 8001836:	2220      	movs	r2, #32
 8001838:	4013      	ands	r3, r2
 800183a:	2b20      	cmp	r3, #32
 800183c:	d1d6      	bne.n	80017ec <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	2210      	movs	r2, #16
 8001844:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	2220      	movs	r2, #32
 800184c:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	0018      	movs	r0, r3
 8001852:	f7ff fee1 	bl	8001618 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	685a      	ldr	r2, [r3, #4]
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	490d      	ldr	r1, [pc, #52]	; (8001898 <I2C_IsAcknowledgeFailed+0xc8>)
 8001862:	400a      	ands	r2, r1
 8001864:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800186a:	2204      	movs	r2, #4
 800186c:	431a      	orrs	r2, r3
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	2241      	movs	r2, #65	; 0x41
 8001876:	2120      	movs	r1, #32
 8001878:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	2242      	movs	r2, #66	; 0x42
 800187e:	2100      	movs	r1, #0
 8001880:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	2240      	movs	r2, #64	; 0x40
 8001886:	2100      	movs	r1, #0
 8001888:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800188a:	2301      	movs	r3, #1
 800188c:	e000      	b.n	8001890 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800188e:	2300      	movs	r3, #0
}
 8001890:	0018      	movs	r0, r3
 8001892:	46bd      	mov	sp, r7
 8001894:	b004      	add	sp, #16
 8001896:	bd80      	pop	{r7, pc}
 8001898:	fe00e800 	.word	0xfe00e800

0800189c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 800189c:	b590      	push	{r4, r7, lr}
 800189e:	b085      	sub	sp, #20
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	60f8      	str	r0, [r7, #12]
 80018a4:	0008      	movs	r0, r1
 80018a6:	0011      	movs	r1, r2
 80018a8:	607b      	str	r3, [r7, #4]
 80018aa:	240a      	movs	r4, #10
 80018ac:	193b      	adds	r3, r7, r4
 80018ae:	1c02      	adds	r2, r0, #0
 80018b0:	801a      	strh	r2, [r3, #0]
 80018b2:	2009      	movs	r0, #9
 80018b4:	183b      	adds	r3, r7, r0
 80018b6:	1c0a      	adds	r2, r1, #0
 80018b8:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	6a3a      	ldr	r2, [r7, #32]
 80018c2:	0d51      	lsrs	r1, r2, #21
 80018c4:	2280      	movs	r2, #128	; 0x80
 80018c6:	00d2      	lsls	r2, r2, #3
 80018c8:	400a      	ands	r2, r1
 80018ca:	490e      	ldr	r1, [pc, #56]	; (8001904 <I2C_TransferConfig+0x68>)
 80018cc:	430a      	orrs	r2, r1
 80018ce:	43d2      	mvns	r2, r2
 80018d0:	401a      	ands	r2, r3
 80018d2:	0011      	movs	r1, r2
 80018d4:	193b      	adds	r3, r7, r4
 80018d6:	881b      	ldrh	r3, [r3, #0]
 80018d8:	059b      	lsls	r3, r3, #22
 80018da:	0d9a      	lsrs	r2, r3, #22
 80018dc:	183b      	adds	r3, r7, r0
 80018de:	781b      	ldrb	r3, [r3, #0]
 80018e0:	0418      	lsls	r0, r3, #16
 80018e2:	23ff      	movs	r3, #255	; 0xff
 80018e4:	041b      	lsls	r3, r3, #16
 80018e6:	4003      	ands	r3, r0
 80018e8:	431a      	orrs	r2, r3
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	431a      	orrs	r2, r3
 80018ee:	6a3b      	ldr	r3, [r7, #32]
 80018f0:	431a      	orrs	r2, r3
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	430a      	orrs	r2, r1
 80018f8:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 80018fa:	46c0      	nop			; (mov r8, r8)
 80018fc:	46bd      	mov	sp, r7
 80018fe:	b005      	add	sp, #20
 8001900:	bd90      	pop	{r4, r7, pc}
 8001902:	46c0      	nop			; (mov r8, r8)
 8001904:	03ff63ff 	.word	0x03ff63ff

08001908 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b082      	sub	sp, #8
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
 8001910:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	2241      	movs	r2, #65	; 0x41
 8001916:	5c9b      	ldrb	r3, [r3, r2]
 8001918:	b2db      	uxtb	r3, r3
 800191a:	2b20      	cmp	r3, #32
 800191c:	d138      	bne.n	8001990 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	2240      	movs	r2, #64	; 0x40
 8001922:	5c9b      	ldrb	r3, [r3, r2]
 8001924:	2b01      	cmp	r3, #1
 8001926:	d101      	bne.n	800192c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001928:	2302      	movs	r3, #2
 800192a:	e032      	b.n	8001992 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	2240      	movs	r2, #64	; 0x40
 8001930:	2101      	movs	r1, #1
 8001932:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	2241      	movs	r2, #65	; 0x41
 8001938:	2124      	movs	r1, #36	; 0x24
 800193a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	681a      	ldr	r2, [r3, #0]
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	2101      	movs	r1, #1
 8001948:	438a      	bics	r2, r1
 800194a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	681a      	ldr	r2, [r3, #0]
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4911      	ldr	r1, [pc, #68]	; (800199c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8001958:	400a      	ands	r2, r1
 800195a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	6819      	ldr	r1, [r3, #0]
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	683a      	ldr	r2, [r7, #0]
 8001968:	430a      	orrs	r2, r1
 800196a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	681a      	ldr	r2, [r3, #0]
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	2101      	movs	r1, #1
 8001978:	430a      	orrs	r2, r1
 800197a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	2241      	movs	r2, #65	; 0x41
 8001980:	2120      	movs	r1, #32
 8001982:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2240      	movs	r2, #64	; 0x40
 8001988:	2100      	movs	r1, #0
 800198a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800198c:	2300      	movs	r3, #0
 800198e:	e000      	b.n	8001992 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001990:	2302      	movs	r3, #2
  }
}
 8001992:	0018      	movs	r0, r3
 8001994:	46bd      	mov	sp, r7
 8001996:	b002      	add	sp, #8
 8001998:	bd80      	pop	{r7, pc}
 800199a:	46c0      	nop			; (mov r8, r8)
 800199c:	ffffefff 	.word	0xffffefff

080019a0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b084      	sub	sp, #16
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
 80019a8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	2241      	movs	r2, #65	; 0x41
 80019ae:	5c9b      	ldrb	r3, [r3, r2]
 80019b0:	b2db      	uxtb	r3, r3
 80019b2:	2b20      	cmp	r3, #32
 80019b4:	d139      	bne.n	8001a2a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	2240      	movs	r2, #64	; 0x40
 80019ba:	5c9b      	ldrb	r3, [r3, r2]
 80019bc:	2b01      	cmp	r3, #1
 80019be:	d101      	bne.n	80019c4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80019c0:	2302      	movs	r3, #2
 80019c2:	e033      	b.n	8001a2c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	2240      	movs	r2, #64	; 0x40
 80019c8:	2101      	movs	r1, #1
 80019ca:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	2241      	movs	r2, #65	; 0x41
 80019d0:	2124      	movs	r1, #36	; 0x24
 80019d2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	681a      	ldr	r2, [r3, #0]
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	2101      	movs	r1, #1
 80019e0:	438a      	bics	r2, r1
 80019e2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	4a11      	ldr	r2, [pc, #68]	; (8001a34 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80019f0:	4013      	ands	r3, r2
 80019f2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	021b      	lsls	r3, r3, #8
 80019f8:	68fa      	ldr	r2, [r7, #12]
 80019fa:	4313      	orrs	r3, r2
 80019fc:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	68fa      	ldr	r2, [r7, #12]
 8001a04:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	681a      	ldr	r2, [r3, #0]
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	2101      	movs	r1, #1
 8001a12:	430a      	orrs	r2, r1
 8001a14:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	2241      	movs	r2, #65	; 0x41
 8001a1a:	2120      	movs	r1, #32
 8001a1c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	2240      	movs	r2, #64	; 0x40
 8001a22:	2100      	movs	r1, #0
 8001a24:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001a26:	2300      	movs	r3, #0
 8001a28:	e000      	b.n	8001a2c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001a2a:	2302      	movs	r3, #2
  }
}
 8001a2c:	0018      	movs	r0, r3
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	b004      	add	sp, #16
 8001a32:	bd80      	pop	{r7, pc}
 8001a34:	fffff0ff 	.word	0xfffff0ff

08001a38 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b088      	sub	sp, #32
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d102      	bne.n	8001a4c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001a46:	2301      	movs	r3, #1
 8001a48:	f000 fb76 	bl	8002138 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	2201      	movs	r2, #1
 8001a52:	4013      	ands	r3, r2
 8001a54:	d100      	bne.n	8001a58 <HAL_RCC_OscConfig+0x20>
 8001a56:	e08e      	b.n	8001b76 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001a58:	4bc5      	ldr	r3, [pc, #788]	; (8001d70 <HAL_RCC_OscConfig+0x338>)
 8001a5a:	685b      	ldr	r3, [r3, #4]
 8001a5c:	220c      	movs	r2, #12
 8001a5e:	4013      	ands	r3, r2
 8001a60:	2b04      	cmp	r3, #4
 8001a62:	d00e      	beq.n	8001a82 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001a64:	4bc2      	ldr	r3, [pc, #776]	; (8001d70 <HAL_RCC_OscConfig+0x338>)
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	220c      	movs	r2, #12
 8001a6a:	4013      	ands	r3, r2
 8001a6c:	2b08      	cmp	r3, #8
 8001a6e:	d117      	bne.n	8001aa0 <HAL_RCC_OscConfig+0x68>
 8001a70:	4bbf      	ldr	r3, [pc, #764]	; (8001d70 <HAL_RCC_OscConfig+0x338>)
 8001a72:	685a      	ldr	r2, [r3, #4]
 8001a74:	23c0      	movs	r3, #192	; 0xc0
 8001a76:	025b      	lsls	r3, r3, #9
 8001a78:	401a      	ands	r2, r3
 8001a7a:	2380      	movs	r3, #128	; 0x80
 8001a7c:	025b      	lsls	r3, r3, #9
 8001a7e:	429a      	cmp	r2, r3
 8001a80:	d10e      	bne.n	8001aa0 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a82:	4bbb      	ldr	r3, [pc, #748]	; (8001d70 <HAL_RCC_OscConfig+0x338>)
 8001a84:	681a      	ldr	r2, [r3, #0]
 8001a86:	2380      	movs	r3, #128	; 0x80
 8001a88:	029b      	lsls	r3, r3, #10
 8001a8a:	4013      	ands	r3, r2
 8001a8c:	d100      	bne.n	8001a90 <HAL_RCC_OscConfig+0x58>
 8001a8e:	e071      	b.n	8001b74 <HAL_RCC_OscConfig+0x13c>
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d000      	beq.n	8001a9a <HAL_RCC_OscConfig+0x62>
 8001a98:	e06c      	b.n	8001b74 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	f000 fb4c 	bl	8002138 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	685b      	ldr	r3, [r3, #4]
 8001aa4:	2b01      	cmp	r3, #1
 8001aa6:	d107      	bne.n	8001ab8 <HAL_RCC_OscConfig+0x80>
 8001aa8:	4bb1      	ldr	r3, [pc, #708]	; (8001d70 <HAL_RCC_OscConfig+0x338>)
 8001aaa:	681a      	ldr	r2, [r3, #0]
 8001aac:	4bb0      	ldr	r3, [pc, #704]	; (8001d70 <HAL_RCC_OscConfig+0x338>)
 8001aae:	2180      	movs	r1, #128	; 0x80
 8001ab0:	0249      	lsls	r1, r1, #9
 8001ab2:	430a      	orrs	r2, r1
 8001ab4:	601a      	str	r2, [r3, #0]
 8001ab6:	e02f      	b.n	8001b18 <HAL_RCC_OscConfig+0xe0>
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d10c      	bne.n	8001ada <HAL_RCC_OscConfig+0xa2>
 8001ac0:	4bab      	ldr	r3, [pc, #684]	; (8001d70 <HAL_RCC_OscConfig+0x338>)
 8001ac2:	681a      	ldr	r2, [r3, #0]
 8001ac4:	4baa      	ldr	r3, [pc, #680]	; (8001d70 <HAL_RCC_OscConfig+0x338>)
 8001ac6:	49ab      	ldr	r1, [pc, #684]	; (8001d74 <HAL_RCC_OscConfig+0x33c>)
 8001ac8:	400a      	ands	r2, r1
 8001aca:	601a      	str	r2, [r3, #0]
 8001acc:	4ba8      	ldr	r3, [pc, #672]	; (8001d70 <HAL_RCC_OscConfig+0x338>)
 8001ace:	681a      	ldr	r2, [r3, #0]
 8001ad0:	4ba7      	ldr	r3, [pc, #668]	; (8001d70 <HAL_RCC_OscConfig+0x338>)
 8001ad2:	49a9      	ldr	r1, [pc, #676]	; (8001d78 <HAL_RCC_OscConfig+0x340>)
 8001ad4:	400a      	ands	r2, r1
 8001ad6:	601a      	str	r2, [r3, #0]
 8001ad8:	e01e      	b.n	8001b18 <HAL_RCC_OscConfig+0xe0>
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	685b      	ldr	r3, [r3, #4]
 8001ade:	2b05      	cmp	r3, #5
 8001ae0:	d10e      	bne.n	8001b00 <HAL_RCC_OscConfig+0xc8>
 8001ae2:	4ba3      	ldr	r3, [pc, #652]	; (8001d70 <HAL_RCC_OscConfig+0x338>)
 8001ae4:	681a      	ldr	r2, [r3, #0]
 8001ae6:	4ba2      	ldr	r3, [pc, #648]	; (8001d70 <HAL_RCC_OscConfig+0x338>)
 8001ae8:	2180      	movs	r1, #128	; 0x80
 8001aea:	02c9      	lsls	r1, r1, #11
 8001aec:	430a      	orrs	r2, r1
 8001aee:	601a      	str	r2, [r3, #0]
 8001af0:	4b9f      	ldr	r3, [pc, #636]	; (8001d70 <HAL_RCC_OscConfig+0x338>)
 8001af2:	681a      	ldr	r2, [r3, #0]
 8001af4:	4b9e      	ldr	r3, [pc, #632]	; (8001d70 <HAL_RCC_OscConfig+0x338>)
 8001af6:	2180      	movs	r1, #128	; 0x80
 8001af8:	0249      	lsls	r1, r1, #9
 8001afa:	430a      	orrs	r2, r1
 8001afc:	601a      	str	r2, [r3, #0]
 8001afe:	e00b      	b.n	8001b18 <HAL_RCC_OscConfig+0xe0>
 8001b00:	4b9b      	ldr	r3, [pc, #620]	; (8001d70 <HAL_RCC_OscConfig+0x338>)
 8001b02:	681a      	ldr	r2, [r3, #0]
 8001b04:	4b9a      	ldr	r3, [pc, #616]	; (8001d70 <HAL_RCC_OscConfig+0x338>)
 8001b06:	499b      	ldr	r1, [pc, #620]	; (8001d74 <HAL_RCC_OscConfig+0x33c>)
 8001b08:	400a      	ands	r2, r1
 8001b0a:	601a      	str	r2, [r3, #0]
 8001b0c:	4b98      	ldr	r3, [pc, #608]	; (8001d70 <HAL_RCC_OscConfig+0x338>)
 8001b0e:	681a      	ldr	r2, [r3, #0]
 8001b10:	4b97      	ldr	r3, [pc, #604]	; (8001d70 <HAL_RCC_OscConfig+0x338>)
 8001b12:	4999      	ldr	r1, [pc, #612]	; (8001d78 <HAL_RCC_OscConfig+0x340>)
 8001b14:	400a      	ands	r2, r1
 8001b16:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d014      	beq.n	8001b4a <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b20:	f7ff f97c 	bl	8000e1c <HAL_GetTick>
 8001b24:	0003      	movs	r3, r0
 8001b26:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b28:	e008      	b.n	8001b3c <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b2a:	f7ff f977 	bl	8000e1c <HAL_GetTick>
 8001b2e:	0002      	movs	r2, r0
 8001b30:	69bb      	ldr	r3, [r7, #24]
 8001b32:	1ad3      	subs	r3, r2, r3
 8001b34:	2b64      	cmp	r3, #100	; 0x64
 8001b36:	d901      	bls.n	8001b3c <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8001b38:	2303      	movs	r3, #3
 8001b3a:	e2fd      	b.n	8002138 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b3c:	4b8c      	ldr	r3, [pc, #560]	; (8001d70 <HAL_RCC_OscConfig+0x338>)
 8001b3e:	681a      	ldr	r2, [r3, #0]
 8001b40:	2380      	movs	r3, #128	; 0x80
 8001b42:	029b      	lsls	r3, r3, #10
 8001b44:	4013      	ands	r3, r2
 8001b46:	d0f0      	beq.n	8001b2a <HAL_RCC_OscConfig+0xf2>
 8001b48:	e015      	b.n	8001b76 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b4a:	f7ff f967 	bl	8000e1c <HAL_GetTick>
 8001b4e:	0003      	movs	r3, r0
 8001b50:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b52:	e008      	b.n	8001b66 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b54:	f7ff f962 	bl	8000e1c <HAL_GetTick>
 8001b58:	0002      	movs	r2, r0
 8001b5a:	69bb      	ldr	r3, [r7, #24]
 8001b5c:	1ad3      	subs	r3, r2, r3
 8001b5e:	2b64      	cmp	r3, #100	; 0x64
 8001b60:	d901      	bls.n	8001b66 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8001b62:	2303      	movs	r3, #3
 8001b64:	e2e8      	b.n	8002138 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b66:	4b82      	ldr	r3, [pc, #520]	; (8001d70 <HAL_RCC_OscConfig+0x338>)
 8001b68:	681a      	ldr	r2, [r3, #0]
 8001b6a:	2380      	movs	r3, #128	; 0x80
 8001b6c:	029b      	lsls	r3, r3, #10
 8001b6e:	4013      	ands	r3, r2
 8001b70:	d1f0      	bne.n	8001b54 <HAL_RCC_OscConfig+0x11c>
 8001b72:	e000      	b.n	8001b76 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b74:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	2202      	movs	r2, #2
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	d100      	bne.n	8001b82 <HAL_RCC_OscConfig+0x14a>
 8001b80:	e06c      	b.n	8001c5c <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001b82:	4b7b      	ldr	r3, [pc, #492]	; (8001d70 <HAL_RCC_OscConfig+0x338>)
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	220c      	movs	r2, #12
 8001b88:	4013      	ands	r3, r2
 8001b8a:	d00e      	beq.n	8001baa <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001b8c:	4b78      	ldr	r3, [pc, #480]	; (8001d70 <HAL_RCC_OscConfig+0x338>)
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	220c      	movs	r2, #12
 8001b92:	4013      	ands	r3, r2
 8001b94:	2b08      	cmp	r3, #8
 8001b96:	d11f      	bne.n	8001bd8 <HAL_RCC_OscConfig+0x1a0>
 8001b98:	4b75      	ldr	r3, [pc, #468]	; (8001d70 <HAL_RCC_OscConfig+0x338>)
 8001b9a:	685a      	ldr	r2, [r3, #4]
 8001b9c:	23c0      	movs	r3, #192	; 0xc0
 8001b9e:	025b      	lsls	r3, r3, #9
 8001ba0:	401a      	ands	r2, r3
 8001ba2:	2380      	movs	r3, #128	; 0x80
 8001ba4:	021b      	lsls	r3, r3, #8
 8001ba6:	429a      	cmp	r2, r3
 8001ba8:	d116      	bne.n	8001bd8 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001baa:	4b71      	ldr	r3, [pc, #452]	; (8001d70 <HAL_RCC_OscConfig+0x338>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	2202      	movs	r2, #2
 8001bb0:	4013      	ands	r3, r2
 8001bb2:	d005      	beq.n	8001bc0 <HAL_RCC_OscConfig+0x188>
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	68db      	ldr	r3, [r3, #12]
 8001bb8:	2b01      	cmp	r3, #1
 8001bba:	d001      	beq.n	8001bc0 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8001bbc:	2301      	movs	r3, #1
 8001bbe:	e2bb      	b.n	8002138 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bc0:	4b6b      	ldr	r3, [pc, #428]	; (8001d70 <HAL_RCC_OscConfig+0x338>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	22f8      	movs	r2, #248	; 0xf8
 8001bc6:	4393      	bics	r3, r2
 8001bc8:	0019      	movs	r1, r3
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	691b      	ldr	r3, [r3, #16]
 8001bce:	00da      	lsls	r2, r3, #3
 8001bd0:	4b67      	ldr	r3, [pc, #412]	; (8001d70 <HAL_RCC_OscConfig+0x338>)
 8001bd2:	430a      	orrs	r2, r1
 8001bd4:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001bd6:	e041      	b.n	8001c5c <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	68db      	ldr	r3, [r3, #12]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d024      	beq.n	8001c2a <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001be0:	4b63      	ldr	r3, [pc, #396]	; (8001d70 <HAL_RCC_OscConfig+0x338>)
 8001be2:	681a      	ldr	r2, [r3, #0]
 8001be4:	4b62      	ldr	r3, [pc, #392]	; (8001d70 <HAL_RCC_OscConfig+0x338>)
 8001be6:	2101      	movs	r1, #1
 8001be8:	430a      	orrs	r2, r1
 8001bea:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bec:	f7ff f916 	bl	8000e1c <HAL_GetTick>
 8001bf0:	0003      	movs	r3, r0
 8001bf2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bf4:	e008      	b.n	8001c08 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001bf6:	f7ff f911 	bl	8000e1c <HAL_GetTick>
 8001bfa:	0002      	movs	r2, r0
 8001bfc:	69bb      	ldr	r3, [r7, #24]
 8001bfe:	1ad3      	subs	r3, r2, r3
 8001c00:	2b02      	cmp	r3, #2
 8001c02:	d901      	bls.n	8001c08 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8001c04:	2303      	movs	r3, #3
 8001c06:	e297      	b.n	8002138 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c08:	4b59      	ldr	r3, [pc, #356]	; (8001d70 <HAL_RCC_OscConfig+0x338>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	2202      	movs	r2, #2
 8001c0e:	4013      	ands	r3, r2
 8001c10:	d0f1      	beq.n	8001bf6 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c12:	4b57      	ldr	r3, [pc, #348]	; (8001d70 <HAL_RCC_OscConfig+0x338>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	22f8      	movs	r2, #248	; 0xf8
 8001c18:	4393      	bics	r3, r2
 8001c1a:	0019      	movs	r1, r3
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	691b      	ldr	r3, [r3, #16]
 8001c20:	00da      	lsls	r2, r3, #3
 8001c22:	4b53      	ldr	r3, [pc, #332]	; (8001d70 <HAL_RCC_OscConfig+0x338>)
 8001c24:	430a      	orrs	r2, r1
 8001c26:	601a      	str	r2, [r3, #0]
 8001c28:	e018      	b.n	8001c5c <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c2a:	4b51      	ldr	r3, [pc, #324]	; (8001d70 <HAL_RCC_OscConfig+0x338>)
 8001c2c:	681a      	ldr	r2, [r3, #0]
 8001c2e:	4b50      	ldr	r3, [pc, #320]	; (8001d70 <HAL_RCC_OscConfig+0x338>)
 8001c30:	2101      	movs	r1, #1
 8001c32:	438a      	bics	r2, r1
 8001c34:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c36:	f7ff f8f1 	bl	8000e1c <HAL_GetTick>
 8001c3a:	0003      	movs	r3, r0
 8001c3c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c3e:	e008      	b.n	8001c52 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c40:	f7ff f8ec 	bl	8000e1c <HAL_GetTick>
 8001c44:	0002      	movs	r2, r0
 8001c46:	69bb      	ldr	r3, [r7, #24]
 8001c48:	1ad3      	subs	r3, r2, r3
 8001c4a:	2b02      	cmp	r3, #2
 8001c4c:	d901      	bls.n	8001c52 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8001c4e:	2303      	movs	r3, #3
 8001c50:	e272      	b.n	8002138 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c52:	4b47      	ldr	r3, [pc, #284]	; (8001d70 <HAL_RCC_OscConfig+0x338>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	2202      	movs	r2, #2
 8001c58:	4013      	ands	r3, r2
 8001c5a:	d1f1      	bne.n	8001c40 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	2208      	movs	r2, #8
 8001c62:	4013      	ands	r3, r2
 8001c64:	d036      	beq.n	8001cd4 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	69db      	ldr	r3, [r3, #28]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d019      	beq.n	8001ca2 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c6e:	4b40      	ldr	r3, [pc, #256]	; (8001d70 <HAL_RCC_OscConfig+0x338>)
 8001c70:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001c72:	4b3f      	ldr	r3, [pc, #252]	; (8001d70 <HAL_RCC_OscConfig+0x338>)
 8001c74:	2101      	movs	r1, #1
 8001c76:	430a      	orrs	r2, r1
 8001c78:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c7a:	f7ff f8cf 	bl	8000e1c <HAL_GetTick>
 8001c7e:	0003      	movs	r3, r0
 8001c80:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c82:	e008      	b.n	8001c96 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c84:	f7ff f8ca 	bl	8000e1c <HAL_GetTick>
 8001c88:	0002      	movs	r2, r0
 8001c8a:	69bb      	ldr	r3, [r7, #24]
 8001c8c:	1ad3      	subs	r3, r2, r3
 8001c8e:	2b02      	cmp	r3, #2
 8001c90:	d901      	bls.n	8001c96 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8001c92:	2303      	movs	r3, #3
 8001c94:	e250      	b.n	8002138 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c96:	4b36      	ldr	r3, [pc, #216]	; (8001d70 <HAL_RCC_OscConfig+0x338>)
 8001c98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c9a:	2202      	movs	r2, #2
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	d0f1      	beq.n	8001c84 <HAL_RCC_OscConfig+0x24c>
 8001ca0:	e018      	b.n	8001cd4 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ca2:	4b33      	ldr	r3, [pc, #204]	; (8001d70 <HAL_RCC_OscConfig+0x338>)
 8001ca4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001ca6:	4b32      	ldr	r3, [pc, #200]	; (8001d70 <HAL_RCC_OscConfig+0x338>)
 8001ca8:	2101      	movs	r1, #1
 8001caa:	438a      	bics	r2, r1
 8001cac:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cae:	f7ff f8b5 	bl	8000e1c <HAL_GetTick>
 8001cb2:	0003      	movs	r3, r0
 8001cb4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001cb6:	e008      	b.n	8001cca <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001cb8:	f7ff f8b0 	bl	8000e1c <HAL_GetTick>
 8001cbc:	0002      	movs	r2, r0
 8001cbe:	69bb      	ldr	r3, [r7, #24]
 8001cc0:	1ad3      	subs	r3, r2, r3
 8001cc2:	2b02      	cmp	r3, #2
 8001cc4:	d901      	bls.n	8001cca <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8001cc6:	2303      	movs	r3, #3
 8001cc8:	e236      	b.n	8002138 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001cca:	4b29      	ldr	r3, [pc, #164]	; (8001d70 <HAL_RCC_OscConfig+0x338>)
 8001ccc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cce:	2202      	movs	r2, #2
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	d1f1      	bne.n	8001cb8 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	2204      	movs	r2, #4
 8001cda:	4013      	ands	r3, r2
 8001cdc:	d100      	bne.n	8001ce0 <HAL_RCC_OscConfig+0x2a8>
 8001cde:	e0b5      	b.n	8001e4c <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ce0:	231f      	movs	r3, #31
 8001ce2:	18fb      	adds	r3, r7, r3
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ce8:	4b21      	ldr	r3, [pc, #132]	; (8001d70 <HAL_RCC_OscConfig+0x338>)
 8001cea:	69da      	ldr	r2, [r3, #28]
 8001cec:	2380      	movs	r3, #128	; 0x80
 8001cee:	055b      	lsls	r3, r3, #21
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	d111      	bne.n	8001d18 <HAL_RCC_OscConfig+0x2e0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001cf4:	4b1e      	ldr	r3, [pc, #120]	; (8001d70 <HAL_RCC_OscConfig+0x338>)
 8001cf6:	69da      	ldr	r2, [r3, #28]
 8001cf8:	4b1d      	ldr	r3, [pc, #116]	; (8001d70 <HAL_RCC_OscConfig+0x338>)
 8001cfa:	2180      	movs	r1, #128	; 0x80
 8001cfc:	0549      	lsls	r1, r1, #21
 8001cfe:	430a      	orrs	r2, r1
 8001d00:	61da      	str	r2, [r3, #28]
 8001d02:	4b1b      	ldr	r3, [pc, #108]	; (8001d70 <HAL_RCC_OscConfig+0x338>)
 8001d04:	69da      	ldr	r2, [r3, #28]
 8001d06:	2380      	movs	r3, #128	; 0x80
 8001d08:	055b      	lsls	r3, r3, #21
 8001d0a:	4013      	ands	r3, r2
 8001d0c:	60fb      	str	r3, [r7, #12]
 8001d0e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001d10:	231f      	movs	r3, #31
 8001d12:	18fb      	adds	r3, r7, r3
 8001d14:	2201      	movs	r2, #1
 8001d16:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d18:	4b18      	ldr	r3, [pc, #96]	; (8001d7c <HAL_RCC_OscConfig+0x344>)
 8001d1a:	681a      	ldr	r2, [r3, #0]
 8001d1c:	2380      	movs	r3, #128	; 0x80
 8001d1e:	005b      	lsls	r3, r3, #1
 8001d20:	4013      	ands	r3, r2
 8001d22:	d11a      	bne.n	8001d5a <HAL_RCC_OscConfig+0x322>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d24:	4b15      	ldr	r3, [pc, #84]	; (8001d7c <HAL_RCC_OscConfig+0x344>)
 8001d26:	681a      	ldr	r2, [r3, #0]
 8001d28:	4b14      	ldr	r3, [pc, #80]	; (8001d7c <HAL_RCC_OscConfig+0x344>)
 8001d2a:	2180      	movs	r1, #128	; 0x80
 8001d2c:	0049      	lsls	r1, r1, #1
 8001d2e:	430a      	orrs	r2, r1
 8001d30:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d32:	f7ff f873 	bl	8000e1c <HAL_GetTick>
 8001d36:	0003      	movs	r3, r0
 8001d38:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d3a:	e008      	b.n	8001d4e <HAL_RCC_OscConfig+0x316>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d3c:	f7ff f86e 	bl	8000e1c <HAL_GetTick>
 8001d40:	0002      	movs	r2, r0
 8001d42:	69bb      	ldr	r3, [r7, #24]
 8001d44:	1ad3      	subs	r3, r2, r3
 8001d46:	2b64      	cmp	r3, #100	; 0x64
 8001d48:	d901      	bls.n	8001d4e <HAL_RCC_OscConfig+0x316>
        {
          return HAL_TIMEOUT;
 8001d4a:	2303      	movs	r3, #3
 8001d4c:	e1f4      	b.n	8002138 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d4e:	4b0b      	ldr	r3, [pc, #44]	; (8001d7c <HAL_RCC_OscConfig+0x344>)
 8001d50:	681a      	ldr	r2, [r3, #0]
 8001d52:	2380      	movs	r3, #128	; 0x80
 8001d54:	005b      	lsls	r3, r3, #1
 8001d56:	4013      	ands	r3, r2
 8001d58:	d0f0      	beq.n	8001d3c <HAL_RCC_OscConfig+0x304>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	689b      	ldr	r3, [r3, #8]
 8001d5e:	2b01      	cmp	r3, #1
 8001d60:	d10e      	bne.n	8001d80 <HAL_RCC_OscConfig+0x348>
 8001d62:	4b03      	ldr	r3, [pc, #12]	; (8001d70 <HAL_RCC_OscConfig+0x338>)
 8001d64:	6a1a      	ldr	r2, [r3, #32]
 8001d66:	4b02      	ldr	r3, [pc, #8]	; (8001d70 <HAL_RCC_OscConfig+0x338>)
 8001d68:	2101      	movs	r1, #1
 8001d6a:	430a      	orrs	r2, r1
 8001d6c:	621a      	str	r2, [r3, #32]
 8001d6e:	e035      	b.n	8001ddc <HAL_RCC_OscConfig+0x3a4>
 8001d70:	40021000 	.word	0x40021000
 8001d74:	fffeffff 	.word	0xfffeffff
 8001d78:	fffbffff 	.word	0xfffbffff
 8001d7c:	40007000 	.word	0x40007000
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	689b      	ldr	r3, [r3, #8]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d10c      	bne.n	8001da2 <HAL_RCC_OscConfig+0x36a>
 8001d88:	4bca      	ldr	r3, [pc, #808]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8001d8a:	6a1a      	ldr	r2, [r3, #32]
 8001d8c:	4bc9      	ldr	r3, [pc, #804]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8001d8e:	2101      	movs	r1, #1
 8001d90:	438a      	bics	r2, r1
 8001d92:	621a      	str	r2, [r3, #32]
 8001d94:	4bc7      	ldr	r3, [pc, #796]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8001d96:	6a1a      	ldr	r2, [r3, #32]
 8001d98:	4bc6      	ldr	r3, [pc, #792]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8001d9a:	2104      	movs	r1, #4
 8001d9c:	438a      	bics	r2, r1
 8001d9e:	621a      	str	r2, [r3, #32]
 8001da0:	e01c      	b.n	8001ddc <HAL_RCC_OscConfig+0x3a4>
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	689b      	ldr	r3, [r3, #8]
 8001da6:	2b05      	cmp	r3, #5
 8001da8:	d10c      	bne.n	8001dc4 <HAL_RCC_OscConfig+0x38c>
 8001daa:	4bc2      	ldr	r3, [pc, #776]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8001dac:	6a1a      	ldr	r2, [r3, #32]
 8001dae:	4bc1      	ldr	r3, [pc, #772]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8001db0:	2104      	movs	r1, #4
 8001db2:	430a      	orrs	r2, r1
 8001db4:	621a      	str	r2, [r3, #32]
 8001db6:	4bbf      	ldr	r3, [pc, #764]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8001db8:	6a1a      	ldr	r2, [r3, #32]
 8001dba:	4bbe      	ldr	r3, [pc, #760]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8001dbc:	2101      	movs	r1, #1
 8001dbe:	430a      	orrs	r2, r1
 8001dc0:	621a      	str	r2, [r3, #32]
 8001dc2:	e00b      	b.n	8001ddc <HAL_RCC_OscConfig+0x3a4>
 8001dc4:	4bbb      	ldr	r3, [pc, #748]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8001dc6:	6a1a      	ldr	r2, [r3, #32]
 8001dc8:	4bba      	ldr	r3, [pc, #744]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8001dca:	2101      	movs	r1, #1
 8001dcc:	438a      	bics	r2, r1
 8001dce:	621a      	str	r2, [r3, #32]
 8001dd0:	4bb8      	ldr	r3, [pc, #736]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8001dd2:	6a1a      	ldr	r2, [r3, #32]
 8001dd4:	4bb7      	ldr	r3, [pc, #732]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8001dd6:	2104      	movs	r1, #4
 8001dd8:	438a      	bics	r2, r1
 8001dda:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	689b      	ldr	r3, [r3, #8]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d014      	beq.n	8001e0e <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001de4:	f7ff f81a 	bl	8000e1c <HAL_GetTick>
 8001de8:	0003      	movs	r3, r0
 8001dea:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001dec:	e009      	b.n	8001e02 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001dee:	f7ff f815 	bl	8000e1c <HAL_GetTick>
 8001df2:	0002      	movs	r2, r0
 8001df4:	69bb      	ldr	r3, [r7, #24]
 8001df6:	1ad3      	subs	r3, r2, r3
 8001df8:	4aaf      	ldr	r2, [pc, #700]	; (80020b8 <HAL_RCC_OscConfig+0x680>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d901      	bls.n	8001e02 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8001dfe:	2303      	movs	r3, #3
 8001e00:	e19a      	b.n	8002138 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e02:	4bac      	ldr	r3, [pc, #688]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8001e04:	6a1b      	ldr	r3, [r3, #32]
 8001e06:	2202      	movs	r2, #2
 8001e08:	4013      	ands	r3, r2
 8001e0a:	d0f0      	beq.n	8001dee <HAL_RCC_OscConfig+0x3b6>
 8001e0c:	e013      	b.n	8001e36 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e0e:	f7ff f805 	bl	8000e1c <HAL_GetTick>
 8001e12:	0003      	movs	r3, r0
 8001e14:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e16:	e009      	b.n	8001e2c <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e18:	f7ff f800 	bl	8000e1c <HAL_GetTick>
 8001e1c:	0002      	movs	r2, r0
 8001e1e:	69bb      	ldr	r3, [r7, #24]
 8001e20:	1ad3      	subs	r3, r2, r3
 8001e22:	4aa5      	ldr	r2, [pc, #660]	; (80020b8 <HAL_RCC_OscConfig+0x680>)
 8001e24:	4293      	cmp	r3, r2
 8001e26:	d901      	bls.n	8001e2c <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001e28:	2303      	movs	r3, #3
 8001e2a:	e185      	b.n	8002138 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e2c:	4ba1      	ldr	r3, [pc, #644]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8001e2e:	6a1b      	ldr	r3, [r3, #32]
 8001e30:	2202      	movs	r2, #2
 8001e32:	4013      	ands	r3, r2
 8001e34:	d1f0      	bne.n	8001e18 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001e36:	231f      	movs	r3, #31
 8001e38:	18fb      	adds	r3, r7, r3
 8001e3a:	781b      	ldrb	r3, [r3, #0]
 8001e3c:	2b01      	cmp	r3, #1
 8001e3e:	d105      	bne.n	8001e4c <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e40:	4b9c      	ldr	r3, [pc, #624]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8001e42:	69da      	ldr	r2, [r3, #28]
 8001e44:	4b9b      	ldr	r3, [pc, #620]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8001e46:	499d      	ldr	r1, [pc, #628]	; (80020bc <HAL_RCC_OscConfig+0x684>)
 8001e48:	400a      	ands	r2, r1
 8001e4a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	2210      	movs	r2, #16
 8001e52:	4013      	ands	r3, r2
 8001e54:	d063      	beq.n	8001f1e <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	695b      	ldr	r3, [r3, #20]
 8001e5a:	2b01      	cmp	r3, #1
 8001e5c:	d12a      	bne.n	8001eb4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001e5e:	4b95      	ldr	r3, [pc, #596]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8001e60:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e62:	4b94      	ldr	r3, [pc, #592]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8001e64:	2104      	movs	r1, #4
 8001e66:	430a      	orrs	r2, r1
 8001e68:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001e6a:	4b92      	ldr	r3, [pc, #584]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8001e6c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e6e:	4b91      	ldr	r3, [pc, #580]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8001e70:	2101      	movs	r1, #1
 8001e72:	430a      	orrs	r2, r1
 8001e74:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e76:	f7fe ffd1 	bl	8000e1c <HAL_GetTick>
 8001e7a:	0003      	movs	r3, r0
 8001e7c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001e7e:	e008      	b.n	8001e92 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001e80:	f7fe ffcc 	bl	8000e1c <HAL_GetTick>
 8001e84:	0002      	movs	r2, r0
 8001e86:	69bb      	ldr	r3, [r7, #24]
 8001e88:	1ad3      	subs	r3, r2, r3
 8001e8a:	2b02      	cmp	r3, #2
 8001e8c:	d901      	bls.n	8001e92 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8001e8e:	2303      	movs	r3, #3
 8001e90:	e152      	b.n	8002138 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001e92:	4b88      	ldr	r3, [pc, #544]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8001e94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e96:	2202      	movs	r2, #2
 8001e98:	4013      	ands	r3, r2
 8001e9a:	d0f1      	beq.n	8001e80 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001e9c:	4b85      	ldr	r3, [pc, #532]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8001e9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ea0:	22f8      	movs	r2, #248	; 0xf8
 8001ea2:	4393      	bics	r3, r2
 8001ea4:	0019      	movs	r1, r3
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	699b      	ldr	r3, [r3, #24]
 8001eaa:	00da      	lsls	r2, r3, #3
 8001eac:	4b81      	ldr	r3, [pc, #516]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8001eae:	430a      	orrs	r2, r1
 8001eb0:	635a      	str	r2, [r3, #52]	; 0x34
 8001eb2:	e034      	b.n	8001f1e <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	695b      	ldr	r3, [r3, #20]
 8001eb8:	3305      	adds	r3, #5
 8001eba:	d111      	bne.n	8001ee0 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001ebc:	4b7d      	ldr	r3, [pc, #500]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8001ebe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ec0:	4b7c      	ldr	r3, [pc, #496]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8001ec2:	2104      	movs	r1, #4
 8001ec4:	438a      	bics	r2, r1
 8001ec6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001ec8:	4b7a      	ldr	r3, [pc, #488]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8001eca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ecc:	22f8      	movs	r2, #248	; 0xf8
 8001ece:	4393      	bics	r3, r2
 8001ed0:	0019      	movs	r1, r3
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	699b      	ldr	r3, [r3, #24]
 8001ed6:	00da      	lsls	r2, r3, #3
 8001ed8:	4b76      	ldr	r3, [pc, #472]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8001eda:	430a      	orrs	r2, r1
 8001edc:	635a      	str	r2, [r3, #52]	; 0x34
 8001ede:	e01e      	b.n	8001f1e <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001ee0:	4b74      	ldr	r3, [pc, #464]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8001ee2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ee4:	4b73      	ldr	r3, [pc, #460]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8001ee6:	2104      	movs	r1, #4
 8001ee8:	430a      	orrs	r2, r1
 8001eea:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001eec:	4b71      	ldr	r3, [pc, #452]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8001eee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ef0:	4b70      	ldr	r3, [pc, #448]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8001ef2:	2101      	movs	r1, #1
 8001ef4:	438a      	bics	r2, r1
 8001ef6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ef8:	f7fe ff90 	bl	8000e1c <HAL_GetTick>
 8001efc:	0003      	movs	r3, r0
 8001efe:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001f00:	e008      	b.n	8001f14 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001f02:	f7fe ff8b 	bl	8000e1c <HAL_GetTick>
 8001f06:	0002      	movs	r2, r0
 8001f08:	69bb      	ldr	r3, [r7, #24]
 8001f0a:	1ad3      	subs	r3, r2, r3
 8001f0c:	2b02      	cmp	r3, #2
 8001f0e:	d901      	bls.n	8001f14 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8001f10:	2303      	movs	r3, #3
 8001f12:	e111      	b.n	8002138 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001f14:	4b67      	ldr	r3, [pc, #412]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8001f16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f18:	2202      	movs	r2, #2
 8001f1a:	4013      	ands	r3, r2
 8001f1c:	d1f1      	bne.n	8001f02 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	2220      	movs	r2, #32
 8001f24:	4013      	ands	r3, r2
 8001f26:	d05c      	beq.n	8001fe2 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001f28:	4b62      	ldr	r3, [pc, #392]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	220c      	movs	r2, #12
 8001f2e:	4013      	ands	r3, r2
 8001f30:	2b0c      	cmp	r3, #12
 8001f32:	d00e      	beq.n	8001f52 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001f34:	4b5f      	ldr	r3, [pc, #380]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	220c      	movs	r2, #12
 8001f3a:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001f3c:	2b08      	cmp	r3, #8
 8001f3e:	d114      	bne.n	8001f6a <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001f40:	4b5c      	ldr	r3, [pc, #368]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8001f42:	685a      	ldr	r2, [r3, #4]
 8001f44:	23c0      	movs	r3, #192	; 0xc0
 8001f46:	025b      	lsls	r3, r3, #9
 8001f48:	401a      	ands	r2, r3
 8001f4a:	23c0      	movs	r3, #192	; 0xc0
 8001f4c:	025b      	lsls	r3, r3, #9
 8001f4e:	429a      	cmp	r2, r3
 8001f50:	d10b      	bne.n	8001f6a <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001f52:	4b58      	ldr	r3, [pc, #352]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8001f54:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f56:	2380      	movs	r3, #128	; 0x80
 8001f58:	025b      	lsls	r3, r3, #9
 8001f5a:	4013      	ands	r3, r2
 8001f5c:	d040      	beq.n	8001fe0 <HAL_RCC_OscConfig+0x5a8>
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6a1b      	ldr	r3, [r3, #32]
 8001f62:	2b01      	cmp	r3, #1
 8001f64:	d03c      	beq.n	8001fe0 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001f66:	2301      	movs	r3, #1
 8001f68:	e0e6      	b.n	8002138 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6a1b      	ldr	r3, [r3, #32]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d01b      	beq.n	8001faa <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001f72:	4b50      	ldr	r3, [pc, #320]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8001f74:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f76:	4b4f      	ldr	r3, [pc, #316]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8001f78:	2180      	movs	r1, #128	; 0x80
 8001f7a:	0249      	lsls	r1, r1, #9
 8001f7c:	430a      	orrs	r2, r1
 8001f7e:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f80:	f7fe ff4c 	bl	8000e1c <HAL_GetTick>
 8001f84:	0003      	movs	r3, r0
 8001f86:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001f88:	e008      	b.n	8001f9c <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001f8a:	f7fe ff47 	bl	8000e1c <HAL_GetTick>
 8001f8e:	0002      	movs	r2, r0
 8001f90:	69bb      	ldr	r3, [r7, #24]
 8001f92:	1ad3      	subs	r3, r2, r3
 8001f94:	2b02      	cmp	r3, #2
 8001f96:	d901      	bls.n	8001f9c <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8001f98:	2303      	movs	r3, #3
 8001f9a:	e0cd      	b.n	8002138 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001f9c:	4b45      	ldr	r3, [pc, #276]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8001f9e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001fa0:	2380      	movs	r3, #128	; 0x80
 8001fa2:	025b      	lsls	r3, r3, #9
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	d0f0      	beq.n	8001f8a <HAL_RCC_OscConfig+0x552>
 8001fa8:	e01b      	b.n	8001fe2 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001faa:	4b42      	ldr	r3, [pc, #264]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8001fac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001fae:	4b41      	ldr	r3, [pc, #260]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8001fb0:	4943      	ldr	r1, [pc, #268]	; (80020c0 <HAL_RCC_OscConfig+0x688>)
 8001fb2:	400a      	ands	r2, r1
 8001fb4:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fb6:	f7fe ff31 	bl	8000e1c <HAL_GetTick>
 8001fba:	0003      	movs	r3, r0
 8001fbc:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001fbe:	e008      	b.n	8001fd2 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001fc0:	f7fe ff2c 	bl	8000e1c <HAL_GetTick>
 8001fc4:	0002      	movs	r2, r0
 8001fc6:	69bb      	ldr	r3, [r7, #24]
 8001fc8:	1ad3      	subs	r3, r2, r3
 8001fca:	2b02      	cmp	r3, #2
 8001fcc:	d901      	bls.n	8001fd2 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8001fce:	2303      	movs	r3, #3
 8001fd0:	e0b2      	b.n	8002138 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001fd2:	4b38      	ldr	r3, [pc, #224]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8001fd4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001fd6:	2380      	movs	r3, #128	; 0x80
 8001fd8:	025b      	lsls	r3, r3, #9
 8001fda:	4013      	ands	r3, r2
 8001fdc:	d1f0      	bne.n	8001fc0 <HAL_RCC_OscConfig+0x588>
 8001fde:	e000      	b.n	8001fe2 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001fe0:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d100      	bne.n	8001fec <HAL_RCC_OscConfig+0x5b4>
 8001fea:	e0a4      	b.n	8002136 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001fec:	4b31      	ldr	r3, [pc, #196]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	220c      	movs	r2, #12
 8001ff2:	4013      	ands	r3, r2
 8001ff4:	2b08      	cmp	r3, #8
 8001ff6:	d100      	bne.n	8001ffa <HAL_RCC_OscConfig+0x5c2>
 8001ff8:	e078      	b.n	80020ec <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ffe:	2b02      	cmp	r3, #2
 8002000:	d14c      	bne.n	800209c <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002002:	4b2c      	ldr	r3, [pc, #176]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8002004:	681a      	ldr	r2, [r3, #0]
 8002006:	4b2b      	ldr	r3, [pc, #172]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8002008:	492e      	ldr	r1, [pc, #184]	; (80020c4 <HAL_RCC_OscConfig+0x68c>)
 800200a:	400a      	ands	r2, r1
 800200c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800200e:	f7fe ff05 	bl	8000e1c <HAL_GetTick>
 8002012:	0003      	movs	r3, r0
 8002014:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002016:	e008      	b.n	800202a <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002018:	f7fe ff00 	bl	8000e1c <HAL_GetTick>
 800201c:	0002      	movs	r2, r0
 800201e:	69bb      	ldr	r3, [r7, #24]
 8002020:	1ad3      	subs	r3, r2, r3
 8002022:	2b02      	cmp	r3, #2
 8002024:	d901      	bls.n	800202a <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8002026:	2303      	movs	r3, #3
 8002028:	e086      	b.n	8002138 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800202a:	4b22      	ldr	r3, [pc, #136]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 800202c:	681a      	ldr	r2, [r3, #0]
 800202e:	2380      	movs	r3, #128	; 0x80
 8002030:	049b      	lsls	r3, r3, #18
 8002032:	4013      	ands	r3, r2
 8002034:	d1f0      	bne.n	8002018 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002036:	4b1f      	ldr	r3, [pc, #124]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8002038:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800203a:	220f      	movs	r2, #15
 800203c:	4393      	bics	r3, r2
 800203e:	0019      	movs	r1, r3
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002044:	4b1b      	ldr	r3, [pc, #108]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8002046:	430a      	orrs	r2, r1
 8002048:	62da      	str	r2, [r3, #44]	; 0x2c
 800204a:	4b1a      	ldr	r3, [pc, #104]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	4a1e      	ldr	r2, [pc, #120]	; (80020c8 <HAL_RCC_OscConfig+0x690>)
 8002050:	4013      	ands	r3, r2
 8002052:	0019      	movs	r1, r3
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800205c:	431a      	orrs	r2, r3
 800205e:	4b15      	ldr	r3, [pc, #84]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8002060:	430a      	orrs	r2, r1
 8002062:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002064:	4b13      	ldr	r3, [pc, #76]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8002066:	681a      	ldr	r2, [r3, #0]
 8002068:	4b12      	ldr	r3, [pc, #72]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 800206a:	2180      	movs	r1, #128	; 0x80
 800206c:	0449      	lsls	r1, r1, #17
 800206e:	430a      	orrs	r2, r1
 8002070:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002072:	f7fe fed3 	bl	8000e1c <HAL_GetTick>
 8002076:	0003      	movs	r3, r0
 8002078:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800207a:	e008      	b.n	800208e <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800207c:	f7fe fece 	bl	8000e1c <HAL_GetTick>
 8002080:	0002      	movs	r2, r0
 8002082:	69bb      	ldr	r3, [r7, #24]
 8002084:	1ad3      	subs	r3, r2, r3
 8002086:	2b02      	cmp	r3, #2
 8002088:	d901      	bls.n	800208e <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 800208a:	2303      	movs	r3, #3
 800208c:	e054      	b.n	8002138 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800208e:	4b09      	ldr	r3, [pc, #36]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 8002090:	681a      	ldr	r2, [r3, #0]
 8002092:	2380      	movs	r3, #128	; 0x80
 8002094:	049b      	lsls	r3, r3, #18
 8002096:	4013      	ands	r3, r2
 8002098:	d0f0      	beq.n	800207c <HAL_RCC_OscConfig+0x644>
 800209a:	e04c      	b.n	8002136 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800209c:	4b05      	ldr	r3, [pc, #20]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 800209e:	681a      	ldr	r2, [r3, #0]
 80020a0:	4b04      	ldr	r3, [pc, #16]	; (80020b4 <HAL_RCC_OscConfig+0x67c>)
 80020a2:	4908      	ldr	r1, [pc, #32]	; (80020c4 <HAL_RCC_OscConfig+0x68c>)
 80020a4:	400a      	ands	r2, r1
 80020a6:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020a8:	f7fe feb8 	bl	8000e1c <HAL_GetTick>
 80020ac:	0003      	movs	r3, r0
 80020ae:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020b0:	e015      	b.n	80020de <HAL_RCC_OscConfig+0x6a6>
 80020b2:	46c0      	nop			; (mov r8, r8)
 80020b4:	40021000 	.word	0x40021000
 80020b8:	00001388 	.word	0x00001388
 80020bc:	efffffff 	.word	0xefffffff
 80020c0:	fffeffff 	.word	0xfffeffff
 80020c4:	feffffff 	.word	0xfeffffff
 80020c8:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020cc:	f7fe fea6 	bl	8000e1c <HAL_GetTick>
 80020d0:	0002      	movs	r2, r0
 80020d2:	69bb      	ldr	r3, [r7, #24]
 80020d4:	1ad3      	subs	r3, r2, r3
 80020d6:	2b02      	cmp	r3, #2
 80020d8:	d901      	bls.n	80020de <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 80020da:	2303      	movs	r3, #3
 80020dc:	e02c      	b.n	8002138 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020de:	4b18      	ldr	r3, [pc, #96]	; (8002140 <HAL_RCC_OscConfig+0x708>)
 80020e0:	681a      	ldr	r2, [r3, #0]
 80020e2:	2380      	movs	r3, #128	; 0x80
 80020e4:	049b      	lsls	r3, r3, #18
 80020e6:	4013      	ands	r3, r2
 80020e8:	d1f0      	bne.n	80020cc <HAL_RCC_OscConfig+0x694>
 80020ea:	e024      	b.n	8002136 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020f0:	2b01      	cmp	r3, #1
 80020f2:	d101      	bne.n	80020f8 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 80020f4:	2301      	movs	r3, #1
 80020f6:	e01f      	b.n	8002138 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80020f8:	4b11      	ldr	r3, [pc, #68]	; (8002140 <HAL_RCC_OscConfig+0x708>)
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80020fe:	4b10      	ldr	r3, [pc, #64]	; (8002140 <HAL_RCC_OscConfig+0x708>)
 8002100:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002102:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002104:	697a      	ldr	r2, [r7, #20]
 8002106:	23c0      	movs	r3, #192	; 0xc0
 8002108:	025b      	lsls	r3, r3, #9
 800210a:	401a      	ands	r2, r3
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002110:	429a      	cmp	r2, r3
 8002112:	d10e      	bne.n	8002132 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002114:	693b      	ldr	r3, [r7, #16]
 8002116:	220f      	movs	r2, #15
 8002118:	401a      	ands	r2, r3
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800211e:	429a      	cmp	r2, r3
 8002120:	d107      	bne.n	8002132 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002122:	697a      	ldr	r2, [r7, #20]
 8002124:	23f0      	movs	r3, #240	; 0xf0
 8002126:	039b      	lsls	r3, r3, #14
 8002128:	401a      	ands	r2, r3
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800212e:	429a      	cmp	r2, r3
 8002130:	d001      	beq.n	8002136 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8002132:	2301      	movs	r3, #1
 8002134:	e000      	b.n	8002138 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8002136:	2300      	movs	r3, #0
}
 8002138:	0018      	movs	r0, r3
 800213a:	46bd      	mov	sp, r7
 800213c:	b008      	add	sp, #32
 800213e:	bd80      	pop	{r7, pc}
 8002140:	40021000 	.word	0x40021000

08002144 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b084      	sub	sp, #16
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
 800214c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2b00      	cmp	r3, #0
 8002152:	d101      	bne.n	8002158 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002154:	2301      	movs	r3, #1
 8002156:	e0bf      	b.n	80022d8 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002158:	4b61      	ldr	r3, [pc, #388]	; (80022e0 <HAL_RCC_ClockConfig+0x19c>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	2201      	movs	r2, #1
 800215e:	4013      	ands	r3, r2
 8002160:	683a      	ldr	r2, [r7, #0]
 8002162:	429a      	cmp	r2, r3
 8002164:	d911      	bls.n	800218a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002166:	4b5e      	ldr	r3, [pc, #376]	; (80022e0 <HAL_RCC_ClockConfig+0x19c>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	2201      	movs	r2, #1
 800216c:	4393      	bics	r3, r2
 800216e:	0019      	movs	r1, r3
 8002170:	4b5b      	ldr	r3, [pc, #364]	; (80022e0 <HAL_RCC_ClockConfig+0x19c>)
 8002172:	683a      	ldr	r2, [r7, #0]
 8002174:	430a      	orrs	r2, r1
 8002176:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002178:	4b59      	ldr	r3, [pc, #356]	; (80022e0 <HAL_RCC_ClockConfig+0x19c>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	2201      	movs	r2, #1
 800217e:	4013      	ands	r3, r2
 8002180:	683a      	ldr	r2, [r7, #0]
 8002182:	429a      	cmp	r2, r3
 8002184:	d001      	beq.n	800218a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002186:	2301      	movs	r3, #1
 8002188:	e0a6      	b.n	80022d8 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	2202      	movs	r2, #2
 8002190:	4013      	ands	r3, r2
 8002192:	d015      	beq.n	80021c0 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	2204      	movs	r2, #4
 800219a:	4013      	ands	r3, r2
 800219c:	d006      	beq.n	80021ac <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800219e:	4b51      	ldr	r3, [pc, #324]	; (80022e4 <HAL_RCC_ClockConfig+0x1a0>)
 80021a0:	685a      	ldr	r2, [r3, #4]
 80021a2:	4b50      	ldr	r3, [pc, #320]	; (80022e4 <HAL_RCC_ClockConfig+0x1a0>)
 80021a4:	21e0      	movs	r1, #224	; 0xe0
 80021a6:	00c9      	lsls	r1, r1, #3
 80021a8:	430a      	orrs	r2, r1
 80021aa:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021ac:	4b4d      	ldr	r3, [pc, #308]	; (80022e4 <HAL_RCC_ClockConfig+0x1a0>)
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	22f0      	movs	r2, #240	; 0xf0
 80021b2:	4393      	bics	r3, r2
 80021b4:	0019      	movs	r1, r3
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	689a      	ldr	r2, [r3, #8]
 80021ba:	4b4a      	ldr	r3, [pc, #296]	; (80022e4 <HAL_RCC_ClockConfig+0x1a0>)
 80021bc:	430a      	orrs	r2, r1
 80021be:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	2201      	movs	r2, #1
 80021c6:	4013      	ands	r3, r2
 80021c8:	d04c      	beq.n	8002264 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	2b01      	cmp	r3, #1
 80021d0:	d107      	bne.n	80021e2 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021d2:	4b44      	ldr	r3, [pc, #272]	; (80022e4 <HAL_RCC_ClockConfig+0x1a0>)
 80021d4:	681a      	ldr	r2, [r3, #0]
 80021d6:	2380      	movs	r3, #128	; 0x80
 80021d8:	029b      	lsls	r3, r3, #10
 80021da:	4013      	ands	r3, r2
 80021dc:	d120      	bne.n	8002220 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80021de:	2301      	movs	r3, #1
 80021e0:	e07a      	b.n	80022d8 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	2b02      	cmp	r3, #2
 80021e8:	d107      	bne.n	80021fa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021ea:	4b3e      	ldr	r3, [pc, #248]	; (80022e4 <HAL_RCC_ClockConfig+0x1a0>)
 80021ec:	681a      	ldr	r2, [r3, #0]
 80021ee:	2380      	movs	r3, #128	; 0x80
 80021f0:	049b      	lsls	r3, r3, #18
 80021f2:	4013      	ands	r3, r2
 80021f4:	d114      	bne.n	8002220 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80021f6:	2301      	movs	r3, #1
 80021f8:	e06e      	b.n	80022d8 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	2b03      	cmp	r3, #3
 8002200:	d107      	bne.n	8002212 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002202:	4b38      	ldr	r3, [pc, #224]	; (80022e4 <HAL_RCC_ClockConfig+0x1a0>)
 8002204:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002206:	2380      	movs	r3, #128	; 0x80
 8002208:	025b      	lsls	r3, r3, #9
 800220a:	4013      	ands	r3, r2
 800220c:	d108      	bne.n	8002220 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800220e:	2301      	movs	r3, #1
 8002210:	e062      	b.n	80022d8 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002212:	4b34      	ldr	r3, [pc, #208]	; (80022e4 <HAL_RCC_ClockConfig+0x1a0>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	2202      	movs	r2, #2
 8002218:	4013      	ands	r3, r2
 800221a:	d101      	bne.n	8002220 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800221c:	2301      	movs	r3, #1
 800221e:	e05b      	b.n	80022d8 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002220:	4b30      	ldr	r3, [pc, #192]	; (80022e4 <HAL_RCC_ClockConfig+0x1a0>)
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	2203      	movs	r2, #3
 8002226:	4393      	bics	r3, r2
 8002228:	0019      	movs	r1, r3
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	685a      	ldr	r2, [r3, #4]
 800222e:	4b2d      	ldr	r3, [pc, #180]	; (80022e4 <HAL_RCC_ClockConfig+0x1a0>)
 8002230:	430a      	orrs	r2, r1
 8002232:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002234:	f7fe fdf2 	bl	8000e1c <HAL_GetTick>
 8002238:	0003      	movs	r3, r0
 800223a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800223c:	e009      	b.n	8002252 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800223e:	f7fe fded 	bl	8000e1c <HAL_GetTick>
 8002242:	0002      	movs	r2, r0
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	1ad3      	subs	r3, r2, r3
 8002248:	4a27      	ldr	r2, [pc, #156]	; (80022e8 <HAL_RCC_ClockConfig+0x1a4>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d901      	bls.n	8002252 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800224e:	2303      	movs	r3, #3
 8002250:	e042      	b.n	80022d8 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002252:	4b24      	ldr	r3, [pc, #144]	; (80022e4 <HAL_RCC_ClockConfig+0x1a0>)
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	220c      	movs	r2, #12
 8002258:	401a      	ands	r2, r3
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	009b      	lsls	r3, r3, #2
 8002260:	429a      	cmp	r2, r3
 8002262:	d1ec      	bne.n	800223e <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002264:	4b1e      	ldr	r3, [pc, #120]	; (80022e0 <HAL_RCC_ClockConfig+0x19c>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	2201      	movs	r2, #1
 800226a:	4013      	ands	r3, r2
 800226c:	683a      	ldr	r2, [r7, #0]
 800226e:	429a      	cmp	r2, r3
 8002270:	d211      	bcs.n	8002296 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002272:	4b1b      	ldr	r3, [pc, #108]	; (80022e0 <HAL_RCC_ClockConfig+0x19c>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	2201      	movs	r2, #1
 8002278:	4393      	bics	r3, r2
 800227a:	0019      	movs	r1, r3
 800227c:	4b18      	ldr	r3, [pc, #96]	; (80022e0 <HAL_RCC_ClockConfig+0x19c>)
 800227e:	683a      	ldr	r2, [r7, #0]
 8002280:	430a      	orrs	r2, r1
 8002282:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002284:	4b16      	ldr	r3, [pc, #88]	; (80022e0 <HAL_RCC_ClockConfig+0x19c>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	2201      	movs	r2, #1
 800228a:	4013      	ands	r3, r2
 800228c:	683a      	ldr	r2, [r7, #0]
 800228e:	429a      	cmp	r2, r3
 8002290:	d001      	beq.n	8002296 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8002292:	2301      	movs	r3, #1
 8002294:	e020      	b.n	80022d8 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	2204      	movs	r2, #4
 800229c:	4013      	ands	r3, r2
 800229e:	d009      	beq.n	80022b4 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80022a0:	4b10      	ldr	r3, [pc, #64]	; (80022e4 <HAL_RCC_ClockConfig+0x1a0>)
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	4a11      	ldr	r2, [pc, #68]	; (80022ec <HAL_RCC_ClockConfig+0x1a8>)
 80022a6:	4013      	ands	r3, r2
 80022a8:	0019      	movs	r1, r3
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	68da      	ldr	r2, [r3, #12]
 80022ae:	4b0d      	ldr	r3, [pc, #52]	; (80022e4 <HAL_RCC_ClockConfig+0x1a0>)
 80022b0:	430a      	orrs	r2, r1
 80022b2:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80022b4:	f000 f820 	bl	80022f8 <HAL_RCC_GetSysClockFreq>
 80022b8:	0001      	movs	r1, r0
 80022ba:	4b0a      	ldr	r3, [pc, #40]	; (80022e4 <HAL_RCC_ClockConfig+0x1a0>)
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	091b      	lsrs	r3, r3, #4
 80022c0:	220f      	movs	r2, #15
 80022c2:	4013      	ands	r3, r2
 80022c4:	4a0a      	ldr	r2, [pc, #40]	; (80022f0 <HAL_RCC_ClockConfig+0x1ac>)
 80022c6:	5cd3      	ldrb	r3, [r2, r3]
 80022c8:	000a      	movs	r2, r1
 80022ca:	40da      	lsrs	r2, r3
 80022cc:	4b09      	ldr	r3, [pc, #36]	; (80022f4 <HAL_RCC_ClockConfig+0x1b0>)
 80022ce:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80022d0:	2000      	movs	r0, #0
 80022d2:	f7fe fcb9 	bl	8000c48 <HAL_InitTick>
  
  return HAL_OK;
 80022d6:	2300      	movs	r3, #0
}
 80022d8:	0018      	movs	r0, r3
 80022da:	46bd      	mov	sp, r7
 80022dc:	b004      	add	sp, #16
 80022de:	bd80      	pop	{r7, pc}
 80022e0:	40022000 	.word	0x40022000
 80022e4:	40021000 	.word	0x40021000
 80022e8:	00001388 	.word	0x00001388
 80022ec:	fffff8ff 	.word	0xfffff8ff
 80022f0:	080031d4 	.word	0x080031d4
 80022f4:	20000000 	.word	0x20000000

080022f8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80022f8:	b590      	push	{r4, r7, lr}
 80022fa:	b08f      	sub	sp, #60	; 0x3c
 80022fc:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80022fe:	2314      	movs	r3, #20
 8002300:	18fb      	adds	r3, r7, r3
 8002302:	4a37      	ldr	r2, [pc, #220]	; (80023e0 <HAL_RCC_GetSysClockFreq+0xe8>)
 8002304:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002306:	c313      	stmia	r3!, {r0, r1, r4}
 8002308:	6812      	ldr	r2, [r2, #0]
 800230a:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 800230c:	1d3b      	adds	r3, r7, #4
 800230e:	4a35      	ldr	r2, [pc, #212]	; (80023e4 <HAL_RCC_GetSysClockFreq+0xec>)
 8002310:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002312:	c313      	stmia	r3!, {r0, r1, r4}
 8002314:	6812      	ldr	r2, [r2, #0]
 8002316:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002318:	2300      	movs	r3, #0
 800231a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800231c:	2300      	movs	r3, #0
 800231e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002320:	2300      	movs	r3, #0
 8002322:	637b      	str	r3, [r7, #52]	; 0x34
 8002324:	2300      	movs	r3, #0
 8002326:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8002328:	2300      	movs	r3, #0
 800232a:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 800232c:	4b2e      	ldr	r3, [pc, #184]	; (80023e8 <HAL_RCC_GetSysClockFreq+0xf0>)
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002332:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002334:	220c      	movs	r2, #12
 8002336:	4013      	ands	r3, r2
 8002338:	2b08      	cmp	r3, #8
 800233a:	d006      	beq.n	800234a <HAL_RCC_GetSysClockFreq+0x52>
 800233c:	2b0c      	cmp	r3, #12
 800233e:	d043      	beq.n	80023c8 <HAL_RCC_GetSysClockFreq+0xd0>
 8002340:	2b04      	cmp	r3, #4
 8002342:	d144      	bne.n	80023ce <HAL_RCC_GetSysClockFreq+0xd6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002344:	4b29      	ldr	r3, [pc, #164]	; (80023ec <HAL_RCC_GetSysClockFreq+0xf4>)
 8002346:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002348:	e044      	b.n	80023d4 <HAL_RCC_GetSysClockFreq+0xdc>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800234a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800234c:	0c9b      	lsrs	r3, r3, #18
 800234e:	220f      	movs	r2, #15
 8002350:	4013      	ands	r3, r2
 8002352:	2214      	movs	r2, #20
 8002354:	18ba      	adds	r2, r7, r2
 8002356:	5cd3      	ldrb	r3, [r2, r3]
 8002358:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800235a:	4b23      	ldr	r3, [pc, #140]	; (80023e8 <HAL_RCC_GetSysClockFreq+0xf0>)
 800235c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800235e:	220f      	movs	r2, #15
 8002360:	4013      	ands	r3, r2
 8002362:	1d3a      	adds	r2, r7, #4
 8002364:	5cd3      	ldrb	r3, [r2, r3]
 8002366:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002368:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800236a:	23c0      	movs	r3, #192	; 0xc0
 800236c:	025b      	lsls	r3, r3, #9
 800236e:	401a      	ands	r2, r3
 8002370:	2380      	movs	r3, #128	; 0x80
 8002372:	025b      	lsls	r3, r3, #9
 8002374:	429a      	cmp	r2, r3
 8002376:	d109      	bne.n	800238c <HAL_RCC_GetSysClockFreq+0x94>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002378:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800237a:	481c      	ldr	r0, [pc, #112]	; (80023ec <HAL_RCC_GetSysClockFreq+0xf4>)
 800237c:	f7fd fec4 	bl	8000108 <__udivsi3>
 8002380:	0003      	movs	r3, r0
 8002382:	001a      	movs	r2, r3
 8002384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002386:	4353      	muls	r3, r2
 8002388:	637b      	str	r3, [r7, #52]	; 0x34
 800238a:	e01a      	b.n	80023c2 <HAL_RCC_GetSysClockFreq+0xca>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 800238c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800238e:	23c0      	movs	r3, #192	; 0xc0
 8002390:	025b      	lsls	r3, r3, #9
 8002392:	401a      	ands	r2, r3
 8002394:	23c0      	movs	r3, #192	; 0xc0
 8002396:	025b      	lsls	r3, r3, #9
 8002398:	429a      	cmp	r2, r3
 800239a:	d109      	bne.n	80023b0 <HAL_RCC_GetSysClockFreq+0xb8>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800239c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800239e:	4814      	ldr	r0, [pc, #80]	; (80023f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80023a0:	f7fd feb2 	bl	8000108 <__udivsi3>
 80023a4:	0003      	movs	r3, r0
 80023a6:	001a      	movs	r2, r3
 80023a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023aa:	4353      	muls	r3, r2
 80023ac:	637b      	str	r3, [r7, #52]	; 0x34
 80023ae:	e008      	b.n	80023c2 <HAL_RCC_GetSysClockFreq+0xca>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80023b0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80023b2:	480e      	ldr	r0, [pc, #56]	; (80023ec <HAL_RCC_GetSysClockFreq+0xf4>)
 80023b4:	f7fd fea8 	bl	8000108 <__udivsi3>
 80023b8:	0003      	movs	r3, r0
 80023ba:	001a      	movs	r2, r3
 80023bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023be:	4353      	muls	r3, r2
 80023c0:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 80023c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80023c4:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80023c6:	e005      	b.n	80023d4 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 80023c8:	4b09      	ldr	r3, [pc, #36]	; (80023f0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80023ca:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80023cc:	e002      	b.n	80023d4 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80023ce:	4b07      	ldr	r3, [pc, #28]	; (80023ec <HAL_RCC_GetSysClockFreq+0xf4>)
 80023d0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80023d2:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80023d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80023d6:	0018      	movs	r0, r3
 80023d8:	46bd      	mov	sp, r7
 80023da:	b00f      	add	sp, #60	; 0x3c
 80023dc:	bd90      	pop	{r4, r7, pc}
 80023de:	46c0      	nop			; (mov r8, r8)
 80023e0:	080031b4 	.word	0x080031b4
 80023e4:	080031c4 	.word	0x080031c4
 80023e8:	40021000 	.word	0x40021000
 80023ec:	007a1200 	.word	0x007a1200
 80023f0:	02dc6c00 	.word	0x02dc6c00

080023f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80023f8:	4b02      	ldr	r3, [pc, #8]	; (8002404 <HAL_RCC_GetHCLKFreq+0x10>)
 80023fa:	681b      	ldr	r3, [r3, #0]
}
 80023fc:	0018      	movs	r0, r3
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}
 8002402:	46c0      	nop			; (mov r8, r8)
 8002404:	20000000 	.word	0x20000000

08002408 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 800240c:	f7ff fff2 	bl	80023f4 <HAL_RCC_GetHCLKFreq>
 8002410:	0001      	movs	r1, r0
 8002412:	4b06      	ldr	r3, [pc, #24]	; (800242c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	0a1b      	lsrs	r3, r3, #8
 8002418:	2207      	movs	r2, #7
 800241a:	4013      	ands	r3, r2
 800241c:	4a04      	ldr	r2, [pc, #16]	; (8002430 <HAL_RCC_GetPCLK1Freq+0x28>)
 800241e:	5cd3      	ldrb	r3, [r2, r3]
 8002420:	40d9      	lsrs	r1, r3
 8002422:	000b      	movs	r3, r1
}    
 8002424:	0018      	movs	r0, r3
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}
 800242a:	46c0      	nop			; (mov r8, r8)
 800242c:	40021000 	.word	0x40021000
 8002430:	080031e4 	.word	0x080031e4

08002434 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b082      	sub	sp, #8
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
 800243c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2207      	movs	r2, #7
 8002442:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002444:	4b0e      	ldr	r3, [pc, #56]	; (8002480 <HAL_RCC_GetClockConfig+0x4c>)
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	2203      	movs	r2, #3
 800244a:	401a      	ands	r2, r3
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8002450:	4b0b      	ldr	r3, [pc, #44]	; (8002480 <HAL_RCC_GetClockConfig+0x4c>)
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	22f0      	movs	r2, #240	; 0xf0
 8002456:	401a      	ands	r2, r3
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);   
 800245c:	4b08      	ldr	r3, [pc, #32]	; (8002480 <HAL_RCC_GetClockConfig+0x4c>)
 800245e:	685a      	ldr	r2, [r3, #4]
 8002460:	23e0      	movs	r3, #224	; 0xe0
 8002462:	00db      	lsls	r3, r3, #3
 8002464:	401a      	ands	r2, r3
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	60da      	str	r2, [r3, #12]
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = __HAL_FLASH_GET_LATENCY(); 
 800246a:	4b06      	ldr	r3, [pc, #24]	; (8002484 <HAL_RCC_GetClockConfig+0x50>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	2201      	movs	r2, #1
 8002470:	401a      	ands	r2, r3
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	601a      	str	r2, [r3, #0]
}
 8002476:	46c0      	nop			; (mov r8, r8)
 8002478:	46bd      	mov	sp, r7
 800247a:	b002      	add	sp, #8
 800247c:	bd80      	pop	{r7, pc}
 800247e:	46c0      	nop			; (mov r8, r8)
 8002480:	40021000 	.word	0x40021000
 8002484:	40022000 	.word	0x40022000

08002488 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b086      	sub	sp, #24
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002490:	2300      	movs	r3, #0
 8002492:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8002494:	2300      	movs	r3, #0
 8002496:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681a      	ldr	r2, [r3, #0]
 800249c:	2380      	movs	r3, #128	; 0x80
 800249e:	025b      	lsls	r3, r3, #9
 80024a0:	4013      	ands	r3, r2
 80024a2:	d100      	bne.n	80024a6 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80024a4:	e08f      	b.n	80025c6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80024a6:	2317      	movs	r3, #23
 80024a8:	18fb      	adds	r3, r7, r3
 80024aa:	2200      	movs	r2, #0
 80024ac:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024ae:	4b67      	ldr	r3, [pc, #412]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80024b0:	69da      	ldr	r2, [r3, #28]
 80024b2:	2380      	movs	r3, #128	; 0x80
 80024b4:	055b      	lsls	r3, r3, #21
 80024b6:	4013      	ands	r3, r2
 80024b8:	d111      	bne.n	80024de <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80024ba:	4b64      	ldr	r3, [pc, #400]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80024bc:	69da      	ldr	r2, [r3, #28]
 80024be:	4b63      	ldr	r3, [pc, #396]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80024c0:	2180      	movs	r1, #128	; 0x80
 80024c2:	0549      	lsls	r1, r1, #21
 80024c4:	430a      	orrs	r2, r1
 80024c6:	61da      	str	r2, [r3, #28]
 80024c8:	4b60      	ldr	r3, [pc, #384]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80024ca:	69da      	ldr	r2, [r3, #28]
 80024cc:	2380      	movs	r3, #128	; 0x80
 80024ce:	055b      	lsls	r3, r3, #21
 80024d0:	4013      	ands	r3, r2
 80024d2:	60bb      	str	r3, [r7, #8]
 80024d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024d6:	2317      	movs	r3, #23
 80024d8:	18fb      	adds	r3, r7, r3
 80024da:	2201      	movs	r2, #1
 80024dc:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024de:	4b5c      	ldr	r3, [pc, #368]	; (8002650 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80024e0:	681a      	ldr	r2, [r3, #0]
 80024e2:	2380      	movs	r3, #128	; 0x80
 80024e4:	005b      	lsls	r3, r3, #1
 80024e6:	4013      	ands	r3, r2
 80024e8:	d11a      	bne.n	8002520 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024ea:	4b59      	ldr	r3, [pc, #356]	; (8002650 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80024ec:	681a      	ldr	r2, [r3, #0]
 80024ee:	4b58      	ldr	r3, [pc, #352]	; (8002650 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80024f0:	2180      	movs	r1, #128	; 0x80
 80024f2:	0049      	lsls	r1, r1, #1
 80024f4:	430a      	orrs	r2, r1
 80024f6:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024f8:	f7fe fc90 	bl	8000e1c <HAL_GetTick>
 80024fc:	0003      	movs	r3, r0
 80024fe:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002500:	e008      	b.n	8002514 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002502:	f7fe fc8b 	bl	8000e1c <HAL_GetTick>
 8002506:	0002      	movs	r2, r0
 8002508:	693b      	ldr	r3, [r7, #16]
 800250a:	1ad3      	subs	r3, r2, r3
 800250c:	2b64      	cmp	r3, #100	; 0x64
 800250e:	d901      	bls.n	8002514 <HAL_RCCEx_PeriphCLKConfig+0x8c>
        {
          return HAL_TIMEOUT;
 8002510:	2303      	movs	r3, #3
 8002512:	e097      	b.n	8002644 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002514:	4b4e      	ldr	r3, [pc, #312]	; (8002650 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8002516:	681a      	ldr	r2, [r3, #0]
 8002518:	2380      	movs	r3, #128	; 0x80
 800251a:	005b      	lsls	r3, r3, #1
 800251c:	4013      	ands	r3, r2
 800251e:	d0f0      	beq.n	8002502 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002520:	4b4a      	ldr	r3, [pc, #296]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002522:	6a1a      	ldr	r2, [r3, #32]
 8002524:	23c0      	movs	r3, #192	; 0xc0
 8002526:	009b      	lsls	r3, r3, #2
 8002528:	4013      	ands	r3, r2
 800252a:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d034      	beq.n	800259c <HAL_RCCEx_PeriphCLKConfig+0x114>
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	685a      	ldr	r2, [r3, #4]
 8002536:	23c0      	movs	r3, #192	; 0xc0
 8002538:	009b      	lsls	r3, r3, #2
 800253a:	4013      	ands	r3, r2
 800253c:	68fa      	ldr	r2, [r7, #12]
 800253e:	429a      	cmp	r2, r3
 8002540:	d02c      	beq.n	800259c <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002542:	4b42      	ldr	r3, [pc, #264]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002544:	6a1b      	ldr	r3, [r3, #32]
 8002546:	4a43      	ldr	r2, [pc, #268]	; (8002654 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002548:	4013      	ands	r3, r2
 800254a:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800254c:	4b3f      	ldr	r3, [pc, #252]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800254e:	6a1a      	ldr	r2, [r3, #32]
 8002550:	4b3e      	ldr	r3, [pc, #248]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002552:	2180      	movs	r1, #128	; 0x80
 8002554:	0249      	lsls	r1, r1, #9
 8002556:	430a      	orrs	r2, r1
 8002558:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800255a:	4b3c      	ldr	r3, [pc, #240]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800255c:	6a1a      	ldr	r2, [r3, #32]
 800255e:	4b3b      	ldr	r3, [pc, #236]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002560:	493d      	ldr	r1, [pc, #244]	; (8002658 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002562:	400a      	ands	r2, r1
 8002564:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002566:	4b39      	ldr	r3, [pc, #228]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002568:	68fa      	ldr	r2, [r7, #12]
 800256a:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	2201      	movs	r2, #1
 8002570:	4013      	ands	r3, r2
 8002572:	d013      	beq.n	800259c <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002574:	f7fe fc52 	bl	8000e1c <HAL_GetTick>
 8002578:	0003      	movs	r3, r0
 800257a:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800257c:	e009      	b.n	8002592 <HAL_RCCEx_PeriphCLKConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800257e:	f7fe fc4d 	bl	8000e1c <HAL_GetTick>
 8002582:	0002      	movs	r2, r0
 8002584:	693b      	ldr	r3, [r7, #16]
 8002586:	1ad3      	subs	r3, r2, r3
 8002588:	4a34      	ldr	r2, [pc, #208]	; (800265c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800258a:	4293      	cmp	r3, r2
 800258c:	d901      	bls.n	8002592 <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            return HAL_TIMEOUT;
 800258e:	2303      	movs	r3, #3
 8002590:	e058      	b.n	8002644 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002592:	4b2e      	ldr	r3, [pc, #184]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002594:	6a1b      	ldr	r3, [r3, #32]
 8002596:	2202      	movs	r2, #2
 8002598:	4013      	ands	r3, r2
 800259a:	d0f0      	beq.n	800257e <HAL_RCCEx_PeriphCLKConfig+0xf6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800259c:	4b2b      	ldr	r3, [pc, #172]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800259e:	6a1b      	ldr	r3, [r3, #32]
 80025a0:	4a2c      	ldr	r2, [pc, #176]	; (8002654 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80025a2:	4013      	ands	r3, r2
 80025a4:	0019      	movs	r1, r3
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	685a      	ldr	r2, [r3, #4]
 80025aa:	4b28      	ldr	r3, [pc, #160]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80025ac:	430a      	orrs	r2, r1
 80025ae:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80025b0:	2317      	movs	r3, #23
 80025b2:	18fb      	adds	r3, r7, r3
 80025b4:	781b      	ldrb	r3, [r3, #0]
 80025b6:	2b01      	cmp	r3, #1
 80025b8:	d105      	bne.n	80025c6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025ba:	4b24      	ldr	r3, [pc, #144]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80025bc:	69da      	ldr	r2, [r3, #28]
 80025be:	4b23      	ldr	r3, [pc, #140]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80025c0:	4927      	ldr	r1, [pc, #156]	; (8002660 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80025c2:	400a      	ands	r2, r1
 80025c4:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	2201      	movs	r2, #1
 80025cc:	4013      	ands	r3, r2
 80025ce:	d009      	beq.n	80025e4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80025d0:	4b1e      	ldr	r3, [pc, #120]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80025d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025d4:	2203      	movs	r2, #3
 80025d6:	4393      	bics	r3, r2
 80025d8:	0019      	movs	r1, r3
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	689a      	ldr	r2, [r3, #8]
 80025de:	4b1b      	ldr	r3, [pc, #108]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80025e0:	430a      	orrs	r2, r1
 80025e2:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	2220      	movs	r2, #32
 80025ea:	4013      	ands	r3, r2
 80025ec:	d009      	beq.n	8002602 <HAL_RCCEx_PeriphCLKConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80025ee:	4b17      	ldr	r3, [pc, #92]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80025f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025f2:	2210      	movs	r2, #16
 80025f4:	4393      	bics	r3, r2
 80025f6:	0019      	movs	r1, r3
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	68da      	ldr	r2, [r3, #12]
 80025fc:	4b13      	ldr	r3, [pc, #76]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80025fe:	430a      	orrs	r2, r1
 8002600:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681a      	ldr	r2, [r3, #0]
 8002606:	2380      	movs	r3, #128	; 0x80
 8002608:	029b      	lsls	r3, r3, #10
 800260a:	4013      	ands	r3, r2
 800260c:	d009      	beq.n	8002622 <HAL_RCCEx_PeriphCLKConfig+0x19a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800260e:	4b0f      	ldr	r3, [pc, #60]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002612:	2280      	movs	r2, #128	; 0x80
 8002614:	4393      	bics	r3, r2
 8002616:	0019      	movs	r1, r3
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	695a      	ldr	r2, [r3, #20]
 800261c:	4b0b      	ldr	r3, [pc, #44]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800261e:	430a      	orrs	r2, r1
 8002620:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681a      	ldr	r2, [r3, #0]
 8002626:	2380      	movs	r3, #128	; 0x80
 8002628:	00db      	lsls	r3, r3, #3
 800262a:	4013      	ands	r3, r2
 800262c:	d009      	beq.n	8002642 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800262e:	4b07      	ldr	r3, [pc, #28]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002632:	2240      	movs	r2, #64	; 0x40
 8002634:	4393      	bics	r3, r2
 8002636:	0019      	movs	r1, r3
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	691a      	ldr	r2, [r3, #16]
 800263c:	4b03      	ldr	r3, [pc, #12]	; (800264c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800263e:	430a      	orrs	r2, r1
 8002640:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002642:	2300      	movs	r3, #0
}
 8002644:	0018      	movs	r0, r3
 8002646:	46bd      	mov	sp, r7
 8002648:	b006      	add	sp, #24
 800264a:	bd80      	pop	{r7, pc}
 800264c:	40021000 	.word	0x40021000
 8002650:	40007000 	.word	0x40007000
 8002654:	fffffcff 	.word	0xfffffcff
 8002658:	fffeffff 	.word	0xfffeffff
 800265c:	00001388 	.word	0x00001388
 8002660:	efffffff 	.word	0xefffffff

08002664 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b082      	sub	sp, #8
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d101      	bne.n	8002676 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002672:	2301      	movs	r3, #1
 8002674:	e01e      	b.n	80026b4 <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	223d      	movs	r2, #61	; 0x3d
 800267a:	5c9b      	ldrb	r3, [r3, r2]
 800267c:	b2db      	uxtb	r3, r3
 800267e:	2b00      	cmp	r3, #0
 8002680:	d107      	bne.n	8002692 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	223c      	movs	r2, #60	; 0x3c
 8002686:	2100      	movs	r1, #0
 8002688:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	0018      	movs	r0, r3
 800268e:	f000 f815 	bl	80026bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	223d      	movs	r2, #61	; 0x3d
 8002696:	2102      	movs	r1, #2
 8002698:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681a      	ldr	r2, [r3, #0]
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	3304      	adds	r3, #4
 80026a2:	0019      	movs	r1, r3
 80026a4:	0010      	movs	r0, r2
 80026a6:	f000 f969 	bl	800297c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	223d      	movs	r2, #61	; 0x3d
 80026ae:	2101      	movs	r1, #1
 80026b0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80026b2:	2300      	movs	r3, #0
}
 80026b4:	0018      	movs	r0, r3
 80026b6:	46bd      	mov	sp, r7
 80026b8:	b002      	add	sp, #8
 80026ba:	bd80      	pop	{r7, pc}

080026bc <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b082      	sub	sp, #8
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80026c4:	46c0      	nop			; (mov r8, r8)
 80026c6:	46bd      	mov	sp, r7
 80026c8:	b002      	add	sp, #8
 80026ca:	bd80      	pop	{r7, pc}

080026cc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b084      	sub	sp, #16
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	68da      	ldr	r2, [r3, #12]
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	2101      	movs	r1, #1
 80026e0:	430a      	orrs	r2, r1
 80026e2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	689b      	ldr	r3, [r3, #8]
 80026ea:	2207      	movs	r2, #7
 80026ec:	4013      	ands	r3, r2
 80026ee:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	2b06      	cmp	r3, #6
 80026f4:	d007      	beq.n	8002706 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	681a      	ldr	r2, [r3, #0]
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	2101      	movs	r1, #1
 8002702:	430a      	orrs	r2, r1
 8002704:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002706:	2300      	movs	r3, #0
}
 8002708:	0018      	movs	r0, r3
 800270a:	46bd      	mov	sp, r7
 800270c:	b004      	add	sp, #16
 800270e:	bd80      	pop	{r7, pc}

08002710 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b082      	sub	sp, #8
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	691b      	ldr	r3, [r3, #16]
 800271e:	2202      	movs	r2, #2
 8002720:	4013      	ands	r3, r2
 8002722:	2b02      	cmp	r3, #2
 8002724:	d124      	bne.n	8002770 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	68db      	ldr	r3, [r3, #12]
 800272c:	2202      	movs	r2, #2
 800272e:	4013      	ands	r3, r2
 8002730:	2b02      	cmp	r3, #2
 8002732:	d11d      	bne.n	8002770 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	2203      	movs	r2, #3
 800273a:	4252      	negs	r2, r2
 800273c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	2201      	movs	r2, #1
 8002742:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	699b      	ldr	r3, [r3, #24]
 800274a:	2203      	movs	r2, #3
 800274c:	4013      	ands	r3, r2
 800274e:	d004      	beq.n	800275a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	0018      	movs	r0, r3
 8002754:	f000 f8fa 	bl	800294c <HAL_TIM_IC_CaptureCallback>
 8002758:	e007      	b.n	800276a <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	0018      	movs	r0, r3
 800275e:	f000 f8ed 	bl	800293c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	0018      	movs	r0, r3
 8002766:	f000 f8f9 	bl	800295c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2200      	movs	r2, #0
 800276e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	691b      	ldr	r3, [r3, #16]
 8002776:	2204      	movs	r2, #4
 8002778:	4013      	ands	r3, r2
 800277a:	2b04      	cmp	r3, #4
 800277c:	d125      	bne.n	80027ca <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	68db      	ldr	r3, [r3, #12]
 8002784:	2204      	movs	r2, #4
 8002786:	4013      	ands	r3, r2
 8002788:	2b04      	cmp	r3, #4
 800278a:	d11e      	bne.n	80027ca <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	2205      	movs	r2, #5
 8002792:	4252      	negs	r2, r2
 8002794:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2202      	movs	r2, #2
 800279a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	699a      	ldr	r2, [r3, #24]
 80027a2:	23c0      	movs	r3, #192	; 0xc0
 80027a4:	009b      	lsls	r3, r3, #2
 80027a6:	4013      	ands	r3, r2
 80027a8:	d004      	beq.n	80027b4 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	0018      	movs	r0, r3
 80027ae:	f000 f8cd 	bl	800294c <HAL_TIM_IC_CaptureCallback>
 80027b2:	e007      	b.n	80027c4 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	0018      	movs	r0, r3
 80027b8:	f000 f8c0 	bl	800293c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	0018      	movs	r0, r3
 80027c0:	f000 f8cc 	bl	800295c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2200      	movs	r2, #0
 80027c8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	691b      	ldr	r3, [r3, #16]
 80027d0:	2208      	movs	r2, #8
 80027d2:	4013      	ands	r3, r2
 80027d4:	2b08      	cmp	r3, #8
 80027d6:	d124      	bne.n	8002822 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	68db      	ldr	r3, [r3, #12]
 80027de:	2208      	movs	r2, #8
 80027e0:	4013      	ands	r3, r2
 80027e2:	2b08      	cmp	r3, #8
 80027e4:	d11d      	bne.n	8002822 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	2209      	movs	r2, #9
 80027ec:	4252      	negs	r2, r2
 80027ee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2204      	movs	r2, #4
 80027f4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	69db      	ldr	r3, [r3, #28]
 80027fc:	2203      	movs	r2, #3
 80027fe:	4013      	ands	r3, r2
 8002800:	d004      	beq.n	800280c <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	0018      	movs	r0, r3
 8002806:	f000 f8a1 	bl	800294c <HAL_TIM_IC_CaptureCallback>
 800280a:	e007      	b.n	800281c <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	0018      	movs	r0, r3
 8002810:	f000 f894 	bl	800293c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	0018      	movs	r0, r3
 8002818:	f000 f8a0 	bl	800295c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2200      	movs	r2, #0
 8002820:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	691b      	ldr	r3, [r3, #16]
 8002828:	2210      	movs	r2, #16
 800282a:	4013      	ands	r3, r2
 800282c:	2b10      	cmp	r3, #16
 800282e:	d125      	bne.n	800287c <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	68db      	ldr	r3, [r3, #12]
 8002836:	2210      	movs	r2, #16
 8002838:	4013      	ands	r3, r2
 800283a:	2b10      	cmp	r3, #16
 800283c:	d11e      	bne.n	800287c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	2211      	movs	r2, #17
 8002844:	4252      	negs	r2, r2
 8002846:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2208      	movs	r2, #8
 800284c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	69da      	ldr	r2, [r3, #28]
 8002854:	23c0      	movs	r3, #192	; 0xc0
 8002856:	009b      	lsls	r3, r3, #2
 8002858:	4013      	ands	r3, r2
 800285a:	d004      	beq.n	8002866 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	0018      	movs	r0, r3
 8002860:	f000 f874 	bl	800294c <HAL_TIM_IC_CaptureCallback>
 8002864:	e007      	b.n	8002876 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	0018      	movs	r0, r3
 800286a:	f000 f867 	bl	800293c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	0018      	movs	r0, r3
 8002872:	f000 f873 	bl	800295c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2200      	movs	r2, #0
 800287a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	691b      	ldr	r3, [r3, #16]
 8002882:	2201      	movs	r2, #1
 8002884:	4013      	ands	r3, r2
 8002886:	2b01      	cmp	r3, #1
 8002888:	d10f      	bne.n	80028aa <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	68db      	ldr	r3, [r3, #12]
 8002890:	2201      	movs	r2, #1
 8002892:	4013      	ands	r3, r2
 8002894:	2b01      	cmp	r3, #1
 8002896:	d108      	bne.n	80028aa <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	2202      	movs	r2, #2
 800289e:	4252      	negs	r2, r2
 80028a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	0018      	movs	r0, r3
 80028a6:	f7fd ff49 	bl	800073c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	691b      	ldr	r3, [r3, #16]
 80028b0:	2280      	movs	r2, #128	; 0x80
 80028b2:	4013      	ands	r3, r2
 80028b4:	2b80      	cmp	r3, #128	; 0x80
 80028b6:	d10f      	bne.n	80028d8 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	68db      	ldr	r3, [r3, #12]
 80028be:	2280      	movs	r2, #128	; 0x80
 80028c0:	4013      	ands	r3, r2
 80028c2:	2b80      	cmp	r3, #128	; 0x80
 80028c4:	d108      	bne.n	80028d8 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	2281      	movs	r2, #129	; 0x81
 80028cc:	4252      	negs	r2, r2
 80028ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	0018      	movs	r0, r3
 80028d4:	f000 f8d0 	bl	8002a78 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	691b      	ldr	r3, [r3, #16]
 80028de:	2240      	movs	r2, #64	; 0x40
 80028e0:	4013      	ands	r3, r2
 80028e2:	2b40      	cmp	r3, #64	; 0x40
 80028e4:	d10f      	bne.n	8002906 <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	68db      	ldr	r3, [r3, #12]
 80028ec:	2240      	movs	r2, #64	; 0x40
 80028ee:	4013      	ands	r3, r2
 80028f0:	2b40      	cmp	r3, #64	; 0x40
 80028f2:	d108      	bne.n	8002906 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	2241      	movs	r2, #65	; 0x41
 80028fa:	4252      	negs	r2, r2
 80028fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	0018      	movs	r0, r3
 8002902:	f000 f833 	bl	800296c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	691b      	ldr	r3, [r3, #16]
 800290c:	2220      	movs	r2, #32
 800290e:	4013      	ands	r3, r2
 8002910:	2b20      	cmp	r3, #32
 8002912:	d10f      	bne.n	8002934 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	68db      	ldr	r3, [r3, #12]
 800291a:	2220      	movs	r2, #32
 800291c:	4013      	ands	r3, r2
 800291e:	2b20      	cmp	r3, #32
 8002920:	d108      	bne.n	8002934 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	2221      	movs	r2, #33	; 0x21
 8002928:	4252      	negs	r2, r2
 800292a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	0018      	movs	r0, r3
 8002930:	f000 f89a 	bl	8002a68 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002934:	46c0      	nop			; (mov r8, r8)
 8002936:	46bd      	mov	sp, r7
 8002938:	b002      	add	sp, #8
 800293a:	bd80      	pop	{r7, pc}

0800293c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b082      	sub	sp, #8
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002944:	46c0      	nop			; (mov r8, r8)
 8002946:	46bd      	mov	sp, r7
 8002948:	b002      	add	sp, #8
 800294a:	bd80      	pop	{r7, pc}

0800294c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b082      	sub	sp, #8
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002954:	46c0      	nop			; (mov r8, r8)
 8002956:	46bd      	mov	sp, r7
 8002958:	b002      	add	sp, #8
 800295a:	bd80      	pop	{r7, pc}

0800295c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b082      	sub	sp, #8
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002964:	46c0      	nop			; (mov r8, r8)
 8002966:	46bd      	mov	sp, r7
 8002968:	b002      	add	sp, #8
 800296a:	bd80      	pop	{r7, pc}

0800296c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b082      	sub	sp, #8
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002974:	46c0      	nop			; (mov r8, r8)
 8002976:	46bd      	mov	sp, r7
 8002978:	b002      	add	sp, #8
 800297a:	bd80      	pop	{r7, pc}

0800297c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b084      	sub	sp, #16
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
 8002984:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	4a30      	ldr	r2, [pc, #192]	; (8002a50 <TIM_Base_SetConfig+0xd4>)
 8002990:	4293      	cmp	r3, r2
 8002992:	d008      	beq.n	80029a6 <TIM_Base_SetConfig+0x2a>
 8002994:	687a      	ldr	r2, [r7, #4]
 8002996:	2380      	movs	r3, #128	; 0x80
 8002998:	05db      	lsls	r3, r3, #23
 800299a:	429a      	cmp	r2, r3
 800299c:	d003      	beq.n	80029a6 <TIM_Base_SetConfig+0x2a>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	4a2c      	ldr	r2, [pc, #176]	; (8002a54 <TIM_Base_SetConfig+0xd8>)
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d108      	bne.n	80029b8 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	2270      	movs	r2, #112	; 0x70
 80029aa:	4393      	bics	r3, r2
 80029ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	68fa      	ldr	r2, [r7, #12]
 80029b4:	4313      	orrs	r3, r2
 80029b6:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	4a25      	ldr	r2, [pc, #148]	; (8002a50 <TIM_Base_SetConfig+0xd4>)
 80029bc:	4293      	cmp	r3, r2
 80029be:	d014      	beq.n	80029ea <TIM_Base_SetConfig+0x6e>
 80029c0:	687a      	ldr	r2, [r7, #4]
 80029c2:	2380      	movs	r3, #128	; 0x80
 80029c4:	05db      	lsls	r3, r3, #23
 80029c6:	429a      	cmp	r2, r3
 80029c8:	d00f      	beq.n	80029ea <TIM_Base_SetConfig+0x6e>
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	4a21      	ldr	r2, [pc, #132]	; (8002a54 <TIM_Base_SetConfig+0xd8>)
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d00b      	beq.n	80029ea <TIM_Base_SetConfig+0x6e>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	4a20      	ldr	r2, [pc, #128]	; (8002a58 <TIM_Base_SetConfig+0xdc>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d007      	beq.n	80029ea <TIM_Base_SetConfig+0x6e>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	4a1f      	ldr	r2, [pc, #124]	; (8002a5c <TIM_Base_SetConfig+0xe0>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d003      	beq.n	80029ea <TIM_Base_SetConfig+0x6e>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	4a1e      	ldr	r2, [pc, #120]	; (8002a60 <TIM_Base_SetConfig+0xe4>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d108      	bne.n	80029fc <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	4a1d      	ldr	r2, [pc, #116]	; (8002a64 <TIM_Base_SetConfig+0xe8>)
 80029ee:	4013      	ands	r3, r2
 80029f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	68db      	ldr	r3, [r3, #12]
 80029f6:	68fa      	ldr	r2, [r7, #12]
 80029f8:	4313      	orrs	r3, r2
 80029fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	2280      	movs	r2, #128	; 0x80
 8002a00:	4393      	bics	r3, r2
 8002a02:	001a      	movs	r2, r3
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	695b      	ldr	r3, [r3, #20]
 8002a08:	4313      	orrs	r3, r2
 8002a0a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	68fa      	ldr	r2, [r7, #12]
 8002a10:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	689a      	ldr	r2, [r3, #8]
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	681a      	ldr	r2, [r3, #0]
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	4a0a      	ldr	r2, [pc, #40]	; (8002a50 <TIM_Base_SetConfig+0xd4>)
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d007      	beq.n	8002a3a <TIM_Base_SetConfig+0xbe>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	4a0b      	ldr	r2, [pc, #44]	; (8002a5c <TIM_Base_SetConfig+0xe0>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d003      	beq.n	8002a3a <TIM_Base_SetConfig+0xbe>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	4a0a      	ldr	r2, [pc, #40]	; (8002a60 <TIM_Base_SetConfig+0xe4>)
 8002a36:	4293      	cmp	r3, r2
 8002a38:	d103      	bne.n	8002a42 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	691a      	ldr	r2, [r3, #16]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2201      	movs	r2, #1
 8002a46:	615a      	str	r2, [r3, #20]
}
 8002a48:	46c0      	nop			; (mov r8, r8)
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	b004      	add	sp, #16
 8002a4e:	bd80      	pop	{r7, pc}
 8002a50:	40012c00 	.word	0x40012c00
 8002a54:	40000400 	.word	0x40000400
 8002a58:	40002000 	.word	0x40002000
 8002a5c:	40014400 	.word	0x40014400
 8002a60:	40014800 	.word	0x40014800
 8002a64:	fffffcff 	.word	0xfffffcff

08002a68 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b082      	sub	sp, #8
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002a70:	46c0      	nop			; (mov r8, r8)
 8002a72:	46bd      	mov	sp, r7
 8002a74:	b002      	add	sp, #8
 8002a76:	bd80      	pop	{r7, pc}

08002a78 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b082      	sub	sp, #8
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002a80:	46c0      	nop			; (mov r8, r8)
 8002a82:	46bd      	mov	sp, r7
 8002a84:	b002      	add	sp, #8
 8002a86:	bd80      	pop	{r7, pc}

08002a88 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b082      	sub	sp, #8
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d101      	bne.n	8002a9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002a96:	2301      	movs	r3, #1
 8002a98:	e044      	b.n	8002b24 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d107      	bne.n	8002ab2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2270      	movs	r2, #112	; 0x70
 8002aa6:	2100      	movs	r1, #0
 8002aa8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	0018      	movs	r0, r3
 8002aae:	f7fe f87d 	bl	8000bac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2224      	movs	r2, #36	; 0x24
 8002ab6:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	681a      	ldr	r2, [r3, #0]
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	2101      	movs	r1, #1
 8002ac4:	438a      	bics	r2, r1
 8002ac6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	0018      	movs	r0, r3
 8002acc:	f000 f830 	bl	8002b30 <UART_SetConfig>
 8002ad0:	0003      	movs	r3, r0
 8002ad2:	2b01      	cmp	r3, #1
 8002ad4:	d101      	bne.n	8002ada <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	e024      	b.n	8002b24 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d003      	beq.n	8002aea <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	0018      	movs	r0, r3
 8002ae6:	f000 f9a9 	bl	8002e3c <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	685a      	ldr	r2, [r3, #4]
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	490d      	ldr	r1, [pc, #52]	; (8002b2c <HAL_UART_Init+0xa4>)
 8002af6:	400a      	ands	r2, r1
 8002af8:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	689a      	ldr	r2, [r3, #8]
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	212a      	movs	r1, #42	; 0x2a
 8002b06:	438a      	bics	r2, r1
 8002b08:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	681a      	ldr	r2, [r3, #0]
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	2101      	movs	r1, #1
 8002b16:	430a      	orrs	r2, r1
 8002b18:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	0018      	movs	r0, r3
 8002b1e:	f000 fa41 	bl	8002fa4 <UART_CheckIdleState>
 8002b22:	0003      	movs	r3, r0
}
 8002b24:	0018      	movs	r0, r3
 8002b26:	46bd      	mov	sp, r7
 8002b28:	b002      	add	sp, #8
 8002b2a:	bd80      	pop	{r7, pc}
 8002b2c:	ffffb7ff 	.word	0xffffb7ff

08002b30 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b088      	sub	sp, #32
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002b3c:	2317      	movs	r3, #23
 8002b3e:	18fb      	adds	r3, r7, r3
 8002b40:	2200      	movs	r2, #0
 8002b42:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	689a      	ldr	r2, [r3, #8]
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	691b      	ldr	r3, [r3, #16]
 8002b4c:	431a      	orrs	r2, r3
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	695b      	ldr	r3, [r3, #20]
 8002b52:	431a      	orrs	r2, r3
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	69db      	ldr	r3, [r3, #28]
 8002b58:	4313      	orrs	r3, r2
 8002b5a:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	4aad      	ldr	r2, [pc, #692]	; (8002e18 <UART_SetConfig+0x2e8>)
 8002b64:	4013      	ands	r3, r2
 8002b66:	0019      	movs	r1, r3
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	693a      	ldr	r2, [r7, #16]
 8002b6e:	430a      	orrs	r2, r1
 8002b70:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	4aa8      	ldr	r2, [pc, #672]	; (8002e1c <UART_SetConfig+0x2ec>)
 8002b7a:	4013      	ands	r3, r2
 8002b7c:	0019      	movs	r1, r3
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	68da      	ldr	r2, [r3, #12]
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	430a      	orrs	r2, r1
 8002b88:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	699b      	ldr	r3, [r3, #24]
 8002b8e:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6a1b      	ldr	r3, [r3, #32]
 8002b94:	693a      	ldr	r2, [r7, #16]
 8002b96:	4313      	orrs	r3, r2
 8002b98:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	689b      	ldr	r3, [r3, #8]
 8002ba0:	4a9f      	ldr	r2, [pc, #636]	; (8002e20 <UART_SetConfig+0x2f0>)
 8002ba2:	4013      	ands	r3, r2
 8002ba4:	0019      	movs	r1, r3
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	693a      	ldr	r2, [r7, #16]
 8002bac:	430a      	orrs	r2, r1
 8002bae:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4a9b      	ldr	r2, [pc, #620]	; (8002e24 <UART_SetConfig+0x2f4>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d125      	bne.n	8002c06 <UART_SetConfig+0xd6>
 8002bba:	4b9b      	ldr	r3, [pc, #620]	; (8002e28 <UART_SetConfig+0x2f8>)
 8002bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bbe:	2203      	movs	r2, #3
 8002bc0:	4013      	ands	r3, r2
 8002bc2:	2b01      	cmp	r3, #1
 8002bc4:	d00f      	beq.n	8002be6 <UART_SetConfig+0xb6>
 8002bc6:	d304      	bcc.n	8002bd2 <UART_SetConfig+0xa2>
 8002bc8:	2b02      	cmp	r3, #2
 8002bca:	d011      	beq.n	8002bf0 <UART_SetConfig+0xc0>
 8002bcc:	2b03      	cmp	r3, #3
 8002bce:	d005      	beq.n	8002bdc <UART_SetConfig+0xac>
 8002bd0:	e013      	b.n	8002bfa <UART_SetConfig+0xca>
 8002bd2:	231f      	movs	r3, #31
 8002bd4:	18fb      	adds	r3, r7, r3
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	701a      	strb	r2, [r3, #0]
 8002bda:	e022      	b.n	8002c22 <UART_SetConfig+0xf2>
 8002bdc:	231f      	movs	r3, #31
 8002bde:	18fb      	adds	r3, r7, r3
 8002be0:	2202      	movs	r2, #2
 8002be2:	701a      	strb	r2, [r3, #0]
 8002be4:	e01d      	b.n	8002c22 <UART_SetConfig+0xf2>
 8002be6:	231f      	movs	r3, #31
 8002be8:	18fb      	adds	r3, r7, r3
 8002bea:	2204      	movs	r2, #4
 8002bec:	701a      	strb	r2, [r3, #0]
 8002bee:	e018      	b.n	8002c22 <UART_SetConfig+0xf2>
 8002bf0:	231f      	movs	r3, #31
 8002bf2:	18fb      	adds	r3, r7, r3
 8002bf4:	2208      	movs	r2, #8
 8002bf6:	701a      	strb	r2, [r3, #0]
 8002bf8:	e013      	b.n	8002c22 <UART_SetConfig+0xf2>
 8002bfa:	231f      	movs	r3, #31
 8002bfc:	18fb      	adds	r3, r7, r3
 8002bfe:	2210      	movs	r2, #16
 8002c00:	701a      	strb	r2, [r3, #0]
 8002c02:	46c0      	nop			; (mov r8, r8)
 8002c04:	e00d      	b.n	8002c22 <UART_SetConfig+0xf2>
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	4a88      	ldr	r2, [pc, #544]	; (8002e2c <UART_SetConfig+0x2fc>)
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d104      	bne.n	8002c1a <UART_SetConfig+0xea>
 8002c10:	231f      	movs	r3, #31
 8002c12:	18fb      	adds	r3, r7, r3
 8002c14:	2200      	movs	r2, #0
 8002c16:	701a      	strb	r2, [r3, #0]
 8002c18:	e003      	b.n	8002c22 <UART_SetConfig+0xf2>
 8002c1a:	231f      	movs	r3, #31
 8002c1c:	18fb      	adds	r3, r7, r3
 8002c1e:	2210      	movs	r2, #16
 8002c20:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	69da      	ldr	r2, [r3, #28]
 8002c26:	2380      	movs	r3, #128	; 0x80
 8002c28:	021b      	lsls	r3, r3, #8
 8002c2a:	429a      	cmp	r2, r3
 8002c2c:	d000      	beq.n	8002c30 <UART_SetConfig+0x100>
 8002c2e:	e07d      	b.n	8002d2c <UART_SetConfig+0x1fc>
  {
    switch (clocksource)
 8002c30:	231f      	movs	r3, #31
 8002c32:	18fb      	adds	r3, r7, r3
 8002c34:	781b      	ldrb	r3, [r3, #0]
 8002c36:	2b02      	cmp	r3, #2
 8002c38:	d01c      	beq.n	8002c74 <UART_SetConfig+0x144>
 8002c3a:	dc02      	bgt.n	8002c42 <UART_SetConfig+0x112>
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d005      	beq.n	8002c4c <UART_SetConfig+0x11c>
 8002c40:	e04b      	b.n	8002cda <UART_SetConfig+0x1aa>
 8002c42:	2b04      	cmp	r3, #4
 8002c44:	d025      	beq.n	8002c92 <UART_SetConfig+0x162>
 8002c46:	2b08      	cmp	r3, #8
 8002c48:	d037      	beq.n	8002cba <UART_SetConfig+0x18a>
 8002c4a:	e046      	b.n	8002cda <UART_SetConfig+0x1aa>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002c4c:	f7ff fbdc 	bl	8002408 <HAL_RCC_GetPCLK1Freq>
 8002c50:	0003      	movs	r3, r0
 8002c52:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	005a      	lsls	r2, r3, #1
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	685b      	ldr	r3, [r3, #4]
 8002c5c:	085b      	lsrs	r3, r3, #1
 8002c5e:	18d2      	adds	r2, r2, r3
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	685b      	ldr	r3, [r3, #4]
 8002c64:	0019      	movs	r1, r3
 8002c66:	0010      	movs	r0, r2
 8002c68:	f7fd fa4e 	bl	8000108 <__udivsi3>
 8002c6c:	0003      	movs	r3, r0
 8002c6e:	b29b      	uxth	r3, r3
 8002c70:	61bb      	str	r3, [r7, #24]
        break;
 8002c72:	e037      	b.n	8002ce4 <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	085b      	lsrs	r3, r3, #1
 8002c7a:	4a6d      	ldr	r2, [pc, #436]	; (8002e30 <UART_SetConfig+0x300>)
 8002c7c:	189a      	adds	r2, r3, r2
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	0019      	movs	r1, r3
 8002c84:	0010      	movs	r0, r2
 8002c86:	f7fd fa3f 	bl	8000108 <__udivsi3>
 8002c8a:	0003      	movs	r3, r0
 8002c8c:	b29b      	uxth	r3, r3
 8002c8e:	61bb      	str	r3, [r7, #24]
        break;
 8002c90:	e028      	b.n	8002ce4 <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002c92:	f7ff fb31 	bl	80022f8 <HAL_RCC_GetSysClockFreq>
 8002c96:	0003      	movs	r3, r0
 8002c98:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	005a      	lsls	r2, r3, #1
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	085b      	lsrs	r3, r3, #1
 8002ca4:	18d2      	adds	r2, r2, r3
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	0019      	movs	r1, r3
 8002cac:	0010      	movs	r0, r2
 8002cae:	f7fd fa2b 	bl	8000108 <__udivsi3>
 8002cb2:	0003      	movs	r3, r0
 8002cb4:	b29b      	uxth	r3, r3
 8002cb6:	61bb      	str	r3, [r7, #24]
        break;
 8002cb8:	e014      	b.n	8002ce4 <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	085b      	lsrs	r3, r3, #1
 8002cc0:	2280      	movs	r2, #128	; 0x80
 8002cc2:	0252      	lsls	r2, r2, #9
 8002cc4:	189a      	adds	r2, r3, r2
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	685b      	ldr	r3, [r3, #4]
 8002cca:	0019      	movs	r1, r3
 8002ccc:	0010      	movs	r0, r2
 8002cce:	f7fd fa1b 	bl	8000108 <__udivsi3>
 8002cd2:	0003      	movs	r3, r0
 8002cd4:	b29b      	uxth	r3, r3
 8002cd6:	61bb      	str	r3, [r7, #24]
        break;
 8002cd8:	e004      	b.n	8002ce4 <UART_SetConfig+0x1b4>
      default:
        ret = HAL_ERROR;
 8002cda:	2317      	movs	r3, #23
 8002cdc:	18fb      	adds	r3, r7, r3
 8002cde:	2201      	movs	r2, #1
 8002ce0:	701a      	strb	r2, [r3, #0]
        break;
 8002ce2:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002ce4:	69bb      	ldr	r3, [r7, #24]
 8002ce6:	2b0f      	cmp	r3, #15
 8002ce8:	d91b      	bls.n	8002d22 <UART_SetConfig+0x1f2>
 8002cea:	69bb      	ldr	r3, [r7, #24]
 8002cec:	4a51      	ldr	r2, [pc, #324]	; (8002e34 <UART_SetConfig+0x304>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d817      	bhi.n	8002d22 <UART_SetConfig+0x1f2>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002cf2:	69bb      	ldr	r3, [r7, #24]
 8002cf4:	b29a      	uxth	r2, r3
 8002cf6:	200a      	movs	r0, #10
 8002cf8:	183b      	adds	r3, r7, r0
 8002cfa:	210f      	movs	r1, #15
 8002cfc:	438a      	bics	r2, r1
 8002cfe:	801a      	strh	r2, [r3, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002d00:	69bb      	ldr	r3, [r7, #24]
 8002d02:	085b      	lsrs	r3, r3, #1
 8002d04:	b29b      	uxth	r3, r3
 8002d06:	2207      	movs	r2, #7
 8002d08:	4013      	ands	r3, r2
 8002d0a:	b299      	uxth	r1, r3
 8002d0c:	183b      	adds	r3, r7, r0
 8002d0e:	183a      	adds	r2, r7, r0
 8002d10:	8812      	ldrh	r2, [r2, #0]
 8002d12:	430a      	orrs	r2, r1
 8002d14:	801a      	strh	r2, [r3, #0]
      huart->Instance->BRR = brrtemp;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	183a      	adds	r2, r7, r0
 8002d1c:	8812      	ldrh	r2, [r2, #0]
 8002d1e:	60da      	str	r2, [r3, #12]
 8002d20:	e06c      	b.n	8002dfc <UART_SetConfig+0x2cc>
    }
    else
    {
      ret = HAL_ERROR;
 8002d22:	2317      	movs	r3, #23
 8002d24:	18fb      	adds	r3, r7, r3
 8002d26:	2201      	movs	r2, #1
 8002d28:	701a      	strb	r2, [r3, #0]
 8002d2a:	e067      	b.n	8002dfc <UART_SetConfig+0x2cc>
    }
  }
  else
  {
    switch (clocksource)
 8002d2c:	231f      	movs	r3, #31
 8002d2e:	18fb      	adds	r3, r7, r3
 8002d30:	781b      	ldrb	r3, [r3, #0]
 8002d32:	2b02      	cmp	r3, #2
 8002d34:	d01b      	beq.n	8002d6e <UART_SetConfig+0x23e>
 8002d36:	dc02      	bgt.n	8002d3e <UART_SetConfig+0x20e>
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d005      	beq.n	8002d48 <UART_SetConfig+0x218>
 8002d3c:	e049      	b.n	8002dd2 <UART_SetConfig+0x2a2>
 8002d3e:	2b04      	cmp	r3, #4
 8002d40:	d024      	beq.n	8002d8c <UART_SetConfig+0x25c>
 8002d42:	2b08      	cmp	r3, #8
 8002d44:	d035      	beq.n	8002db2 <UART_SetConfig+0x282>
 8002d46:	e044      	b.n	8002dd2 <UART_SetConfig+0x2a2>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002d48:	f7ff fb5e 	bl	8002408 <HAL_RCC_GetPCLK1Freq>
 8002d4c:	0003      	movs	r3, r0
 8002d4e:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	085a      	lsrs	r2, r3, #1
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	18d2      	adds	r2, r2, r3
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	685b      	ldr	r3, [r3, #4]
 8002d5e:	0019      	movs	r1, r3
 8002d60:	0010      	movs	r0, r2
 8002d62:	f7fd f9d1 	bl	8000108 <__udivsi3>
 8002d66:	0003      	movs	r3, r0
 8002d68:	b29b      	uxth	r3, r3
 8002d6a:	61bb      	str	r3, [r7, #24]
        break;
 8002d6c:	e036      	b.n	8002ddc <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	685b      	ldr	r3, [r3, #4]
 8002d72:	085b      	lsrs	r3, r3, #1
 8002d74:	4a30      	ldr	r2, [pc, #192]	; (8002e38 <UART_SetConfig+0x308>)
 8002d76:	189a      	adds	r2, r3, r2
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	0019      	movs	r1, r3
 8002d7e:	0010      	movs	r0, r2
 8002d80:	f7fd f9c2 	bl	8000108 <__udivsi3>
 8002d84:	0003      	movs	r3, r0
 8002d86:	b29b      	uxth	r3, r3
 8002d88:	61bb      	str	r3, [r7, #24]
        break;
 8002d8a:	e027      	b.n	8002ddc <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002d8c:	f7ff fab4 	bl	80022f8 <HAL_RCC_GetSysClockFreq>
 8002d90:	0003      	movs	r3, r0
 8002d92:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	085a      	lsrs	r2, r3, #1
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	18d2      	adds	r2, r2, r3
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	0019      	movs	r1, r3
 8002da4:	0010      	movs	r0, r2
 8002da6:	f7fd f9af 	bl	8000108 <__udivsi3>
 8002daa:	0003      	movs	r3, r0
 8002dac:	b29b      	uxth	r3, r3
 8002dae:	61bb      	str	r3, [r7, #24]
        break;
 8002db0:	e014      	b.n	8002ddc <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	085b      	lsrs	r3, r3, #1
 8002db8:	2280      	movs	r2, #128	; 0x80
 8002dba:	0212      	lsls	r2, r2, #8
 8002dbc:	189a      	adds	r2, r3, r2
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	0019      	movs	r1, r3
 8002dc4:	0010      	movs	r0, r2
 8002dc6:	f7fd f99f 	bl	8000108 <__udivsi3>
 8002dca:	0003      	movs	r3, r0
 8002dcc:	b29b      	uxth	r3, r3
 8002dce:	61bb      	str	r3, [r7, #24]
        break;
 8002dd0:	e004      	b.n	8002ddc <UART_SetConfig+0x2ac>
      default:
        ret = HAL_ERROR;
 8002dd2:	2317      	movs	r3, #23
 8002dd4:	18fb      	adds	r3, r7, r3
 8002dd6:	2201      	movs	r2, #1
 8002dd8:	701a      	strb	r2, [r3, #0]
        break;
 8002dda:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002ddc:	69bb      	ldr	r3, [r7, #24]
 8002dde:	2b0f      	cmp	r3, #15
 8002de0:	d908      	bls.n	8002df4 <UART_SetConfig+0x2c4>
 8002de2:	69bb      	ldr	r3, [r7, #24]
 8002de4:	4a13      	ldr	r2, [pc, #76]	; (8002e34 <UART_SetConfig+0x304>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d804      	bhi.n	8002df4 <UART_SetConfig+0x2c4>
    {
      huart->Instance->BRR = usartdiv;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	69ba      	ldr	r2, [r7, #24]
 8002df0:	60da      	str	r2, [r3, #12]
 8002df2:	e003      	b.n	8002dfc <UART_SetConfig+0x2cc>
    }
    else
    {
      ret = HAL_ERROR;
 8002df4:	2317      	movs	r3, #23
 8002df6:	18fb      	adds	r3, r7, r3
 8002df8:	2201      	movs	r2, #1
 8002dfa:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2200      	movs	r2, #0
 8002e00:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2200      	movs	r2, #0
 8002e06:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8002e08:	2317      	movs	r3, #23
 8002e0a:	18fb      	adds	r3, r7, r3
 8002e0c:	781b      	ldrb	r3, [r3, #0]
}
 8002e0e:	0018      	movs	r0, r3
 8002e10:	46bd      	mov	sp, r7
 8002e12:	b008      	add	sp, #32
 8002e14:	bd80      	pop	{r7, pc}
 8002e16:	46c0      	nop			; (mov r8, r8)
 8002e18:	efff69f3 	.word	0xefff69f3
 8002e1c:	ffffcfff 	.word	0xffffcfff
 8002e20:	fffff4ff 	.word	0xfffff4ff
 8002e24:	40013800 	.word	0x40013800
 8002e28:	40021000 	.word	0x40021000
 8002e2c:	40004400 	.word	0x40004400
 8002e30:	00f42400 	.word	0x00f42400
 8002e34:	0000ffff 	.word	0x0000ffff
 8002e38:	007a1200 	.word	0x007a1200

08002e3c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b082      	sub	sp, #8
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e48:	2201      	movs	r2, #1
 8002e4a:	4013      	ands	r3, r2
 8002e4c:	d00b      	beq.n	8002e66 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	685b      	ldr	r3, [r3, #4]
 8002e54:	4a4a      	ldr	r2, [pc, #296]	; (8002f80 <UART_AdvFeatureConfig+0x144>)
 8002e56:	4013      	ands	r3, r2
 8002e58:	0019      	movs	r1, r3
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	430a      	orrs	r2, r1
 8002e64:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e6a:	2202      	movs	r2, #2
 8002e6c:	4013      	ands	r3, r2
 8002e6e:	d00b      	beq.n	8002e88 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	4a43      	ldr	r2, [pc, #268]	; (8002f84 <UART_AdvFeatureConfig+0x148>)
 8002e78:	4013      	ands	r3, r2
 8002e7a:	0019      	movs	r1, r3
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	430a      	orrs	r2, r1
 8002e86:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e8c:	2204      	movs	r2, #4
 8002e8e:	4013      	ands	r3, r2
 8002e90:	d00b      	beq.n	8002eaa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	4a3b      	ldr	r2, [pc, #236]	; (8002f88 <UART_AdvFeatureConfig+0x14c>)
 8002e9a:	4013      	ands	r3, r2
 8002e9c:	0019      	movs	r1, r3
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	430a      	orrs	r2, r1
 8002ea8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eae:	2208      	movs	r2, #8
 8002eb0:	4013      	ands	r3, r2
 8002eb2:	d00b      	beq.n	8002ecc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	685b      	ldr	r3, [r3, #4]
 8002eba:	4a34      	ldr	r2, [pc, #208]	; (8002f8c <UART_AdvFeatureConfig+0x150>)
 8002ebc:	4013      	ands	r3, r2
 8002ebe:	0019      	movs	r1, r3
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	430a      	orrs	r2, r1
 8002eca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ed0:	2210      	movs	r2, #16
 8002ed2:	4013      	ands	r3, r2
 8002ed4:	d00b      	beq.n	8002eee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	689b      	ldr	r3, [r3, #8]
 8002edc:	4a2c      	ldr	r2, [pc, #176]	; (8002f90 <UART_AdvFeatureConfig+0x154>)
 8002ede:	4013      	ands	r3, r2
 8002ee0:	0019      	movs	r1, r3
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	430a      	orrs	r2, r1
 8002eec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ef2:	2220      	movs	r2, #32
 8002ef4:	4013      	ands	r3, r2
 8002ef6:	d00b      	beq.n	8002f10 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	689b      	ldr	r3, [r3, #8]
 8002efe:	4a25      	ldr	r2, [pc, #148]	; (8002f94 <UART_AdvFeatureConfig+0x158>)
 8002f00:	4013      	ands	r3, r2
 8002f02:	0019      	movs	r1, r3
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	430a      	orrs	r2, r1
 8002f0e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f14:	2240      	movs	r2, #64	; 0x40
 8002f16:	4013      	ands	r3, r2
 8002f18:	d01d      	beq.n	8002f56 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	4a1d      	ldr	r2, [pc, #116]	; (8002f98 <UART_AdvFeatureConfig+0x15c>)
 8002f22:	4013      	ands	r3, r2
 8002f24:	0019      	movs	r1, r3
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	430a      	orrs	r2, r1
 8002f30:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f36:	2380      	movs	r3, #128	; 0x80
 8002f38:	035b      	lsls	r3, r3, #13
 8002f3a:	429a      	cmp	r2, r3
 8002f3c:	d10b      	bne.n	8002f56 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	4a15      	ldr	r2, [pc, #84]	; (8002f9c <UART_AdvFeatureConfig+0x160>)
 8002f46:	4013      	ands	r3, r2
 8002f48:	0019      	movs	r1, r3
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	430a      	orrs	r2, r1
 8002f54:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f5a:	2280      	movs	r2, #128	; 0x80
 8002f5c:	4013      	ands	r3, r2
 8002f5e:	d00b      	beq.n	8002f78 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	4a0e      	ldr	r2, [pc, #56]	; (8002fa0 <UART_AdvFeatureConfig+0x164>)
 8002f68:	4013      	ands	r3, r2
 8002f6a:	0019      	movs	r1, r3
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	430a      	orrs	r2, r1
 8002f76:	605a      	str	r2, [r3, #4]
  }
}
 8002f78:	46c0      	nop			; (mov r8, r8)
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	b002      	add	sp, #8
 8002f7e:	bd80      	pop	{r7, pc}
 8002f80:	fffdffff 	.word	0xfffdffff
 8002f84:	fffeffff 	.word	0xfffeffff
 8002f88:	fffbffff 	.word	0xfffbffff
 8002f8c:	ffff7fff 	.word	0xffff7fff
 8002f90:	ffffefff 	.word	0xffffefff
 8002f94:	ffffdfff 	.word	0xffffdfff
 8002f98:	ffefffff 	.word	0xffefffff
 8002f9c:	ff9fffff 	.word	0xff9fffff
 8002fa0:	fff7ffff 	.word	0xfff7ffff

08002fa4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b086      	sub	sp, #24
 8002fa8:	af02      	add	r7, sp, #8
 8002faa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2200      	movs	r2, #0
 8002fb0:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8002fb2:	f7fd ff33 	bl	8000e1c <HAL_GetTick>
 8002fb6:	0003      	movs	r3, r0
 8002fb8:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	2208      	movs	r2, #8
 8002fc2:	4013      	ands	r3, r2
 8002fc4:	2b08      	cmp	r3, #8
 8002fc6:	d10d      	bne.n	8002fe4 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002fc8:	68fa      	ldr	r2, [r7, #12]
 8002fca:	2380      	movs	r3, #128	; 0x80
 8002fcc:	0399      	lsls	r1, r3, #14
 8002fce:	6878      	ldr	r0, [r7, #4]
 8002fd0:	4b16      	ldr	r3, [pc, #88]	; (800302c <UART_CheckIdleState+0x88>)
 8002fd2:	9300      	str	r3, [sp, #0]
 8002fd4:	0013      	movs	r3, r2
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	f000 f82a 	bl	8003030 <UART_WaitOnFlagUntilTimeout>
 8002fdc:	1e03      	subs	r3, r0, #0
 8002fde:	d001      	beq.n	8002fe4 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002fe0:	2303      	movs	r3, #3
 8002fe2:	e01f      	b.n	8003024 <UART_CheckIdleState+0x80>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	2204      	movs	r2, #4
 8002fec:	4013      	ands	r3, r2
 8002fee:	2b04      	cmp	r3, #4
 8002ff0:	d10d      	bne.n	800300e <UART_CheckIdleState+0x6a>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002ff2:	68fa      	ldr	r2, [r7, #12]
 8002ff4:	2380      	movs	r3, #128	; 0x80
 8002ff6:	03d9      	lsls	r1, r3, #15
 8002ff8:	6878      	ldr	r0, [r7, #4]
 8002ffa:	4b0c      	ldr	r3, [pc, #48]	; (800302c <UART_CheckIdleState+0x88>)
 8002ffc:	9300      	str	r3, [sp, #0]
 8002ffe:	0013      	movs	r3, r2
 8003000:	2200      	movs	r2, #0
 8003002:	f000 f815 	bl	8003030 <UART_WaitOnFlagUntilTimeout>
 8003006:	1e03      	subs	r3, r0, #0
 8003008:	d001      	beq.n	800300e <UART_CheckIdleState+0x6a>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800300a:	2303      	movs	r3, #3
 800300c:	e00a      	b.n	8003024 <UART_CheckIdleState+0x80>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2220      	movs	r2, #32
 8003012:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2220      	movs	r2, #32
 8003018:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2270      	movs	r2, #112	; 0x70
 800301e:	2100      	movs	r1, #0
 8003020:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003022:	2300      	movs	r3, #0
}
 8003024:	0018      	movs	r0, r3
 8003026:	46bd      	mov	sp, r7
 8003028:	b004      	add	sp, #16
 800302a:	bd80      	pop	{r7, pc}
 800302c:	01ffffff 	.word	0x01ffffff

08003030 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b084      	sub	sp, #16
 8003034:	af00      	add	r7, sp, #0
 8003036:	60f8      	str	r0, [r7, #12]
 8003038:	60b9      	str	r1, [r7, #8]
 800303a:	603b      	str	r3, [r7, #0]
 800303c:	1dfb      	adds	r3, r7, #7
 800303e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003040:	e05d      	b.n	80030fe <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003042:	69bb      	ldr	r3, [r7, #24]
 8003044:	3301      	adds	r3, #1
 8003046:	d05a      	beq.n	80030fe <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003048:	f7fd fee8 	bl	8000e1c <HAL_GetTick>
 800304c:	0002      	movs	r2, r0
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	1ad3      	subs	r3, r2, r3
 8003052:	69ba      	ldr	r2, [r7, #24]
 8003054:	429a      	cmp	r2, r3
 8003056:	d302      	bcc.n	800305e <UART_WaitOnFlagUntilTimeout+0x2e>
 8003058:	69bb      	ldr	r3, [r7, #24]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d11b      	bne.n	8003096 <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	681a      	ldr	r2, [r3, #0]
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	492f      	ldr	r1, [pc, #188]	; (8003128 <UART_WaitOnFlagUntilTimeout+0xf8>)
 800306a:	400a      	ands	r2, r1
 800306c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	689a      	ldr	r2, [r3, #8]
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	2101      	movs	r1, #1
 800307a:	438a      	bics	r2, r1
 800307c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	2220      	movs	r2, #32
 8003082:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	2220      	movs	r2, #32
 8003088:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	2270      	movs	r2, #112	; 0x70
 800308e:	2100      	movs	r1, #0
 8003090:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003092:	2303      	movs	r3, #3
 8003094:	e043      	b.n	800311e <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	2204      	movs	r2, #4
 800309e:	4013      	ands	r3, r2
 80030a0:	d02d      	beq.n	80030fe <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	69da      	ldr	r2, [r3, #28]
 80030a8:	2380      	movs	r3, #128	; 0x80
 80030aa:	011b      	lsls	r3, r3, #4
 80030ac:	401a      	ands	r2, r3
 80030ae:	2380      	movs	r3, #128	; 0x80
 80030b0:	011b      	lsls	r3, r3, #4
 80030b2:	429a      	cmp	r2, r3
 80030b4:	d123      	bne.n	80030fe <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	2280      	movs	r2, #128	; 0x80
 80030bc:	0112      	lsls	r2, r2, #4
 80030be:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	681a      	ldr	r2, [r3, #0]
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	4917      	ldr	r1, [pc, #92]	; (8003128 <UART_WaitOnFlagUntilTimeout+0xf8>)
 80030cc:	400a      	ands	r2, r1
 80030ce:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	689a      	ldr	r2, [r3, #8]
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	2101      	movs	r1, #1
 80030dc:	438a      	bics	r2, r1
 80030de:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	2220      	movs	r2, #32
 80030e4:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	2220      	movs	r2, #32
 80030ea:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	2220      	movs	r2, #32
 80030f0:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	2270      	movs	r2, #112	; 0x70
 80030f6:	2100      	movs	r1, #0
 80030f8:	5499      	strb	r1, [r3, r2]
          
          return HAL_TIMEOUT;
 80030fa:	2303      	movs	r3, #3
 80030fc:	e00f      	b.n	800311e <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	69db      	ldr	r3, [r3, #28]
 8003104:	68ba      	ldr	r2, [r7, #8]
 8003106:	4013      	ands	r3, r2
 8003108:	68ba      	ldr	r2, [r7, #8]
 800310a:	1ad3      	subs	r3, r2, r3
 800310c:	425a      	negs	r2, r3
 800310e:	4153      	adcs	r3, r2
 8003110:	b2db      	uxtb	r3, r3
 8003112:	001a      	movs	r2, r3
 8003114:	1dfb      	adds	r3, r7, #7
 8003116:	781b      	ldrb	r3, [r3, #0]
 8003118:	429a      	cmp	r2, r3
 800311a:	d092      	beq.n	8003042 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800311c:	2300      	movs	r3, #0
}
 800311e:	0018      	movs	r0, r3
 8003120:	46bd      	mov	sp, r7
 8003122:	b004      	add	sp, #16
 8003124:	bd80      	pop	{r7, pc}
 8003126:	46c0      	nop			; (mov r8, r8)
 8003128:	fffffe5f 	.word	0xfffffe5f

0800312c <__libc_init_array>:
 800312c:	b570      	push	{r4, r5, r6, lr}
 800312e:	2600      	movs	r6, #0
 8003130:	4d0c      	ldr	r5, [pc, #48]	; (8003164 <__libc_init_array+0x38>)
 8003132:	4c0d      	ldr	r4, [pc, #52]	; (8003168 <__libc_init_array+0x3c>)
 8003134:	1b64      	subs	r4, r4, r5
 8003136:	10a4      	asrs	r4, r4, #2
 8003138:	42a6      	cmp	r6, r4
 800313a:	d109      	bne.n	8003150 <__libc_init_array+0x24>
 800313c:	2600      	movs	r6, #0
 800313e:	f000 f82b 	bl	8003198 <_init>
 8003142:	4d0a      	ldr	r5, [pc, #40]	; (800316c <__libc_init_array+0x40>)
 8003144:	4c0a      	ldr	r4, [pc, #40]	; (8003170 <__libc_init_array+0x44>)
 8003146:	1b64      	subs	r4, r4, r5
 8003148:	10a4      	asrs	r4, r4, #2
 800314a:	42a6      	cmp	r6, r4
 800314c:	d105      	bne.n	800315a <__libc_init_array+0x2e>
 800314e:	bd70      	pop	{r4, r5, r6, pc}
 8003150:	00b3      	lsls	r3, r6, #2
 8003152:	58eb      	ldr	r3, [r5, r3]
 8003154:	4798      	blx	r3
 8003156:	3601      	adds	r6, #1
 8003158:	e7ee      	b.n	8003138 <__libc_init_array+0xc>
 800315a:	00b3      	lsls	r3, r6, #2
 800315c:	58eb      	ldr	r3, [r5, r3]
 800315e:	4798      	blx	r3
 8003160:	3601      	adds	r6, #1
 8003162:	e7f2      	b.n	800314a <__libc_init_array+0x1e>
 8003164:	080031ec 	.word	0x080031ec
 8003168:	080031ec 	.word	0x080031ec
 800316c:	080031ec 	.word	0x080031ec
 8003170:	080031f0 	.word	0x080031f0

08003174 <memcpy>:
 8003174:	2300      	movs	r3, #0
 8003176:	b510      	push	{r4, lr}
 8003178:	429a      	cmp	r2, r3
 800317a:	d100      	bne.n	800317e <memcpy+0xa>
 800317c:	bd10      	pop	{r4, pc}
 800317e:	5ccc      	ldrb	r4, [r1, r3]
 8003180:	54c4      	strb	r4, [r0, r3]
 8003182:	3301      	adds	r3, #1
 8003184:	e7f8      	b.n	8003178 <memcpy+0x4>

08003186 <memset>:
 8003186:	0003      	movs	r3, r0
 8003188:	1812      	adds	r2, r2, r0
 800318a:	4293      	cmp	r3, r2
 800318c:	d100      	bne.n	8003190 <memset+0xa>
 800318e:	4770      	bx	lr
 8003190:	7019      	strb	r1, [r3, #0]
 8003192:	3301      	adds	r3, #1
 8003194:	e7f9      	b.n	800318a <memset+0x4>
	...

08003198 <_init>:
 8003198:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800319a:	46c0      	nop			; (mov r8, r8)
 800319c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800319e:	bc08      	pop	{r3}
 80031a0:	469e      	mov	lr, r3
 80031a2:	4770      	bx	lr

080031a4 <_fini>:
 80031a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031a6:	46c0      	nop			; (mov r8, r8)
 80031a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031aa:	bc08      	pop	{r3}
 80031ac:	469e      	mov	lr, r3
 80031ae:	4770      	bx	lr
