library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
use ieee.math_real.all;

library work;
use work.constants.all;
use work.records;

entity top_level_tb is
			 );
end top_level_tb;

architecture Behavioral of top_level is

COMPONENT AoA_estimator is
    Port ( 	i_CLK : in  STD_LOGIC; -- Clock input
				-- i_RESET : in  STD_LOGIC; -- Reset input
				i_ADC1 : in  STD_LOGIC_VECTOR(INPUT_WIDTH-1 downto 0); -- Signal 1
				i_ADC2 : in  STD_LOGIC_VECTOR(INPUT_WIDTH-1 downto 0); -- Signal 2
				i_ADC3 : in  STD_LOGIC_VECTOR(INPUT_WIDTH-1 downto 0); -- Signal 3
				o_Real1 : out  STD_LOGIC_VECTOR(OUT_WIDTH-1 downto 0); -- Real output 1
				o_Real2 : out  STD_LOGIC_VECTOR(OUT_WIDTH-1 downto 0); -- Real output 2
				o_Real3 : out  STD_LOGIC_VECTOR(OUT_WIDTH-1 downto 0); -- Real output 3
				o_Imag1 : out STD_LOGIC_VECTOR(OUT_WIDTH-1 downto 0); -- Imag output 1
				o_Imag2 : out STD_LOGIC_VECTOR(OUT_WIDTH-1 downto 0); -- Imag output 1
				o_Imag3 : out STD_LOGIC_VECTOR(OUT_WIDTH-1 downto 0); -- Imag output 1
				o_NEW_RESULT : out STD_LOGIC
			 );
end COMPONENT AoA_estimator;

signal w_REAL1 : STD_LOGIC_VECTOR(OUT_WIDTH-1 downto 0);
signal w_REAL2 : STD_LOGIC_VECTOR(OUT_WIDTH-1 downto 0);
signal w_REAL3 : STD_LOGIC_VECTOR(OUT_WIDTH-1 downto 0);
signal w_IMAG1 : STD_LOGIC_VECTOR(OUT_WIDTH-1 downto 0);
signal w_IMAG2 : STD_LOGIC_VECTOR(OUT_WIDTH-1 downto 0);
signal w_IMAG3 : STD_LOGIC_VECTOR(OUT_WIDTH-1 downto 0);

signal w_NEW_RESULT : STD_LOGIC;






begin




end Behavioral;