                Design 
module feyman_gate(a,b,p,q);
  input a,b;
  output p,q;
  wire w1;
  //gate level modeling
  not t1(w1,a);
  not t2(p,w1);
  xor t3(q,a,b);
endmodule

               Testbench
`timescale 1ns/1ps
module feyman_gate_tb();
  reg a,b;
  wire p,q;
  feyman_gate uut(a,b,p,q);
  initial begin
    #100 a=0;b=0;
    #100 a=0;b=1;
    #100 a=1;b=0;
    #100 a=1;b=1;
    $dumpfile("dump.vcd");
    $dumpvars;
  end
endmodule