|VGA_86
max10_clk1_50 => clock_25.CLK
max10_clk1_50 => clock_40:clock_40_inst.inclk0
key[0] => clock_25.OUTPUTSELECT
key[0] => vga_86_image:VGA_86_image.reset
key[0] => clock_40:clock_40_inst.areset
vga_vs <= vga_86_image:VGA_86_image.v_sync_out
vga_hs <= vga_86_image:VGA_86_image.h_sync_out
vga_r[3] <= vga_86_image:VGA_86_image.r_out[3]
vga_r[2] <= vga_86_image:VGA_86_image.r_out[2]
vga_r[1] <= vga_86_image:VGA_86_image.r_out[1]
vga_r[0] <= vga_86_image:VGA_86_image.r_out[0]
vga_g[3] <= vga_86_image:VGA_86_image.g_out[3]
vga_g[2] <= vga_86_image:VGA_86_image.g_out[2]
vga_g[1] <= vga_86_image:VGA_86_image.g_out[1]
vga_g[0] <= vga_86_image:VGA_86_image.g_out[0]
vga_b[3] <= vga_86_image:VGA_86_image.b_out[3]
vga_b[2] <= vga_86_image:VGA_86_image.b_out[2]
vga_b[1] <= vga_86_image:VGA_86_image.b_out[1]
vga_b[0] <= vga_86_image:VGA_86_image.b_out[0]


|VGA_86|VGA_86_image:VGA_86_image
clock_25 => ~NO_FANOUT~
clock_40 => b_out[3]~reg0.CLK
clock_40 => b_out[2]~reg0.CLK
clock_40 => b_out[1]~reg0.CLK
clock_40 => b_out[0]~reg0.CLK
clock_40 => g_out[3]~reg0.CLK
clock_40 => g_out[2]~reg0.CLK
clock_40 => g_out[1]~reg0.CLK
clock_40 => g_out[0]~reg0.CLK
clock_40 => r_out[3]~reg0.CLK
clock_40 => r_out[2]~reg0.CLK
clock_40 => r_out[1]~reg0.CLK
clock_40 => r_out[0]~reg0.CLK
clock_40 => blank_out~reg0.CLK
clock_40 => v_sync_out~reg0.CLK
clock_40 => h_sync_out~reg0.CLK
clock_40 => color_shift_count[0].CLK
clock_40 => color_shift_count[1].CLK
clock_40 => color_shift_count[2].CLK
clock_40 => color_shift_count[3].CLK
clock_40 => color_shift_count[4].CLK
clock_40 => color_shift_count[5].CLK
clock_40 => color_shift_count[6].CLK
clock_40 => color_shift_count[7].CLK
clock_40 => color_shift_count[8].CLK
clock_40 => color_shift_count[9].CLK
clock_40 => color_shift_count[10].CLK
clock_40 => color_shift_count[11].CLK
clock_40 => color_shift_count[12].CLK
clock_40 => color_shift_count[13].CLK
clock_40 => color_shift_count[14].CLK
clock_40 => color_shift_count[15].CLK
clock_40 => color_shift_count[16].CLK
clock_40 => color_shift_count[17].CLK
clock_40 => color_shift_count[18].CLK
clock_40 => color_shift_count[19].CLK
clock_40 => color_shift_count[20].CLK
clock_40 => color_shift_count[21].CLK
clock_40 => color_shift_count[22].CLK
clock_40 => color_shift_count[23].CLK
clock_40 => color_shift_count[24].CLK
clock_40 => color_shift_count[25].CLK
clock_40 => color_shift_count[26].CLK
clock_40 => color_shift_count[27].CLK
clock_40 => color_shift_count[28].CLK
clock_40 => color_shift_count[29].CLK
clock_40 => color_shift_count[30].CLK
clock_40 => rgb_count[11].CLK
clock_40 => rgb_count[10].CLK
clock_40 => rgb_count[9].CLK
clock_40 => rgb_count[8].CLK
clock_40 => rgb_count[7].CLK
clock_40 => rgb_count[6].CLK
clock_40 => rgb_count[5].CLK
clock_40 => rgb_count[4].CLK
clock_40 => rgb_count[3].CLK
clock_40 => rgb_count[2].CLK
clock_40 => rgb_count[1].CLK
clock_40 => rgb_count[0].CLK
clock_40 => rgb_2[11].CLK
clock_40 => rgb_2[10].CLK
clock_40 => rgb_2[9].CLK
clock_40 => rgb_2[8].CLK
clock_40 => rgb_2[7].CLK
clock_40 => rgb_2[6].CLK
clock_40 => rgb_2[5].CLK
clock_40 => rgb_2[4].CLK
clock_40 => rgb_2[3].CLK
clock_40 => rgb_2[2].CLK
clock_40 => rgb_2[1].CLK
clock_40 => rgb_2[0].CLK
clock_40 => blank_2.CLK
clock_40 => v_sync_2.CLK
clock_40 => h_sync_2.CLK
clock_40 => blank_1.CLK
clock_40 => v_sync_1.CLK
clock_40 => h_sync_1.CLK
clock_40 => v_count[0].CLK
clock_40 => v_count[1].CLK
clock_40 => v_count[2].CLK
clock_40 => v_count[3].CLK
clock_40 => v_count[4].CLK
clock_40 => v_count[5].CLK
clock_40 => v_count[6].CLK
clock_40 => v_count[7].CLK
clock_40 => v_count[8].CLK
clock_40 => v_count[9].CLK
clock_40 => h_count[0].CLK
clock_40 => h_count[1].CLK
clock_40 => h_count[2].CLK
clock_40 => h_count[3].CLK
clock_40 => h_count[4].CLK
clock_40 => h_count[5].CLK
clock_40 => h_count[6].CLK
clock_40 => h_count[7].CLK
clock_40 => h_count[8].CLK
clock_40 => h_count[9].CLK
clock_40 => h_count[10].CLK
reset => h_count.OUTPUTSELECT
reset => h_count.OUTPUTSELECT
reset => h_count.OUTPUTSELECT
reset => h_count.OUTPUTSELECT
reset => h_count.OUTPUTSELECT
reset => h_count.OUTPUTSELECT
reset => h_count.OUTPUTSELECT
reset => h_count.OUTPUTSELECT
reset => h_count.OUTPUTSELECT
reset => h_count.OUTPUTSELECT
reset => h_count.OUTPUTSELECT
reset => v_count.OUTPUTSELECT
reset => v_count.OUTPUTSELECT
reset => v_count.OUTPUTSELECT
reset => v_count.OUTPUTSELECT
reset => v_count.OUTPUTSELECT
reset => v_count.OUTPUTSELECT
reset => v_count.OUTPUTSELECT
reset => v_count.OUTPUTSELECT
reset => v_count.OUTPUTSELECT
reset => v_count.OUTPUTSELECT
v_sync_out <= v_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
h_sync_out <= h_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
blank_out <= blank_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[3] <= r_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[2] <= r_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[1] <= r_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_out[0] <= r_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[3] <= g_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[2] <= g_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[1] <= g_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g_out[0] <= g_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[3] <= b_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[2] <= b_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[1] <= b_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_out[0] <= b_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|VGA_86|clock_40:clock_40_inst
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
locked <= altpll:altpll_component.locked


|VGA_86|clock_40:clock_40_inst|altpll:altpll_component
inclk[0] => clock_40_altpll:auto_generated.inclk[0]
inclk[1] => clock_40_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => clock_40_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= clock_40_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|VGA_86|clock_40:clock_40_inst|altpll:altpll_component|clock_40_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


