Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8bc7e22eaf8a4e08b1ce299d10596aa0 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot axi4lite_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.axi4lite_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "axi4lite_tb_time_impl.sdf", for root module "axi4lite_tb/dut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "axi4lite_tb_time_impl.sdf", for root module "axi4lite_tb/dut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDRE(XON="FALSE")
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_ctl_reg
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_stat_reg
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_stat_reg_0
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_ctl_reg__pa...
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_ctl_reg__pa...
Compiling module simprims_ver.GND
Compiling module simprims_ver.VCC
Compiling module simprims_ver.FDCE(XON="FALSE")
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff__paramet...
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff__paramet...
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff__paramet...
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff__paramet...
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.dbg_hub_clk_x_pntrs_8
Compiling module simprims_ver.FDPE_default
Compiling module xil_defaultlib.dbg_hub_rd_fwft
Compiling module xil_defaultlib.dbg_hub_rd_status_flags_as_18
Compiling module xil_defaultlib.dbg_hub_rd_handshaking_flags__pa...
Compiling module xil_defaultlib.dbg_hub_rd_bin_cntr_19
Compiling module xil_defaultlib.dbg_hub_rd_logic__parameterized0
Compiling module xil_defaultlib.dbg_hub_wr_status_flags_as_15
Compiling module xil_defaultlib.dbg_hub_wr_handshaking_flags_16
Compiling module xil_defaultlib.dbg_hub_wr_bin_cntr_17
Compiling module xil_defaultlib.dbg_hub_wr_logic__parameterized0
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M_HD95
Compiling module xil_defaultlib.RAM32M_HD96
Compiling module xil_defaultlib.dbg_hub_dmem_14
Compiling module xil_defaultlib.dbg_hub_memory__parameterized0
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff_10
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff_11
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff_12
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff_13
Compiling module simprims_ver.FDPE(XON="FALSE")
Compiling module xil_defaultlib.dbg_hub_reset_blk_ramfifo_9
Compiling module xil_defaultlib.dbg_hub_fifo_generator_ramfifo__...
Compiling module xil_defaultlib.dbg_hub_fifo_generator_top__para...
Compiling module xil_defaultlib.dbg_hub_fifo_generator_v13_1_4_s...
Compiling module xil_defaultlib.dbg_hub_fifo_generator_v13_1_4__...
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_rdfifo
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_rdreg
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff__paramet...
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff__paramet...
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff__paramet...
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff__paramet...
Compiling module xil_defaultlib.dbg_hub_clk_x_pntrs
Compiling module xil_defaultlib.dbg_hub_rd_status_flags_as
Compiling module xil_defaultlib.dbg_hub_rd_handshaking_flags
Compiling module xil_defaultlib.dbg_hub_rd_bin_cntr
Compiling module xil_defaultlib.dbg_hub_rd_logic
Compiling module xil_defaultlib.dbg_hub_wr_status_flags_as
Compiling module xil_defaultlib.dbg_hub_wr_handshaking_flags
Compiling module xil_defaultlib.dbg_hub_wr_bin_cntr
Compiling module xil_defaultlib.dbg_hub_wr_logic
Compiling module xil_defaultlib.RAM32M_HD97
Compiling module xil_defaultlib.RAM32M_HD98
Compiling module xil_defaultlib.RAM32M_HD99
Compiling module xil_defaultlib.dbg_hub_dmem
Compiling module xil_defaultlib.dbg_hub_memory
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff_2
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff_3
Compiling module xil_defaultlib.dbg_hub_synchronizer_ff_4
Compiling module xil_defaultlib.dbg_hub_reset_blk_ramfifo
Compiling module xil_defaultlib.dbg_hub_fifo_generator_ramfifo
Compiling module xil_defaultlib.dbg_hub_fifo_generator_top
Compiling module xil_defaultlib.dbg_hub_fifo_generator_v13_1_4_s...
Compiling module xil_defaultlib.dbg_hub_fifo_generator_v13_1_4
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_wrfifo
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_wrreg
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_ctl_reg_1
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_stat_reg__p...
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_if_static_s...
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_if
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_addr_ctl
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_burst_wdlen...
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_bus_ctl_flg...
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_bus_ctl_flg
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_bus_ctl_cnt
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_bus_ctl
Compiling module xil_defaultlib.dbg_hub_ltlib_v1_0_0_generic_mux
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_bus_mstr2sl...
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_icon2xsdb
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_cmd_decode
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_stat
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_sync
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_icon
Compiling module simprims_ver.BSCANE2
Compiling module xil_defaultlib.dbg_hub_ltlib_v1_0_0_bscan
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_bscan_switc...
Compiling module simprims_ver.BUFG
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_xsdbm_id
Compiling module xil_defaultlib.dbg_hub_xsdbm_v3_0_0_xsdbm
Compiling module xil_defaultlib.dbg_hub
Compiling module xil_defaultlib.design_1_axi4lite_dadda_master_0...
Compiling module xil_defaultlib.design_1_axi4lite_dadda_master_0...
Compiling module xil_defaultlib.design_1_axi_bram_ctrl_0_0_axi_l...
Compiling module xil_defaultlib.design_1_axi_bram_ctrl_0_0_axi_b...
Compiling module xil_defaultlib.design_1_axi_bram_ctrl_0_0_axi_b...
Compiling module xil_defaultlib.design_1_axi_bram_ctrl_0_0
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0111111111...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module simprims_ver.SRL16E_default
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_design_1_cl...
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module simprims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module simprims_ver.SRLC32E_default
Compiling module simprims_ver.SRLC16E_default
Compiling module xil_defaultlib.design_1_ila_0_0
Compiling module xil_defaultlib.design_1_vio_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.axi4lite_tb
Built simulation snapshot axi4lite_tb_time_impl
