<profile>

<section name = "Vitis HLS Report for 'stencil_2d'" level="0">
<item name = "Date">Wed Mar 29 23:43:15 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">stencil2d</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck24-ubva530-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.657 ns, 0 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3930, 3930, 19.650 us, 19.650 us, 3931, 3931, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136">stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2, 3923, 3923, 19.615 us, 19.615 us, 3923, 3923, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 27, 479, 976, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 106, -</column>
<column name="Register">-, -, 297, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 7, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136">stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2, 0, 27, 479, 976, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">49, 9, 1, 9</column>
<column name="filter_address0">31, 6, 4, 24</column>
<column name="filter_address1">26, 5, 4, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="filter_load_1_reg_185">32, 0, 32, 0</column>
<column name="filter_load_2_reg_190">32, 0, 32, 0</column>
<column name="filter_load_3_reg_205">32, 0, 32, 0</column>
<column name="filter_load_4_reg_210">32, 0, 32, 0</column>
<column name="filter_load_5_reg_225">32, 0, 32, 0</column>
<column name="filter_load_6_reg_230">32, 0, 32, 0</column>
<column name="filter_load_7_reg_245">32, 0, 32, 0</column>
<column name="filter_load_8_reg_250">32, 0, 32, 0</column>
<column name="filter_load_reg_170">32, 0, 32, 0</column>
<column name="grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, stencil_2d, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, stencil_2d, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, stencil_2d, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, stencil_2d, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, stencil_2d, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, stencil_2d, return value</column>
<column name="ap_return">out, 32, ap_ctrl_hs, stencil_2d, return value</column>
<column name="orig_address0">out, 10, ap_memory, orig, array</column>
<column name="orig_ce0">out, 1, ap_memory, orig, array</column>
<column name="orig_q0">in, 32, ap_memory, orig, array</column>
<column name="orig_address1">out, 10, ap_memory, orig, array</column>
<column name="orig_ce1">out, 1, ap_memory, orig, array</column>
<column name="orig_q1">in, 32, ap_memory, orig, array</column>
<column name="sol_address0">out, 10, ap_memory, sol, array</column>
<column name="sol_ce0">out, 1, ap_memory, sol, array</column>
<column name="sol_we0">out, 1, ap_memory, sol, array</column>
<column name="sol_d0">out, 32, ap_memory, sol, array</column>
<column name="filter_address0">out, 4, ap_memory, filter, array</column>
<column name="filter_ce0">out, 1, ap_memory, filter, array</column>
<column name="filter_q0">in, 32, ap_memory, filter, array</column>
<column name="filter_address1">out, 4, ap_memory, filter, array</column>
<column name="filter_ce1">out, 1, ap_memory, filter, array</column>
<column name="filter_q1">in, 32, ap_memory, filter, array</column>
</table>
</item>
</section>
</profile>
