
tank_level_control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008928  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004e4  08008a38  08008a38  00018a38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008f1c  08008f1c  000202a4  2**0
                  CONTENTS
  4 .ARM          00000000  08008f1c  08008f1c  000202a4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008f1c  08008f1c  000202a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08008f1c  08008f1c  00018f1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08008f24  08008f24  00018f24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002a4  20000000  08008f2c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000244  200002a4  080091d0  000202a4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004e8  080091d0  000204e8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000202a4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fbd1  00000000  00000000  000202cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002671  00000000  00000000  0002fe9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f10  00000000  00000000  00032510  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e28  00000000  00000000  00033420  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019011  00000000  00000000  00034248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ea04  00000000  00000000  0004d259  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00092365  00000000  00000000  0005bc5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000edfc2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005240  00000000  00000000  000ee018  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200002a4 	.word	0x200002a4
 800012c:	00000000 	.word	0x00000000
 8000130:	08008a20 	.word	0x08008a20

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200002a8 	.word	0x200002a8
 800014c:	08008a20 	.word	0x08008a20

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd6:	2afd      	cmp	r2, #253	; 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	; 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	; 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	; 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_f2uiz>:
 8001110:	0042      	lsls	r2, r0, #1
 8001112:	d20e      	bcs.n	8001132 <__aeabi_f2uiz+0x22>
 8001114:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001118:	d30b      	bcc.n	8001132 <__aeabi_f2uiz+0x22>
 800111a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800111e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001122:	d409      	bmi.n	8001138 <__aeabi_f2uiz+0x28>
 8001124:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001128:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800112c:	fa23 f002 	lsr.w	r0, r3, r2
 8001130:	4770      	bx	lr
 8001132:	f04f 0000 	mov.w	r0, #0
 8001136:	4770      	bx	lr
 8001138:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800113c:	d101      	bne.n	8001142 <__aeabi_f2uiz+0x32>
 800113e:	0242      	lsls	r2, r0, #9
 8001140:	d102      	bne.n	8001148 <__aeabi_f2uiz+0x38>
 8001142:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001146:	4770      	bx	lr
 8001148:	f04f 0000 	mov.w	r0, #0
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop

08001150 <_Z14FIRFilter_InitP9FIRFilter>:

#include "HeightSensor.h"


void FIRFilter_Init(FIRFilter *fir)
{
 8001150:	b480      	push	{r7}
 8001152:	b085      	sub	sp, #20
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
  for (uint8_t n=0; n<FILTER_NUM_COEFFS; n++)
 8001158:	2300      	movs	r3, #0
 800115a:	73fb      	strb	r3, [r7, #15]
 800115c:	7bfb      	ldrb	r3, [r7, #15]
 800115e:	2b30      	cmp	r3, #48	; 0x30
 8001160:	d809      	bhi.n	8001176 <_Z14FIRFilter_InitP9FIRFilter+0x26>
    fir->buf[n] = 0.0f;
 8001162:	7bfa      	ldrb	r2, [r7, #15]
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	f04f 0100 	mov.w	r1, #0
 800116a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (uint8_t n=0; n<FILTER_NUM_COEFFS; n++)
 800116e:	7bfb      	ldrb	r3, [r7, #15]
 8001170:	3301      	adds	r3, #1
 8001172:	73fb      	strb	r3, [r7, #15]
 8001174:	e7f2      	b.n	800115c <_Z14FIRFilter_InitP9FIRFilter+0xc>
  fir->bufIndex = 0;
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	2200      	movs	r2, #0
 800117a:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
  fir->out = 0.0f;
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	f04f 0200 	mov.w	r2, #0
 8001184:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
}
 8001188:	bf00      	nop
 800118a:	3714      	adds	r7, #20
 800118c:	46bd      	mov	sp, r7
 800118e:	bc80      	pop	{r7}
 8001190:	4770      	bx	lr
	...

08001194 <_Z16FIRFilter_UpdateP9FIRFilterf>:


float FIRFilter_Update(FIRFilter *fir, float inp)
{
 8001194:	b590      	push	{r4, r7, lr}
 8001196:	b085      	sub	sp, #20
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
 800119c:	6039      	str	r1, [r7, #0]
  fir->buf[fir->bufIndex] = inp;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	f893 30c4 	ldrb.w	r3, [r3, #196]	; 0xc4
 80011a4:	4619      	mov	r1, r3
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	683a      	ldr	r2, [r7, #0]
 80011aa:	f843 2021 	str.w	r2, [r3, r1, lsl #2]

  fir->bufIndex++;
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	f893 30c4 	ldrb.w	r3, [r3, #196]	; 0xc4
 80011b4:	3301      	adds	r3, #1
 80011b6:	b2da      	uxtb	r2, r3
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
  if(fir->bufIndex == FILTER_NUM_COEFFS)
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	f893 30c4 	ldrb.w	r3, [r3, #196]	; 0xc4
 80011c4:	2b31      	cmp	r3, #49	; 0x31
 80011c6:	d103      	bne.n	80011d0 <_Z16FIRFilter_UpdateP9FIRFilterf+0x3c>
    fir->bufIndex = 0;
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	2200      	movs	r2, #0
 80011cc:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4

  fir->out = 0.0f;
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	f04f 0200 	mov.w	r2, #0
 80011d6:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8

  uint8_t sumIndex = fir->bufIndex;
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	f893 30c4 	ldrb.w	r3, [r3, #196]	; 0xc4
 80011e0:	73fb      	strb	r3, [r7, #15]

  for (uint8_t n=0; n<FILTER_NUM_COEFFS; n++)
 80011e2:	2300      	movs	r3, #0
 80011e4:	73bb      	strb	r3, [r7, #14]
 80011e6:	7bbb      	ldrb	r3, [r7, #14]
 80011e8:	2b30      	cmp	r3, #48	; 0x30
 80011ea:	d824      	bhi.n	8001236 <_Z16FIRFilter_UpdateP9FIRFilterf+0xa2>
  {
    if (sumIndex > 0) sumIndex--;
 80011ec:	7bfb      	ldrb	r3, [r7, #15]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d003      	beq.n	80011fa <_Z16FIRFilter_UpdateP9FIRFilterf+0x66>
 80011f2:	7bfb      	ldrb	r3, [r7, #15]
 80011f4:	3b01      	subs	r3, #1
 80011f6:	73fb      	strb	r3, [r7, #15]
 80011f8:	e001      	b.n	80011fe <_Z16FIRFilter_UpdateP9FIRFilterf+0x6a>
    else sumIndex = FILTER_NUM_COEFFS - 1;
 80011fa:	2330      	movs	r3, #48	; 0x30
 80011fc:	73fb      	strb	r3, [r7, #15]
    fir->out += FIR_COEFFS[n] * fir->buf[sumIndex];
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	f8d3 40c8 	ldr.w	r4, [r3, #200]	; 0xc8
 8001204:	7bbb      	ldrb	r3, [r7, #14]
 8001206:	4a0f      	ldr	r2, [pc, #60]	; (8001244 <_Z16FIRFilter_UpdateP9FIRFilterf+0xb0>)
 8001208:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800120c:	7bfa      	ldrb	r2, [r7, #15]
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001214:	4619      	mov	r1, r3
 8001216:	f7ff fdb5 	bl	8000d84 <__aeabi_fmul>
 800121a:	4603      	mov	r3, r0
 800121c:	4619      	mov	r1, r3
 800121e:	4620      	mov	r0, r4
 8001220:	f7ff fca8 	bl	8000b74 <__addsf3>
 8001224:	4603      	mov	r3, r0
 8001226:	461a      	mov	r2, r3
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  for (uint8_t n=0; n<FILTER_NUM_COEFFS; n++)
 800122e:	7bbb      	ldrb	r3, [r7, #14]
 8001230:	3301      	adds	r3, #1
 8001232:	73bb      	strb	r3, [r7, #14]
 8001234:	e7d7      	b.n	80011e6 <_Z16FIRFilter_UpdateP9FIRFilterf+0x52>
  }

  return fir->out;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8

}
 800123c:	4618      	mov	r0, r3
 800123e:	3714      	adds	r7, #20
 8001240:	46bd      	mov	sp, r7
 8001242:	bd90      	pop	{r4, r7, pc}
 8001244:	20000000 	.word	0x20000000

08001248 <_ZN12HeightSensorC1EP12GPIO_TypeDeftS1_t17TIM_HandleTypeDef>:


HeightSensor::HeightSensor(GPIO_TypeDef* TRIG_PORT, uint16_t TRIG_PIN,
 8001248:	b580      	push	{r7, lr}
 800124a:	b084      	sub	sp, #16
 800124c:	af00      	add	r7, sp, #0
 800124e:	60f8      	str	r0, [r7, #12]
 8001250:	60b9      	str	r1, [r7, #8]
 8001252:	603b      	str	r3, [r7, #0]
 8001254:	4613      	mov	r3, r2
 8001256:	80fb      	strh	r3, [r7, #6]
	  	   	   	   	   	   GPIO_TypeDef* ECHO_PORT, uint16_t ECHO_PIN,
						   TIM_HandleTypeDef HTIM)
							: trig_port(TRIG_PORT), trig_pin(TRIG_PIN),
							  echo_port(ECHO_PORT), echo_pin(ECHO_PIN),
							  htim(HTIM){
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	68ba      	ldr	r2, [r7, #8]
 800125c:	601a      	str	r2, [r3, #0]
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	88fa      	ldrh	r2, [r7, #6]
 8001262:	809a      	strh	r2, [r3, #4]
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	683a      	ldr	r2, [r7, #0]
 8001268:	609a      	str	r2, [r3, #8]
							  echo_port(ECHO_PORT), echo_pin(ECHO_PIN),
 800126a:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
							  htim(HTIM){
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	819a      	strh	r2, [r3, #12]
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	3310      	adds	r3, #16
 8001276:	f107 011c 	add.w	r1, r7, #28
 800127a:	2248      	movs	r2, #72	; 0x48
 800127c:	4618      	mov	r0, r3
 800127e:	f004 fd0d 	bl	8005c9c <memcpy>
	FIRFilter_Init(&lpf);
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	3358      	adds	r3, #88	; 0x58
 8001286:	4618      	mov	r0, r3
 8001288:	f7ff ff62 	bl	8001150 <_Z14FIRFilter_InitP9FIRFilter>

	HAL_TIM_Base_Start(&htim);
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	3310      	adds	r3, #16
 8001290:	4618      	mov	r0, r3
 8001292:	f003 fb7d 	bl	8004990 <HAL_TIM_Base_Start>
	HAL_GPIO_WritePin(trig_port, trig_pin, GPIO_PIN_RESET);
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	6818      	ldr	r0, [r3, #0]
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	889b      	ldrh	r3, [r3, #4]
 800129e:	2200      	movs	r2, #0
 80012a0:	4619      	mov	r1, r3
 80012a2:	f002 fd60 	bl	8003d66 <HAL_GPIO_WritePin>
}
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	4618      	mov	r0, r3
 80012aa:	3710      	adds	r7, #16
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}

080012b0 <_ZN12HeightSensor10getDistRawEv>:

float HeightSensor::getDistRaw()
{
 80012b0:	b480      	push	{r7}
 80012b2:	b083      	sub	sp, #12
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
	return dist_raw;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
}
 80012be:	4618      	mov	r0, r3
 80012c0:	370c      	adds	r7, #12
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bc80      	pop	{r7}
 80012c6:	4770      	bx	lr

080012c8 <_ZN12HeightSensor15getDistFilteredEv>:

float HeightSensor::getDistFiltered()
{
 80012c8:	b480      	push	{r7}
 80012ca:	b083      	sub	sp, #12
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
	return dist_filtered;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	370c      	adds	r7, #12
 80012da:	46bd      	mov	sp, r7
 80012dc:	bc80      	pop	{r7}
 80012de:	4770      	bx	lr

080012e0 <_ZN12HeightSensor14getWaterHeightEv>:

float HeightSensor::getWaterHeight()
{
 80012e0:	b480      	push	{r7}
 80012e2:	b083      	sub	sp, #12
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
	return water_height;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
}
 80012ee:	4618      	mov	r0, r3
 80012f0:	370c      	adds	r7, #12
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bc80      	pop	{r7}
 80012f6:	4770      	bx	lr

080012f8 <_ZN12HeightSensor10readSensorEv>:


void HeightSensor::readSensor()
{
 80012f8:	b590      	push	{r4, r7, lr}
 80012fa:	b087      	sub	sp, #28
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(trig_port, trig_pin, GPIO_PIN_SET);  // pull the TRIG pin HIGH
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	6818      	ldr	r0, [r3, #0]
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	889b      	ldrh	r3, [r3, #4]
 8001308:	2201      	movs	r2, #1
 800130a:	4619      	mov	r1, r3
 800130c:	f002 fd2b 	bl	8003d66 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COUNTER(&htim, 0);
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	691b      	ldr	r3, [r3, #16]
 8001314:	2200      	movs	r2, #0
 8001316:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER (&htim) < 10);  // wait for 10 us
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	691b      	ldr	r3, [r3, #16]
 800131c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800131e:	2b09      	cmp	r3, #9
 8001320:	bf94      	ite	ls
 8001322:	2301      	movls	r3, #1
 8001324:	2300      	movhi	r3, #0
 8001326:	b2db      	uxtb	r3, r3
 8001328:	2b00      	cmp	r3, #0
 800132a:	d000      	beq.n	800132e <_ZN12HeightSensor10readSensorEv+0x36>
 800132c:	e7f4      	b.n	8001318 <_ZN12HeightSensor10readSensorEv+0x20>
	HAL_GPIO_WritePin(trig_port, trig_pin, GPIO_PIN_RESET);  // pull the TRIG pin low
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	6818      	ldr	r0, [r3, #0]
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	889b      	ldrh	r3, [r3, #4]
 8001336:	2200      	movs	r2, #0
 8001338:	4619      	mov	r1, r3
 800133a:	f002 fd14 	bl	8003d66 <HAL_GPIO_WritePin>

	uint32_t millis = HAL_GetTick(); // used this to avoid infinite while loop  (for timeout)
 800133e:	f001 fe0f 	bl	8002f60 <HAL_GetTick>
 8001342:	6178      	str	r0, [r7, #20]
	// wait for the echo pin to go high
	while (!(HAL_GPIO_ReadPin (echo_port, echo_pin)) && millis + 10 >  HAL_GetTick());
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	689a      	ldr	r2, [r3, #8]
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800134e:	b29b      	uxth	r3, r3
 8001350:	4619      	mov	r1, r3
 8001352:	4610      	mov	r0, r2
 8001354:	f002 fcf0 	bl	8003d38 <HAL_GPIO_ReadPin>
 8001358:	4603      	mov	r3, r0
 800135a:	2b00      	cmp	r3, #0
 800135c:	d109      	bne.n	8001372 <_ZN12HeightSensor10readSensorEv+0x7a>
 800135e:	697b      	ldr	r3, [r7, #20]
 8001360:	f103 040a 	add.w	r4, r3, #10
 8001364:	f001 fdfc 	bl	8002f60 <HAL_GetTick>
 8001368:	4603      	mov	r3, r0
 800136a:	429c      	cmp	r4, r3
 800136c:	d901      	bls.n	8001372 <_ZN12HeightSensor10readSensorEv+0x7a>
 800136e:	2301      	movs	r3, #1
 8001370:	e000      	b.n	8001374 <_ZN12HeightSensor10readSensorEv+0x7c>
 8001372:	2300      	movs	r3, #0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d000      	beq.n	800137a <_ZN12HeightSensor10readSensorEv+0x82>
 8001378:	e7e4      	b.n	8001344 <_ZN12HeightSensor10readSensorEv+0x4c>
	uint32_t time1 = __HAL_TIM_GET_COUNTER (&htim);
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	691b      	ldr	r3, [r3, #16]
 800137e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001380:	613b      	str	r3, [r7, #16]

	millis = HAL_GetTick(); // used this to avoid infinite while loop (for timeout)
 8001382:	f001 fded 	bl	8002f60 <HAL_GetTick>
 8001386:	6178      	str	r0, [r7, #20]
	// wait for the echo pin to go low
	while ((HAL_GPIO_ReadPin (echo_port, echo_pin)) && millis + 50 > HAL_GetTick());
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	689a      	ldr	r2, [r3, #8]
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001392:	b29b      	uxth	r3, r3
 8001394:	4619      	mov	r1, r3
 8001396:	4610      	mov	r0, r2
 8001398:	f002 fcce 	bl	8003d38 <HAL_GPIO_ReadPin>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d009      	beq.n	80013b6 <_ZN12HeightSensor10readSensorEv+0xbe>
 80013a2:	697b      	ldr	r3, [r7, #20]
 80013a4:	f103 0432 	add.w	r4, r3, #50	; 0x32
 80013a8:	f001 fdda 	bl	8002f60 <HAL_GetTick>
 80013ac:	4603      	mov	r3, r0
 80013ae:	429c      	cmp	r4, r3
 80013b0:	d901      	bls.n	80013b6 <_ZN12HeightSensor10readSensorEv+0xbe>
 80013b2:	2301      	movs	r3, #1
 80013b4:	e000      	b.n	80013b8 <_ZN12HeightSensor10readSensorEv+0xc0>
 80013b6:	2300      	movs	r3, #0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d000      	beq.n	80013be <_ZN12HeightSensor10readSensorEv+0xc6>
 80013bc:	e7e4      	b.n	8001388 <_ZN12HeightSensor10readSensorEv+0x90>
	uint32_t time2 = __HAL_TIM_GET_COUNTER (&htim);
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	691b      	ldr	r3, [r3, #16]
 80013c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013c4:	60fb      	str	r3, [r7, #12]

	uint16_t distance_mm = (time2 - time1)* 0.34/2;
 80013c6:	68fa      	ldr	r2, [r7, #12]
 80013c8:	693b      	ldr	r3, [r7, #16]
 80013ca:	1ad3      	subs	r3, r2, r3
 80013cc:	4618      	mov	r0, r3
 80013ce:	f7ff f809 	bl	80003e4 <__aeabi_ui2d>
 80013d2:	a32f      	add	r3, pc, #188	; (adr r3, 8001490 <_ZN12HeightSensor10readSensorEv+0x198>)
 80013d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013d8:	f7ff f87e 	bl	80004d8 <__aeabi_dmul>
 80013dc:	4602      	mov	r2, r0
 80013de:	460b      	mov	r3, r1
 80013e0:	4610      	mov	r0, r2
 80013e2:	4619      	mov	r1, r3
 80013e4:	f04f 0200 	mov.w	r2, #0
 80013e8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80013ec:	f7ff f99e 	bl	800072c <__aeabi_ddiv>
 80013f0:	4602      	mov	r2, r0
 80013f2:	460b      	mov	r3, r1
 80013f4:	4610      	mov	r0, r2
 80013f6:	4619      	mov	r1, r3
 80013f8:	f7ff fb46 	bl	8000a88 <__aeabi_d2uiz>
 80013fc:	4603      	mov	r3, r0
 80013fe:	817b      	strh	r3, [r7, #10]

	dist_raw = (distance_mm/10.0) < CONE_HEIGHT ? (distance_mm/10.0) : CONE_HEIGHT;
 8001400:	897b      	ldrh	r3, [r7, #10]
 8001402:	4618      	mov	r0, r3
 8001404:	f7fe fffe 	bl	8000404 <__aeabi_i2d>
 8001408:	f04f 0200 	mov.w	r2, #0
 800140c:	4b24      	ldr	r3, [pc, #144]	; (80014a0 <_ZN12HeightSensor10readSensorEv+0x1a8>)
 800140e:	f7ff f98d 	bl	800072c <__aeabi_ddiv>
 8001412:	4602      	mov	r2, r0
 8001414:	460b      	mov	r3, r1
 8001416:	4610      	mov	r0, r2
 8001418:	4619      	mov	r1, r3
 800141a:	a31f      	add	r3, pc, #124	; (adr r3, 8001498 <_ZN12HeightSensor10readSensorEv+0x1a0>)
 800141c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001420:	f7ff facc 	bl	80009bc <__aeabi_dcmplt>
 8001424:	4603      	mov	r3, r0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d010      	beq.n	800144c <_ZN12HeightSensor10readSensorEv+0x154>
 800142a:	897b      	ldrh	r3, [r7, #10]
 800142c:	4618      	mov	r0, r3
 800142e:	f7fe ffe9 	bl	8000404 <__aeabi_i2d>
 8001432:	f04f 0200 	mov.w	r2, #0
 8001436:	4b1a      	ldr	r3, [pc, #104]	; (80014a0 <_ZN12HeightSensor10readSensorEv+0x1a8>)
 8001438:	f7ff f978 	bl	800072c <__aeabi_ddiv>
 800143c:	4602      	mov	r2, r0
 800143e:	460b      	mov	r3, r1
 8001440:	4610      	mov	r0, r2
 8001442:	4619      	mov	r1, r3
 8001444:	f7ff fb40 	bl	8000ac8 <__aeabi_d2f>
 8001448:	4603      	mov	r3, r0
 800144a:	e000      	b.n	800144e <_ZN12HeightSensor10readSensorEv+0x156>
 800144c:	4b15      	ldr	r3, [pc, #84]	; (80014a4 <_ZN12HeightSensor10readSensorEv+0x1ac>)
 800144e:	687a      	ldr	r2, [r7, #4]
 8001450:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
	dist_filtered = FIRFilter_Update(&lpf, dist_raw);
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	f103 0258 	add.w	r2, r3, #88	; 0x58
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 8001460:	4619      	mov	r1, r3
 8001462:	4610      	mov	r0, r2
 8001464:	f7ff fe96 	bl	8001194 <_Z16FIRFilter_UpdateP9FIRFilterf>
 8001468:	4602      	mov	r2, r0
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	water_height = CONE_HEIGHT - dist_filtered;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8001476:	4619      	mov	r1, r3
 8001478:	480a      	ldr	r0, [pc, #40]	; (80014a4 <_ZN12HeightSensor10readSensorEv+0x1ac>)
 800147a:	f7ff fb79 	bl	8000b70 <__aeabi_fsub>
 800147e:	4603      	mov	r3, r0
 8001480:	461a      	mov	r2, r3
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
}
 8001488:	bf00      	nop
 800148a:	371c      	adds	r7, #28
 800148c:	46bd      	mov	sp, r7
 800148e:	bd90      	pop	{r4, r7, pc}
 8001490:	5c28f5c3 	.word	0x5c28f5c3
 8001494:	3fd5c28f 	.word	0x3fd5c28f
 8001498:	00000000 	.word	0x00000000
 800149c:	4050c000 	.word	0x4050c000
 80014a0:	40240000 	.word	0x40240000
 80014a4:	42860000 	.word	0x42860000

080014a8 <_ZL14DWT_Delay_Initv>:

/* private functions prototypes */
/**
 * @brief DWT Cortex Tick counter for Microsecond delay
 */
static uint32_t DWT_Delay_Init(void) {
 80014a8:	b480      	push	{r7}
 80014aa:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 80014ac:	4b16      	ldr	r3, [pc, #88]	; (8001508 <_ZL14DWT_Delay_Initv+0x60>)
 80014ae:	68db      	ldr	r3, [r3, #12]
 80014b0:	4a15      	ldr	r2, [pc, #84]	; (8001508 <_ZL14DWT_Delay_Initv+0x60>)
 80014b2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80014b6:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80014b8:	4b13      	ldr	r3, [pc, #76]	; (8001508 <_ZL14DWT_Delay_Initv+0x60>)
 80014ba:	68db      	ldr	r3, [r3, #12]
 80014bc:	4a12      	ldr	r2, [pc, #72]	; (8001508 <_ZL14DWT_Delay_Initv+0x60>)
 80014be:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80014c2:	60d3      	str	r3, [r2, #12]
  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk;
 80014c4:	4b11      	ldr	r3, [pc, #68]	; (800150c <_ZL14DWT_Delay_Initv+0x64>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a10      	ldr	r2, [pc, #64]	; (800150c <_ZL14DWT_Delay_Initv+0x64>)
 80014ca:	f023 0301 	bic.w	r3, r3, #1
 80014ce:	6013      	str	r3, [r2, #0]
  /* Enable clock cycle counter */
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80014d0:	4b0e      	ldr	r3, [pc, #56]	; (800150c <_ZL14DWT_Delay_Initv+0x64>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	4a0d      	ldr	r2, [pc, #52]	; (800150c <_ZL14DWT_Delay_Initv+0x64>)
 80014d6:	f043 0301 	orr.w	r3, r3, #1
 80014da:	6013      	str	r3, [r2, #0]
  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 80014dc:	4b0b      	ldr	r3, [pc, #44]	; (800150c <_ZL14DWT_Delay_Initv+0x64>)
 80014de:	2200      	movs	r2, #0
 80014e0:	605a      	str	r2, [r3, #4]
  /* 3 NO OPERATION instructions */
  __NOP();
 80014e2:	bf00      	nop
  __NOP();
 80014e4:	bf00      	nop
  __NOP();
 80014e6:	bf00      	nop
  /* Check if clock cycle counter has started */
  if(DWT->CYCCNT)
 80014e8:	4b08      	ldr	r3, [pc, #32]	; (800150c <_ZL14DWT_Delay_Initv+0x64>)
 80014ea:	685b      	ldr	r3, [r3, #4]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	bf14      	ite	ne
 80014f0:	2301      	movne	r3, #1
 80014f2:	2300      	moveq	r3, #0
 80014f4:	b2db      	uxtb	r3, r3
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <_ZL14DWT_Delay_Initv+0x56>
  {
    return 0;
 80014fa:	2300      	movs	r3, #0
 80014fc:	e000      	b.n	8001500 <_ZL14DWT_Delay_Initv+0x58>
  }
  else
  {
    return 1;
 80014fe:	2301      	movs	r3, #1
  }
}
 8001500:	4618      	mov	r0, r3
 8001502:	46bd      	mov	sp, r7
 8001504:	bc80      	pop	{r7}
 8001506:	4770      	bx	lr
 8001508:	e000edf0 	.word	0xe000edf0
 800150c:	e0001000 	.word	0xe0001000

08001510 <_ZL12DWT_Delay_usm>:

__STATIC_INLINE void DWT_Delay_us(volatile uint32_t usec)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b084      	sub	sp, #16
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
 uint32_t clk_cycle_start = DWT->CYCCNT;
 8001518:	4b0f      	ldr	r3, [pc, #60]	; (8001558 <_ZL12DWT_Delay_usm+0x48>)
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	60fb      	str	r3, [r7, #12]
 usec *= (HAL_RCC_GetHCLKFreq() / 1000000);
 800151e:	f003 f81d 	bl	800455c <HAL_RCC_GetHCLKFreq>
 8001522:	4603      	mov	r3, r0
 8001524:	4a0d      	ldr	r2, [pc, #52]	; (800155c <_ZL12DWT_Delay_usm+0x4c>)
 8001526:	fba2 2303 	umull	r2, r3, r2, r3
 800152a:	0c9b      	lsrs	r3, r3, #18
 800152c:	687a      	ldr	r2, [r7, #4]
 800152e:	fb02 f303 	mul.w	r3, r2, r3
 8001532:	607b      	str	r3, [r7, #4]
 while ((DWT->CYCCNT - clk_cycle_start) < usec);
 8001534:	4b08      	ldr	r3, [pc, #32]	; (8001558 <_ZL12DWT_Delay_usm+0x48>)
 8001536:	685a      	ldr	r2, [r3, #4]
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	1ad2      	subs	r2, r2, r3
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	429a      	cmp	r2, r3
 8001540:	bf34      	ite	cc
 8001542:	2301      	movcc	r3, #1
 8001544:	2300      	movcs	r3, #0
 8001546:	b2db      	uxtb	r3, r3
 8001548:	2b00      	cmp	r3, #0
 800154a:	d000      	beq.n	800154e <_ZL12DWT_Delay_usm+0x3e>
 800154c:	e7f2      	b.n	8001534 <_ZL12DWT_Delay_usm+0x24>
}
 800154e:	bf00      	nop
 8001550:	3710      	adds	r7, #16
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	e0001000 	.word	0xe0001000
 800155c:	431bde83 	.word	0x431bde83

08001560 <_ZL19lcd16x2_enablePulsev>:

/**
 * @brief Enable Pulse function
 */
static void lcd16x2_enablePulse(void)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(PORT_RS_and_E, PIN_E, GPIO_PIN_SET);
 8001564:	4b0b      	ldr	r3, [pc, #44]	; (8001594 <_ZL19lcd16x2_enablePulsev+0x34>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	4a0b      	ldr	r2, [pc, #44]	; (8001598 <_ZL19lcd16x2_enablePulsev+0x38>)
 800156a:	8811      	ldrh	r1, [r2, #0]
 800156c:	2201      	movs	r2, #1
 800156e:	4618      	mov	r0, r3
 8001570:	f002 fbf9 	bl	8003d66 <HAL_GPIO_WritePin>
  DWT_Delay_us(T_CONST);
 8001574:	2014      	movs	r0, #20
 8001576:	f7ff ffcb 	bl	8001510 <_ZL12DWT_Delay_usm>
  HAL_GPIO_WritePin(PORT_RS_and_E, PIN_E, GPIO_PIN_RESET);
 800157a:	4b06      	ldr	r3, [pc, #24]	; (8001594 <_ZL19lcd16x2_enablePulsev+0x34>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	4a06      	ldr	r2, [pc, #24]	; (8001598 <_ZL19lcd16x2_enablePulsev+0x38>)
 8001580:	8811      	ldrh	r1, [r2, #0]
 8001582:	2200      	movs	r2, #0
 8001584:	4618      	mov	r0, r3
 8001586:	f002 fbee 	bl	8003d66 <HAL_GPIO_WritePin>
  DWT_Delay_us(60);
 800158a:	203c      	movs	r0, #60	; 0x3c
 800158c:	f7ff ffc0 	bl	8001510 <_ZL12DWT_Delay_usm>
}
 8001590:	bf00      	nop
 8001592:	bd80      	pop	{r7, pc}
 8001594:	200002c0 	.word	0x200002c0
 8001598:	200002c6 	.word	0x200002c6

0800159c <_ZL10lcd16x2_rsb>:

/**
 * @brief RS control
 */
static void lcd16x2_rs(bool state)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b082      	sub	sp, #8
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	4603      	mov	r3, r0
 80015a4:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, (GPIO_PinState)state);
 80015a6:	4b06      	ldr	r3, [pc, #24]	; (80015c0 <_ZL10lcd16x2_rsb+0x24>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	4a06      	ldr	r2, [pc, #24]	; (80015c4 <_ZL10lcd16x2_rsb+0x28>)
 80015ac:	8811      	ldrh	r1, [r2, #0]
 80015ae:	79fa      	ldrb	r2, [r7, #7]
 80015b0:	4618      	mov	r0, r3
 80015b2:	f002 fbd8 	bl	8003d66 <HAL_GPIO_WritePin>
}
 80015b6:	bf00      	nop
 80015b8:	3708      	adds	r7, #8
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	200002c0 	.word	0x200002c0
 80015c4:	200002c4 	.word	0x200002c4

080015c8 <_ZL13lcd16x2_writeh>:

/**
 * @brief Write parallel signal to lcd
 */
static void lcd16x2_write(uint8_t wbyte)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b084      	sub	sp, #16
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	4603      	mov	r3, r0
 80015d0:	71fb      	strb	r3, [r7, #7]
  uint8_t LSB_nibble = wbyte&0xF, MSB_nibble = (wbyte>>4)&0xF;
 80015d2:	79fb      	ldrb	r3, [r7, #7]
 80015d4:	f003 030f 	and.w	r3, r3, #15
 80015d8:	73fb      	strb	r3, [r7, #15]
 80015da:	79fb      	ldrb	r3, [r7, #7]
 80015dc:	091b      	lsrs	r3, r3, #4
 80015de:	73bb      	strb	r3, [r7, #14]
  if(is8BitsMode)
 80015e0:	4b5f      	ldr	r3, [pc, #380]	; (8001760 <_ZL13lcd16x2_writeh+0x198>)
 80015e2:	781b      	ldrb	r3, [r3, #0]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d05a      	beq.n	800169e <_ZL13lcd16x2_writeh+0xd6>
  {
    //LSB data
    HAL_GPIO_WritePin(PORT_LSB, D0_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 80015e8:	4b5e      	ldr	r3, [pc, #376]	; (8001764 <_ZL13lcd16x2_writeh+0x19c>)
 80015ea:	6818      	ldr	r0, [r3, #0]
 80015ec:	4b5e      	ldr	r3, [pc, #376]	; (8001768 <_ZL13lcd16x2_writeh+0x1a0>)
 80015ee:	8819      	ldrh	r1, [r3, #0]
 80015f0:	7bfb      	ldrb	r3, [r7, #15]
 80015f2:	f003 0301 	and.w	r3, r3, #1
 80015f6:	b2db      	uxtb	r3, r3
 80015f8:	461a      	mov	r2, r3
 80015fa:	f002 fbb4 	bl	8003d66 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_LSB, D1_PIN, (GPIO_PinState)(LSB_nibble&0x2));
 80015fe:	4b59      	ldr	r3, [pc, #356]	; (8001764 <_ZL13lcd16x2_writeh+0x19c>)
 8001600:	6818      	ldr	r0, [r3, #0]
 8001602:	4b5a      	ldr	r3, [pc, #360]	; (800176c <_ZL13lcd16x2_writeh+0x1a4>)
 8001604:	8819      	ldrh	r1, [r3, #0]
 8001606:	7bfb      	ldrb	r3, [r7, #15]
 8001608:	f003 0302 	and.w	r3, r3, #2
 800160c:	b2db      	uxtb	r3, r3
 800160e:	461a      	mov	r2, r3
 8001610:	f002 fba9 	bl	8003d66 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_LSB, D2_PIN, (GPIO_PinState)(LSB_nibble&0x4));
 8001614:	4b53      	ldr	r3, [pc, #332]	; (8001764 <_ZL13lcd16x2_writeh+0x19c>)
 8001616:	6818      	ldr	r0, [r3, #0]
 8001618:	4b55      	ldr	r3, [pc, #340]	; (8001770 <_ZL13lcd16x2_writeh+0x1a8>)
 800161a:	8819      	ldrh	r1, [r3, #0]
 800161c:	7bfb      	ldrb	r3, [r7, #15]
 800161e:	f003 0304 	and.w	r3, r3, #4
 8001622:	b2db      	uxtb	r3, r3
 8001624:	461a      	mov	r2, r3
 8001626:	f002 fb9e 	bl	8003d66 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_LSB, D3_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 800162a:	4b4e      	ldr	r3, [pc, #312]	; (8001764 <_ZL13lcd16x2_writeh+0x19c>)
 800162c:	6818      	ldr	r0, [r3, #0]
 800162e:	4b51      	ldr	r3, [pc, #324]	; (8001774 <_ZL13lcd16x2_writeh+0x1ac>)
 8001630:	8819      	ldrh	r1, [r3, #0]
 8001632:	7bfb      	ldrb	r3, [r7, #15]
 8001634:	f003 0308 	and.w	r3, r3, #8
 8001638:	b2db      	uxtb	r3, r3
 800163a:	461a      	mov	r2, r3
 800163c:	f002 fb93 	bl	8003d66 <HAL_GPIO_WritePin>
    //MSB data
    HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(MSB_nibble&0x1));
 8001640:	4b4d      	ldr	r3, [pc, #308]	; (8001778 <_ZL13lcd16x2_writeh+0x1b0>)
 8001642:	6818      	ldr	r0, [r3, #0]
 8001644:	4b4d      	ldr	r3, [pc, #308]	; (800177c <_ZL13lcd16x2_writeh+0x1b4>)
 8001646:	8819      	ldrh	r1, [r3, #0]
 8001648:	7bbb      	ldrb	r3, [r7, #14]
 800164a:	f003 0301 	and.w	r3, r3, #1
 800164e:	b2db      	uxtb	r3, r3
 8001650:	461a      	mov	r2, r3
 8001652:	f002 fb88 	bl	8003d66 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(MSB_nibble&0x2));
 8001656:	4b48      	ldr	r3, [pc, #288]	; (8001778 <_ZL13lcd16x2_writeh+0x1b0>)
 8001658:	6818      	ldr	r0, [r3, #0]
 800165a:	4b49      	ldr	r3, [pc, #292]	; (8001780 <_ZL13lcd16x2_writeh+0x1b8>)
 800165c:	8819      	ldrh	r1, [r3, #0]
 800165e:	7bbb      	ldrb	r3, [r7, #14]
 8001660:	f003 0302 	and.w	r3, r3, #2
 8001664:	b2db      	uxtb	r3, r3
 8001666:	461a      	mov	r2, r3
 8001668:	f002 fb7d 	bl	8003d66 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(MSB_nibble&0x4));
 800166c:	4b42      	ldr	r3, [pc, #264]	; (8001778 <_ZL13lcd16x2_writeh+0x1b0>)
 800166e:	6818      	ldr	r0, [r3, #0]
 8001670:	4b44      	ldr	r3, [pc, #272]	; (8001784 <_ZL13lcd16x2_writeh+0x1bc>)
 8001672:	8819      	ldrh	r1, [r3, #0]
 8001674:	7bbb      	ldrb	r3, [r7, #14]
 8001676:	f003 0304 	and.w	r3, r3, #4
 800167a:	b2db      	uxtb	r3, r3
 800167c:	461a      	mov	r2, r3
 800167e:	f002 fb72 	bl	8003d66 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(MSB_nibble&0x8));
 8001682:	4b3d      	ldr	r3, [pc, #244]	; (8001778 <_ZL13lcd16x2_writeh+0x1b0>)
 8001684:	6818      	ldr	r0, [r3, #0]
 8001686:	4b40      	ldr	r3, [pc, #256]	; (8001788 <_ZL13lcd16x2_writeh+0x1c0>)
 8001688:	8819      	ldrh	r1, [r3, #0]
 800168a:	7bbb      	ldrb	r3, [r7, #14]
 800168c:	f003 0308 	and.w	r3, r3, #8
 8001690:	b2db      	uxtb	r3, r3
 8001692:	461a      	mov	r2, r3
 8001694:	f002 fb67 	bl	8003d66 <HAL_GPIO_WritePin>
    lcd16x2_enablePulse();
 8001698:	f7ff ff62 	bl	8001560 <_ZL19lcd16x2_enablePulsev>
    HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(LSB_nibble&0x2));
    HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(LSB_nibble&0x4));
    HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(LSB_nibble&0x8));
    lcd16x2_enablePulse();
  }
}
 800169c:	e05b      	b.n	8001756 <_ZL13lcd16x2_writeh+0x18e>
    HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(MSB_nibble&0x1));
 800169e:	4b36      	ldr	r3, [pc, #216]	; (8001778 <_ZL13lcd16x2_writeh+0x1b0>)
 80016a0:	6818      	ldr	r0, [r3, #0]
 80016a2:	4b36      	ldr	r3, [pc, #216]	; (800177c <_ZL13lcd16x2_writeh+0x1b4>)
 80016a4:	8819      	ldrh	r1, [r3, #0]
 80016a6:	7bbb      	ldrb	r3, [r7, #14]
 80016a8:	f003 0301 	and.w	r3, r3, #1
 80016ac:	b2db      	uxtb	r3, r3
 80016ae:	461a      	mov	r2, r3
 80016b0:	f002 fb59 	bl	8003d66 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(MSB_nibble&0x2));
 80016b4:	4b30      	ldr	r3, [pc, #192]	; (8001778 <_ZL13lcd16x2_writeh+0x1b0>)
 80016b6:	6818      	ldr	r0, [r3, #0]
 80016b8:	4b31      	ldr	r3, [pc, #196]	; (8001780 <_ZL13lcd16x2_writeh+0x1b8>)
 80016ba:	8819      	ldrh	r1, [r3, #0]
 80016bc:	7bbb      	ldrb	r3, [r7, #14]
 80016be:	f003 0302 	and.w	r3, r3, #2
 80016c2:	b2db      	uxtb	r3, r3
 80016c4:	461a      	mov	r2, r3
 80016c6:	f002 fb4e 	bl	8003d66 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(MSB_nibble&0x4));
 80016ca:	4b2b      	ldr	r3, [pc, #172]	; (8001778 <_ZL13lcd16x2_writeh+0x1b0>)
 80016cc:	6818      	ldr	r0, [r3, #0]
 80016ce:	4b2d      	ldr	r3, [pc, #180]	; (8001784 <_ZL13lcd16x2_writeh+0x1bc>)
 80016d0:	8819      	ldrh	r1, [r3, #0]
 80016d2:	7bbb      	ldrb	r3, [r7, #14]
 80016d4:	f003 0304 	and.w	r3, r3, #4
 80016d8:	b2db      	uxtb	r3, r3
 80016da:	461a      	mov	r2, r3
 80016dc:	f002 fb43 	bl	8003d66 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(MSB_nibble&0x8));
 80016e0:	4b25      	ldr	r3, [pc, #148]	; (8001778 <_ZL13lcd16x2_writeh+0x1b0>)
 80016e2:	6818      	ldr	r0, [r3, #0]
 80016e4:	4b28      	ldr	r3, [pc, #160]	; (8001788 <_ZL13lcd16x2_writeh+0x1c0>)
 80016e6:	8819      	ldrh	r1, [r3, #0]
 80016e8:	7bbb      	ldrb	r3, [r7, #14]
 80016ea:	f003 0308 	and.w	r3, r3, #8
 80016ee:	b2db      	uxtb	r3, r3
 80016f0:	461a      	mov	r2, r3
 80016f2:	f002 fb38 	bl	8003d66 <HAL_GPIO_WritePin>
    lcd16x2_enablePulse();
 80016f6:	f7ff ff33 	bl	8001560 <_ZL19lcd16x2_enablePulsev>
    HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 80016fa:	4b1f      	ldr	r3, [pc, #124]	; (8001778 <_ZL13lcd16x2_writeh+0x1b0>)
 80016fc:	6818      	ldr	r0, [r3, #0]
 80016fe:	4b1f      	ldr	r3, [pc, #124]	; (800177c <_ZL13lcd16x2_writeh+0x1b4>)
 8001700:	8819      	ldrh	r1, [r3, #0]
 8001702:	7bfb      	ldrb	r3, [r7, #15]
 8001704:	f003 0301 	and.w	r3, r3, #1
 8001708:	b2db      	uxtb	r3, r3
 800170a:	461a      	mov	r2, r3
 800170c:	f002 fb2b 	bl	8003d66 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(LSB_nibble&0x2));
 8001710:	4b19      	ldr	r3, [pc, #100]	; (8001778 <_ZL13lcd16x2_writeh+0x1b0>)
 8001712:	6818      	ldr	r0, [r3, #0]
 8001714:	4b1a      	ldr	r3, [pc, #104]	; (8001780 <_ZL13lcd16x2_writeh+0x1b8>)
 8001716:	8819      	ldrh	r1, [r3, #0]
 8001718:	7bfb      	ldrb	r3, [r7, #15]
 800171a:	f003 0302 	and.w	r3, r3, #2
 800171e:	b2db      	uxtb	r3, r3
 8001720:	461a      	mov	r2, r3
 8001722:	f002 fb20 	bl	8003d66 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(LSB_nibble&0x4));
 8001726:	4b14      	ldr	r3, [pc, #80]	; (8001778 <_ZL13lcd16x2_writeh+0x1b0>)
 8001728:	6818      	ldr	r0, [r3, #0]
 800172a:	4b16      	ldr	r3, [pc, #88]	; (8001784 <_ZL13lcd16x2_writeh+0x1bc>)
 800172c:	8819      	ldrh	r1, [r3, #0]
 800172e:	7bfb      	ldrb	r3, [r7, #15]
 8001730:	f003 0304 	and.w	r3, r3, #4
 8001734:	b2db      	uxtb	r3, r3
 8001736:	461a      	mov	r2, r3
 8001738:	f002 fb15 	bl	8003d66 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 800173c:	4b0e      	ldr	r3, [pc, #56]	; (8001778 <_ZL13lcd16x2_writeh+0x1b0>)
 800173e:	6818      	ldr	r0, [r3, #0]
 8001740:	4b11      	ldr	r3, [pc, #68]	; (8001788 <_ZL13lcd16x2_writeh+0x1c0>)
 8001742:	8819      	ldrh	r1, [r3, #0]
 8001744:	7bfb      	ldrb	r3, [r7, #15]
 8001746:	f003 0308 	and.w	r3, r3, #8
 800174a:	b2db      	uxtb	r3, r3
 800174c:	461a      	mov	r2, r3
 800174e:	f002 fb0a 	bl	8003d66 <HAL_GPIO_WritePin>
    lcd16x2_enablePulse();
 8001752:	f7ff ff05 	bl	8001560 <_ZL19lcd16x2_enablePulsev>
}
 8001756:	bf00      	nop
 8001758:	3710      	adds	r7, #16
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	200000c4 	.word	0x200000c4
 8001764:	200002c8 	.word	0x200002c8
 8001768:	200002cc 	.word	0x200002cc
 800176c:	200002ce 	.word	0x200002ce
 8001770:	200002d0 	.word	0x200002d0
 8001774:	200002d2 	.word	0x200002d2
 8001778:	200002d4 	.word	0x200002d4
 800177c:	200002d8 	.word	0x200002d8
 8001780:	200002da 	.word	0x200002da
 8001784:	200002dc 	.word	0x200002dc
 8001788:	200002de 	.word	0x200002de

0800178c <_ZL20lcd16x2_writeCommandh>:

/**
 * @brief Write command
 */
static void lcd16x2_writeCommand(uint8_t cmd)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b082      	sub	sp, #8
 8001790:	af00      	add	r7, sp, #0
 8001792:	4603      	mov	r3, r0
 8001794:	71fb      	strb	r3, [r7, #7]
  lcd16x2_rs(false);
 8001796:	2000      	movs	r0, #0
 8001798:	f7ff ff00 	bl	800159c <_ZL10lcd16x2_rsb>
  lcd16x2_write(cmd);
 800179c:	79fb      	ldrb	r3, [r7, #7]
 800179e:	4618      	mov	r0, r3
 80017a0:	f7ff ff12 	bl	80015c8 <_ZL13lcd16x2_writeh>
}
 80017a4:	bf00      	nop
 80017a6:	3708      	adds	r7, #8
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}

080017ac <_ZL17lcd16x2_writeDatah>:

/**
 * @brief Write data
 */
static void lcd16x2_writeData(uint8_t data)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b082      	sub	sp, #8
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	4603      	mov	r3, r0
 80017b4:	71fb      	strb	r3, [r7, #7]
  lcd16x2_rs(true);
 80017b6:	2001      	movs	r0, #1
 80017b8:	f7ff fef0 	bl	800159c <_ZL10lcd16x2_rsb>
  lcd16x2_write(data);
 80017bc:	79fb      	ldrb	r3, [r7, #7]
 80017be:	4618      	mov	r0, r3
 80017c0:	f7ff ff02 	bl	80015c8 <_ZL13lcd16x2_writeh>
}
 80017c4:	bf00      	nop
 80017c6:	3708      	adds	r7, #8
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}

080017cc <_ZL14lcd16x2_write4h>:

/**
 * @brief 4-bits write
 */
static void lcd16x2_write4(uint8_t nib)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b082      	sub	sp, #8
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	4603      	mov	r3, r0
 80017d4:	71fb      	strb	r3, [r7, #7]
  nib &= 0xF;
 80017d6:	79fb      	ldrb	r3, [r7, #7]
 80017d8:	f003 030f 	and.w	r3, r3, #15
 80017dc:	71fb      	strb	r3, [r7, #7]
  lcd16x2_rs(false);
 80017de:	2000      	movs	r0, #0
 80017e0:	f7ff fedc 	bl	800159c <_ZL10lcd16x2_rsb>
  //LSB data
  HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(nib&0x1));
 80017e4:	4b18      	ldr	r3, [pc, #96]	; (8001848 <_ZL14lcd16x2_write4h+0x7c>)
 80017e6:	6818      	ldr	r0, [r3, #0]
 80017e8:	4b18      	ldr	r3, [pc, #96]	; (800184c <_ZL14lcd16x2_write4h+0x80>)
 80017ea:	8819      	ldrh	r1, [r3, #0]
 80017ec:	79fb      	ldrb	r3, [r7, #7]
 80017ee:	f003 0301 	and.w	r3, r3, #1
 80017f2:	b2db      	uxtb	r3, r3
 80017f4:	461a      	mov	r2, r3
 80017f6:	f002 fab6 	bl	8003d66 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(nib&0x2));
 80017fa:	4b13      	ldr	r3, [pc, #76]	; (8001848 <_ZL14lcd16x2_write4h+0x7c>)
 80017fc:	6818      	ldr	r0, [r3, #0]
 80017fe:	4b14      	ldr	r3, [pc, #80]	; (8001850 <_ZL14lcd16x2_write4h+0x84>)
 8001800:	8819      	ldrh	r1, [r3, #0]
 8001802:	79fb      	ldrb	r3, [r7, #7]
 8001804:	f003 0302 	and.w	r3, r3, #2
 8001808:	b2db      	uxtb	r3, r3
 800180a:	461a      	mov	r2, r3
 800180c:	f002 faab 	bl	8003d66 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(nib&0x4));
 8001810:	4b0d      	ldr	r3, [pc, #52]	; (8001848 <_ZL14lcd16x2_write4h+0x7c>)
 8001812:	6818      	ldr	r0, [r3, #0]
 8001814:	4b0f      	ldr	r3, [pc, #60]	; (8001854 <_ZL14lcd16x2_write4h+0x88>)
 8001816:	8819      	ldrh	r1, [r3, #0]
 8001818:	79fb      	ldrb	r3, [r7, #7]
 800181a:	f003 0304 	and.w	r3, r3, #4
 800181e:	b2db      	uxtb	r3, r3
 8001820:	461a      	mov	r2, r3
 8001822:	f002 faa0 	bl	8003d66 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(nib&0x8));
 8001826:	4b08      	ldr	r3, [pc, #32]	; (8001848 <_ZL14lcd16x2_write4h+0x7c>)
 8001828:	6818      	ldr	r0, [r3, #0]
 800182a:	4b0b      	ldr	r3, [pc, #44]	; (8001858 <_ZL14lcd16x2_write4h+0x8c>)
 800182c:	8819      	ldrh	r1, [r3, #0]
 800182e:	79fb      	ldrb	r3, [r7, #7]
 8001830:	f003 0308 	and.w	r3, r3, #8
 8001834:	b2db      	uxtb	r3, r3
 8001836:	461a      	mov	r2, r3
 8001838:	f002 fa95 	bl	8003d66 <HAL_GPIO_WritePin>
  lcd16x2_enablePulse();
 800183c:	f7ff fe90 	bl	8001560 <_ZL19lcd16x2_enablePulsev>
}
 8001840:	bf00      	nop
 8001842:	3708      	adds	r7, #8
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}
 8001848:	200002d4 	.word	0x200002d4
 800184c:	200002d8 	.word	0x200002d8
 8001850:	200002da 	.word	0x200002da
 8001854:	200002dc 	.word	0x200002dc
 8001858:	200002de 	.word	0x200002de

0800185c <_Z18lcd16x2_init_4bitsP12GPIO_TypeDefttS0_tttt>:
 * @param[in] x_pin GPIO pin (e.g. GPIO_PIN_1)
 */
void lcd16x2_init_4bits(
    GPIO_TypeDef* port_rs_e, uint16_t rs_pin, uint16_t e_pin,
    GPIO_TypeDef* port_4_7, uint16_t d4_pin, uint16_t d5_pin, uint16_t d6_pin, uint16_t d7_pin)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b084      	sub	sp, #16
 8001860:	af00      	add	r7, sp, #0
 8001862:	60f8      	str	r0, [r7, #12]
 8001864:	607b      	str	r3, [r7, #4]
 8001866:	460b      	mov	r3, r1
 8001868:	817b      	strh	r3, [r7, #10]
 800186a:	4613      	mov	r3, r2
 800186c:	813b      	strh	r3, [r7, #8]
  DWT_Delay_Init();
 800186e:	f7ff fe1b 	bl	80014a8 <_ZL14DWT_Delay_Initv>
  //Set GPIO Ports and Pins data
  PORT_RS_and_E = port_rs_e;
 8001872:	4a24      	ldr	r2, [pc, #144]	; (8001904 <_Z18lcd16x2_init_4bitsP12GPIO_TypeDefttS0_tttt+0xa8>)
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	6013      	str	r3, [r2, #0]
  PIN_RS = rs_pin;
 8001878:	4a23      	ldr	r2, [pc, #140]	; (8001908 <_Z18lcd16x2_init_4bitsP12GPIO_TypeDefttS0_tttt+0xac>)
 800187a:	897b      	ldrh	r3, [r7, #10]
 800187c:	8013      	strh	r3, [r2, #0]
  PIN_E = e_pin;
 800187e:	4a23      	ldr	r2, [pc, #140]	; (800190c <_Z18lcd16x2_init_4bitsP12GPIO_TypeDefttS0_tttt+0xb0>)
 8001880:	893b      	ldrh	r3, [r7, #8]
 8001882:	8013      	strh	r3, [r2, #0]
  PORT_MSB = port_4_7;
 8001884:	4a22      	ldr	r2, [pc, #136]	; (8001910 <_Z18lcd16x2_init_4bitsP12GPIO_TypeDefttS0_tttt+0xb4>)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	6013      	str	r3, [r2, #0]
  D4_PIN = d4_pin;
 800188a:	4a22      	ldr	r2, [pc, #136]	; (8001914 <_Z18lcd16x2_init_4bitsP12GPIO_TypeDefttS0_tttt+0xb8>)
 800188c:	8b3b      	ldrh	r3, [r7, #24]
 800188e:	8013      	strh	r3, [r2, #0]
  D5_PIN = d5_pin;
 8001890:	4a21      	ldr	r2, [pc, #132]	; (8001918 <_Z18lcd16x2_init_4bitsP12GPIO_TypeDefttS0_tttt+0xbc>)
 8001892:	8bbb      	ldrh	r3, [r7, #28]
 8001894:	8013      	strh	r3, [r2, #0]
  D6_PIN = d6_pin;
 8001896:	4a21      	ldr	r2, [pc, #132]	; (800191c <_Z18lcd16x2_init_4bitsP12GPIO_TypeDefttS0_tttt+0xc0>)
 8001898:	8c3b      	ldrh	r3, [r7, #32]
 800189a:	8013      	strh	r3, [r2, #0]
  D7_PIN = d7_pin;
 800189c:	4a20      	ldr	r2, [pc, #128]	; (8001920 <_Z18lcd16x2_init_4bitsP12GPIO_TypeDefttS0_tttt+0xc4>)
 800189e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80018a0:	8013      	strh	r3, [r2, #0]
  is8BitsMode = false;
 80018a2:	4b20      	ldr	r3, [pc, #128]	; (8001924 <_Z18lcd16x2_init_4bitsP12GPIO_TypeDefttS0_tttt+0xc8>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	701a      	strb	r2, [r3, #0]
  FunctionSet = 0x28;
 80018a8:	4b1f      	ldr	r3, [pc, #124]	; (8001928 <_Z18lcd16x2_init_4bitsP12GPIO_TypeDefttS0_tttt+0xcc>)
 80018aa:	2228      	movs	r2, #40	; 0x28
 80018ac:	701a      	strb	r2, [r3, #0]

  //Initialise LCD
  //1. Wait at least 15ms
  LCD_MS_DELAY(20);
 80018ae:	2014      	movs	r0, #20
 80018b0:	f001 fb60 	bl	8002f74 <HAL_Delay>
  //2. Attentions sequence
  lcd16x2_write4(0x3);
 80018b4:	2003      	movs	r0, #3
 80018b6:	f7ff ff89 	bl	80017cc <_ZL14lcd16x2_write4h>
  LCD_MS_DELAY(5);
 80018ba:	2005      	movs	r0, #5
 80018bc:	f001 fb5a 	bl	8002f74 <HAL_Delay>
  lcd16x2_write4(0x3);
 80018c0:	2003      	movs	r0, #3
 80018c2:	f7ff ff83 	bl	80017cc <_ZL14lcd16x2_write4h>
  LCD_MS_DELAY(1);
 80018c6:	2001      	movs	r0, #1
 80018c8:	f001 fb54 	bl	8002f74 <HAL_Delay>
  lcd16x2_write4(0x3);
 80018cc:	2003      	movs	r0, #3
 80018ce:	f7ff ff7d 	bl	80017cc <_ZL14lcd16x2_write4h>
  LCD_MS_DELAY(1);
 80018d2:	2001      	movs	r0, #1
 80018d4:	f001 fb4e 	bl	8002f74 <HAL_Delay>
  lcd16x2_write4(0x2);  //4 bit mode
 80018d8:	2002      	movs	r0, #2
 80018da:	f7ff ff77 	bl	80017cc <_ZL14lcd16x2_write4h>
  LCD_MS_DELAY(1);
 80018de:	2001      	movs	r0, #1
 80018e0:	f001 fb48 	bl	8002f74 <HAL_Delay>
  //4. Function set; Enable 2 lines, Data length to 4 bits
  lcd16x2_writeCommand(LCD_FUNCTIONSET | LCD_FUNCTION_N);
 80018e4:	2028      	movs	r0, #40	; 0x28
 80018e6:	f7ff ff51 	bl	800178c <_ZL20lcd16x2_writeCommandh>
  //3. Display control (Display ON, Cursor ON, blink cursor)
  lcd16x2_writeCommand(LCD_DISPLAYCONTROL | LCD_DISPLAY_B | LCD_DISPLAY_C | LCD_DISPLAY_D);
 80018ea:	200f      	movs	r0, #15
 80018ec:	f7ff ff4e 	bl	800178c <_ZL20lcd16x2_writeCommandh>
  //4. Clear LCD and return home
  lcd16x2_writeCommand(LCD_CLEARDISPLAY);
 80018f0:	2001      	movs	r0, #1
 80018f2:	f7ff ff4b 	bl	800178c <_ZL20lcd16x2_writeCommandh>
  LCD_MS_DELAY(3);
 80018f6:	2003      	movs	r0, #3
 80018f8:	f001 fb3c 	bl	8002f74 <HAL_Delay>
}
 80018fc:	bf00      	nop
 80018fe:	3710      	adds	r7, #16
 8001900:	46bd      	mov	sp, r7
 8001902:	bd80      	pop	{r7, pc}
 8001904:	200002c0 	.word	0x200002c0
 8001908:	200002c4 	.word	0x200002c4
 800190c:	200002c6 	.word	0x200002c6
 8001910:	200002d4 	.word	0x200002d4
 8001914:	200002d8 	.word	0x200002d8
 8001918:	200002da 	.word	0x200002da
 800191c:	200002dc 	.word	0x200002dc
 8001920:	200002de 	.word	0x200002de
 8001924:	200000c4 	.word	0x200000c4
 8001928:	200000c6 	.word	0x200000c6

0800192c <_Z17lcd16x2_setCursorhh>:
 * @brief Set cursor position
 * @param[in] row - 0 or 1 for line1 or line2
 * @param[in] col - 0 - 15 (16 columns LCD)
 */
void lcd16x2_setCursor(uint8_t row, uint8_t col)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b084      	sub	sp, #16
 8001930:	af00      	add	r7, sp, #0
 8001932:	4603      	mov	r3, r0
 8001934:	460a      	mov	r2, r1
 8001936:	71fb      	strb	r3, [r7, #7]
 8001938:	4613      	mov	r3, r2
 800193a:	71bb      	strb	r3, [r7, #6]
  uint8_t maskData;
  maskData = (col)&0x0F;
 800193c:	79bb      	ldrb	r3, [r7, #6]
 800193e:	f003 030f 	and.w	r3, r3, #15
 8001942:	73fb      	strb	r3, [r7, #15]
  if(row==0)
 8001944:	79fb      	ldrb	r3, [r7, #7]
 8001946:	2b00      	cmp	r3, #0
 8001948:	d108      	bne.n	800195c <_Z17lcd16x2_setCursorhh+0x30>
  {
    maskData |= (0x80);
 800194a:	7bfb      	ldrb	r3, [r7, #15]
 800194c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001950:	73fb      	strb	r3, [r7, #15]
    lcd16x2_writeCommand(maskData);
 8001952:	7bfb      	ldrb	r3, [r7, #15]
 8001954:	4618      	mov	r0, r3
 8001956:	f7ff ff19 	bl	800178c <_ZL20lcd16x2_writeCommandh>
  else
  {
    maskData |= (0xc0);
    lcd16x2_writeCommand(maskData);
  }
}
 800195a:	e007      	b.n	800196c <_Z17lcd16x2_setCursorhh+0x40>
    maskData |= (0xc0);
 800195c:	7bfb      	ldrb	r3, [r7, #15]
 800195e:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8001962:	73fb      	strb	r3, [r7, #15]
    lcd16x2_writeCommand(maskData);
 8001964:	7bfb      	ldrb	r3, [r7, #15]
 8001966:	4618      	mov	r0, r3
 8001968:	f7ff ff10 	bl	800178c <_ZL20lcd16x2_writeCommandh>
}
 800196c:	bf00      	nop
 800196e:	3710      	adds	r7, #16
 8001970:	46bd      	mov	sp, r7
 8001972:	bd80      	pop	{r7, pc}

08001974 <_Z15lcd16x2_1stLinev>:
/**
 * @brief Move to beginning of 1st line
 */
void lcd16x2_1stLine(void)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	af00      	add	r7, sp, #0
  lcd16x2_setCursor(0,0);
 8001978:	2100      	movs	r1, #0
 800197a:	2000      	movs	r0, #0
 800197c:	f7ff ffd6 	bl	800192c <_Z17lcd16x2_setCursorhh>
}
 8001980:	bf00      	nop
 8001982:	bd80      	pop	{r7, pc}

08001984 <_Z15lcd16x2_2ndLinev>:
/**
 * @brief Move to beginning of 2nd line
 */
void lcd16x2_2ndLine(void)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	af00      	add	r7, sp, #0
  lcd16x2_setCursor(1,0);
 8001988:	2100      	movs	r1, #0
 800198a:	2001      	movs	r0, #1
 800198c:	f7ff ffce 	bl	800192c <_Z17lcd16x2_setCursorhh>
}
 8001990:	bf00      	nop
 8001992:	bd80      	pop	{r7, pc}

08001994 <_Z18lcd16x2_cursorShowb>:

/**
 * @brief Cursor ON/OFF
 */
void lcd16x2_cursorShow(bool state)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b082      	sub	sp, #8
 8001998:	af00      	add	r7, sp, #0
 800199a:	4603      	mov	r3, r0
 800199c:	71fb      	strb	r3, [r7, #7]
  if(state)
 800199e:	79fb      	ldrb	r3, [r7, #7]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d00c      	beq.n	80019be <_Z18lcd16x2_cursorShowb+0x2a>
  {
    DisplayControl |= (0x03);
 80019a4:	4b0e      	ldr	r3, [pc, #56]	; (80019e0 <_Z18lcd16x2_cursorShowb+0x4c>)
 80019a6:	781b      	ldrb	r3, [r3, #0]
 80019a8:	f043 0303 	orr.w	r3, r3, #3
 80019ac:	b2da      	uxtb	r2, r3
 80019ae:	4b0c      	ldr	r3, [pc, #48]	; (80019e0 <_Z18lcd16x2_cursorShowb+0x4c>)
 80019b0:	701a      	strb	r2, [r3, #0]
    lcd16x2_writeCommand(DisplayControl);
 80019b2:	4b0b      	ldr	r3, [pc, #44]	; (80019e0 <_Z18lcd16x2_cursorShowb+0x4c>)
 80019b4:	781b      	ldrb	r3, [r3, #0]
 80019b6:	4618      	mov	r0, r3
 80019b8:	f7ff fee8 	bl	800178c <_ZL20lcd16x2_writeCommandh>
  else
  {
    DisplayControl &= ~(0x03);
    lcd16x2_writeCommand(DisplayControl);
  }
}
 80019bc:	e00b      	b.n	80019d6 <_Z18lcd16x2_cursorShowb+0x42>
    DisplayControl &= ~(0x03);
 80019be:	4b08      	ldr	r3, [pc, #32]	; (80019e0 <_Z18lcd16x2_cursorShowb+0x4c>)
 80019c0:	781b      	ldrb	r3, [r3, #0]
 80019c2:	f023 0303 	bic.w	r3, r3, #3
 80019c6:	b2da      	uxtb	r2, r3
 80019c8:	4b05      	ldr	r3, [pc, #20]	; (80019e0 <_Z18lcd16x2_cursorShowb+0x4c>)
 80019ca:	701a      	strb	r2, [r3, #0]
    lcd16x2_writeCommand(DisplayControl);
 80019cc:	4b04      	ldr	r3, [pc, #16]	; (80019e0 <_Z18lcd16x2_cursorShowb+0x4c>)
 80019ce:	781b      	ldrb	r3, [r3, #0]
 80019d0:	4618      	mov	r0, r3
 80019d2:	f7ff fedb 	bl	800178c <_ZL20lcd16x2_writeCommandh>
}
 80019d6:	bf00      	nop
 80019d8:	3708      	adds	r7, #8
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	200000c5 	.word	0x200000c5

080019e4 <_Z13lcd16x2_clearv>:

/**
 * @brief Display clear
 */
void lcd16x2_clear(void)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	af00      	add	r7, sp, #0
  lcd16x2_writeCommand(LCD_CLEARDISPLAY);
 80019e8:	2001      	movs	r0, #1
 80019ea:	f7ff fecf 	bl	800178c <_ZL20lcd16x2_writeCommandh>
  LCD_MS_DELAY(3);
 80019ee:	2003      	movs	r0, #3
 80019f0:	f001 fac0 	bl	8002f74 <HAL_Delay>
}
 80019f4:	bf00      	nop
 80019f6:	bd80      	pop	{r7, pc}

080019f8 <_Z14lcd16x2_printfPKcz>:

/**
 * @brief Print to display any datatype (e.g. lcd16x2_printf("Value1 = %.1f", 123.45))
 */
void lcd16x2_printf(const char* str, ...)
{
 80019f8:	b40f      	push	{r0, r1, r2, r3}
 80019fa:	b590      	push	{r4, r7, lr}
 80019fc:	b089      	sub	sp, #36	; 0x24
 80019fe:	af00      	add	r7, sp, #0
  char stringArray[20];
  va_list args;
  va_start(args, str);
 8001a00:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001a04:	607b      	str	r3, [r7, #4]
  vsprintf(stringArray, str, args);
 8001a06:	f107 0308 	add.w	r3, r7, #8
 8001a0a:	687a      	ldr	r2, [r7, #4]
 8001a0c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f004 fdf0 	bl	80065f4 <vsiprintf>
  va_end(args);
  for(uint8_t i=0;  i<strlen(stringArray) && i<16; i++)
 8001a14:	2300      	movs	r3, #0
 8001a16:	77fb      	strb	r3, [r7, #31]
 8001a18:	7ffc      	ldrb	r4, [r7, #31]
 8001a1a:	f107 0308 	add.w	r3, r7, #8
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f7fe fb96 	bl	8000150 <strlen>
 8001a24:	4603      	mov	r3, r0
 8001a26:	429c      	cmp	r4, r3
 8001a28:	d20f      	bcs.n	8001a4a <_Z14lcd16x2_printfPKcz+0x52>
 8001a2a:	7ffb      	ldrb	r3, [r7, #31]
 8001a2c:	2b0f      	cmp	r3, #15
 8001a2e:	d80c      	bhi.n	8001a4a <_Z14lcd16x2_printfPKcz+0x52>
  {
    lcd16x2_writeData((uint8_t)stringArray[i]);
 8001a30:	7ffb      	ldrb	r3, [r7, #31]
 8001a32:	f107 0220 	add.w	r2, r7, #32
 8001a36:	4413      	add	r3, r2
 8001a38:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f7ff feb5 	bl	80017ac <_ZL17lcd16x2_writeDatah>
  for(uint8_t i=0;  i<strlen(stringArray) && i<16; i++)
 8001a42:	7ffb      	ldrb	r3, [r7, #31]
 8001a44:	3301      	adds	r3, #1
 8001a46:	77fb      	strb	r3, [r7, #31]
 8001a48:	e7e6      	b.n	8001a18 <_Z14lcd16x2_printfPKcz+0x20>
  }
}
 8001a4a:	bf00      	nop
 8001a4c:	3724      	adds	r7, #36	; 0x24
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8001a54:	b004      	add	sp, #16
 8001a56:	4770      	bx	lr

08001a58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a58:	b590      	push	{r4, r7, lr}
 8001a5a:	f5ad 7d17 	sub.w	sp, sp, #604	; 0x25c
 8001a5e:	af48      	add	r7, sp, #288	; 0x120
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a60:	f001 fa26 	bl	8002eb0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a64:	f000 f9f8 	bl	8001e58 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a68:	f000 fcbc 	bl	80023e4 <_ZL12MX_GPIO_Initv>
  MX_TIM2_Init();
 8001a6c:	f000 fb78 	bl	8002160 <_ZL12MX_TIM2_Initv>
  MX_ADC1_Init();
 8001a70:	f000 fa5c 	bl	8001f2c <_ZL12MX_ADC1_Initv>
  MX_TIM4_Init();
 8001a74:	f000 fc2c 	bl	80022d0 <_ZL12MX_TIM4_Initv>
  MX_TIM1_Init();
 8001a78:	f000 faa0 	bl	8001fbc <_ZL12MX_TIM1_Initv>
  MX_TIM3_Init();
 8001a7c:	f000 fbcc 	bl	8002218 <_ZL12MX_TIM3_Initv>
  MX_USART1_UART_Init();
 8001a80:	f000 fc82 	bl	8002388 <_ZL19MX_USART1_UART_Initv>
  /* USER CODE BEGIN 2 */

  lcd16x2_init_4bits(LCD_RS_GPIO_Port, LCD_RS_Pin, LCD_EN_Pin,
 8001a84:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001a88:	9303      	str	r3, [sp, #12]
 8001a8a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a8e:	9302      	str	r3, [sp, #8]
 8001a90:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001a94:	9301      	str	r3, [sp, #4]
 8001a96:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a9a:	9300      	str	r3, [sp, #0]
 8001a9c:	4b94      	ldr	r3, [pc, #592]	; (8001cf0 <main+0x298>)
 8001a9e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001aa2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001aa6:	4892      	ldr	r0, [pc, #584]	; (8001cf0 <main+0x298>)
 8001aa8:	f7ff fed8 	bl	800185c <_Z18lcd16x2_init_4bitsP12GPIO_TypeDefttS0_tttt>
		  	  	  	 LCD_D4_GPIO_Port, LCD_D4_Pin, LCD_D5_Pin, LCD_D6_Pin, LCD_D7_Pin);

  lcd16x2_cursorShow(false);
 8001aac:	2000      	movs	r0, #0
 8001aae:	f7ff ff71 	bl	8001994 <_Z18lcd16x2_cursorShowb>

  HAL_ADC_Start(&hadc1);
 8001ab2:	4890      	ldr	r0, [pc, #576]	; (8001cf4 <main+0x29c>)
 8001ab4:	f001 fb5a 	bl	800316c <HAL_ADC_Start>

  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8001ab8:	2108      	movs	r1, #8
 8001aba:	488f      	ldr	r0, [pc, #572]	; (8001cf8 <main+0x2a0>)
 8001abc:	f003 fd8a 	bl	80055d4 <HAL_TIMEx_PWMN_Start>
  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3, 0);
 8001ac0:	4b8d      	ldr	r3, [pc, #564]	; (8001cf8 <main+0x2a0>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	63da      	str	r2, [r3, #60]	; 0x3c
  HAL_GPIO_WritePin(PUMP_EN_GPIO_Port, PUMP_EN_Pin, GPIO_PIN_SET);
 8001ac8:	2201      	movs	r2, #1
 8001aca:	2120      	movs	r1, #32
 8001acc:	488b      	ldr	r0, [pc, #556]	; (8001cfc <main+0x2a4>)
 8001ace:	f002 f94a 	bl	8003d66 <HAL_GPIO_WritePin>

  while(!HAL_GPIO_ReadPin(SETPOINT_BUT_GPIO_Port, SETPOINT_BUT_Pin))
 8001ad2:	2108      	movs	r1, #8
 8001ad4:	4886      	ldr	r0, [pc, #536]	; (8001cf0 <main+0x298>)
 8001ad6:	f002 f92f 	bl	8003d38 <HAL_GPIO_ReadPin>
 8001ada:	4603      	mov	r3, r0
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	bf0c      	ite	eq
 8001ae0:	2301      	moveq	r3, #1
 8001ae2:	2300      	movne	r3, #0
 8001ae4:	b2db      	uxtb	r3, r3
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d04b      	beq.n	8001b82 <main+0x12a>
  {
	  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8001aea:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001aee:	4881      	ldr	r0, [pc, #516]	; (8001cf4 <main+0x29c>)
 8001af0:	f001 fbea 	bl	80032c8 <HAL_ADC_PollForConversion>
	  potVal = HAL_ADC_GetValue(&hadc1);
 8001af4:	487f      	ldr	r0, [pc, #508]	; (8001cf4 <main+0x29c>)
 8001af6:	f001 fced 	bl	80034d4 <HAL_ADC_GetValue>
 8001afa:	4603      	mov	r3, r0
 8001afc:	b29a      	uxth	r2, r3
 8001afe:	4b80      	ldr	r3, [pc, #512]	; (8001d00 <main+0x2a8>)
 8001b00:	801a      	strh	r2, [r3, #0]
	  setpoint = 0.3 + 0.32*(potVal/4036.0);
 8001b02:	4b7f      	ldr	r3, [pc, #508]	; (8001d00 <main+0x2a8>)
 8001b04:	881b      	ldrh	r3, [r3, #0]
 8001b06:	4618      	mov	r0, r3
 8001b08:	f7fe fc7c 	bl	8000404 <__aeabi_i2d>
 8001b0c:	a370      	add	r3, pc, #448	; (adr r3, 8001cd0 <main+0x278>)
 8001b0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b12:	f7fe fe0b 	bl	800072c <__aeabi_ddiv>
 8001b16:	4602      	mov	r2, r0
 8001b18:	460b      	mov	r3, r1
 8001b1a:	4610      	mov	r0, r2
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	a36e      	add	r3, pc, #440	; (adr r3, 8001cd8 <main+0x280>)
 8001b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b24:	f7fe fcd8 	bl	80004d8 <__aeabi_dmul>
 8001b28:	4602      	mov	r2, r0
 8001b2a:	460b      	mov	r3, r1
 8001b2c:	4610      	mov	r0, r2
 8001b2e:	4619      	mov	r1, r3
 8001b30:	a36b      	add	r3, pc, #428	; (adr r3, 8001ce0 <main+0x288>)
 8001b32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b36:	f7fe fb19 	bl	800016c <__adddf3>
 8001b3a:	4602      	mov	r2, r0
 8001b3c:	460b      	mov	r3, r1
 8001b3e:	4610      	mov	r0, r2
 8001b40:	4619      	mov	r1, r3
 8001b42:	f7fe ffc1 	bl	8000ac8 <__aeabi_d2f>
 8001b46:	4603      	mov	r3, r0
 8001b48:	4a6e      	ldr	r2, [pc, #440]	; (8001d04 <main+0x2ac>)
 8001b4a:	6013      	str	r3, [r2, #0]
	  lcd16x2_clear();
 8001b4c:	f7ff ff4a 	bl	80019e4 <_Z13lcd16x2_clearv>
	  lcd16x2_printf("Setpoint: ");
 8001b50:	486d      	ldr	r0, [pc, #436]	; (8001d08 <main+0x2b0>)
 8001b52:	f7ff ff51 	bl	80019f8 <_Z14lcd16x2_printfPKcz>
	  lcd16x2_2ndLine();
 8001b56:	f7ff ff15 	bl	8001984 <_Z15lcd16x2_2ndLinev>
	  lcd16x2_printf("         %.1f cm", 100*setpoint);
 8001b5a:	4b6a      	ldr	r3, [pc, #424]	; (8001d04 <main+0x2ac>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	496b      	ldr	r1, [pc, #428]	; (8001d0c <main+0x2b4>)
 8001b60:	4618      	mov	r0, r3
 8001b62:	f7ff f90f 	bl	8000d84 <__aeabi_fmul>
 8001b66:	4603      	mov	r3, r0
 8001b68:	4618      	mov	r0, r3
 8001b6a:	f7fe fc5d 	bl	8000428 <__aeabi_f2d>
 8001b6e:	4602      	mov	r2, r0
 8001b70:	460b      	mov	r3, r1
 8001b72:	4867      	ldr	r0, [pc, #412]	; (8001d10 <main+0x2b8>)
 8001b74:	f7ff ff40 	bl	80019f8 <_Z14lcd16x2_printfPKcz>
	  HAL_Delay(300);
 8001b78:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001b7c:	f001 f9fa 	bl	8002f74 <HAL_Delay>
  while(!HAL_GPIO_ReadPin(SETPOINT_BUT_GPIO_Port, SETPOINT_BUT_Pin))
 8001b80:	e7a7      	b.n	8001ad2 <main+0x7a>
  }

  HeightSensor usensor(TRIG_GPIO_Port, TRIG_Pin, ECHO_GPIO_Port, ECHO_Pin, htim2);
 8001b82:	1d3c      	adds	r4, r7, #4
 8001b84:	4a63      	ldr	r2, [pc, #396]	; (8001d14 <main+0x2bc>)
 8001b86:	ab01      	add	r3, sp, #4
 8001b88:	4611      	mov	r1, r2
 8001b8a:	2248      	movs	r2, #72	; 0x48
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f004 f885 	bl	8005c9c <memcpy>
 8001b92:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001b96:	9300      	str	r3, [sp, #0]
 8001b98:	4b58      	ldr	r3, [pc, #352]	; (8001cfc <main+0x2a4>)
 8001b9a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b9e:	4957      	ldr	r1, [pc, #348]	; (8001cfc <main+0x2a4>)
 8001ba0:	4620      	mov	r0, r4
 8001ba2:	f7ff fb51 	bl	8001248 <_ZN12HeightSensorC1EP12GPIO_TypeDeftS1_t17TIM_HandleTypeDef>

  HAL_GPIO_WritePin(PUMP_EN_GPIO_Port, PUMP_EN_Pin, GPIO_PIN_SET);
 8001ba6:	2201      	movs	r2, #1
 8001ba8:	2120      	movs	r1, #32
 8001baa:	4854      	ldr	r0, [pc, #336]	; (8001cfc <main+0x2a4>)
 8001bac:	f002 f8db 	bl	8003d66 <HAL_GPIO_WritePin>
  HAL_TIM_Base_Start_IT(&htim4);
 8001bb0:	4859      	ldr	r0, [pc, #356]	; (8001d18 <main+0x2c0>)
 8001bb2:	f002 ff37 	bl	8004a24 <HAL_TIM_Base_Start_IT>

  pump_pid_controller.setKPID(1.319, 0.02405, 10.785);
 8001bb6:	4b59      	ldr	r3, [pc, #356]	; (8001d1c <main+0x2c4>)
 8001bb8:	4a59      	ldr	r2, [pc, #356]	; (8001d20 <main+0x2c8>)
 8001bba:	495a      	ldr	r1, [pc, #360]	; (8001d24 <main+0x2cc>)
 8001bbc:	485a      	ldr	r0, [pc, #360]	; (8001d28 <main+0x2d0>)
 8001bbe:	f001 f880 	bl	8002cc2 <_ZN13PIDController7setKPIDEfff>
  pump_pid_controller.setPIDLimits(0.0f, 1.0f);
 8001bc2:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001bc6:	f04f 0100 	mov.w	r1, #0
 8001bca:	4857      	ldr	r0, [pc, #348]	; (8001d28 <main+0x2d0>)
 8001bcc:	f001 f89b 	bl	8002d06 <_ZN13PIDController12setPIDLimitsEff>
  pump_pid_controller.setSetpoint(setpoint);
 8001bd0:	4b4c      	ldr	r3, [pc, #304]	; (8001d04 <main+0x2ac>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4619      	mov	r1, r3
 8001bd6:	4854      	ldr	r0, [pc, #336]	; (8001d28 <main+0x2d0>)
 8001bd8:	f001 f888 	bl	8002cec <_ZN13PIDController11setSetpointEf>

  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8001bdc:	2100      	movs	r1, #0
 8001bde:	4846      	ldr	r0, [pc, #280]	; (8001cf8 <main+0x2a0>)
 8001be0:	f003 fcf8 	bl	80055d4 <HAL_TIMEx_PWMN_Start>

  closeValve();
 8001be4:	f000 fd46 	bl	8002674 <_Z10closeValvev>
  if (setpoint > 0.55) fillTank();
 8001be8:	4b46      	ldr	r3, [pc, #280]	; (8001d04 <main+0x2ac>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4618      	mov	r0, r3
 8001bee:	f7fe fc1b 	bl	8000428 <__aeabi_f2d>
 8001bf2:	a33d      	add	r3, pc, #244	; (adr r3, 8001ce8 <main+0x290>)
 8001bf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bf8:	f7fe fefe 	bl	80009f8 <__aeabi_dcmpgt>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d001      	beq.n	8001c06 <main+0x1ae>
 8001c02:	f000 fd59 	bl	80026b8 <_Z8fillTankv>

  lcd16x2_clear();
 8001c06:	f7ff feed 	bl	80019e4 <_Z13lcd16x2_clearv>
  lcd16x2_printf("Okay! Pressione");
 8001c0a:	4848      	ldr	r0, [pc, #288]	; (8001d2c <main+0x2d4>)
 8001c0c:	f7ff fef4 	bl	80019f8 <_Z14lcd16x2_printfPKcz>
  lcd16x2_2ndLine();
 8001c10:	f7ff feb8 	bl	8001984 <_Z15lcd16x2_2ndLinev>
  lcd16x2_printf("novamente");
 8001c14:	4846      	ldr	r0, [pc, #280]	; (8001d30 <main+0x2d8>)
 8001c16:	f7ff feef 	bl	80019f8 <_Z14lcd16x2_printfPKcz>
  while (!HAL_GPIO_ReadPin(SETPOINT_BUT_GPIO_Port, SETPOINT_BUT_Pin));
 8001c1a:	2108      	movs	r1, #8
 8001c1c:	4834      	ldr	r0, [pc, #208]	; (8001cf0 <main+0x298>)
 8001c1e:	f002 f88b 	bl	8003d38 <HAL_GPIO_ReadPin>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	bf0c      	ite	eq
 8001c28:	2301      	moveq	r3, #1
 8001c2a:	2300      	movne	r3, #0
 8001c2c:	b2db      	uxtb	r3, r3
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d000      	beq.n	8001c34 <main+0x1dc>
 8001c32:	e7f2      	b.n	8001c1a <main+0x1c2>
  lcd16x2_clear();
 8001c34:	f7ff fed6 	bl	80019e4 <_Z13lcd16x2_clearv>
  lcd16x2_printf("Iniciando...");
 8001c38:	483e      	ldr	r0, [pc, #248]	; (8001d34 <main+0x2dc>)
 8001c3a:	f7ff fedd 	bl	80019f8 <_Z14lcd16x2_printfPKcz>

  openValve();
 8001c3e:	f000 fd55 	bl	80026ec <_Z9openValvev>

  for (int i=0; i<(FILTER_NUM_COEFFS-1)/2; i++)
 8001c42:	2300      	movs	r3, #0
 8001c44:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 8001c48:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8001c4c:	2b17      	cmp	r3, #23
 8001c4e:	dc0c      	bgt.n	8001c6a <main+0x212>
  {
	  usensor.readSensor();
 8001c50:	1d3b      	adds	r3, r7, #4
 8001c52:	4618      	mov	r0, r3
 8001c54:	f7ff fb50 	bl	80012f8 <_ZN12HeightSensor10readSensorEv>
	  HAL_Delay(1000/SAMPLING_FREQUENCY);
 8001c58:	2064      	movs	r0, #100	; 0x64
 8001c5a:	f001 f98b 	bl	8002f74 <HAL_Delay>
  for (int i=0; i<(FILTER_NUM_COEFFS-1)/2; i++)
 8001c5e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8001c62:	3301      	adds	r3, #1
 8001c64:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 8001c68:	e7ee      	b.n	8001c48 <main+0x1f0>
  }

  startMillis = HAL_GetTick();
 8001c6a:	f001 f979 	bl	8002f60 <HAL_GetTick>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	4a31      	ldr	r2, [pc, #196]	; (8001d38 <main+0x2e0>)
 8001c72:	6013      	str	r3, [r2, #0]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	startLoopMillis = HAL_GetTick();
 8001c74:	f001 f974 	bl	8002f60 <HAL_GetTick>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	4a30      	ldr	r2, [pc, #192]	; (8001d3c <main+0x2e4>)
 8001c7c:	6013      	str	r3, [r2, #0]
	usensor.readSensor();
 8001c7e:	1d3b      	adds	r3, r7, #4
 8001c80:	4618      	mov	r0, r3
 8001c82:	f7ff fb39 	bl	80012f8 <_ZN12HeightSensor10readSensorEv>

	pidVal = pump_pid_controller.processPID(usensor.getWaterHeight()/100);
 8001c86:	1d3b      	adds	r3, r7, #4
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f7ff fb29 	bl	80012e0 <_ZN12HeightSensor14getWaterHeightEv>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	491e      	ldr	r1, [pc, #120]	; (8001d0c <main+0x2b4>)
 8001c92:	4618      	mov	r0, r3
 8001c94:	f7ff f92a 	bl	8000eec <__aeabi_fdiv>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	4822      	ldr	r0, [pc, #136]	; (8001d28 <main+0x2d0>)
 8001c9e:	f001 f843 	bl	8002d28 <_ZN13PIDController10processPIDEf>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	4a26      	ldr	r2, [pc, #152]	; (8001d40 <main+0x2e8>)
 8001ca6:	6013      	str	r3, [r2, #0]
	if (pidVal < 0.25)
 8001ca8:	4b25      	ldr	r3, [pc, #148]	; (8001d40 <main+0x2e8>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f04f 517a 	mov.w	r1, #1048576000	; 0x3e800000
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f7ff fa05 	bl	80010c0 <__aeabi_fcmplt>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d043      	beq.n	8001d44 <main+0x2ec>
	{
		HAL_GPIO_WritePin(PUMP_EN_GPIO_Port, PUMP_EN_Pin, GPIO_PIN_RESET);
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	2120      	movs	r1, #32
 8001cc0:	480e      	ldr	r0, [pc, #56]	; (8001cfc <main+0x2a4>)
 8001cc2:	f002 f850 	bl	8003d66 <HAL_GPIO_WritePin>
		pidVal = 0.0;
 8001cc6:	4b1e      	ldr	r3, [pc, #120]	; (8001d40 <main+0x2e8>)
 8001cc8:	f04f 0200 	mov.w	r2, #0
 8001ccc:	601a      	str	r2, [r3, #0]
 8001cce:	e04c      	b.n	8001d6a <main+0x312>
 8001cd0:	00000000 	.word	0x00000000
 8001cd4:	40af8800 	.word	0x40af8800
 8001cd8:	47ae147b 	.word	0x47ae147b
 8001cdc:	3fd47ae1 	.word	0x3fd47ae1
 8001ce0:	33333333 	.word	0x33333333
 8001ce4:	3fd33333 	.word	0x3fd33333
 8001ce8:	9999999a 	.word	0x9999999a
 8001cec:	3fe19999 	.word	0x3fe19999
 8001cf0:	40010800 	.word	0x40010800
 8001cf4:	200002e0 	.word	0x200002e0
 8001cf8:	20000310 	.word	0x20000310
 8001cfc:	40010c00 	.word	0x40010c00
 8001d00:	200004b0 	.word	0x200004b0
 8001d04:	200004b4 	.word	0x200004b4
 8001d08:	08008a38 	.word	0x08008a38
 8001d0c:	42c80000 	.word	0x42c80000
 8001d10:	08008a44 	.word	0x08008a44
 8001d14:	20000358 	.word	0x20000358
 8001d18:	200003e8 	.word	0x200003e8
 8001d1c:	412c8f5c 	.word	0x412c8f5c
 8001d20:	3cc50481 	.word	0x3cc50481
 8001d24:	3fa8d4fe 	.word	0x3fa8d4fe
 8001d28:	20000474 	.word	0x20000474
 8001d2c:	08008a58 	.word	0x08008a58
 8001d30:	08008a68 	.word	0x08008a68
 8001d34:	08008a74 	.word	0x08008a74
 8001d38:	200004c0 	.word	0x200004c0
 8001d3c:	200004c4 	.word	0x200004c4
 8001d40:	200004b8 	.word	0x200004b8
	}
	else
	{
		HAL_GPIO_WritePin(PUMP_EN_GPIO_Port, PUMP_EN_Pin, GPIO_PIN_RESET);
 8001d44:	2200      	movs	r2, #0
 8001d46:	2120      	movs	r1, #32
 8001d48:	4838      	ldr	r0, [pc, #224]	; (8001e2c <main+0x3d4>)
 8001d4a:	f002 f80c 	bl	8003d66 <HAL_GPIO_WritePin>
		pwmVal = 625*pidVal;
 8001d4e:	4b38      	ldr	r3, [pc, #224]	; (8001e30 <main+0x3d8>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	4938      	ldr	r1, [pc, #224]	; (8001e34 <main+0x3dc>)
 8001d54:	4618      	mov	r0, r3
 8001d56:	f7ff f815 	bl	8000d84 <__aeabi_fmul>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	f7ff f9d7 	bl	8001110 <__aeabi_f2uiz>
 8001d62:	4603      	mov	r3, r0
 8001d64:	b29a      	uxth	r2, r3
 8001d66:	4b34      	ldr	r3, [pc, #208]	; (8001e38 <main+0x3e0>)
 8001d68:	801a      	strh	r2, [r3, #0]
	}

	pwmVal = 625*pidVal;
 8001d6a:	4b31      	ldr	r3, [pc, #196]	; (8001e30 <main+0x3d8>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	4931      	ldr	r1, [pc, #196]	; (8001e34 <main+0x3dc>)
 8001d70:	4618      	mov	r0, r3
 8001d72:	f7ff f807 	bl	8000d84 <__aeabi_fmul>
 8001d76:	4603      	mov	r3, r0
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f7ff f9c9 	bl	8001110 <__aeabi_f2uiz>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	b29a      	uxth	r2, r3
 8001d82:	4b2d      	ldr	r3, [pc, #180]	; (8001e38 <main+0x3e0>)
 8001d84:	801a      	strh	r2, [r3, #0]
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3, pwmVal);
 8001d86:	4b2c      	ldr	r3, [pc, #176]	; (8001e38 <main+0x3e0>)
 8001d88:	881a      	ldrh	r2, [r3, #0]
 8001d8a:	4b2c      	ldr	r3, [pc, #176]	; (8001e3c <main+0x3e4>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	63da      	str	r2, [r3, #60]	; 0x3c



	if (updateLCD)
 8001d90:	4b2b      	ldr	r3, [pc, #172]	; (8001e40 <main+0x3e8>)
 8001d92:	781b      	ldrb	r3, [r3, #0]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d024      	beq.n	8001de2 <main+0x38a>
	{
		lcd16x2_clear();
 8001d98:	f7ff fe24 	bl	80019e4 <_Z13lcd16x2_clearv>
		lcd16x2_1stLine();
 8001d9c:	f7ff fdea 	bl	8001974 <_Z15lcd16x2_1stLinev>
		lcd16x2_printf("Setpoint: %.1fcm", setpoint*100);
 8001da0:	4b28      	ldr	r3, [pc, #160]	; (8001e44 <main+0x3ec>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4928      	ldr	r1, [pc, #160]	; (8001e48 <main+0x3f0>)
 8001da6:	4618      	mov	r0, r3
 8001da8:	f7fe ffec 	bl	8000d84 <__aeabi_fmul>
 8001dac:	4603      	mov	r3, r0
 8001dae:	4618      	mov	r0, r3
 8001db0:	f7fe fb3a 	bl	8000428 <__aeabi_f2d>
 8001db4:	4602      	mov	r2, r0
 8001db6:	460b      	mov	r3, r1
 8001db8:	4824      	ldr	r0, [pc, #144]	; (8001e4c <main+0x3f4>)
 8001dba:	f7ff fe1d 	bl	80019f8 <_Z14lcd16x2_printfPKcz>
		lcd16x2_2ndLine();
 8001dbe:	f7ff fde1 	bl	8001984 <_Z15lcd16x2_2ndLinev>
		lcd16x2_printf("H. atual: %.1fcm", usensor.getWaterHeight());
 8001dc2:	1d3b      	adds	r3, r7, #4
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f7ff fa8b 	bl	80012e0 <_ZN12HeightSensor14getWaterHeightEv>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f7fe fb2b 	bl	8000428 <__aeabi_f2d>
 8001dd2:	4602      	mov	r2, r0
 8001dd4:	460b      	mov	r3, r1
 8001dd6:	481e      	ldr	r0, [pc, #120]	; (8001e50 <main+0x3f8>)
 8001dd8:	f7ff fe0e 	bl	80019f8 <_Z14lcd16x2_printfPKcz>
		updateLCD = false;
 8001ddc:	4b18      	ldr	r3, [pc, #96]	; (8001e40 <main+0x3e8>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	701a      	strb	r2, [r3, #0]
	}

	sendData(usensor);
 8001de2:	1d3c      	adds	r4, r7, #4
 8001de4:	4668      	mov	r0, sp
 8001de6:	f104 0310 	add.w	r3, r4, #16
 8001dea:	f44f 7290 	mov.w	r2, #288	; 0x120
 8001dee:	4619      	mov	r1, r3
 8001df0:	f003 ff54 	bl	8005c9c <memcpy>
 8001df4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001df8:	f000 fbc2 	bl	8002580 <_Z8sendData12HeightSensor>
	HAL_Delay(1000/SAMPLING_FREQUENCY - (HAL_GetTick() - startLoopMillis));
 8001dfc:	f001 f8b0 	bl	8002f60 <HAL_GetTick>
 8001e00:	4602      	mov	r2, r0
 8001e02:	4b14      	ldr	r3, [pc, #80]	; (8001e54 <main+0x3fc>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	1ad3      	subs	r3, r2, r3
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f7fe ff63 	bl	8000cd4 <__aeabi_ui2f>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	4619      	mov	r1, r3
 8001e12:	480d      	ldr	r0, [pc, #52]	; (8001e48 <main+0x3f0>)
 8001e14:	f7fe feac 	bl	8000b70 <__aeabi_fsub>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f7ff f978 	bl	8001110 <__aeabi_f2uiz>
 8001e20:	4603      	mov	r3, r0
 8001e22:	4618      	mov	r0, r3
 8001e24:	f001 f8a6 	bl	8002f74 <HAL_Delay>
	startLoopMillis = HAL_GetTick();
 8001e28:	e724      	b.n	8001c74 <main+0x21c>
 8001e2a:	bf00      	nop
 8001e2c:	40010c00 	.word	0x40010c00
 8001e30:	200004b8 	.word	0x200004b8
 8001e34:	441c4000 	.word	0x441c4000
 8001e38:	200004b2 	.word	0x200004b2
 8001e3c:	20000310 	.word	0x20000310
 8001e40:	200000c7 	.word	0x200000c7
 8001e44:	200004b4 	.word	0x200004b4
 8001e48:	42c80000 	.word	0x42c80000
 8001e4c:	08008a84 	.word	0x08008a84
 8001e50:	08008a98 	.word	0x08008a98
 8001e54:	200004c4 	.word	0x200004c4

08001e58 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b094      	sub	sp, #80	; 0x50
 8001e5c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e5e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001e62:	2228      	movs	r2, #40	; 0x28
 8001e64:	2100      	movs	r1, #0
 8001e66:	4618      	mov	r0, r3
 8001e68:	f003 ff26 	bl	8005cb8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e6c:	f107 0314 	add.w	r3, r7, #20
 8001e70:	2200      	movs	r2, #0
 8001e72:	601a      	str	r2, [r3, #0]
 8001e74:	605a      	str	r2, [r3, #4]
 8001e76:	609a      	str	r2, [r3, #8]
 8001e78:	60da      	str	r2, [r3, #12]
 8001e7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e7c:	1d3b      	adds	r3, r7, #4
 8001e7e:	2200      	movs	r2, #0
 8001e80:	601a      	str	r2, [r3, #0]
 8001e82:	605a      	str	r2, [r3, #4]
 8001e84:	609a      	str	r2, [r3, #8]
 8001e86:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001e8c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001e90:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001e92:	2300      	movs	r3, #0
 8001e94:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e96:	2301      	movs	r3, #1
 8001e98:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e9a:	2302      	movs	r3, #2
 8001e9c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001e9e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001ea2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001ea4:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001ea8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001eaa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f001 ff8a 	bl	8003dc8 <HAL_RCC_OscConfig>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	bf14      	ite	ne
 8001eba:	2301      	movne	r3, #1
 8001ebc:	2300      	moveq	r3, #0
 8001ebe:	b2db      	uxtb	r3, r3
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d001      	beq.n	8001ec8 <_Z18SystemClock_Configv+0x70>
  {
    Error_Handler();
 8001ec4:	f000 fc34 	bl	8002730 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ec8:	230f      	movs	r3, #15
 8001eca:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ecc:	2302      	movs	r3, #2
 8001ece:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001ed4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ed8:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001eda:	2300      	movs	r3, #0
 8001edc:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001ede:	f107 0314 	add.w	r3, r7, #20
 8001ee2:	2102      	movs	r1, #2
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f002 f9ef 	bl	80042c8 <HAL_RCC_ClockConfig>
 8001eea:	4603      	mov	r3, r0
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	bf14      	ite	ne
 8001ef0:	2301      	movne	r3, #1
 8001ef2:	2300      	moveq	r3, #0
 8001ef4:	b2db      	uxtb	r3, r3
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d001      	beq.n	8001efe <_Z18SystemClock_Configv+0xa6>
  {
    Error_Handler();
 8001efa:	f000 fc19 	bl	8002730 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001efe:	2302      	movs	r3, #2
 8001f00:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001f02:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001f06:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f08:	1d3b      	adds	r3, r7, #4
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f002 fb76 	bl	80045fc <HAL_RCCEx_PeriphCLKConfig>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	bf14      	ite	ne
 8001f16:	2301      	movne	r3, #1
 8001f18:	2300      	moveq	r3, #0
 8001f1a:	b2db      	uxtb	r3, r3
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d001      	beq.n	8001f24 <_Z18SystemClock_Configv+0xcc>
  {
    Error_Handler();
 8001f20:	f000 fc06 	bl	8002730 <Error_Handler>
  }
}
 8001f24:	bf00      	nop
 8001f26:	3750      	adds	r7, #80	; 0x50
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}

08001f2c <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b084      	sub	sp, #16
 8001f30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001f32:	1d3b      	adds	r3, r7, #4
 8001f34:	2200      	movs	r2, #0
 8001f36:	601a      	str	r2, [r3, #0]
 8001f38:	605a      	str	r2, [r3, #4]
 8001f3a:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001f3c:	4b1d      	ldr	r3, [pc, #116]	; (8001fb4 <_ZL12MX_ADC1_Initv+0x88>)
 8001f3e:	4a1e      	ldr	r2, [pc, #120]	; (8001fb8 <_ZL12MX_ADC1_Initv+0x8c>)
 8001f40:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001f42:	4b1c      	ldr	r3, [pc, #112]	; (8001fb4 <_ZL12MX_ADC1_Initv+0x88>)
 8001f44:	2200      	movs	r2, #0
 8001f46:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001f48:	4b1a      	ldr	r3, [pc, #104]	; (8001fb4 <_ZL12MX_ADC1_Initv+0x88>)
 8001f4a:	2201      	movs	r2, #1
 8001f4c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001f4e:	4b19      	ldr	r3, [pc, #100]	; (8001fb4 <_ZL12MX_ADC1_Initv+0x88>)
 8001f50:	2200      	movs	r2, #0
 8001f52:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001f54:	4b17      	ldr	r3, [pc, #92]	; (8001fb4 <_ZL12MX_ADC1_Initv+0x88>)
 8001f56:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001f5a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001f5c:	4b15      	ldr	r3, [pc, #84]	; (8001fb4 <_ZL12MX_ADC1_Initv+0x88>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001f62:	4b14      	ldr	r3, [pc, #80]	; (8001fb4 <_ZL12MX_ADC1_Initv+0x88>)
 8001f64:	2201      	movs	r2, #1
 8001f66:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001f68:	4812      	ldr	r0, [pc, #72]	; (8001fb4 <_ZL12MX_ADC1_Initv+0x88>)
 8001f6a:	f001 f827 	bl	8002fbc <HAL_ADC_Init>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	bf14      	ite	ne
 8001f74:	2301      	movne	r3, #1
 8001f76:	2300      	moveq	r3, #0
 8001f78:	b2db      	uxtb	r3, r3
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d001      	beq.n	8001f82 <_ZL12MX_ADC1_Initv+0x56>
  {
    Error_Handler();
 8001f7e:	f000 fbd7 	bl	8002730 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001f82:	2300      	movs	r3, #0
 8001f84:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001f86:	2301      	movs	r3, #1
 8001f88:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f8e:	1d3b      	adds	r3, r7, #4
 8001f90:	4619      	mov	r1, r3
 8001f92:	4808      	ldr	r0, [pc, #32]	; (8001fb4 <_ZL12MX_ADC1_Initv+0x88>)
 8001f94:	f001 faaa 	bl	80034ec <HAL_ADC_ConfigChannel>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	bf14      	ite	ne
 8001f9e:	2301      	movne	r3, #1
 8001fa0:	2300      	moveq	r3, #0
 8001fa2:	b2db      	uxtb	r3, r3
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d001      	beq.n	8001fac <_ZL12MX_ADC1_Initv+0x80>
  {
    Error_Handler();
 8001fa8:	f000 fbc2 	bl	8002730 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001fac:	bf00      	nop
 8001fae:	3710      	adds	r7, #16
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd80      	pop	{r7, pc}
 8001fb4:	200002e0 	.word	0x200002e0
 8001fb8:	40012400 	.word	0x40012400

08001fbc <_ZL12MX_TIM1_Initv>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b096      	sub	sp, #88	; 0x58
 8001fc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fc2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	601a      	str	r2, [r3, #0]
 8001fca:	605a      	str	r2, [r3, #4]
 8001fcc:	609a      	str	r2, [r3, #8]
 8001fce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fd0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	601a      	str	r2, [r3, #0]
 8001fd8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001fda:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fde:	2200      	movs	r2, #0
 8001fe0:	601a      	str	r2, [r3, #0]
 8001fe2:	605a      	str	r2, [r3, #4]
 8001fe4:	609a      	str	r2, [r3, #8]
 8001fe6:	60da      	str	r2, [r3, #12]
 8001fe8:	611a      	str	r2, [r3, #16]
 8001fea:	615a      	str	r2, [r3, #20]
 8001fec:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001fee:	1d3b      	adds	r3, r7, #4
 8001ff0:	2220      	movs	r2, #32
 8001ff2:	2100      	movs	r1, #0
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f003 fe5f 	bl	8005cb8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001ffa:	4b57      	ldr	r3, [pc, #348]	; (8002158 <_ZL12MX_TIM1_Initv+0x19c>)
 8001ffc:	4a57      	ldr	r2, [pc, #348]	; (800215c <_ZL12MX_TIM1_Initv+0x1a0>)
 8001ffe:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 127;
 8002000:	4b55      	ldr	r3, [pc, #340]	; (8002158 <_ZL12MX_TIM1_Initv+0x19c>)
 8002002:	227f      	movs	r2, #127	; 0x7f
 8002004:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002006:	4b54      	ldr	r3, [pc, #336]	; (8002158 <_ZL12MX_TIM1_Initv+0x19c>)
 8002008:	2200      	movs	r2, #0
 800200a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 625;
 800200c:	4b52      	ldr	r3, [pc, #328]	; (8002158 <_ZL12MX_TIM1_Initv+0x19c>)
 800200e:	f240 2271 	movw	r2, #625	; 0x271
 8002012:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002014:	4b50      	ldr	r3, [pc, #320]	; (8002158 <_ZL12MX_TIM1_Initv+0x19c>)
 8002016:	2200      	movs	r2, #0
 8002018:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800201a:	4b4f      	ldr	r3, [pc, #316]	; (8002158 <_ZL12MX_TIM1_Initv+0x19c>)
 800201c:	2200      	movs	r2, #0
 800201e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002020:	4b4d      	ldr	r3, [pc, #308]	; (8002158 <_ZL12MX_TIM1_Initv+0x19c>)
 8002022:	2200      	movs	r2, #0
 8002024:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002026:	484c      	ldr	r0, [pc, #304]	; (8002158 <_ZL12MX_TIM1_Initv+0x19c>)
 8002028:	f002 fc62 	bl	80048f0 <HAL_TIM_Base_Init>
 800202c:	4603      	mov	r3, r0
 800202e:	2b00      	cmp	r3, #0
 8002030:	bf14      	ite	ne
 8002032:	2301      	movne	r3, #1
 8002034:	2300      	moveq	r3, #0
 8002036:	b2db      	uxtb	r3, r3
 8002038:	2b00      	cmp	r3, #0
 800203a:	d001      	beq.n	8002040 <_ZL12MX_TIM1_Initv+0x84>
  {
    Error_Handler();
 800203c:	f000 fb78 	bl	8002730 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002040:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002044:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002046:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800204a:	4619      	mov	r1, r3
 800204c:	4842      	ldr	r0, [pc, #264]	; (8002158 <_ZL12MX_TIM1_Initv+0x19c>)
 800204e:	f002 ff59 	bl	8004f04 <HAL_TIM_ConfigClockSource>
 8002052:	4603      	mov	r3, r0
 8002054:	2b00      	cmp	r3, #0
 8002056:	bf14      	ite	ne
 8002058:	2301      	movne	r3, #1
 800205a:	2300      	moveq	r3, #0
 800205c:	b2db      	uxtb	r3, r3
 800205e:	2b00      	cmp	r3, #0
 8002060:	d001      	beq.n	8002066 <_ZL12MX_TIM1_Initv+0xaa>
  {
    Error_Handler();
 8002062:	f000 fb65 	bl	8002730 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002066:	483c      	ldr	r0, [pc, #240]	; (8002158 <_ZL12MX_TIM1_Initv+0x19c>)
 8002068:	f002 fd2e 	bl	8004ac8 <HAL_TIM_PWM_Init>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	bf14      	ite	ne
 8002072:	2301      	movne	r3, #1
 8002074:	2300      	moveq	r3, #0
 8002076:	b2db      	uxtb	r3, r3
 8002078:	2b00      	cmp	r3, #0
 800207a:	d001      	beq.n	8002080 <_ZL12MX_TIM1_Initv+0xc4>
  {
    Error_Handler();
 800207c:	f000 fb58 	bl	8002730 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002080:	2300      	movs	r3, #0
 8002082:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002084:	2300      	movs	r3, #0
 8002086:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002088:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800208c:	4619      	mov	r1, r3
 800208e:	4832      	ldr	r0, [pc, #200]	; (8002158 <_ZL12MX_TIM1_Initv+0x19c>)
 8002090:	f003 fb3e 	bl	8005710 <HAL_TIMEx_MasterConfigSynchronization>
 8002094:	4603      	mov	r3, r0
 8002096:	2b00      	cmp	r3, #0
 8002098:	bf14      	ite	ne
 800209a:	2301      	movne	r3, #1
 800209c:	2300      	moveq	r3, #0
 800209e:	b2db      	uxtb	r3, r3
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d001      	beq.n	80020a8 <_ZL12MX_TIM1_Initv+0xec>
  {
    Error_Handler();
 80020a4:	f000 fb44 	bl	8002730 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80020a8:	2360      	movs	r3, #96	; 0x60
 80020aa:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80020ac:	2300      	movs	r3, #0
 80020ae:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80020b0:	2300      	movs	r3, #0
 80020b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80020b4:	2300      	movs	r3, #0
 80020b6:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80020b8:	2300      	movs	r3, #0
 80020ba:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80020bc:	2300      	movs	r3, #0
 80020be:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80020c0:	2300      	movs	r3, #0
 80020c2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80020c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020c8:	2200      	movs	r2, #0
 80020ca:	4619      	mov	r1, r3
 80020cc:	4822      	ldr	r0, [pc, #136]	; (8002158 <_ZL12MX_TIM1_Initv+0x19c>)
 80020ce:	f002 fe5b 	bl	8004d88 <HAL_TIM_PWM_ConfigChannel>
 80020d2:	4603      	mov	r3, r0
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	bf14      	ite	ne
 80020d8:	2301      	movne	r3, #1
 80020da:	2300      	moveq	r3, #0
 80020dc:	b2db      	uxtb	r3, r3
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d001      	beq.n	80020e6 <_ZL12MX_TIM1_Initv+0x12a>
  {
    Error_Handler();
 80020e2:	f000 fb25 	bl	8002730 <Error_Handler>
  }
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_SET;
 80020e6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80020ea:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80020ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020f0:	2208      	movs	r2, #8
 80020f2:	4619      	mov	r1, r3
 80020f4:	4818      	ldr	r0, [pc, #96]	; (8002158 <_ZL12MX_TIM1_Initv+0x19c>)
 80020f6:	f002 fe47 	bl	8004d88 <HAL_TIM_PWM_ConfigChannel>
 80020fa:	4603      	mov	r3, r0
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	bf14      	ite	ne
 8002100:	2301      	movne	r3, #1
 8002102:	2300      	moveq	r3, #0
 8002104:	b2db      	uxtb	r3, r3
 8002106:	2b00      	cmp	r3, #0
 8002108:	d001      	beq.n	800210e <_ZL12MX_TIM1_Initv+0x152>
  {
    Error_Handler();
 800210a:	f000 fb11 	bl	8002730 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800210e:	2300      	movs	r3, #0
 8002110:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002112:	2300      	movs	r3, #0
 8002114:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002116:	2300      	movs	r3, #0
 8002118:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800211a:	2300      	movs	r3, #0
 800211c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800211e:	2300      	movs	r3, #0
 8002120:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002122:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002126:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002128:	2300      	movs	r3, #0
 800212a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800212c:	1d3b      	adds	r3, r7, #4
 800212e:	4619      	mov	r1, r3
 8002130:	4809      	ldr	r0, [pc, #36]	; (8002158 <_ZL12MX_TIM1_Initv+0x19c>)
 8002132:	f003 fb4b 	bl	80057cc <HAL_TIMEx_ConfigBreakDeadTime>
 8002136:	4603      	mov	r3, r0
 8002138:	2b00      	cmp	r3, #0
 800213a:	bf14      	ite	ne
 800213c:	2301      	movne	r3, #1
 800213e:	2300      	moveq	r3, #0
 8002140:	b2db      	uxtb	r3, r3
 8002142:	2b00      	cmp	r3, #0
 8002144:	d001      	beq.n	800214a <_ZL12MX_TIM1_Initv+0x18e>
  {
    Error_Handler();
 8002146:	f000 faf3 	bl	8002730 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800214a:	4803      	ldr	r0, [pc, #12]	; (8002158 <_ZL12MX_TIM1_Initv+0x19c>)
 800214c:	f000 fbf6 	bl	800293c <HAL_TIM_MspPostInit>

}
 8002150:	bf00      	nop
 8002152:	3758      	adds	r7, #88	; 0x58
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}
 8002158:	20000310 	.word	0x20000310
 800215c:	40012c00 	.word	0x40012c00

08002160 <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b086      	sub	sp, #24
 8002164:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002166:	f107 0308 	add.w	r3, r7, #8
 800216a:	2200      	movs	r2, #0
 800216c:	601a      	str	r2, [r3, #0]
 800216e:	605a      	str	r2, [r3, #4]
 8002170:	609a      	str	r2, [r3, #8]
 8002172:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002174:	463b      	mov	r3, r7
 8002176:	2200      	movs	r2, #0
 8002178:	601a      	str	r2, [r3, #0]
 800217a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800217c:	4b25      	ldr	r3, [pc, #148]	; (8002214 <_ZL12MX_TIM2_Initv+0xb4>)
 800217e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002182:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8002184:	4b23      	ldr	r3, [pc, #140]	; (8002214 <_ZL12MX_TIM2_Initv+0xb4>)
 8002186:	2247      	movs	r2, #71	; 0x47
 8002188:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800218a:	4b22      	ldr	r3, [pc, #136]	; (8002214 <_ZL12MX_TIM2_Initv+0xb4>)
 800218c:	2200      	movs	r2, #0
 800218e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8002190:	4b20      	ldr	r3, [pc, #128]	; (8002214 <_ZL12MX_TIM2_Initv+0xb4>)
 8002192:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002196:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002198:	4b1e      	ldr	r3, [pc, #120]	; (8002214 <_ZL12MX_TIM2_Initv+0xb4>)
 800219a:	2200      	movs	r2, #0
 800219c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800219e:	4b1d      	ldr	r3, [pc, #116]	; (8002214 <_ZL12MX_TIM2_Initv+0xb4>)
 80021a0:	2200      	movs	r2, #0
 80021a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80021a4:	481b      	ldr	r0, [pc, #108]	; (8002214 <_ZL12MX_TIM2_Initv+0xb4>)
 80021a6:	f002 fba3 	bl	80048f0 <HAL_TIM_Base_Init>
 80021aa:	4603      	mov	r3, r0
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	bf14      	ite	ne
 80021b0:	2301      	movne	r3, #1
 80021b2:	2300      	moveq	r3, #0
 80021b4:	b2db      	uxtb	r3, r3
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d001      	beq.n	80021be <_ZL12MX_TIM2_Initv+0x5e>
  {
    Error_Handler();
 80021ba:	f000 fab9 	bl	8002730 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80021be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021c2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80021c4:	f107 0308 	add.w	r3, r7, #8
 80021c8:	4619      	mov	r1, r3
 80021ca:	4812      	ldr	r0, [pc, #72]	; (8002214 <_ZL12MX_TIM2_Initv+0xb4>)
 80021cc:	f002 fe9a 	bl	8004f04 <HAL_TIM_ConfigClockSource>
 80021d0:	4603      	mov	r3, r0
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	bf14      	ite	ne
 80021d6:	2301      	movne	r3, #1
 80021d8:	2300      	moveq	r3, #0
 80021da:	b2db      	uxtb	r3, r3
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d001      	beq.n	80021e4 <_ZL12MX_TIM2_Initv+0x84>
  {
    Error_Handler();
 80021e0:	f000 faa6 	bl	8002730 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021e4:	2300      	movs	r3, #0
 80021e6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021e8:	2300      	movs	r3, #0
 80021ea:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80021ec:	463b      	mov	r3, r7
 80021ee:	4619      	mov	r1, r3
 80021f0:	4808      	ldr	r0, [pc, #32]	; (8002214 <_ZL12MX_TIM2_Initv+0xb4>)
 80021f2:	f003 fa8d 	bl	8005710 <HAL_TIMEx_MasterConfigSynchronization>
 80021f6:	4603      	mov	r3, r0
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	bf14      	ite	ne
 80021fc:	2301      	movne	r3, #1
 80021fe:	2300      	moveq	r3, #0
 8002200:	b2db      	uxtb	r3, r3
 8002202:	2b00      	cmp	r3, #0
 8002204:	d001      	beq.n	800220a <_ZL12MX_TIM2_Initv+0xaa>
  {
    Error_Handler();
 8002206:	f000 fa93 	bl	8002730 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800220a:	bf00      	nop
 800220c:	3718      	adds	r7, #24
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	20000358 	.word	0x20000358

08002218 <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b086      	sub	sp, #24
 800221c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800221e:	f107 0308 	add.w	r3, r7, #8
 8002222:	2200      	movs	r2, #0
 8002224:	601a      	str	r2, [r3, #0]
 8002226:	605a      	str	r2, [r3, #4]
 8002228:	609a      	str	r2, [r3, #8]
 800222a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800222c:	463b      	mov	r3, r7
 800222e:	2200      	movs	r2, #0
 8002230:	601a      	str	r2, [r3, #0]
 8002232:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002234:	4b24      	ldr	r3, [pc, #144]	; (80022c8 <_ZL12MX_TIM3_Initv+0xb0>)
 8002236:	4a25      	ldr	r2, [pc, #148]	; (80022cc <_ZL12MX_TIM3_Initv+0xb4>)
 8002238:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800223a:	4b23      	ldr	r3, [pc, #140]	; (80022c8 <_ZL12MX_TIM3_Initv+0xb0>)
 800223c:	2200      	movs	r2, #0
 800223e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002240:	4b21      	ldr	r3, [pc, #132]	; (80022c8 <_ZL12MX_TIM3_Initv+0xb0>)
 8002242:	2200      	movs	r2, #0
 8002244:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002246:	4b20      	ldr	r3, [pc, #128]	; (80022c8 <_ZL12MX_TIM3_Initv+0xb0>)
 8002248:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800224c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800224e:	4b1e      	ldr	r3, [pc, #120]	; (80022c8 <_ZL12MX_TIM3_Initv+0xb0>)
 8002250:	2200      	movs	r2, #0
 8002252:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002254:	4b1c      	ldr	r3, [pc, #112]	; (80022c8 <_ZL12MX_TIM3_Initv+0xb0>)
 8002256:	2200      	movs	r2, #0
 8002258:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800225a:	481b      	ldr	r0, [pc, #108]	; (80022c8 <_ZL12MX_TIM3_Initv+0xb0>)
 800225c:	f002 fb48 	bl	80048f0 <HAL_TIM_Base_Init>
 8002260:	4603      	mov	r3, r0
 8002262:	2b00      	cmp	r3, #0
 8002264:	bf14      	ite	ne
 8002266:	2301      	movne	r3, #1
 8002268:	2300      	moveq	r3, #0
 800226a:	b2db      	uxtb	r3, r3
 800226c:	2b00      	cmp	r3, #0
 800226e:	d001      	beq.n	8002274 <_ZL12MX_TIM3_Initv+0x5c>
  {
    Error_Handler();
 8002270:	f000 fa5e 	bl	8002730 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002274:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002278:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800227a:	f107 0308 	add.w	r3, r7, #8
 800227e:	4619      	mov	r1, r3
 8002280:	4811      	ldr	r0, [pc, #68]	; (80022c8 <_ZL12MX_TIM3_Initv+0xb0>)
 8002282:	f002 fe3f 	bl	8004f04 <HAL_TIM_ConfigClockSource>
 8002286:	4603      	mov	r3, r0
 8002288:	2b00      	cmp	r3, #0
 800228a:	bf14      	ite	ne
 800228c:	2301      	movne	r3, #1
 800228e:	2300      	moveq	r3, #0
 8002290:	b2db      	uxtb	r3, r3
 8002292:	2b00      	cmp	r3, #0
 8002294:	d001      	beq.n	800229a <_ZL12MX_TIM3_Initv+0x82>
  {
    Error_Handler();
 8002296:	f000 fa4b 	bl	8002730 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800229a:	2300      	movs	r3, #0
 800229c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800229e:	2300      	movs	r3, #0
 80022a0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80022a2:	463b      	mov	r3, r7
 80022a4:	4619      	mov	r1, r3
 80022a6:	4808      	ldr	r0, [pc, #32]	; (80022c8 <_ZL12MX_TIM3_Initv+0xb0>)
 80022a8:	f003 fa32 	bl	8005710 <HAL_TIMEx_MasterConfigSynchronization>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	bf14      	ite	ne
 80022b2:	2301      	movne	r3, #1
 80022b4:	2300      	moveq	r3, #0
 80022b6:	b2db      	uxtb	r3, r3
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d001      	beq.n	80022c0 <_ZL12MX_TIM3_Initv+0xa8>
  {
    Error_Handler();
 80022bc:	f000 fa38 	bl	8002730 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80022c0:	bf00      	nop
 80022c2:	3718      	adds	r7, #24
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}
 80022c8:	200003a0 	.word	0x200003a0
 80022cc:	40000400 	.word	0x40000400

080022d0 <_ZL12MX_TIM4_Initv>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b086      	sub	sp, #24
 80022d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80022d6:	f107 0308 	add.w	r3, r7, #8
 80022da:	2200      	movs	r2, #0
 80022dc:	601a      	str	r2, [r3, #0]
 80022de:	605a      	str	r2, [r3, #4]
 80022e0:	609a      	str	r2, [r3, #8]
 80022e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022e4:	463b      	mov	r3, r7
 80022e6:	2200      	movs	r2, #0
 80022e8:	601a      	str	r2, [r3, #0]
 80022ea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80022ec:	4b24      	ldr	r3, [pc, #144]	; (8002380 <_ZL12MX_TIM4_Initv+0xb0>)
 80022ee:	4a25      	ldr	r2, [pc, #148]	; (8002384 <_ZL12MX_TIM4_Initv+0xb4>)
 80022f0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 7200 - 1;
 80022f2:	4b23      	ldr	r3, [pc, #140]	; (8002380 <_ZL12MX_TIM4_Initv+0xb0>)
 80022f4:	f641 421f 	movw	r2, #7199	; 0x1c1f
 80022f8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022fa:	4b21      	ldr	r3, [pc, #132]	; (8002380 <_ZL12MX_TIM4_Initv+0xb0>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10 - 1;
 8002300:	4b1f      	ldr	r3, [pc, #124]	; (8002380 <_ZL12MX_TIM4_Initv+0xb0>)
 8002302:	2209      	movs	r2, #9
 8002304:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002306:	4b1e      	ldr	r3, [pc, #120]	; (8002380 <_ZL12MX_TIM4_Initv+0xb0>)
 8002308:	2200      	movs	r2, #0
 800230a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800230c:	4b1c      	ldr	r3, [pc, #112]	; (8002380 <_ZL12MX_TIM4_Initv+0xb0>)
 800230e:	2200      	movs	r2, #0
 8002310:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002312:	481b      	ldr	r0, [pc, #108]	; (8002380 <_ZL12MX_TIM4_Initv+0xb0>)
 8002314:	f002 faec 	bl	80048f0 <HAL_TIM_Base_Init>
 8002318:	4603      	mov	r3, r0
 800231a:	2b00      	cmp	r3, #0
 800231c:	bf14      	ite	ne
 800231e:	2301      	movne	r3, #1
 8002320:	2300      	moveq	r3, #0
 8002322:	b2db      	uxtb	r3, r3
 8002324:	2b00      	cmp	r3, #0
 8002326:	d001      	beq.n	800232c <_ZL12MX_TIM4_Initv+0x5c>
  {
    Error_Handler();
 8002328:	f000 fa02 	bl	8002730 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800232c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002330:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002332:	f107 0308 	add.w	r3, r7, #8
 8002336:	4619      	mov	r1, r3
 8002338:	4811      	ldr	r0, [pc, #68]	; (8002380 <_ZL12MX_TIM4_Initv+0xb0>)
 800233a:	f002 fde3 	bl	8004f04 <HAL_TIM_ConfigClockSource>
 800233e:	4603      	mov	r3, r0
 8002340:	2b00      	cmp	r3, #0
 8002342:	bf14      	ite	ne
 8002344:	2301      	movne	r3, #1
 8002346:	2300      	moveq	r3, #0
 8002348:	b2db      	uxtb	r3, r3
 800234a:	2b00      	cmp	r3, #0
 800234c:	d001      	beq.n	8002352 <_ZL12MX_TIM4_Initv+0x82>
  {
    Error_Handler();
 800234e:	f000 f9ef 	bl	8002730 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002352:	2300      	movs	r3, #0
 8002354:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002356:	2300      	movs	r3, #0
 8002358:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800235a:	463b      	mov	r3, r7
 800235c:	4619      	mov	r1, r3
 800235e:	4808      	ldr	r0, [pc, #32]	; (8002380 <_ZL12MX_TIM4_Initv+0xb0>)
 8002360:	f003 f9d6 	bl	8005710 <HAL_TIMEx_MasterConfigSynchronization>
 8002364:	4603      	mov	r3, r0
 8002366:	2b00      	cmp	r3, #0
 8002368:	bf14      	ite	ne
 800236a:	2301      	movne	r3, #1
 800236c:	2300      	moveq	r3, #0
 800236e:	b2db      	uxtb	r3, r3
 8002370:	2b00      	cmp	r3, #0
 8002372:	d001      	beq.n	8002378 <_ZL12MX_TIM4_Initv+0xa8>
  {
    Error_Handler();
 8002374:	f000 f9dc 	bl	8002730 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002378:	bf00      	nop
 800237a:	3718      	adds	r7, #24
 800237c:	46bd      	mov	sp, r7
 800237e:	bd80      	pop	{r7, pc}
 8002380:	200003e8 	.word	0x200003e8
 8002384:	40000800 	.word	0x40000800

08002388 <_ZL19MX_USART1_UART_Initv>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800238c:	4b13      	ldr	r3, [pc, #76]	; (80023dc <_ZL19MX_USART1_UART_Initv+0x54>)
 800238e:	4a14      	ldr	r2, [pc, #80]	; (80023e0 <_ZL19MX_USART1_UART_Initv+0x58>)
 8002390:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002392:	4b12      	ldr	r3, [pc, #72]	; (80023dc <_ZL19MX_USART1_UART_Initv+0x54>)
 8002394:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002398:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800239a:	4b10      	ldr	r3, [pc, #64]	; (80023dc <_ZL19MX_USART1_UART_Initv+0x54>)
 800239c:	2200      	movs	r2, #0
 800239e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80023a0:	4b0e      	ldr	r3, [pc, #56]	; (80023dc <_ZL19MX_USART1_UART_Initv+0x54>)
 80023a2:	2200      	movs	r2, #0
 80023a4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80023a6:	4b0d      	ldr	r3, [pc, #52]	; (80023dc <_ZL19MX_USART1_UART_Initv+0x54>)
 80023a8:	2200      	movs	r2, #0
 80023aa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80023ac:	4b0b      	ldr	r3, [pc, #44]	; (80023dc <_ZL19MX_USART1_UART_Initv+0x54>)
 80023ae:	220c      	movs	r2, #12
 80023b0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023b2:	4b0a      	ldr	r3, [pc, #40]	; (80023dc <_ZL19MX_USART1_UART_Initv+0x54>)
 80023b4:	2200      	movs	r2, #0
 80023b6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80023b8:	4b08      	ldr	r3, [pc, #32]	; (80023dc <_ZL19MX_USART1_UART_Initv+0x54>)
 80023ba:	2200      	movs	r2, #0
 80023bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80023be:	4807      	ldr	r0, [pc, #28]	; (80023dc <_ZL19MX_USART1_UART_Initv+0x54>)
 80023c0:	f003 fa8b 	bl	80058da <HAL_UART_Init>
 80023c4:	4603      	mov	r3, r0
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	bf14      	ite	ne
 80023ca:	2301      	movne	r3, #1
 80023cc:	2300      	moveq	r3, #0
 80023ce:	b2db      	uxtb	r3, r3
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d001      	beq.n	80023d8 <_ZL19MX_USART1_UART_Initv+0x50>
  {
    Error_Handler();
 80023d4:	f000 f9ac 	bl	8002730 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80023d8:	bf00      	nop
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	20000430 	.word	0x20000430
 80023e0:	40013800 	.word	0x40013800

080023e4 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b088      	sub	sp, #32
 80023e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023ea:	f107 0310 	add.w	r3, r7, #16
 80023ee:	2200      	movs	r2, #0
 80023f0:	601a      	str	r2, [r3, #0]
 80023f2:	605a      	str	r2, [r3, #4]
 80023f4:	609a      	str	r2, [r3, #8]
 80023f6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80023f8:	4b45      	ldr	r3, [pc, #276]	; (8002510 <_ZL12MX_GPIO_Initv+0x12c>)
 80023fa:	699b      	ldr	r3, [r3, #24]
 80023fc:	4a44      	ldr	r2, [pc, #272]	; (8002510 <_ZL12MX_GPIO_Initv+0x12c>)
 80023fe:	f043 0310 	orr.w	r3, r3, #16
 8002402:	6193      	str	r3, [r2, #24]
 8002404:	4b42      	ldr	r3, [pc, #264]	; (8002510 <_ZL12MX_GPIO_Initv+0x12c>)
 8002406:	699b      	ldr	r3, [r3, #24]
 8002408:	f003 0310 	and.w	r3, r3, #16
 800240c:	60fb      	str	r3, [r7, #12]
 800240e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002410:	4b3f      	ldr	r3, [pc, #252]	; (8002510 <_ZL12MX_GPIO_Initv+0x12c>)
 8002412:	699b      	ldr	r3, [r3, #24]
 8002414:	4a3e      	ldr	r2, [pc, #248]	; (8002510 <_ZL12MX_GPIO_Initv+0x12c>)
 8002416:	f043 0320 	orr.w	r3, r3, #32
 800241a:	6193      	str	r3, [r2, #24]
 800241c:	4b3c      	ldr	r3, [pc, #240]	; (8002510 <_ZL12MX_GPIO_Initv+0x12c>)
 800241e:	699b      	ldr	r3, [r3, #24]
 8002420:	f003 0320 	and.w	r3, r3, #32
 8002424:	60bb      	str	r3, [r7, #8]
 8002426:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002428:	4b39      	ldr	r3, [pc, #228]	; (8002510 <_ZL12MX_GPIO_Initv+0x12c>)
 800242a:	699b      	ldr	r3, [r3, #24]
 800242c:	4a38      	ldr	r2, [pc, #224]	; (8002510 <_ZL12MX_GPIO_Initv+0x12c>)
 800242e:	f043 0304 	orr.w	r3, r3, #4
 8002432:	6193      	str	r3, [r2, #24]
 8002434:	4b36      	ldr	r3, [pc, #216]	; (8002510 <_ZL12MX_GPIO_Initv+0x12c>)
 8002436:	699b      	ldr	r3, [r3, #24]
 8002438:	f003 0304 	and.w	r3, r3, #4
 800243c:	607b      	str	r3, [r7, #4]
 800243e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002440:	4b33      	ldr	r3, [pc, #204]	; (8002510 <_ZL12MX_GPIO_Initv+0x12c>)
 8002442:	699b      	ldr	r3, [r3, #24]
 8002444:	4a32      	ldr	r2, [pc, #200]	; (8002510 <_ZL12MX_GPIO_Initv+0x12c>)
 8002446:	f043 0308 	orr.w	r3, r3, #8
 800244a:	6193      	str	r3, [r2, #24]
 800244c:	4b30      	ldr	r3, [pc, #192]	; (8002510 <_ZL12MX_GPIO_Initv+0x12c>)
 800244e:	699b      	ldr	r3, [r3, #24]
 8002450:	f003 0308 	and.w	r3, r3, #8
 8002454:	603b      	str	r3, [r7, #0]
 8002456:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8002458:	2200      	movs	r2, #0
 800245a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800245e:	482d      	ldr	r0, [pc, #180]	; (8002514 <_ZL12MX_GPIO_Initv+0x130>)
 8002460:	f001 fc81 	bl	8003d66 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TRIG_Pin|VALVE_DIR_Pin|PUMP_EN_Pin, GPIO_PIN_RESET);
 8002464:	2200      	movs	r2, #0
 8002466:	f44f 51a1 	mov.w	r1, #5152	; 0x1420
 800246a:	482b      	ldr	r0, [pc, #172]	; (8002518 <_ZL12MX_GPIO_Initv+0x134>)
 800246c:	f001 fc7b 	bl	8003d66 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_RS_Pin|LCD_EN_Pin|LCD_D4_Pin|LCD_D5_Pin
 8002470:	2200      	movs	r2, #0
 8002472:	f44f 411f 	mov.w	r1, #40704	; 0x9f00
 8002476:	4829      	ldr	r0, [pc, #164]	; (800251c <_ZL12MX_GPIO_Initv+0x138>)
 8002478:	f001 fc75 	bl	8003d66 <HAL_GPIO_WritePin>
                          |LCD_D6_Pin|LCD_D7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800247c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002480:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002482:	2301      	movs	r3, #1
 8002484:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002486:	2300      	movs	r3, #0
 8002488:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800248a:	2302      	movs	r3, #2
 800248c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800248e:	f107 0310 	add.w	r3, r7, #16
 8002492:	4619      	mov	r1, r3
 8002494:	481f      	ldr	r0, [pc, #124]	; (8002514 <_ZL12MX_GPIO_Initv+0x130>)
 8002496:	f001 facb 	bl	8003a30 <HAL_GPIO_Init>

  /*Configure GPIO pin : SETPOINT_BUT_Pin */
  GPIO_InitStruct.Pin = SETPOINT_BUT_Pin;
 800249a:	2308      	movs	r3, #8
 800249c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800249e:	2300      	movs	r3, #0
 80024a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024a2:	2300      	movs	r3, #0
 80024a4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SETPOINT_BUT_GPIO_Port, &GPIO_InitStruct);
 80024a6:	f107 0310 	add.w	r3, r7, #16
 80024aa:	4619      	mov	r1, r3
 80024ac:	481b      	ldr	r0, [pc, #108]	; (800251c <_ZL12MX_GPIO_Initv+0x138>)
 80024ae:	f001 fabf 	bl	8003a30 <HAL_GPIO_Init>

  /*Configure GPIO pins : TRIG_Pin VALVE_DIR_Pin PUMP_EN_Pin */
  GPIO_InitStruct.Pin = TRIG_Pin|VALVE_DIR_Pin|PUMP_EN_Pin;
 80024b2:	f44f 53a1 	mov.w	r3, #5152	; 0x1420
 80024b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024b8:	2301      	movs	r3, #1
 80024ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024bc:	2300      	movs	r3, #0
 80024be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024c0:	2302      	movs	r3, #2
 80024c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024c4:	f107 0310 	add.w	r3, r7, #16
 80024c8:	4619      	mov	r1, r3
 80024ca:	4813      	ldr	r0, [pc, #76]	; (8002518 <_ZL12MX_GPIO_Initv+0x134>)
 80024cc:	f001 fab0 	bl	8003a30 <HAL_GPIO_Init>

  /*Configure GPIO pin : ECHO_Pin */
  GPIO_InitStruct.Pin = ECHO_Pin;
 80024d0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80024d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024d6:	2300      	movs	r3, #0
 80024d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024da:	2300      	movs	r3, #0
 80024dc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 80024de:	f107 0310 	add.w	r3, r7, #16
 80024e2:	4619      	mov	r1, r3
 80024e4:	480c      	ldr	r0, [pc, #48]	; (8002518 <_ZL12MX_GPIO_Initv+0x134>)
 80024e6:	f001 faa3 	bl	8003a30 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_RS_Pin LCD_EN_Pin LCD_D4_Pin LCD_D5_Pin
                           LCD_D6_Pin LCD_D7_Pin */
  GPIO_InitStruct.Pin = LCD_RS_Pin|LCD_EN_Pin|LCD_D4_Pin|LCD_D5_Pin
 80024ea:	f44f 431f 	mov.w	r3, #40704	; 0x9f00
 80024ee:	613b      	str	r3, [r7, #16]
                          |LCD_D6_Pin|LCD_D7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024f0:	2301      	movs	r3, #1
 80024f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024f4:	2300      	movs	r3, #0
 80024f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80024f8:	2301      	movs	r3, #1
 80024fa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024fc:	f107 0310 	add.w	r3, r7, #16
 8002500:	4619      	mov	r1, r3
 8002502:	4806      	ldr	r0, [pc, #24]	; (800251c <_ZL12MX_GPIO_Initv+0x138>)
 8002504:	f001 fa94 	bl	8003a30 <HAL_GPIO_Init>

}
 8002508:	bf00      	nop
 800250a:	3720      	adds	r7, #32
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}
 8002510:	40021000 	.word	0x40021000
 8002514:	40011000 	.word	0x40011000
 8002518:	40010c00 	.word	0x40010c00
 800251c:	40010800 	.word	0x40010800

08002520 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
// Callback: timer has reset
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b082      	sub	sp, #8
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
	if (htim == &htim4)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	4a10      	ldr	r2, [pc, #64]	; (800256c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 800252c:	4293      	cmp	r3, r2
 800252e:	d118      	bne.n	8002562 <HAL_TIM_PeriodElapsedCallback+0x42>
	{
		pump_pid_controller.millisTicker();
 8002530:	480f      	ldr	r0, [pc, #60]	; (8002570 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8002532:	f000 fbb8 	bl	8002ca6 <_ZN13PIDController12millisTickerEv>
		LCDMillisCont++;
 8002536:	4b0f      	ldr	r3, [pc, #60]	; (8002574 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8002538:	881b      	ldrh	r3, [r3, #0]
 800253a:	3301      	adds	r3, #1
 800253c:	b29a      	uxth	r2, r3
 800253e:	4b0d      	ldr	r3, [pc, #52]	; (8002574 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8002540:	801a      	strh	r2, [r3, #0]
		if (LCDMillisCont > 1000*int(LCD_UPDATE_TIME))
 8002542:	4b0c      	ldr	r3, [pc, #48]	; (8002574 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8002544:	881b      	ldrh	r3, [r3, #0]
 8002546:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800254a:	d90a      	bls.n	8002562 <HAL_TIM_PeriodElapsedCallback+0x42>
		{
			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 800254c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002550:	4809      	ldr	r0, [pc, #36]	; (8002578 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8002552:	f001 fc20 	bl	8003d96 <HAL_GPIO_TogglePin>
			updateLCD = true;
 8002556:	4b09      	ldr	r3, [pc, #36]	; (800257c <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8002558:	2201      	movs	r2, #1
 800255a:	701a      	strb	r2, [r3, #0]
			LCDMillisCont = 0;
 800255c:	4b05      	ldr	r3, [pc, #20]	; (8002574 <HAL_TIM_PeriodElapsedCallback+0x54>)
 800255e:	2200      	movs	r2, #0
 8002560:	801a      	strh	r2, [r3, #0]
		}
	}

}
 8002562:	bf00      	nop
 8002564:	3708      	adds	r7, #8
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}
 800256a:	bf00      	nop
 800256c:	200003e8 	.word	0x200003e8
 8002570:	20000474 	.word	0x20000474
 8002574:	200004bc 	.word	0x200004bc
 8002578:	40011000 	.word	0x40011000
 800257c:	200000c7 	.word	0x200000c7

08002580 <_Z8sendData12HeightSensor>:

void sendData(HeightSensor usensor)
{
 8002580:	b084      	sub	sp, #16
 8002582:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002586:	b098      	sub	sp, #96	; 0x60
 8002588:	af0a      	add	r7, sp, #40	; 0x28
 800258a:	f107 0458 	add.w	r4, r7, #88	; 0x58
 800258e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	char buffer[36];
	sprintf(buffer, "%.2f,%.2f,%.2f,%.2f,%.2f,%.2f\n",
					(HAL_GetTick() - startMillis)/1000.0, usensor.getDistRaw(),
 8002592:	f000 fce5 	bl	8002f60 <HAL_GetTick>
 8002596:	4602      	mov	r2, r0
 8002598:	4b30      	ldr	r3, [pc, #192]	; (800265c <_Z8sendData12HeightSensor+0xdc>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	1ad3      	subs	r3, r2, r3
	sprintf(buffer, "%.2f,%.2f,%.2f,%.2f,%.2f,%.2f\n",
 800259e:	4618      	mov	r0, r3
 80025a0:	f7fd ff20 	bl	80003e4 <__aeabi_ui2d>
 80025a4:	f04f 0200 	mov.w	r2, #0
 80025a8:	4b2d      	ldr	r3, [pc, #180]	; (8002660 <_Z8sendData12HeightSensor+0xe0>)
 80025aa:	f7fe f8bf 	bl	800072c <__aeabi_ddiv>
 80025ae:	4602      	mov	r2, r0
 80025b0:	460b      	mov	r3, r1
 80025b2:	e9c7 2302 	strd	r2, r3, [r7, #8]
					(HAL_GetTick() - startMillis)/1000.0, usensor.getDistRaw(),
 80025b6:	f107 0058 	add.w	r0, r7, #88	; 0x58
 80025ba:	f7fe fe79 	bl	80012b0 <_ZN12HeightSensor10getDistRawEv>
 80025be:	4603      	mov	r3, r0
	sprintf(buffer, "%.2f,%.2f,%.2f,%.2f,%.2f,%.2f\n",
 80025c0:	4618      	mov	r0, r3
 80025c2:	f7fd ff31 	bl	8000428 <__aeabi_f2d>
 80025c6:	4604      	mov	r4, r0
 80025c8:	460d      	mov	r5, r1
					usensor.getDistFiltered() ,usensor.getWaterHeight(),
 80025ca:	f107 0058 	add.w	r0, r7, #88	; 0x58
 80025ce:	f7fe fe7b 	bl	80012c8 <_ZN12HeightSensor15getDistFilteredEv>
 80025d2:	4603      	mov	r3, r0
	sprintf(buffer, "%.2f,%.2f,%.2f,%.2f,%.2f,%.2f\n",
 80025d4:	4618      	mov	r0, r3
 80025d6:	f7fd ff27 	bl	8000428 <__aeabi_f2d>
 80025da:	4680      	mov	r8, r0
 80025dc:	4689      	mov	r9, r1
					usensor.getDistFiltered() ,usensor.getWaterHeight(),
 80025de:	f107 0058 	add.w	r0, r7, #88	; 0x58
 80025e2:	f7fe fe7d 	bl	80012e0 <_ZN12HeightSensor14getWaterHeightEv>
 80025e6:	4603      	mov	r3, r0
	sprintf(buffer, "%.2f,%.2f,%.2f,%.2f,%.2f,%.2f\n",
 80025e8:	4618      	mov	r0, r3
 80025ea:	f7fd ff1d 	bl	8000428 <__aeabi_f2d>
 80025ee:	4682      	mov	sl, r0
 80025f0:	468b      	mov	fp, r1
 80025f2:	4b1c      	ldr	r3, [pc, #112]	; (8002664 <_Z8sendData12HeightSensor+0xe4>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4618      	mov	r0, r3
 80025f8:	f7fd ff16 	bl	8000428 <__aeabi_f2d>
 80025fc:	e9c7 0100 	strd	r0, r1, [r7]
 8002600:	4b19      	ldr	r3, [pc, #100]	; (8002668 <_Z8sendData12HeightSensor+0xe8>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	4618      	mov	r0, r3
 8002606:	f7fd ff0f 	bl	8000428 <__aeabi_f2d>
 800260a:	4602      	mov	r2, r0
 800260c:	460b      	mov	r3, r1
 800260e:	f107 0014 	add.w	r0, r7, #20
 8002612:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8002616:	e9d7 1200 	ldrd	r1, r2, [r7]
 800261a:	e9cd 1206 	strd	r1, r2, [sp, #24]
 800261e:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8002622:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8002626:	e9cd 4500 	strd	r4, r5, [sp]
 800262a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800262e:	490f      	ldr	r1, [pc, #60]	; (800266c <_Z8sendData12HeightSensor+0xec>)
 8002630:	f003 ffaa 	bl	8006588 <siprintf>
					setpoint, pidVal);
	HAL_UART_Transmit(&huart1, (uint8_t *)buffer, strlen(buffer), 100);
 8002634:	f107 0314 	add.w	r3, r7, #20
 8002638:	4618      	mov	r0, r3
 800263a:	f7fd fd89 	bl	8000150 <strlen>
 800263e:	4603      	mov	r3, r0
 8002640:	b29a      	uxth	r2, r3
 8002642:	f107 0114 	add.w	r1, r7, #20
 8002646:	2364      	movs	r3, #100	; 0x64
 8002648:	4809      	ldr	r0, [pc, #36]	; (8002670 <_Z8sendData12HeightSensor+0xf0>)
 800264a:	f003 f993 	bl	8005974 <HAL_UART_Transmit>
}
 800264e:	bf00      	nop
 8002650:	3738      	adds	r7, #56	; 0x38
 8002652:	46bd      	mov	sp, r7
 8002654:	e8bd 4fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002658:	b004      	add	sp, #16
 800265a:	4770      	bx	lr
 800265c:	200004c0 	.word	0x200004c0
 8002660:	408f4000 	.word	0x408f4000
 8002664:	200004b4 	.word	0x200004b4
 8002668:	200004b8 	.word	0x200004b8
 800266c:	08008aac 	.word	0x08008aac
 8002670:	20000430 	.word	0x20000430

08002674 <_Z10closeValvev>:

void closeValve()
{
 8002674:	b580      	push	{r7, lr}
 8002676:	af00      	add	r7, sp, #0
	lcd16x2_clear();
 8002678:	f7ff f9b4 	bl	80019e4 <_Z13lcd16x2_clearv>
	lcd16x2_printf("Fechando Valvula");
 800267c:	480b      	ldr	r0, [pc, #44]	; (80026ac <_Z10closeValvev+0x38>)
 800267e:	f7ff f9bb 	bl	80019f8 <_Z14lcd16x2_printfPKcz>
	HAL_GPIO_WritePin(VALVE_DIR_GPIO_Port, VALVE_DIR_Pin, GPIO_PIN_RESET);
 8002682:	2200      	movs	r2, #0
 8002684:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002688:	4809      	ldr	r0, [pc, #36]	; (80026b0 <_Z10closeValvev+0x3c>)
 800268a:	f001 fb6c 	bl	8003d66 <HAL_GPIO_WritePin>
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1, 625);
 800268e:	4b09      	ldr	r3, [pc, #36]	; (80026b4 <_Z10closeValvev+0x40>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f240 2271 	movw	r2, #625	; 0x271
 8002696:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_Delay(4500);
 8002698:	f241 1094 	movw	r0, #4500	; 0x1194
 800269c:	f000 fc6a 	bl	8002f74 <HAL_Delay>
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1, 0);
 80026a0:	4b04      	ldr	r3, [pc, #16]	; (80026b4 <_Z10closeValvev+0x40>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	2200      	movs	r2, #0
 80026a6:	635a      	str	r2, [r3, #52]	; 0x34
}
 80026a8:	bf00      	nop
 80026aa:	bd80      	pop	{r7, pc}
 80026ac:	08008acc 	.word	0x08008acc
 80026b0:	40010c00 	.word	0x40010c00
 80026b4:	20000310 	.word	0x20000310

080026b8 <_Z8fillTankv>:

void fillTank()
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	af00      	add	r7, sp, #0
	lcd16x2_clear();
 80026bc:	f7ff f992 	bl	80019e4 <_Z13lcd16x2_clearv>
	lcd16x2_printf("Enchendo tanque");
 80026c0:	4808      	ldr	r0, [pc, #32]	; (80026e4 <_Z8fillTankv+0x2c>)
 80026c2:	f7ff f999 	bl	80019f8 <_Z14lcd16x2_printfPKcz>
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3, 625);
 80026c6:	4b08      	ldr	r3, [pc, #32]	; (80026e8 <_Z8fillTankv+0x30>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f240 2271 	movw	r2, #625	; 0x271
 80026ce:	63da      	str	r2, [r3, #60]	; 0x3c
	HAL_Delay(6000);
 80026d0:	f241 7070 	movw	r0, #6000	; 0x1770
 80026d4:	f000 fc4e 	bl	8002f74 <HAL_Delay>
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3, 0);
 80026d8:	4b03      	ldr	r3, [pc, #12]	; (80026e8 <_Z8fillTankv+0x30>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	2200      	movs	r2, #0
 80026de:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80026e0:	bf00      	nop
 80026e2:	bd80      	pop	{r7, pc}
 80026e4:	08008ae0 	.word	0x08008ae0
 80026e8:	20000310 	.word	0x20000310

080026ec <_Z9openValvev>:

void openValve()
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	af00      	add	r7, sp, #0
	lcd16x2_clear();
 80026f0:	f7ff f978 	bl	80019e4 <_Z13lcd16x2_clearv>
	lcd16x2_printf("Abrindo Valvula");
 80026f4:	480b      	ldr	r0, [pc, #44]	; (8002724 <_Z9openValvev+0x38>)
 80026f6:	f7ff f97f 	bl	80019f8 <_Z14lcd16x2_printfPKcz>
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1, 625);
 80026fa:	4b0b      	ldr	r3, [pc, #44]	; (8002728 <_Z9openValvev+0x3c>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f240 2271 	movw	r2, #625	; 0x271
 8002702:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_GPIO_WritePin(VALVE_DIR_GPIO_Port, VALVE_DIR_Pin, GPIO_PIN_SET);
 8002704:	2201      	movs	r2, #1
 8002706:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800270a:	4808      	ldr	r0, [pc, #32]	; (800272c <_Z9openValvev+0x40>)
 800270c:	f001 fb2b 	bl	8003d66 <HAL_GPIO_WritePin>
	HAL_Delay(1600);
 8002710:	f44f 60c8 	mov.w	r0, #1600	; 0x640
 8002714:	f000 fc2e 	bl	8002f74 <HAL_Delay>
	__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1, 0);
 8002718:	4b03      	ldr	r3, [pc, #12]	; (8002728 <_Z9openValvev+0x3c>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	2200      	movs	r2, #0
 800271e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002720:	bf00      	nop
 8002722:	bd80      	pop	{r7, pc}
 8002724:	08008af0 	.word	0x08008af0
 8002728:	20000310 	.word	0x20000310
 800272c:	40010c00 	.word	0x40010c00

08002730 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002730:	b480      	push	{r7}
 8002732:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002734:	b672      	cpsid	i
}
 8002736:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002738:	e7fe      	b.n	8002738 <Error_Handler+0x8>
	...

0800273c <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 800273c:	b580      	push	{r7, lr}
 800273e:	b082      	sub	sp, #8
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
 8002744:	6039      	str	r1, [r7, #0]
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	2b01      	cmp	r3, #1
 800274a:	d107      	bne.n	800275c <_Z41__static_initialization_and_destruction_0ii+0x20>
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002752:	4293      	cmp	r3, r2
 8002754:	d102      	bne.n	800275c <_Z41__static_initialization_and_destruction_0ii+0x20>
PIDController pump_pid_controller;
 8002756:	4809      	ldr	r0, [pc, #36]	; (800277c <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8002758:	f000 fa76 	bl	8002c48 <_ZN13PIDControllerC1Ev>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d107      	bne.n	8002772 <_Z41__static_initialization_and_destruction_0ii+0x36>
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002768:	4293      	cmp	r3, r2
 800276a:	d102      	bne.n	8002772 <_Z41__static_initialization_and_destruction_0ii+0x36>
 800276c:	4803      	ldr	r0, [pc, #12]	; (800277c <_Z41__static_initialization_and_destruction_0ii+0x40>)
 800276e:	f000 fa90 	bl	8002c92 <_ZN13PIDControllerD1Ev>
}
 8002772:	bf00      	nop
 8002774:	3708      	adds	r7, #8
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}
 800277a:	bf00      	nop
 800277c:	20000474 	.word	0x20000474

08002780 <_GLOBAL__sub_I__Z18lcd16x2_init_8bitsP12GPIO_TypeDefttS0_ttttS0_tttt>:
 8002780:	b580      	push	{r7, lr}
 8002782:	af00      	add	r7, sp, #0
 8002784:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002788:	2001      	movs	r0, #1
 800278a:	f7ff ffd7 	bl	800273c <_Z41__static_initialization_and_destruction_0ii>
 800278e:	bd80      	pop	{r7, pc}

08002790 <_GLOBAL__sub_D__Z18lcd16x2_init_8bitsP12GPIO_TypeDefttS0_ttttS0_tttt>:
 8002790:	b580      	push	{r7, lr}
 8002792:	af00      	add	r7, sp, #0
 8002794:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002798:	2000      	movs	r0, #0
 800279a:	f7ff ffcf 	bl	800273c <_Z41__static_initialization_and_destruction_0ii>
 800279e:	bd80      	pop	{r7, pc}

080027a0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80027a0:	b480      	push	{r7}
 80027a2:	b085      	sub	sp, #20
 80027a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80027a6:	4b15      	ldr	r3, [pc, #84]	; (80027fc <HAL_MspInit+0x5c>)
 80027a8:	699b      	ldr	r3, [r3, #24]
 80027aa:	4a14      	ldr	r2, [pc, #80]	; (80027fc <HAL_MspInit+0x5c>)
 80027ac:	f043 0301 	orr.w	r3, r3, #1
 80027b0:	6193      	str	r3, [r2, #24]
 80027b2:	4b12      	ldr	r3, [pc, #72]	; (80027fc <HAL_MspInit+0x5c>)
 80027b4:	699b      	ldr	r3, [r3, #24]
 80027b6:	f003 0301 	and.w	r3, r3, #1
 80027ba:	60bb      	str	r3, [r7, #8]
 80027bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80027be:	4b0f      	ldr	r3, [pc, #60]	; (80027fc <HAL_MspInit+0x5c>)
 80027c0:	69db      	ldr	r3, [r3, #28]
 80027c2:	4a0e      	ldr	r2, [pc, #56]	; (80027fc <HAL_MspInit+0x5c>)
 80027c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027c8:	61d3      	str	r3, [r2, #28]
 80027ca:	4b0c      	ldr	r3, [pc, #48]	; (80027fc <HAL_MspInit+0x5c>)
 80027cc:	69db      	ldr	r3, [r3, #28]
 80027ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027d2:	607b      	str	r3, [r7, #4]
 80027d4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80027d6:	4b0a      	ldr	r3, [pc, #40]	; (8002800 <HAL_MspInit+0x60>)
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	60fb      	str	r3, [r7, #12]
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80027e2:	60fb      	str	r3, [r7, #12]
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80027ea:	60fb      	str	r3, [r7, #12]
 80027ec:	4a04      	ldr	r2, [pc, #16]	; (8002800 <HAL_MspInit+0x60>)
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80027f2:	bf00      	nop
 80027f4:	3714      	adds	r7, #20
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bc80      	pop	{r7}
 80027fa:	4770      	bx	lr
 80027fc:	40021000 	.word	0x40021000
 8002800:	40010000 	.word	0x40010000

08002804 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b088      	sub	sp, #32
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800280c:	f107 0310 	add.w	r3, r7, #16
 8002810:	2200      	movs	r2, #0
 8002812:	601a      	str	r2, [r3, #0]
 8002814:	605a      	str	r2, [r3, #4]
 8002816:	609a      	str	r2, [r3, #8]
 8002818:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4a14      	ldr	r2, [pc, #80]	; (8002870 <HAL_ADC_MspInit+0x6c>)
 8002820:	4293      	cmp	r3, r2
 8002822:	d121      	bne.n	8002868 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002824:	4b13      	ldr	r3, [pc, #76]	; (8002874 <HAL_ADC_MspInit+0x70>)
 8002826:	699b      	ldr	r3, [r3, #24]
 8002828:	4a12      	ldr	r2, [pc, #72]	; (8002874 <HAL_ADC_MspInit+0x70>)
 800282a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800282e:	6193      	str	r3, [r2, #24]
 8002830:	4b10      	ldr	r3, [pc, #64]	; (8002874 <HAL_ADC_MspInit+0x70>)
 8002832:	699b      	ldr	r3, [r3, #24]
 8002834:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002838:	60fb      	str	r3, [r7, #12]
 800283a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800283c:	4b0d      	ldr	r3, [pc, #52]	; (8002874 <HAL_ADC_MspInit+0x70>)
 800283e:	699b      	ldr	r3, [r3, #24]
 8002840:	4a0c      	ldr	r2, [pc, #48]	; (8002874 <HAL_ADC_MspInit+0x70>)
 8002842:	f043 0304 	orr.w	r3, r3, #4
 8002846:	6193      	str	r3, [r2, #24]
 8002848:	4b0a      	ldr	r3, [pc, #40]	; (8002874 <HAL_ADC_MspInit+0x70>)
 800284a:	699b      	ldr	r3, [r3, #24]
 800284c:	f003 0304 	and.w	r3, r3, #4
 8002850:	60bb      	str	r3, [r7, #8]
 8002852:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = SETPOINT_POT_Pin;
 8002854:	2301      	movs	r3, #1
 8002856:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002858:	2303      	movs	r3, #3
 800285a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(SETPOINT_POT_GPIO_Port, &GPIO_InitStruct);
 800285c:	f107 0310 	add.w	r3, r7, #16
 8002860:	4619      	mov	r1, r3
 8002862:	4805      	ldr	r0, [pc, #20]	; (8002878 <HAL_ADC_MspInit+0x74>)
 8002864:	f001 f8e4 	bl	8003a30 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002868:	bf00      	nop
 800286a:	3720      	adds	r7, #32
 800286c:	46bd      	mov	sp, r7
 800286e:	bd80      	pop	{r7, pc}
 8002870:	40012400 	.word	0x40012400
 8002874:	40021000 	.word	0x40021000
 8002878:	40010800 	.word	0x40010800

0800287c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b086      	sub	sp, #24
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a28      	ldr	r2, [pc, #160]	; (800292c <HAL_TIM_Base_MspInit+0xb0>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d10c      	bne.n	80028a8 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800288e:	4b28      	ldr	r3, [pc, #160]	; (8002930 <HAL_TIM_Base_MspInit+0xb4>)
 8002890:	699b      	ldr	r3, [r3, #24]
 8002892:	4a27      	ldr	r2, [pc, #156]	; (8002930 <HAL_TIM_Base_MspInit+0xb4>)
 8002894:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002898:	6193      	str	r3, [r2, #24]
 800289a:	4b25      	ldr	r3, [pc, #148]	; (8002930 <HAL_TIM_Base_MspInit+0xb4>)
 800289c:	699b      	ldr	r3, [r3, #24]
 800289e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80028a2:	617b      	str	r3, [r7, #20]
 80028a4:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80028a6:	e03c      	b.n	8002922 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM2)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028b0:	d10c      	bne.n	80028cc <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80028b2:	4b1f      	ldr	r3, [pc, #124]	; (8002930 <HAL_TIM_Base_MspInit+0xb4>)
 80028b4:	69db      	ldr	r3, [r3, #28]
 80028b6:	4a1e      	ldr	r2, [pc, #120]	; (8002930 <HAL_TIM_Base_MspInit+0xb4>)
 80028b8:	f043 0301 	orr.w	r3, r3, #1
 80028bc:	61d3      	str	r3, [r2, #28]
 80028be:	4b1c      	ldr	r3, [pc, #112]	; (8002930 <HAL_TIM_Base_MspInit+0xb4>)
 80028c0:	69db      	ldr	r3, [r3, #28]
 80028c2:	f003 0301 	and.w	r3, r3, #1
 80028c6:	613b      	str	r3, [r7, #16]
 80028c8:	693b      	ldr	r3, [r7, #16]
}
 80028ca:	e02a      	b.n	8002922 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM3)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4a18      	ldr	r2, [pc, #96]	; (8002934 <HAL_TIM_Base_MspInit+0xb8>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d10c      	bne.n	80028f0 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80028d6:	4b16      	ldr	r3, [pc, #88]	; (8002930 <HAL_TIM_Base_MspInit+0xb4>)
 80028d8:	69db      	ldr	r3, [r3, #28]
 80028da:	4a15      	ldr	r2, [pc, #84]	; (8002930 <HAL_TIM_Base_MspInit+0xb4>)
 80028dc:	f043 0302 	orr.w	r3, r3, #2
 80028e0:	61d3      	str	r3, [r2, #28]
 80028e2:	4b13      	ldr	r3, [pc, #76]	; (8002930 <HAL_TIM_Base_MspInit+0xb4>)
 80028e4:	69db      	ldr	r3, [r3, #28]
 80028e6:	f003 0302 	and.w	r3, r3, #2
 80028ea:	60fb      	str	r3, [r7, #12]
 80028ec:	68fb      	ldr	r3, [r7, #12]
}
 80028ee:	e018      	b.n	8002922 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM4)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a10      	ldr	r2, [pc, #64]	; (8002938 <HAL_TIM_Base_MspInit+0xbc>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d113      	bne.n	8002922 <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80028fa:	4b0d      	ldr	r3, [pc, #52]	; (8002930 <HAL_TIM_Base_MspInit+0xb4>)
 80028fc:	69db      	ldr	r3, [r3, #28]
 80028fe:	4a0c      	ldr	r2, [pc, #48]	; (8002930 <HAL_TIM_Base_MspInit+0xb4>)
 8002900:	f043 0304 	orr.w	r3, r3, #4
 8002904:	61d3      	str	r3, [r2, #28]
 8002906:	4b0a      	ldr	r3, [pc, #40]	; (8002930 <HAL_TIM_Base_MspInit+0xb4>)
 8002908:	69db      	ldr	r3, [r3, #28]
 800290a:	f003 0304 	and.w	r3, r3, #4
 800290e:	60bb      	str	r3, [r7, #8]
 8002910:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002912:	2200      	movs	r2, #0
 8002914:	2100      	movs	r1, #0
 8002916:	201e      	movs	r0, #30
 8002918:	f001 f853 	bl	80039c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800291c:	201e      	movs	r0, #30
 800291e:	f001 f86c 	bl	80039fa <HAL_NVIC_EnableIRQ>
}
 8002922:	bf00      	nop
 8002924:	3718      	adds	r7, #24
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}
 800292a:	bf00      	nop
 800292c:	40012c00 	.word	0x40012c00
 8002930:	40021000 	.word	0x40021000
 8002934:	40000400 	.word	0x40000400
 8002938:	40000800 	.word	0x40000800

0800293c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b088      	sub	sp, #32
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002944:	f107 0310 	add.w	r3, r7, #16
 8002948:	2200      	movs	r2, #0
 800294a:	601a      	str	r2, [r3, #0]
 800294c:	605a      	str	r2, [r3, #4]
 800294e:	609a      	str	r2, [r3, #8]
 8002950:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4a10      	ldr	r2, [pc, #64]	; (8002998 <HAL_TIM_MspPostInit+0x5c>)
 8002958:	4293      	cmp	r3, r2
 800295a:	d118      	bne.n	800298e <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800295c:	4b0f      	ldr	r3, [pc, #60]	; (800299c <HAL_TIM_MspPostInit+0x60>)
 800295e:	699b      	ldr	r3, [r3, #24]
 8002960:	4a0e      	ldr	r2, [pc, #56]	; (800299c <HAL_TIM_MspPostInit+0x60>)
 8002962:	f043 0308 	orr.w	r3, r3, #8
 8002966:	6193      	str	r3, [r2, #24]
 8002968:	4b0c      	ldr	r3, [pc, #48]	; (800299c <HAL_TIM_MspPostInit+0x60>)
 800296a:	699b      	ldr	r3, [r3, #24]
 800296c:	f003 0308 	and.w	r3, r3, #8
 8002970:	60fb      	str	r3, [r7, #12]
 8002972:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PB13     ------> TIM1_CH1N
    PB15     ------> TIM1_CH3N
    */
    GPIO_InitStruct.Pin = VALVE_PWM_Pin|PUMP_PWM_Pin;
 8002974:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8002978:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800297a:	2302      	movs	r3, #2
 800297c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800297e:	2302      	movs	r3, #2
 8002980:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002982:	f107 0310 	add.w	r3, r7, #16
 8002986:	4619      	mov	r1, r3
 8002988:	4805      	ldr	r0, [pc, #20]	; (80029a0 <HAL_TIM_MspPostInit+0x64>)
 800298a:	f001 f851 	bl	8003a30 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800298e:	bf00      	nop
 8002990:	3720      	adds	r7, #32
 8002992:	46bd      	mov	sp, r7
 8002994:	bd80      	pop	{r7, pc}
 8002996:	bf00      	nop
 8002998:	40012c00 	.word	0x40012c00
 800299c:	40021000 	.word	0x40021000
 80029a0:	40010c00 	.word	0x40010c00

080029a4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b08a      	sub	sp, #40	; 0x28
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029ac:	f107 0314 	add.w	r3, r7, #20
 80029b0:	2200      	movs	r2, #0
 80029b2:	601a      	str	r2, [r3, #0]
 80029b4:	605a      	str	r2, [r3, #4]
 80029b6:	609a      	str	r2, [r3, #8]
 80029b8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4a22      	ldr	r2, [pc, #136]	; (8002a48 <HAL_UART_MspInit+0xa4>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d13d      	bne.n	8002a40 <HAL_UART_MspInit+0x9c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80029c4:	4b21      	ldr	r3, [pc, #132]	; (8002a4c <HAL_UART_MspInit+0xa8>)
 80029c6:	699b      	ldr	r3, [r3, #24]
 80029c8:	4a20      	ldr	r2, [pc, #128]	; (8002a4c <HAL_UART_MspInit+0xa8>)
 80029ca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029ce:	6193      	str	r3, [r2, #24]
 80029d0:	4b1e      	ldr	r3, [pc, #120]	; (8002a4c <HAL_UART_MspInit+0xa8>)
 80029d2:	699b      	ldr	r3, [r3, #24]
 80029d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029d8:	613b      	str	r3, [r7, #16]
 80029da:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029dc:	4b1b      	ldr	r3, [pc, #108]	; (8002a4c <HAL_UART_MspInit+0xa8>)
 80029de:	699b      	ldr	r3, [r3, #24]
 80029e0:	4a1a      	ldr	r2, [pc, #104]	; (8002a4c <HAL_UART_MspInit+0xa8>)
 80029e2:	f043 0308 	orr.w	r3, r3, #8
 80029e6:	6193      	str	r3, [r2, #24]
 80029e8:	4b18      	ldr	r3, [pc, #96]	; (8002a4c <HAL_UART_MspInit+0xa8>)
 80029ea:	699b      	ldr	r3, [r3, #24]
 80029ec:	f003 0308 	and.w	r3, r3, #8
 80029f0:	60fb      	str	r3, [r7, #12]
 80029f2:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80029f4:	2340      	movs	r3, #64	; 0x40
 80029f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029f8:	2302      	movs	r3, #2
 80029fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80029fc:	2303      	movs	r3, #3
 80029fe:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a00:	f107 0314 	add.w	r3, r7, #20
 8002a04:	4619      	mov	r1, r3
 8002a06:	4812      	ldr	r0, [pc, #72]	; (8002a50 <HAL_UART_MspInit+0xac>)
 8002a08:	f001 f812 	bl	8003a30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002a0c:	2380      	movs	r3, #128	; 0x80
 8002a0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a10:	2300      	movs	r3, #0
 8002a12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a14:	2300      	movs	r3, #0
 8002a16:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a18:	f107 0314 	add.w	r3, r7, #20
 8002a1c:	4619      	mov	r1, r3
 8002a1e:	480c      	ldr	r0, [pc, #48]	; (8002a50 <HAL_UART_MspInit+0xac>)
 8002a20:	f001 f806 	bl	8003a30 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 8002a24:	4b0b      	ldr	r3, [pc, #44]	; (8002a54 <HAL_UART_MspInit+0xb0>)
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	627b      	str	r3, [r7, #36]	; 0x24
 8002a2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a2c:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002a30:	627b      	str	r3, [r7, #36]	; 0x24
 8002a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a34:	f043 0304 	orr.w	r3, r3, #4
 8002a38:	627b      	str	r3, [r7, #36]	; 0x24
 8002a3a:	4a06      	ldr	r2, [pc, #24]	; (8002a54 <HAL_UART_MspInit+0xb0>)
 8002a3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a3e:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002a40:	bf00      	nop
 8002a42:	3728      	adds	r7, #40	; 0x28
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bd80      	pop	{r7, pc}
 8002a48:	40013800 	.word	0x40013800
 8002a4c:	40021000 	.word	0x40021000
 8002a50:	40010c00 	.word	0x40010c00
 8002a54:	40010000 	.word	0x40010000

08002a58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002a5c:	e7fe      	b.n	8002a5c <NMI_Handler+0x4>

08002a5e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a5e:	b480      	push	{r7}
 8002a60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a62:	e7fe      	b.n	8002a62 <HardFault_Handler+0x4>

08002a64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a64:	b480      	push	{r7}
 8002a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a68:	e7fe      	b.n	8002a68 <MemManage_Handler+0x4>

08002a6a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a6a:	b480      	push	{r7}
 8002a6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a6e:	e7fe      	b.n	8002a6e <BusFault_Handler+0x4>

08002a70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a70:	b480      	push	{r7}
 8002a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a74:	e7fe      	b.n	8002a74 <UsageFault_Handler+0x4>

08002a76 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a76:	b480      	push	{r7}
 8002a78:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002a7a:	bf00      	nop
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bc80      	pop	{r7}
 8002a80:	4770      	bx	lr

08002a82 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a82:	b480      	push	{r7}
 8002a84:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a86:	bf00      	nop
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bc80      	pop	{r7}
 8002a8c:	4770      	bx	lr

08002a8e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a8e:	b480      	push	{r7}
 8002a90:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a92:	bf00      	nop
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bc80      	pop	{r7}
 8002a98:	4770      	bx	lr

08002a9a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a9a:	b580      	push	{r7, lr}
 8002a9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a9e:	f000 fa4d 	bl	8002f3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002aa2:	bf00      	nop
 8002aa4:	bd80      	pop	{r7, pc}
	...

08002aa8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002aac:	4802      	ldr	r0, [pc, #8]	; (8002ab8 <TIM4_IRQHandler+0x10>)
 8002aae:	f002 f863 	bl	8004b78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002ab2:	bf00      	nop
 8002ab4:	bd80      	pop	{r7, pc}
 8002ab6:	bf00      	nop
 8002ab8:	200003e8 	.word	0x200003e8

08002abc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002abc:	b480      	push	{r7}
 8002abe:	af00      	add	r7, sp, #0
	return 1;
 8002ac0:	2301      	movs	r3, #1
}
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bc80      	pop	{r7}
 8002ac8:	4770      	bx	lr

08002aca <_kill>:

int _kill(int pid, int sig)
{
 8002aca:	b580      	push	{r7, lr}
 8002acc:	b082      	sub	sp, #8
 8002ace:	af00      	add	r7, sp, #0
 8002ad0:	6078      	str	r0, [r7, #4]
 8002ad2:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002ad4:	f003 f8b8 	bl	8005c48 <__errno>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	2216      	movs	r2, #22
 8002adc:	601a      	str	r2, [r3, #0]
	return -1;
 8002ade:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	3708      	adds	r7, #8
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bd80      	pop	{r7, pc}

08002aea <_exit>:

void _exit (int status)
{
 8002aea:	b580      	push	{r7, lr}
 8002aec:	b082      	sub	sp, #8
 8002aee:	af00      	add	r7, sp, #0
 8002af0:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002af2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002af6:	6878      	ldr	r0, [r7, #4]
 8002af8:	f7ff ffe7 	bl	8002aca <_kill>
	while (1) {}		/* Make sure we hang here */
 8002afc:	e7fe      	b.n	8002afc <_exit+0x12>

08002afe <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002afe:	b580      	push	{r7, lr}
 8002b00:	b086      	sub	sp, #24
 8002b02:	af00      	add	r7, sp, #0
 8002b04:	60f8      	str	r0, [r7, #12]
 8002b06:	60b9      	str	r1, [r7, #8]
 8002b08:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	617b      	str	r3, [r7, #20]
 8002b0e:	e00a      	b.n	8002b26 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002b10:	f3af 8000 	nop.w
 8002b14:	4601      	mov	r1, r0
 8002b16:	68bb      	ldr	r3, [r7, #8]
 8002b18:	1c5a      	adds	r2, r3, #1
 8002b1a:	60ba      	str	r2, [r7, #8]
 8002b1c:	b2ca      	uxtb	r2, r1
 8002b1e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b20:	697b      	ldr	r3, [r7, #20]
 8002b22:	3301      	adds	r3, #1
 8002b24:	617b      	str	r3, [r7, #20]
 8002b26:	697a      	ldr	r2, [r7, #20]
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	429a      	cmp	r2, r3
 8002b2c:	dbf0      	blt.n	8002b10 <_read+0x12>
	}

return len;
 8002b2e:	687b      	ldr	r3, [r7, #4]
}
 8002b30:	4618      	mov	r0, r3
 8002b32:	3718      	adds	r7, #24
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}

08002b38 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b086      	sub	sp, #24
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	60f8      	str	r0, [r7, #12]
 8002b40:	60b9      	str	r1, [r7, #8]
 8002b42:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b44:	2300      	movs	r3, #0
 8002b46:	617b      	str	r3, [r7, #20]
 8002b48:	e009      	b.n	8002b5e <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002b4a:	68bb      	ldr	r3, [r7, #8]
 8002b4c:	1c5a      	adds	r2, r3, #1
 8002b4e:	60ba      	str	r2, [r7, #8]
 8002b50:	781b      	ldrb	r3, [r3, #0]
 8002b52:	4618      	mov	r0, r3
 8002b54:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b58:	697b      	ldr	r3, [r7, #20]
 8002b5a:	3301      	adds	r3, #1
 8002b5c:	617b      	str	r3, [r7, #20]
 8002b5e:	697a      	ldr	r2, [r7, #20]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	429a      	cmp	r2, r3
 8002b64:	dbf1      	blt.n	8002b4a <_write+0x12>
	}
	return len;
 8002b66:	687b      	ldr	r3, [r7, #4]
}
 8002b68:	4618      	mov	r0, r3
 8002b6a:	3718      	adds	r7, #24
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	bd80      	pop	{r7, pc}

08002b70 <_close>:

int _close(int file)
{
 8002b70:	b480      	push	{r7}
 8002b72:	b083      	sub	sp, #12
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
	return -1;
 8002b78:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	370c      	adds	r7, #12
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bc80      	pop	{r7}
 8002b84:	4770      	bx	lr

08002b86 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002b86:	b480      	push	{r7}
 8002b88:	b083      	sub	sp, #12
 8002b8a:	af00      	add	r7, sp, #0
 8002b8c:	6078      	str	r0, [r7, #4]
 8002b8e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002b96:	605a      	str	r2, [r3, #4]
	return 0;
 8002b98:	2300      	movs	r3, #0
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	370c      	adds	r7, #12
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bc80      	pop	{r7}
 8002ba2:	4770      	bx	lr

08002ba4 <_isatty>:

int _isatty(int file)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b083      	sub	sp, #12
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
	return 1;
 8002bac:	2301      	movs	r3, #1
}
 8002bae:	4618      	mov	r0, r3
 8002bb0:	370c      	adds	r7, #12
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bc80      	pop	{r7}
 8002bb6:	4770      	bx	lr

08002bb8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	b085      	sub	sp, #20
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	60f8      	str	r0, [r7, #12]
 8002bc0:	60b9      	str	r1, [r7, #8]
 8002bc2:	607a      	str	r2, [r7, #4]
	return 0;
 8002bc4:	2300      	movs	r3, #0
}
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	3714      	adds	r7, #20
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bc80      	pop	{r7}
 8002bce:	4770      	bx	lr

08002bd0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b086      	sub	sp, #24
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002bd8:	4a14      	ldr	r2, [pc, #80]	; (8002c2c <_sbrk+0x5c>)
 8002bda:	4b15      	ldr	r3, [pc, #84]	; (8002c30 <_sbrk+0x60>)
 8002bdc:	1ad3      	subs	r3, r2, r3
 8002bde:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002be0:	697b      	ldr	r3, [r7, #20]
 8002be2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002be4:	4b13      	ldr	r3, [pc, #76]	; (8002c34 <_sbrk+0x64>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d102      	bne.n	8002bf2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002bec:	4b11      	ldr	r3, [pc, #68]	; (8002c34 <_sbrk+0x64>)
 8002bee:	4a12      	ldr	r2, [pc, #72]	; (8002c38 <_sbrk+0x68>)
 8002bf0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002bf2:	4b10      	ldr	r3, [pc, #64]	; (8002c34 <_sbrk+0x64>)
 8002bf4:	681a      	ldr	r2, [r3, #0]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	4413      	add	r3, r2
 8002bfa:	693a      	ldr	r2, [r7, #16]
 8002bfc:	429a      	cmp	r2, r3
 8002bfe:	d207      	bcs.n	8002c10 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c00:	f003 f822 	bl	8005c48 <__errno>
 8002c04:	4603      	mov	r3, r0
 8002c06:	220c      	movs	r2, #12
 8002c08:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c0a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002c0e:	e009      	b.n	8002c24 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c10:	4b08      	ldr	r3, [pc, #32]	; (8002c34 <_sbrk+0x64>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c16:	4b07      	ldr	r3, [pc, #28]	; (8002c34 <_sbrk+0x64>)
 8002c18:	681a      	ldr	r2, [r3, #0]
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	4413      	add	r3, r2
 8002c1e:	4a05      	ldr	r2, [pc, #20]	; (8002c34 <_sbrk+0x64>)
 8002c20:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002c22:	68fb      	ldr	r3, [r7, #12]
}
 8002c24:	4618      	mov	r0, r3
 8002c26:	3718      	adds	r7, #24
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bd80      	pop	{r7, pc}
 8002c2c:	20005000 	.word	0x20005000
 8002c30:	00000400 	.word	0x00000400
 8002c34:	200004c8 	.word	0x200004c8
 8002c38:	200004e8 	.word	0x200004e8

08002c3c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002c40:	bf00      	nop
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bc80      	pop	{r7}
 8002c46:	4770      	bx	lr

08002c48 <_ZN13PIDControllerC1Ev>:
 */

#include "PIDController.h"


PIDController::PIDController()
 8002c48:	b480      	push	{r7}
 8002c4a:	b083      	sub	sp, #12
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002c56:	601a      	str	r2, [r3, #0]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	f04f 0200 	mov.w	r2, #0
 8002c5e:	605a      	str	r2, [r3, #4]
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	f04f 0200 	mov.w	r2, #0
 8002c66:	609a      	str	r2, [r3, #8]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	f04f 0200 	mov.w	r2, #0
 8002c6e:	611a      	str	r2, [r3, #16]
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	f04f 0200 	mov.w	r2, #0
 8002c76:	615a      	str	r2, [r3, #20]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	f04f 0200 	mov.w	r2, #0
 8002c7e:	61da      	str	r2, [r3, #28]
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2200      	movs	r2, #0
 8002c84:	639a      	str	r2, [r3, #56]	; 0x38
{
}
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	4618      	mov	r0, r3
 8002c8a:	370c      	adds	r7, #12
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bc80      	pop	{r7}
 8002c90:	4770      	bx	lr

08002c92 <_ZN13PIDControllerD1Ev>:
PIDController::PIDController(float kp, float ki, float kd)
  : _kp(kp), _ki(ki), _kd(kd)
{
}

PIDController::~PIDController()
 8002c92:	b480      	push	{r7}
 8002c94:	b083      	sub	sp, #12
 8002c96:	af00      	add	r7, sp, #0
 8002c98:	6078      	str	r0, [r7, #4]
{
}
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	370c      	adds	r7, #12
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	bc80      	pop	{r7}
 8002ca4:	4770      	bx	lr

08002ca6 <_ZN13PIDController12millisTickerEv>:

void PIDController::millisTicker(void)
{
 8002ca6:	b480      	push	{r7}
 8002ca8:	b083      	sub	sp, #12
 8002caa:	af00      	add	r7, sp, #0
 8002cac:	6078      	str	r0, [r7, #4]
  this->_millis++;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cb2:	1c5a      	adds	r2, r3, #1
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002cb8:	bf00      	nop
 8002cba:	370c      	adds	r7, #12
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bc80      	pop	{r7}
 8002cc0:	4770      	bx	lr

08002cc2 <_ZN13PIDController7setKPIDEfff>:

void PIDController::setKPID(float kp, float ki, float kd)
{
 8002cc2:	b480      	push	{r7}
 8002cc4:	b085      	sub	sp, #20
 8002cc6:	af00      	add	r7, sp, #0
 8002cc8:	60f8      	str	r0, [r7, #12]
 8002cca:	60b9      	str	r1, [r7, #8]
 8002ccc:	607a      	str	r2, [r7, #4]
 8002cce:	603b      	str	r3, [r7, #0]
  this->_kp = kp;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	68ba      	ldr	r2, [r7, #8]
 8002cd4:	601a      	str	r2, [r3, #0]
  this->_ki = ki;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	687a      	ldr	r2, [r7, #4]
 8002cda:	605a      	str	r2, [r3, #4]
  this->_kd = kd;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	683a      	ldr	r2, [r7, #0]
 8002ce0:	609a      	str	r2, [r3, #8]
}
 8002ce2:	bf00      	nop
 8002ce4:	3714      	adds	r7, #20
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bc80      	pop	{r7}
 8002cea:	4770      	bx	lr

08002cec <_ZN13PIDController11setSetpointEf>:
{
  this->_kd = kd;
}

void PIDController::setSetpoint(float setpoint)
{
 8002cec:	b480      	push	{r7}
 8002cee:	b083      	sub	sp, #12
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
 8002cf4:	6039      	str	r1, [r7, #0]
  this->_setpoint = setpoint;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	683a      	ldr	r2, [r7, #0]
 8002cfa:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002cfc:	bf00      	nop
 8002cfe:	370c      	adds	r7, #12
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bc80      	pop	{r7}
 8002d04:	4770      	bx	lr

08002d06 <_ZN13PIDController12setPIDLimitsEff>:

void PIDController::setPIDLimits(float min, float max)
{
 8002d06:	b480      	push	{r7}
 8002d08:	b085      	sub	sp, #20
 8002d0a:	af00      	add	r7, sp, #0
 8002d0c:	60f8      	str	r0, [r7, #12]
 8002d0e:	60b9      	str	r1, [r7, #8]
 8002d10:	607a      	str	r2, [r7, #4]
  this->_pid_min = min;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	68ba      	ldr	r2, [r7, #8]
 8002d16:	635a      	str	r2, [r3, #52]	; 0x34
  this->_pid_max = max;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	687a      	ldr	r2, [r7, #4]
 8002d1c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002d1e:	bf00      	nop
 8002d20:	3714      	adds	r7, #20
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bc80      	pop	{r7}
 8002d26:	4770      	bx	lr

08002d28 <_ZN13PIDController10processPIDEf>:
{
  return this->_error;
}

float PIDController::processPID(float curr_point)
{
 8002d28:	b590      	push	{r4, r7, lr}
 8002d2a:	b083      	sub	sp, #12
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
 8002d30:	6039      	str	r1, [r7, #0]
  this->_curr_time = this->_millis / 1000.0;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d36:	4618      	mov	r0, r3
 8002d38:	f7fd fb54 	bl	80003e4 <__aeabi_ui2d>
 8002d3c:	f04f 0200 	mov.w	r2, #0
 8002d40:	4b47      	ldr	r3, [pc, #284]	; (8002e60 <_ZN13PIDController10processPIDEf+0x138>)
 8002d42:	f7fd fcf3 	bl	800072c <__aeabi_ddiv>
 8002d46:	4602      	mov	r2, r0
 8002d48:	460b      	mov	r3, r1
 8002d4a:	4610      	mov	r0, r2
 8002d4c:	4619      	mov	r1, r3
 8002d4e:	f7fd febb 	bl	8000ac8 <__aeabi_d2f>
 8002d52:	4602      	mov	r2, r0
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	621a      	str	r2, [r3, #32]
  this->_delta_time = this->_curr_time - this->_last_time;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6a1a      	ldr	r2, [r3, #32]
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	69db      	ldr	r3, [r3, #28]
 8002d60:	4619      	mov	r1, r3
 8002d62:	4610      	mov	r0, r2
 8002d64:	f7fd ff04 	bl	8000b70 <__aeabi_fsub>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	461a      	mov	r2, r3
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	625a      	str	r2, [r3, #36]	; 0x24

  this->_error = this->_setpoint - curr_point;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d74:	6839      	ldr	r1, [r7, #0]
 8002d76:	4618      	mov	r0, r3
 8002d78:	f7fd fefa 	bl	8000b70 <__aeabi_fsub>
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	461a      	mov	r2, r3
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	60da      	str	r2, [r3, #12]
  this->_sum_error  += this->_error;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	691a      	ldr	r2, [r3, #16]
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	68db      	ldr	r3, [r3, #12]
 8002d8c:	4619      	mov	r1, r3
 8002d8e:	4610      	mov	r0, r2
 8002d90:	f7fd fef0 	bl	8000b74 <__addsf3>
 8002d94:	4603      	mov	r3, r0
 8002d96:	461a      	mov	r2, r3
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	611a      	str	r2, [r3, #16]
  this->_delta_error = this->_last_error - this->_error;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	695a      	ldr	r2, [r3, #20]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	68db      	ldr	r3, [r3, #12]
 8002da4:	4619      	mov	r1, r3
 8002da6:	4610      	mov	r0, r2
 8002da8:	f7fd fee2 	bl	8000b70 <__aeabi_fsub>
 8002dac:	4603      	mov	r3, r0
 8002dae:	461a      	mov	r2, r3
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	619a      	str	r2, [r3, #24]

  this->_pid_result  = this->_kp * this->_error
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681a      	ldr	r2, [r3, #0]
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	68db      	ldr	r3, [r3, #12]
 8002dbc:	4619      	mov	r1, r3
 8002dbe:	4610      	mov	r0, r2
 8002dc0:	f7fd ffe0 	bl	8000d84 <__aeabi_fmul>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	461c      	mov	r4, r3
                     + this->_ki * this->_sum_error * this->_delta_time;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	685a      	ldr	r2, [r3, #4]
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	691b      	ldr	r3, [r3, #16]
 8002dd0:	4619      	mov	r1, r3
 8002dd2:	4610      	mov	r0, r2
 8002dd4:	f7fd ffd6 	bl	8000d84 <__aeabi_fmul>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	461a      	mov	r2, r3
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002de0:	4619      	mov	r1, r3
 8002de2:	4610      	mov	r0, r2
 8002de4:	f7fd ffce 	bl	8000d84 <__aeabi_fmul>
 8002de8:	4603      	mov	r3, r0
 8002dea:	4619      	mov	r1, r3
 8002dec:	4620      	mov	r0, r4
 8002dee:	f7fd fec1 	bl	8000b74 <__addsf3>
 8002df2:	4603      	mov	r3, r0
 8002df4:	461a      	mov	r2, r3
  this->_pid_result  = this->_kp * this->_error
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	62da      	str	r2, [r3, #44]	; 0x2c
                     + this->_kd * this->_delta_error / this->_delta_time;

  this->_last_time = this->_curr_time;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6a1a      	ldr	r2, [r3, #32]
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	61da      	str	r2, [r3, #28]
  this->_last_error = this->_error;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	68da      	ldr	r2, [r3, #12]
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	615a      	str	r2, [r3, #20]

  this->_pid_result = this->_pid_result < this->_pid_min ? this->_pid_min : this->_pid_result;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e12:	4619      	mov	r1, r3
 8002e14:	4610      	mov	r0, r2
 8002e16:	f7fe f953 	bl	80010c0 <__aeabi_fcmplt>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d002      	beq.n	8002e26 <_ZN13PIDController10processPIDEf+0xfe>
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e24:	e001      	b.n	8002e2a <_ZN13PIDController10processPIDEf+0x102>
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e2a:	687a      	ldr	r2, [r7, #4]
 8002e2c:	62d3      	str	r3, [r2, #44]	; 0x2c
  this->_pid_result = this->_pid_result > this->_pid_max ? this->_pid_max : this->_pid_result;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e36:	4619      	mov	r1, r3
 8002e38:	4610      	mov	r0, r2
 8002e3a:	f7fe f95f 	bl	80010fc <__aeabi_fcmpgt>
 8002e3e:	4603      	mov	r3, r0
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d002      	beq.n	8002e4a <_ZN13PIDController10processPIDEf+0x122>
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e48:	e001      	b.n	8002e4e <_ZN13PIDController10processPIDEf+0x126>
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e4e:	687a      	ldr	r2, [r7, #4]
 8002e50:	62d3      	str	r3, [r2, #44]	; 0x2c

  return this->_pid_result;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	370c      	adds	r7, #12
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bd90      	pop	{r4, r7, pc}
 8002e5e:	bf00      	nop
 8002e60:	408f4000 	.word	0x408f4000

08002e64 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002e64:	480c      	ldr	r0, [pc, #48]	; (8002e98 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002e66:	490d      	ldr	r1, [pc, #52]	; (8002e9c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002e68:	4a0d      	ldr	r2, [pc, #52]	; (8002ea0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002e6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e6c:	e002      	b.n	8002e74 <LoopCopyDataInit>

08002e6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e72:	3304      	adds	r3, #4

08002e74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e78:	d3f9      	bcc.n	8002e6e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e7a:	4a0a      	ldr	r2, [pc, #40]	; (8002ea4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002e7c:	4c0a      	ldr	r4, [pc, #40]	; (8002ea8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002e7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e80:	e001      	b.n	8002e86 <LoopFillZerobss>

08002e82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e84:	3204      	adds	r2, #4

08002e86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e88:	d3fb      	bcc.n	8002e82 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002e8a:	f7ff fed7 	bl	8002c3c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002e8e:	f002 fee1 	bl	8005c54 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002e92:	f7fe fde1 	bl	8001a58 <main>
  bx lr
 8002e96:	4770      	bx	lr
  ldr r0, =_sdata
 8002e98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e9c:	200002a4 	.word	0x200002a4
  ldr r2, =_sidata
 8002ea0:	08008f2c 	.word	0x08008f2c
  ldr r2, =_sbss
 8002ea4:	200002a4 	.word	0x200002a4
  ldr r4, =_ebss
 8002ea8:	200004e8 	.word	0x200004e8

08002eac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002eac:	e7fe      	b.n	8002eac <ADC1_2_IRQHandler>
	...

08002eb0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002eb4:	4b08      	ldr	r3, [pc, #32]	; (8002ed8 <HAL_Init+0x28>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	4a07      	ldr	r2, [pc, #28]	; (8002ed8 <HAL_Init+0x28>)
 8002eba:	f043 0310 	orr.w	r3, r3, #16
 8002ebe:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ec0:	2003      	movs	r0, #3
 8002ec2:	f000 fd73 	bl	80039ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002ec6:	200f      	movs	r0, #15
 8002ec8:	f000 f808 	bl	8002edc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002ecc:	f7ff fc68 	bl	80027a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002ed0:	2300      	movs	r3, #0
}
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	bd80      	pop	{r7, pc}
 8002ed6:	bf00      	nop
 8002ed8:	40022000 	.word	0x40022000

08002edc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b082      	sub	sp, #8
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ee4:	4b12      	ldr	r3, [pc, #72]	; (8002f30 <HAL_InitTick+0x54>)
 8002ee6:	681a      	ldr	r2, [r3, #0]
 8002ee8:	4b12      	ldr	r3, [pc, #72]	; (8002f34 <HAL_InitTick+0x58>)
 8002eea:	781b      	ldrb	r3, [r3, #0]
 8002eec:	4619      	mov	r1, r3
 8002eee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ef2:	fbb3 f3f1 	udiv	r3, r3, r1
 8002ef6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002efa:	4618      	mov	r0, r3
 8002efc:	f000 fd8b 	bl	8003a16 <HAL_SYSTICK_Config>
 8002f00:	4603      	mov	r3, r0
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d001      	beq.n	8002f0a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002f06:	2301      	movs	r3, #1
 8002f08:	e00e      	b.n	8002f28 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2b0f      	cmp	r3, #15
 8002f0e:	d80a      	bhi.n	8002f26 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f10:	2200      	movs	r2, #0
 8002f12:	6879      	ldr	r1, [r7, #4]
 8002f14:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002f18:	f000 fd53 	bl	80039c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002f1c:	4a06      	ldr	r2, [pc, #24]	; (8002f38 <HAL_InitTick+0x5c>)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002f22:	2300      	movs	r3, #0
 8002f24:	e000      	b.n	8002f28 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002f26:	2301      	movs	r3, #1
}
 8002f28:	4618      	mov	r0, r3
 8002f2a:	3708      	adds	r7, #8
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	bd80      	pop	{r7, pc}
 8002f30:	200000c8 	.word	0x200000c8
 8002f34:	200000d0 	.word	0x200000d0
 8002f38:	200000cc 	.word	0x200000cc

08002f3c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f40:	4b05      	ldr	r3, [pc, #20]	; (8002f58 <HAL_IncTick+0x1c>)
 8002f42:	781b      	ldrb	r3, [r3, #0]
 8002f44:	461a      	mov	r2, r3
 8002f46:	4b05      	ldr	r3, [pc, #20]	; (8002f5c <HAL_IncTick+0x20>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4413      	add	r3, r2
 8002f4c:	4a03      	ldr	r2, [pc, #12]	; (8002f5c <HAL_IncTick+0x20>)
 8002f4e:	6013      	str	r3, [r2, #0]
}
 8002f50:	bf00      	nop
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bc80      	pop	{r7}
 8002f56:	4770      	bx	lr
 8002f58:	200000d0 	.word	0x200000d0
 8002f5c:	200004d4 	.word	0x200004d4

08002f60 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f60:	b480      	push	{r7}
 8002f62:	af00      	add	r7, sp, #0
  return uwTick;
 8002f64:	4b02      	ldr	r3, [pc, #8]	; (8002f70 <HAL_GetTick+0x10>)
 8002f66:	681b      	ldr	r3, [r3, #0]
}
 8002f68:	4618      	mov	r0, r3
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bc80      	pop	{r7}
 8002f6e:	4770      	bx	lr
 8002f70:	200004d4 	.word	0x200004d4

08002f74 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b084      	sub	sp, #16
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002f7c:	f7ff fff0 	bl	8002f60 <HAL_GetTick>
 8002f80:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002f8c:	d005      	beq.n	8002f9a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f8e:	4b0a      	ldr	r3, [pc, #40]	; (8002fb8 <HAL_Delay+0x44>)
 8002f90:	781b      	ldrb	r3, [r3, #0]
 8002f92:	461a      	mov	r2, r3
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	4413      	add	r3, r2
 8002f98:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002f9a:	bf00      	nop
 8002f9c:	f7ff ffe0 	bl	8002f60 <HAL_GetTick>
 8002fa0:	4602      	mov	r2, r0
 8002fa2:	68bb      	ldr	r3, [r7, #8]
 8002fa4:	1ad3      	subs	r3, r2, r3
 8002fa6:	68fa      	ldr	r2, [r7, #12]
 8002fa8:	429a      	cmp	r2, r3
 8002faa:	d8f7      	bhi.n	8002f9c <HAL_Delay+0x28>
  {
  }
}
 8002fac:	bf00      	nop
 8002fae:	bf00      	nop
 8002fb0:	3710      	adds	r7, #16
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	200000d0 	.word	0x200000d0

08002fbc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b086      	sub	sp, #24
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d101      	bne.n	8002fde <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e0be      	b.n	800315c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	689b      	ldr	r3, [r3, #8]
 8002fe2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d109      	bne.n	8003000 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002ffa:	6878      	ldr	r0, [r7, #4]
 8002ffc:	f7ff fc02 	bl	8002804 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003000:	6878      	ldr	r0, [r7, #4]
 8003002:	f000 fbc5 	bl	8003790 <ADC_ConversionStop_Disable>
 8003006:	4603      	mov	r3, r0
 8003008:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800300e:	f003 0310 	and.w	r3, r3, #16
 8003012:	2b00      	cmp	r3, #0
 8003014:	f040 8099 	bne.w	800314a <HAL_ADC_Init+0x18e>
 8003018:	7dfb      	ldrb	r3, [r7, #23]
 800301a:	2b00      	cmp	r3, #0
 800301c:	f040 8095 	bne.w	800314a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003024:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003028:	f023 0302 	bic.w	r3, r3, #2
 800302c:	f043 0202 	orr.w	r2, r3, #2
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800303c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	7b1b      	ldrb	r3, [r3, #12]
 8003042:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003044:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003046:	68ba      	ldr	r2, [r7, #8]
 8003048:	4313      	orrs	r3, r2
 800304a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	689b      	ldr	r3, [r3, #8]
 8003050:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003054:	d003      	beq.n	800305e <HAL_ADC_Init+0xa2>
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	689b      	ldr	r3, [r3, #8]
 800305a:	2b01      	cmp	r3, #1
 800305c:	d102      	bne.n	8003064 <HAL_ADC_Init+0xa8>
 800305e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003062:	e000      	b.n	8003066 <HAL_ADC_Init+0xaa>
 8003064:	2300      	movs	r3, #0
 8003066:	693a      	ldr	r2, [r7, #16]
 8003068:	4313      	orrs	r3, r2
 800306a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	7d1b      	ldrb	r3, [r3, #20]
 8003070:	2b01      	cmp	r3, #1
 8003072:	d119      	bne.n	80030a8 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	7b1b      	ldrb	r3, [r3, #12]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d109      	bne.n	8003090 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	699b      	ldr	r3, [r3, #24]
 8003080:	3b01      	subs	r3, #1
 8003082:	035a      	lsls	r2, r3, #13
 8003084:	693b      	ldr	r3, [r7, #16]
 8003086:	4313      	orrs	r3, r2
 8003088:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800308c:	613b      	str	r3, [r7, #16]
 800308e:	e00b      	b.n	80030a8 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003094:	f043 0220 	orr.w	r2, r3, #32
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030a0:	f043 0201 	orr.w	r2, r3, #1
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	693a      	ldr	r2, [r7, #16]
 80030b8:	430a      	orrs	r2, r1
 80030ba:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	689a      	ldr	r2, [r3, #8]
 80030c2:	4b28      	ldr	r3, [pc, #160]	; (8003164 <HAL_ADC_Init+0x1a8>)
 80030c4:	4013      	ands	r3, r2
 80030c6:	687a      	ldr	r2, [r7, #4]
 80030c8:	6812      	ldr	r2, [r2, #0]
 80030ca:	68b9      	ldr	r1, [r7, #8]
 80030cc:	430b      	orrs	r3, r1
 80030ce:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	689b      	ldr	r3, [r3, #8]
 80030d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80030d8:	d003      	beq.n	80030e2 <HAL_ADC_Init+0x126>
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	689b      	ldr	r3, [r3, #8]
 80030de:	2b01      	cmp	r3, #1
 80030e0:	d104      	bne.n	80030ec <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	691b      	ldr	r3, [r3, #16]
 80030e6:	3b01      	subs	r3, #1
 80030e8:	051b      	lsls	r3, r3, #20
 80030ea:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030f2:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	68fa      	ldr	r2, [r7, #12]
 80030fc:	430a      	orrs	r2, r1
 80030fe:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	689a      	ldr	r2, [r3, #8]
 8003106:	4b18      	ldr	r3, [pc, #96]	; (8003168 <HAL_ADC_Init+0x1ac>)
 8003108:	4013      	ands	r3, r2
 800310a:	68ba      	ldr	r2, [r7, #8]
 800310c:	429a      	cmp	r2, r3
 800310e:	d10b      	bne.n	8003128 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2200      	movs	r2, #0
 8003114:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800311a:	f023 0303 	bic.w	r3, r3, #3
 800311e:	f043 0201 	orr.w	r2, r3, #1
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003126:	e018      	b.n	800315a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800312c:	f023 0312 	bic.w	r3, r3, #18
 8003130:	f043 0210 	orr.w	r2, r3, #16
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800313c:	f043 0201 	orr.w	r2, r3, #1
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8003144:	2301      	movs	r3, #1
 8003146:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003148:	e007      	b.n	800315a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800314e:	f043 0210 	orr.w	r2, r3, #16
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800315a:	7dfb      	ldrb	r3, [r7, #23]
}
 800315c:	4618      	mov	r0, r3
 800315e:	3718      	adds	r7, #24
 8003160:	46bd      	mov	sp, r7
 8003162:	bd80      	pop	{r7, pc}
 8003164:	ffe1f7fd 	.word	0xffe1f7fd
 8003168:	ff1f0efe 	.word	0xff1f0efe

0800316c <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b084      	sub	sp, #16
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003174:	2300      	movs	r3, #0
 8003176:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800317e:	2b01      	cmp	r3, #1
 8003180:	d101      	bne.n	8003186 <HAL_ADC_Start+0x1a>
 8003182:	2302      	movs	r3, #2
 8003184:	e098      	b.n	80032b8 <HAL_ADC_Start+0x14c>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2201      	movs	r2, #1
 800318a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800318e:	6878      	ldr	r0, [r7, #4]
 8003190:	f000 faa4 	bl	80036dc <ADC_Enable>
 8003194:	4603      	mov	r3, r0
 8003196:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8003198:	7bfb      	ldrb	r3, [r7, #15]
 800319a:	2b00      	cmp	r3, #0
 800319c:	f040 8087 	bne.w	80032ae <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80031a8:	f023 0301 	bic.w	r3, r3, #1
 80031ac:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4a41      	ldr	r2, [pc, #260]	; (80032c0 <HAL_ADC_Start+0x154>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d105      	bne.n	80031ca <HAL_ADC_Start+0x5e>
 80031be:	4b41      	ldr	r3, [pc, #260]	; (80032c4 <HAL_ADC_Start+0x158>)
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d115      	bne.n	80031f6 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031ce:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d026      	beq.n	8003232 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031e8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80031ec:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80031f4:	e01d      	b.n	8003232 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031fa:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4a2f      	ldr	r2, [pc, #188]	; (80032c4 <HAL_ADC_Start+0x158>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d004      	beq.n	8003216 <HAL_ADC_Start+0xaa>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a2b      	ldr	r2, [pc, #172]	; (80032c0 <HAL_ADC_Start+0x154>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d10d      	bne.n	8003232 <HAL_ADC_Start+0xc6>
 8003216:	4b2b      	ldr	r3, [pc, #172]	; (80032c4 <HAL_ADC_Start+0x158>)
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800321e:	2b00      	cmp	r3, #0
 8003220:	d007      	beq.n	8003232 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003226:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800322a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003236:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800323a:	2b00      	cmp	r3, #0
 800323c:	d006      	beq.n	800324c <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003242:	f023 0206 	bic.w	r2, r3, #6
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	62da      	str	r2, [r3, #44]	; 0x2c
 800324a:	e002      	b.n	8003252 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2200      	movs	r2, #0
 8003250:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2200      	movs	r2, #0
 8003256:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f06f 0202 	mvn.w	r2, #2
 8003262:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	689b      	ldr	r3, [r3, #8]
 800326a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800326e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003272:	d113      	bne.n	800329c <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003278:	4a11      	ldr	r2, [pc, #68]	; (80032c0 <HAL_ADC_Start+0x154>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d105      	bne.n	800328a <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800327e:	4b11      	ldr	r3, [pc, #68]	; (80032c4 <HAL_ADC_Start+0x158>)
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003286:	2b00      	cmp	r3, #0
 8003288:	d108      	bne.n	800329c <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	689a      	ldr	r2, [r3, #8]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8003298:	609a      	str	r2, [r3, #8]
 800329a:	e00c      	b.n	80032b6 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	689a      	ldr	r2, [r3, #8]
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80032aa:	609a      	str	r2, [r3, #8]
 80032ac:	e003      	b.n	80032b6 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2200      	movs	r2, #0
 80032b2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80032b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	3710      	adds	r7, #16
 80032bc:	46bd      	mov	sp, r7
 80032be:	bd80      	pop	{r7, pc}
 80032c0:	40012800 	.word	0x40012800
 80032c4:	40012400 	.word	0x40012400

080032c8 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80032c8:	b590      	push	{r4, r7, lr}
 80032ca:	b087      	sub	sp, #28
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
 80032d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80032d2:	2300      	movs	r3, #0
 80032d4:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80032d6:	2300      	movs	r3, #0
 80032d8:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 80032da:	2300      	movs	r3, #0
 80032dc:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80032de:	f7ff fe3f 	bl	8002f60 <HAL_GetTick>
 80032e2:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	689b      	ldr	r3, [r3, #8]
 80032ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d00b      	beq.n	800330a <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032f6:	f043 0220 	orr.w	r2, r3, #32
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2200      	movs	r2, #0
 8003302:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8003306:	2301      	movs	r3, #1
 8003308:	e0d3      	b.n	80034b2 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003314:	2b00      	cmp	r3, #0
 8003316:	d131      	bne.n	800337c <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800331e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8003322:	2b00      	cmp	r3, #0
 8003324:	d12a      	bne.n	800337c <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8003326:	e021      	b.n	800336c <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800332e:	d01d      	beq.n	800336c <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d007      	beq.n	8003346 <HAL_ADC_PollForConversion+0x7e>
 8003336:	f7ff fe13 	bl	8002f60 <HAL_GetTick>
 800333a:	4602      	mov	r2, r0
 800333c:	697b      	ldr	r3, [r7, #20]
 800333e:	1ad3      	subs	r3, r2, r3
 8003340:	683a      	ldr	r2, [r7, #0]
 8003342:	429a      	cmp	r2, r3
 8003344:	d212      	bcs.n	800336c <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f003 0302 	and.w	r3, r3, #2
 8003350:	2b00      	cmp	r3, #0
 8003352:	d10b      	bne.n	800336c <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003358:	f043 0204 	orr.w	r2, r3, #4
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2200      	movs	r2, #0
 8003364:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8003368:	2303      	movs	r3, #3
 800336a:	e0a2      	b.n	80034b2 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f003 0302 	and.w	r3, r3, #2
 8003376:	2b00      	cmp	r3, #0
 8003378:	d0d6      	beq.n	8003328 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800337a:	e070      	b.n	800345e <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800337c:	4b4f      	ldr	r3, [pc, #316]	; (80034bc <HAL_ADC_PollForConversion+0x1f4>)
 800337e:	681c      	ldr	r4, [r3, #0]
 8003380:	2002      	movs	r0, #2
 8003382:	f001 f9f1 	bl	8004768 <HAL_RCCEx_GetPeriphCLKFreq>
 8003386:	4603      	mov	r3, r0
 8003388:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	6919      	ldr	r1, [r3, #16]
 8003392:	4b4b      	ldr	r3, [pc, #300]	; (80034c0 <HAL_ADC_PollForConversion+0x1f8>)
 8003394:	400b      	ands	r3, r1
 8003396:	2b00      	cmp	r3, #0
 8003398:	d118      	bne.n	80033cc <HAL_ADC_PollForConversion+0x104>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	68d9      	ldr	r1, [r3, #12]
 80033a0:	4b48      	ldr	r3, [pc, #288]	; (80034c4 <HAL_ADC_PollForConversion+0x1fc>)
 80033a2:	400b      	ands	r3, r1
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d111      	bne.n	80033cc <HAL_ADC_PollForConversion+0x104>
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	6919      	ldr	r1, [r3, #16]
 80033ae:	4b46      	ldr	r3, [pc, #280]	; (80034c8 <HAL_ADC_PollForConversion+0x200>)
 80033b0:	400b      	ands	r3, r1
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d108      	bne.n	80033c8 <HAL_ADC_PollForConversion+0x100>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	68d9      	ldr	r1, [r3, #12]
 80033bc:	4b43      	ldr	r3, [pc, #268]	; (80034cc <HAL_ADC_PollForConversion+0x204>)
 80033be:	400b      	ands	r3, r1
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d101      	bne.n	80033c8 <HAL_ADC_PollForConversion+0x100>
 80033c4:	2314      	movs	r3, #20
 80033c6:	e020      	b.n	800340a <HAL_ADC_PollForConversion+0x142>
 80033c8:	2329      	movs	r3, #41	; 0x29
 80033ca:	e01e      	b.n	800340a <HAL_ADC_PollForConversion+0x142>
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	6919      	ldr	r1, [r3, #16]
 80033d2:	4b3d      	ldr	r3, [pc, #244]	; (80034c8 <HAL_ADC_PollForConversion+0x200>)
 80033d4:	400b      	ands	r3, r1
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d106      	bne.n	80033e8 <HAL_ADC_PollForConversion+0x120>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	68d9      	ldr	r1, [r3, #12]
 80033e0:	4b3a      	ldr	r3, [pc, #232]	; (80034cc <HAL_ADC_PollForConversion+0x204>)
 80033e2:	400b      	ands	r3, r1
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d00d      	beq.n	8003404 <HAL_ADC_PollForConversion+0x13c>
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	6919      	ldr	r1, [r3, #16]
 80033ee:	4b38      	ldr	r3, [pc, #224]	; (80034d0 <HAL_ADC_PollForConversion+0x208>)
 80033f0:	400b      	ands	r3, r1
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d108      	bne.n	8003408 <HAL_ADC_PollForConversion+0x140>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	68d9      	ldr	r1, [r3, #12]
 80033fc:	4b34      	ldr	r3, [pc, #208]	; (80034d0 <HAL_ADC_PollForConversion+0x208>)
 80033fe:	400b      	ands	r3, r1
 8003400:	2b00      	cmp	r3, #0
 8003402:	d101      	bne.n	8003408 <HAL_ADC_PollForConversion+0x140>
 8003404:	2354      	movs	r3, #84	; 0x54
 8003406:	e000      	b.n	800340a <HAL_ADC_PollForConversion+0x142>
 8003408:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 800340a:	fb02 f303 	mul.w	r3, r2, r3
 800340e:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8003410:	e021      	b.n	8003456 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003418:	d01a      	beq.n	8003450 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d007      	beq.n	8003430 <HAL_ADC_PollForConversion+0x168>
 8003420:	f7ff fd9e 	bl	8002f60 <HAL_GetTick>
 8003424:	4602      	mov	r2, r0
 8003426:	697b      	ldr	r3, [r7, #20]
 8003428:	1ad3      	subs	r3, r2, r3
 800342a:	683a      	ldr	r2, [r7, #0]
 800342c:	429a      	cmp	r2, r3
 800342e:	d20f      	bcs.n	8003450 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	693a      	ldr	r2, [r7, #16]
 8003434:	429a      	cmp	r2, r3
 8003436:	d90b      	bls.n	8003450 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800343c:	f043 0204 	orr.w	r2, r3, #4
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2200      	movs	r2, #0
 8003448:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 800344c:	2303      	movs	r3, #3
 800344e:	e030      	b.n	80034b2 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	3301      	adds	r3, #1
 8003454:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	693a      	ldr	r2, [r7, #16]
 800345a:	429a      	cmp	r2, r3
 800345c:	d8d9      	bhi.n	8003412 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f06f 0212 	mvn.w	r2, #18
 8003466:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800346c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	689b      	ldr	r3, [r3, #8]
 800347a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800347e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003482:	d115      	bne.n	80034b0 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003488:	2b00      	cmp	r3, #0
 800348a:	d111      	bne.n	80034b0 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003490:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800349c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d105      	bne.n	80034b0 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034a8:	f043 0201 	orr.w	r2, r3, #1
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80034b0:	2300      	movs	r3, #0
}
 80034b2:	4618      	mov	r0, r3
 80034b4:	371c      	adds	r7, #28
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bd90      	pop	{r4, r7, pc}
 80034ba:	bf00      	nop
 80034bc:	200000c8 	.word	0x200000c8
 80034c0:	24924924 	.word	0x24924924
 80034c4:	00924924 	.word	0x00924924
 80034c8:	12492492 	.word	0x12492492
 80034cc:	00492492 	.word	0x00492492
 80034d0:	00249249 	.word	0x00249249

080034d4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80034d4:	b480      	push	{r7}
 80034d6:	b083      	sub	sp, #12
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80034e2:	4618      	mov	r0, r3
 80034e4:	370c      	adds	r7, #12
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bc80      	pop	{r7}
 80034ea:	4770      	bx	lr

080034ec <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80034ec:	b480      	push	{r7}
 80034ee:	b085      	sub	sp, #20
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
 80034f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80034f6:	2300      	movs	r3, #0
 80034f8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80034fa:	2300      	movs	r3, #0
 80034fc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003504:	2b01      	cmp	r3, #1
 8003506:	d101      	bne.n	800350c <HAL_ADC_ConfigChannel+0x20>
 8003508:	2302      	movs	r3, #2
 800350a:	e0dc      	b.n	80036c6 <HAL_ADC_ConfigChannel+0x1da>
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2201      	movs	r2, #1
 8003510:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	2b06      	cmp	r3, #6
 800351a:	d81c      	bhi.n	8003556 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	685a      	ldr	r2, [r3, #4]
 8003526:	4613      	mov	r3, r2
 8003528:	009b      	lsls	r3, r3, #2
 800352a:	4413      	add	r3, r2
 800352c:	3b05      	subs	r3, #5
 800352e:	221f      	movs	r2, #31
 8003530:	fa02 f303 	lsl.w	r3, r2, r3
 8003534:	43db      	mvns	r3, r3
 8003536:	4019      	ands	r1, r3
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	6818      	ldr	r0, [r3, #0]
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	685a      	ldr	r2, [r3, #4]
 8003540:	4613      	mov	r3, r2
 8003542:	009b      	lsls	r3, r3, #2
 8003544:	4413      	add	r3, r2
 8003546:	3b05      	subs	r3, #5
 8003548:	fa00 f203 	lsl.w	r2, r0, r3
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	430a      	orrs	r2, r1
 8003552:	635a      	str	r2, [r3, #52]	; 0x34
 8003554:	e03c      	b.n	80035d0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	2b0c      	cmp	r3, #12
 800355c:	d81c      	bhi.n	8003598 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	685a      	ldr	r2, [r3, #4]
 8003568:	4613      	mov	r3, r2
 800356a:	009b      	lsls	r3, r3, #2
 800356c:	4413      	add	r3, r2
 800356e:	3b23      	subs	r3, #35	; 0x23
 8003570:	221f      	movs	r2, #31
 8003572:	fa02 f303 	lsl.w	r3, r2, r3
 8003576:	43db      	mvns	r3, r3
 8003578:	4019      	ands	r1, r3
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	6818      	ldr	r0, [r3, #0]
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	685a      	ldr	r2, [r3, #4]
 8003582:	4613      	mov	r3, r2
 8003584:	009b      	lsls	r3, r3, #2
 8003586:	4413      	add	r3, r2
 8003588:	3b23      	subs	r3, #35	; 0x23
 800358a:	fa00 f203 	lsl.w	r2, r0, r3
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	430a      	orrs	r2, r1
 8003594:	631a      	str	r2, [r3, #48]	; 0x30
 8003596:	e01b      	b.n	80035d0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	685a      	ldr	r2, [r3, #4]
 80035a2:	4613      	mov	r3, r2
 80035a4:	009b      	lsls	r3, r3, #2
 80035a6:	4413      	add	r3, r2
 80035a8:	3b41      	subs	r3, #65	; 0x41
 80035aa:	221f      	movs	r2, #31
 80035ac:	fa02 f303 	lsl.w	r3, r2, r3
 80035b0:	43db      	mvns	r3, r3
 80035b2:	4019      	ands	r1, r3
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	6818      	ldr	r0, [r3, #0]
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	685a      	ldr	r2, [r3, #4]
 80035bc:	4613      	mov	r3, r2
 80035be:	009b      	lsls	r3, r3, #2
 80035c0:	4413      	add	r3, r2
 80035c2:	3b41      	subs	r3, #65	; 0x41
 80035c4:	fa00 f203 	lsl.w	r2, r0, r3
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	430a      	orrs	r2, r1
 80035ce:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	2b09      	cmp	r3, #9
 80035d6:	d91c      	bls.n	8003612 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	68d9      	ldr	r1, [r3, #12]
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	681a      	ldr	r2, [r3, #0]
 80035e2:	4613      	mov	r3, r2
 80035e4:	005b      	lsls	r3, r3, #1
 80035e6:	4413      	add	r3, r2
 80035e8:	3b1e      	subs	r3, #30
 80035ea:	2207      	movs	r2, #7
 80035ec:	fa02 f303 	lsl.w	r3, r2, r3
 80035f0:	43db      	mvns	r3, r3
 80035f2:	4019      	ands	r1, r3
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	6898      	ldr	r0, [r3, #8]
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	681a      	ldr	r2, [r3, #0]
 80035fc:	4613      	mov	r3, r2
 80035fe:	005b      	lsls	r3, r3, #1
 8003600:	4413      	add	r3, r2
 8003602:	3b1e      	subs	r3, #30
 8003604:	fa00 f203 	lsl.w	r2, r0, r3
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	430a      	orrs	r2, r1
 800360e:	60da      	str	r2, [r3, #12]
 8003610:	e019      	b.n	8003646 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	6919      	ldr	r1, [r3, #16]
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	681a      	ldr	r2, [r3, #0]
 800361c:	4613      	mov	r3, r2
 800361e:	005b      	lsls	r3, r3, #1
 8003620:	4413      	add	r3, r2
 8003622:	2207      	movs	r2, #7
 8003624:	fa02 f303 	lsl.w	r3, r2, r3
 8003628:	43db      	mvns	r3, r3
 800362a:	4019      	ands	r1, r3
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	6898      	ldr	r0, [r3, #8]
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	681a      	ldr	r2, [r3, #0]
 8003634:	4613      	mov	r3, r2
 8003636:	005b      	lsls	r3, r3, #1
 8003638:	4413      	add	r3, r2
 800363a:	fa00 f203 	lsl.w	r2, r0, r3
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	430a      	orrs	r2, r1
 8003644:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	2b10      	cmp	r3, #16
 800364c:	d003      	beq.n	8003656 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003652:	2b11      	cmp	r3, #17
 8003654:	d132      	bne.n	80036bc <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4a1d      	ldr	r2, [pc, #116]	; (80036d0 <HAL_ADC_ConfigChannel+0x1e4>)
 800365c:	4293      	cmp	r3, r2
 800365e:	d125      	bne.n	80036ac <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	689b      	ldr	r3, [r3, #8]
 8003666:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800366a:	2b00      	cmp	r3, #0
 800366c:	d126      	bne.n	80036bc <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	689a      	ldr	r2, [r3, #8]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800367c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	2b10      	cmp	r3, #16
 8003684:	d11a      	bne.n	80036bc <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003686:	4b13      	ldr	r3, [pc, #76]	; (80036d4 <HAL_ADC_ConfigChannel+0x1e8>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4a13      	ldr	r2, [pc, #76]	; (80036d8 <HAL_ADC_ConfigChannel+0x1ec>)
 800368c:	fba2 2303 	umull	r2, r3, r2, r3
 8003690:	0c9a      	lsrs	r2, r3, #18
 8003692:	4613      	mov	r3, r2
 8003694:	009b      	lsls	r3, r3, #2
 8003696:	4413      	add	r3, r2
 8003698:	005b      	lsls	r3, r3, #1
 800369a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800369c:	e002      	b.n	80036a4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800369e:	68bb      	ldr	r3, [r7, #8]
 80036a0:	3b01      	subs	r3, #1
 80036a2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80036a4:	68bb      	ldr	r3, [r7, #8]
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d1f9      	bne.n	800369e <HAL_ADC_ConfigChannel+0x1b2>
 80036aa:	e007      	b.n	80036bc <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036b0:	f043 0220 	orr.w	r2, r3, #32
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80036b8:	2301      	movs	r3, #1
 80036ba:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2200      	movs	r2, #0
 80036c0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80036c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80036c6:	4618      	mov	r0, r3
 80036c8:	3714      	adds	r7, #20
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bc80      	pop	{r7}
 80036ce:	4770      	bx	lr
 80036d0:	40012400 	.word	0x40012400
 80036d4:	200000c8 	.word	0x200000c8
 80036d8:	431bde83 	.word	0x431bde83

080036dc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b084      	sub	sp, #16
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80036e4:	2300      	movs	r3, #0
 80036e6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80036e8:	2300      	movs	r3, #0
 80036ea:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	689b      	ldr	r3, [r3, #8]
 80036f2:	f003 0301 	and.w	r3, r3, #1
 80036f6:	2b01      	cmp	r3, #1
 80036f8:	d040      	beq.n	800377c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	689a      	ldr	r2, [r3, #8]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f042 0201 	orr.w	r2, r2, #1
 8003708:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800370a:	4b1f      	ldr	r3, [pc, #124]	; (8003788 <ADC_Enable+0xac>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	4a1f      	ldr	r2, [pc, #124]	; (800378c <ADC_Enable+0xb0>)
 8003710:	fba2 2303 	umull	r2, r3, r2, r3
 8003714:	0c9b      	lsrs	r3, r3, #18
 8003716:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003718:	e002      	b.n	8003720 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800371a:	68bb      	ldr	r3, [r7, #8]
 800371c:	3b01      	subs	r3, #1
 800371e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003720:	68bb      	ldr	r3, [r7, #8]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d1f9      	bne.n	800371a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003726:	f7ff fc1b 	bl	8002f60 <HAL_GetTick>
 800372a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800372c:	e01f      	b.n	800376e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800372e:	f7ff fc17 	bl	8002f60 <HAL_GetTick>
 8003732:	4602      	mov	r2, r0
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	1ad3      	subs	r3, r2, r3
 8003738:	2b02      	cmp	r3, #2
 800373a:	d918      	bls.n	800376e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	689b      	ldr	r3, [r3, #8]
 8003742:	f003 0301 	and.w	r3, r3, #1
 8003746:	2b01      	cmp	r3, #1
 8003748:	d011      	beq.n	800376e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800374e:	f043 0210 	orr.w	r2, r3, #16
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800375a:	f043 0201 	orr.w	r2, r3, #1
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2200      	movs	r2, #0
 8003766:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800376a:	2301      	movs	r3, #1
 800376c:	e007      	b.n	800377e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	689b      	ldr	r3, [r3, #8]
 8003774:	f003 0301 	and.w	r3, r3, #1
 8003778:	2b01      	cmp	r3, #1
 800377a:	d1d8      	bne.n	800372e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800377c:	2300      	movs	r3, #0
}
 800377e:	4618      	mov	r0, r3
 8003780:	3710      	adds	r7, #16
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}
 8003786:	bf00      	nop
 8003788:	200000c8 	.word	0x200000c8
 800378c:	431bde83 	.word	0x431bde83

08003790 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b084      	sub	sp, #16
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003798:	2300      	movs	r3, #0
 800379a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	689b      	ldr	r3, [r3, #8]
 80037a2:	f003 0301 	and.w	r3, r3, #1
 80037a6:	2b01      	cmp	r3, #1
 80037a8:	d12e      	bne.n	8003808 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	689a      	ldr	r2, [r3, #8]
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f022 0201 	bic.w	r2, r2, #1
 80037b8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80037ba:	f7ff fbd1 	bl	8002f60 <HAL_GetTick>
 80037be:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80037c0:	e01b      	b.n	80037fa <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80037c2:	f7ff fbcd 	bl	8002f60 <HAL_GetTick>
 80037c6:	4602      	mov	r2, r0
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	1ad3      	subs	r3, r2, r3
 80037cc:	2b02      	cmp	r3, #2
 80037ce:	d914      	bls.n	80037fa <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	689b      	ldr	r3, [r3, #8]
 80037d6:	f003 0301 	and.w	r3, r3, #1
 80037da:	2b01      	cmp	r3, #1
 80037dc:	d10d      	bne.n	80037fa <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037e2:	f043 0210 	orr.w	r2, r3, #16
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037ee:	f043 0201 	orr.w	r2, r3, #1
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 80037f6:	2301      	movs	r3, #1
 80037f8:	e007      	b.n	800380a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	689b      	ldr	r3, [r3, #8]
 8003800:	f003 0301 	and.w	r3, r3, #1
 8003804:	2b01      	cmp	r3, #1
 8003806:	d0dc      	beq.n	80037c2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003808:	2300      	movs	r3, #0
}
 800380a:	4618      	mov	r0, r3
 800380c:	3710      	adds	r7, #16
 800380e:	46bd      	mov	sp, r7
 8003810:	bd80      	pop	{r7, pc}
	...

08003814 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003814:	b480      	push	{r7}
 8003816:	b085      	sub	sp, #20
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	f003 0307 	and.w	r3, r3, #7
 8003822:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003824:	4b0c      	ldr	r3, [pc, #48]	; (8003858 <__NVIC_SetPriorityGrouping+0x44>)
 8003826:	68db      	ldr	r3, [r3, #12]
 8003828:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800382a:	68ba      	ldr	r2, [r7, #8]
 800382c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003830:	4013      	ands	r3, r2
 8003832:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003838:	68bb      	ldr	r3, [r7, #8]
 800383a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800383c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003840:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003844:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003846:	4a04      	ldr	r2, [pc, #16]	; (8003858 <__NVIC_SetPriorityGrouping+0x44>)
 8003848:	68bb      	ldr	r3, [r7, #8]
 800384a:	60d3      	str	r3, [r2, #12]
}
 800384c:	bf00      	nop
 800384e:	3714      	adds	r7, #20
 8003850:	46bd      	mov	sp, r7
 8003852:	bc80      	pop	{r7}
 8003854:	4770      	bx	lr
 8003856:	bf00      	nop
 8003858:	e000ed00 	.word	0xe000ed00

0800385c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800385c:	b480      	push	{r7}
 800385e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003860:	4b04      	ldr	r3, [pc, #16]	; (8003874 <__NVIC_GetPriorityGrouping+0x18>)
 8003862:	68db      	ldr	r3, [r3, #12]
 8003864:	0a1b      	lsrs	r3, r3, #8
 8003866:	f003 0307 	and.w	r3, r3, #7
}
 800386a:	4618      	mov	r0, r3
 800386c:	46bd      	mov	sp, r7
 800386e:	bc80      	pop	{r7}
 8003870:	4770      	bx	lr
 8003872:	bf00      	nop
 8003874:	e000ed00 	.word	0xe000ed00

08003878 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003878:	b480      	push	{r7}
 800387a:	b083      	sub	sp, #12
 800387c:	af00      	add	r7, sp, #0
 800387e:	4603      	mov	r3, r0
 8003880:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003882:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003886:	2b00      	cmp	r3, #0
 8003888:	db0b      	blt.n	80038a2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800388a:	79fb      	ldrb	r3, [r7, #7]
 800388c:	f003 021f 	and.w	r2, r3, #31
 8003890:	4906      	ldr	r1, [pc, #24]	; (80038ac <__NVIC_EnableIRQ+0x34>)
 8003892:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003896:	095b      	lsrs	r3, r3, #5
 8003898:	2001      	movs	r0, #1
 800389a:	fa00 f202 	lsl.w	r2, r0, r2
 800389e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80038a2:	bf00      	nop
 80038a4:	370c      	adds	r7, #12
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bc80      	pop	{r7}
 80038aa:	4770      	bx	lr
 80038ac:	e000e100 	.word	0xe000e100

080038b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80038b0:	b480      	push	{r7}
 80038b2:	b083      	sub	sp, #12
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	4603      	mov	r3, r0
 80038b8:	6039      	str	r1, [r7, #0]
 80038ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	db0a      	blt.n	80038da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	b2da      	uxtb	r2, r3
 80038c8:	490c      	ldr	r1, [pc, #48]	; (80038fc <__NVIC_SetPriority+0x4c>)
 80038ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038ce:	0112      	lsls	r2, r2, #4
 80038d0:	b2d2      	uxtb	r2, r2
 80038d2:	440b      	add	r3, r1
 80038d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80038d8:	e00a      	b.n	80038f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	b2da      	uxtb	r2, r3
 80038de:	4908      	ldr	r1, [pc, #32]	; (8003900 <__NVIC_SetPriority+0x50>)
 80038e0:	79fb      	ldrb	r3, [r7, #7]
 80038e2:	f003 030f 	and.w	r3, r3, #15
 80038e6:	3b04      	subs	r3, #4
 80038e8:	0112      	lsls	r2, r2, #4
 80038ea:	b2d2      	uxtb	r2, r2
 80038ec:	440b      	add	r3, r1
 80038ee:	761a      	strb	r2, [r3, #24]
}
 80038f0:	bf00      	nop
 80038f2:	370c      	adds	r7, #12
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bc80      	pop	{r7}
 80038f8:	4770      	bx	lr
 80038fa:	bf00      	nop
 80038fc:	e000e100 	.word	0xe000e100
 8003900:	e000ed00 	.word	0xe000ed00

08003904 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003904:	b480      	push	{r7}
 8003906:	b089      	sub	sp, #36	; 0x24
 8003908:	af00      	add	r7, sp, #0
 800390a:	60f8      	str	r0, [r7, #12]
 800390c:	60b9      	str	r1, [r7, #8]
 800390e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	f003 0307 	and.w	r3, r3, #7
 8003916:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003918:	69fb      	ldr	r3, [r7, #28]
 800391a:	f1c3 0307 	rsb	r3, r3, #7
 800391e:	2b04      	cmp	r3, #4
 8003920:	bf28      	it	cs
 8003922:	2304      	movcs	r3, #4
 8003924:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003926:	69fb      	ldr	r3, [r7, #28]
 8003928:	3304      	adds	r3, #4
 800392a:	2b06      	cmp	r3, #6
 800392c:	d902      	bls.n	8003934 <NVIC_EncodePriority+0x30>
 800392e:	69fb      	ldr	r3, [r7, #28]
 8003930:	3b03      	subs	r3, #3
 8003932:	e000      	b.n	8003936 <NVIC_EncodePriority+0x32>
 8003934:	2300      	movs	r3, #0
 8003936:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003938:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800393c:	69bb      	ldr	r3, [r7, #24]
 800393e:	fa02 f303 	lsl.w	r3, r2, r3
 8003942:	43da      	mvns	r2, r3
 8003944:	68bb      	ldr	r3, [r7, #8]
 8003946:	401a      	ands	r2, r3
 8003948:	697b      	ldr	r3, [r7, #20]
 800394a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800394c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003950:	697b      	ldr	r3, [r7, #20]
 8003952:	fa01 f303 	lsl.w	r3, r1, r3
 8003956:	43d9      	mvns	r1, r3
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800395c:	4313      	orrs	r3, r2
         );
}
 800395e:	4618      	mov	r0, r3
 8003960:	3724      	adds	r7, #36	; 0x24
 8003962:	46bd      	mov	sp, r7
 8003964:	bc80      	pop	{r7}
 8003966:	4770      	bx	lr

08003968 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b082      	sub	sp, #8
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	3b01      	subs	r3, #1
 8003974:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003978:	d301      	bcc.n	800397e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800397a:	2301      	movs	r3, #1
 800397c:	e00f      	b.n	800399e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800397e:	4a0a      	ldr	r2, [pc, #40]	; (80039a8 <SysTick_Config+0x40>)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	3b01      	subs	r3, #1
 8003984:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003986:	210f      	movs	r1, #15
 8003988:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800398c:	f7ff ff90 	bl	80038b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003990:	4b05      	ldr	r3, [pc, #20]	; (80039a8 <SysTick_Config+0x40>)
 8003992:	2200      	movs	r2, #0
 8003994:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003996:	4b04      	ldr	r3, [pc, #16]	; (80039a8 <SysTick_Config+0x40>)
 8003998:	2207      	movs	r2, #7
 800399a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800399c:	2300      	movs	r3, #0
}
 800399e:	4618      	mov	r0, r3
 80039a0:	3708      	adds	r7, #8
 80039a2:	46bd      	mov	sp, r7
 80039a4:	bd80      	pop	{r7, pc}
 80039a6:	bf00      	nop
 80039a8:	e000e010 	.word	0xe000e010

080039ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b082      	sub	sp, #8
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80039b4:	6878      	ldr	r0, [r7, #4]
 80039b6:	f7ff ff2d 	bl	8003814 <__NVIC_SetPriorityGrouping>
}
 80039ba:	bf00      	nop
 80039bc:	3708      	adds	r7, #8
 80039be:	46bd      	mov	sp, r7
 80039c0:	bd80      	pop	{r7, pc}

080039c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80039c2:	b580      	push	{r7, lr}
 80039c4:	b086      	sub	sp, #24
 80039c6:	af00      	add	r7, sp, #0
 80039c8:	4603      	mov	r3, r0
 80039ca:	60b9      	str	r1, [r7, #8]
 80039cc:	607a      	str	r2, [r7, #4]
 80039ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80039d0:	2300      	movs	r3, #0
 80039d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80039d4:	f7ff ff42 	bl	800385c <__NVIC_GetPriorityGrouping>
 80039d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80039da:	687a      	ldr	r2, [r7, #4]
 80039dc:	68b9      	ldr	r1, [r7, #8]
 80039de:	6978      	ldr	r0, [r7, #20]
 80039e0:	f7ff ff90 	bl	8003904 <NVIC_EncodePriority>
 80039e4:	4602      	mov	r2, r0
 80039e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80039ea:	4611      	mov	r1, r2
 80039ec:	4618      	mov	r0, r3
 80039ee:	f7ff ff5f 	bl	80038b0 <__NVIC_SetPriority>
}
 80039f2:	bf00      	nop
 80039f4:	3718      	adds	r7, #24
 80039f6:	46bd      	mov	sp, r7
 80039f8:	bd80      	pop	{r7, pc}

080039fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039fa:	b580      	push	{r7, lr}
 80039fc:	b082      	sub	sp, #8
 80039fe:	af00      	add	r7, sp, #0
 8003a00:	4603      	mov	r3, r0
 8003a02:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003a04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a08:	4618      	mov	r0, r3
 8003a0a:	f7ff ff35 	bl	8003878 <__NVIC_EnableIRQ>
}
 8003a0e:	bf00      	nop
 8003a10:	3708      	adds	r7, #8
 8003a12:	46bd      	mov	sp, r7
 8003a14:	bd80      	pop	{r7, pc}

08003a16 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a16:	b580      	push	{r7, lr}
 8003a18:	b082      	sub	sp, #8
 8003a1a:	af00      	add	r7, sp, #0
 8003a1c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003a1e:	6878      	ldr	r0, [r7, #4]
 8003a20:	f7ff ffa2 	bl	8003968 <SysTick_Config>
 8003a24:	4603      	mov	r3, r0
}
 8003a26:	4618      	mov	r0, r3
 8003a28:	3708      	adds	r7, #8
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	bd80      	pop	{r7, pc}
	...

08003a30 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a30:	b480      	push	{r7}
 8003a32:	b08b      	sub	sp, #44	; 0x2c
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
 8003a38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003a3e:	2300      	movs	r3, #0
 8003a40:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a42:	e169      	b.n	8003d18 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003a44:	2201      	movs	r2, #1
 8003a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a48:	fa02 f303 	lsl.w	r3, r2, r3
 8003a4c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003a4e:	683b      	ldr	r3, [r7, #0]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	69fa      	ldr	r2, [r7, #28]
 8003a54:	4013      	ands	r3, r2
 8003a56:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003a58:	69ba      	ldr	r2, [r7, #24]
 8003a5a:	69fb      	ldr	r3, [r7, #28]
 8003a5c:	429a      	cmp	r2, r3
 8003a5e:	f040 8158 	bne.w	8003d12 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	4a9a      	ldr	r2, [pc, #616]	; (8003cd0 <HAL_GPIO_Init+0x2a0>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d05e      	beq.n	8003b2a <HAL_GPIO_Init+0xfa>
 8003a6c:	4a98      	ldr	r2, [pc, #608]	; (8003cd0 <HAL_GPIO_Init+0x2a0>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d875      	bhi.n	8003b5e <HAL_GPIO_Init+0x12e>
 8003a72:	4a98      	ldr	r2, [pc, #608]	; (8003cd4 <HAL_GPIO_Init+0x2a4>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d058      	beq.n	8003b2a <HAL_GPIO_Init+0xfa>
 8003a78:	4a96      	ldr	r2, [pc, #600]	; (8003cd4 <HAL_GPIO_Init+0x2a4>)
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d86f      	bhi.n	8003b5e <HAL_GPIO_Init+0x12e>
 8003a7e:	4a96      	ldr	r2, [pc, #600]	; (8003cd8 <HAL_GPIO_Init+0x2a8>)
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d052      	beq.n	8003b2a <HAL_GPIO_Init+0xfa>
 8003a84:	4a94      	ldr	r2, [pc, #592]	; (8003cd8 <HAL_GPIO_Init+0x2a8>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d869      	bhi.n	8003b5e <HAL_GPIO_Init+0x12e>
 8003a8a:	4a94      	ldr	r2, [pc, #592]	; (8003cdc <HAL_GPIO_Init+0x2ac>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d04c      	beq.n	8003b2a <HAL_GPIO_Init+0xfa>
 8003a90:	4a92      	ldr	r2, [pc, #584]	; (8003cdc <HAL_GPIO_Init+0x2ac>)
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d863      	bhi.n	8003b5e <HAL_GPIO_Init+0x12e>
 8003a96:	4a92      	ldr	r2, [pc, #584]	; (8003ce0 <HAL_GPIO_Init+0x2b0>)
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d046      	beq.n	8003b2a <HAL_GPIO_Init+0xfa>
 8003a9c:	4a90      	ldr	r2, [pc, #576]	; (8003ce0 <HAL_GPIO_Init+0x2b0>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d85d      	bhi.n	8003b5e <HAL_GPIO_Init+0x12e>
 8003aa2:	2b12      	cmp	r3, #18
 8003aa4:	d82a      	bhi.n	8003afc <HAL_GPIO_Init+0xcc>
 8003aa6:	2b12      	cmp	r3, #18
 8003aa8:	d859      	bhi.n	8003b5e <HAL_GPIO_Init+0x12e>
 8003aaa:	a201      	add	r2, pc, #4	; (adr r2, 8003ab0 <HAL_GPIO_Init+0x80>)
 8003aac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ab0:	08003b2b 	.word	0x08003b2b
 8003ab4:	08003b05 	.word	0x08003b05
 8003ab8:	08003b17 	.word	0x08003b17
 8003abc:	08003b59 	.word	0x08003b59
 8003ac0:	08003b5f 	.word	0x08003b5f
 8003ac4:	08003b5f 	.word	0x08003b5f
 8003ac8:	08003b5f 	.word	0x08003b5f
 8003acc:	08003b5f 	.word	0x08003b5f
 8003ad0:	08003b5f 	.word	0x08003b5f
 8003ad4:	08003b5f 	.word	0x08003b5f
 8003ad8:	08003b5f 	.word	0x08003b5f
 8003adc:	08003b5f 	.word	0x08003b5f
 8003ae0:	08003b5f 	.word	0x08003b5f
 8003ae4:	08003b5f 	.word	0x08003b5f
 8003ae8:	08003b5f 	.word	0x08003b5f
 8003aec:	08003b5f 	.word	0x08003b5f
 8003af0:	08003b5f 	.word	0x08003b5f
 8003af4:	08003b0d 	.word	0x08003b0d
 8003af8:	08003b21 	.word	0x08003b21
 8003afc:	4a79      	ldr	r2, [pc, #484]	; (8003ce4 <HAL_GPIO_Init+0x2b4>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d013      	beq.n	8003b2a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003b02:	e02c      	b.n	8003b5e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	68db      	ldr	r3, [r3, #12]
 8003b08:	623b      	str	r3, [r7, #32]
          break;
 8003b0a:	e029      	b.n	8003b60 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	68db      	ldr	r3, [r3, #12]
 8003b10:	3304      	adds	r3, #4
 8003b12:	623b      	str	r3, [r7, #32]
          break;
 8003b14:	e024      	b.n	8003b60 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	68db      	ldr	r3, [r3, #12]
 8003b1a:	3308      	adds	r3, #8
 8003b1c:	623b      	str	r3, [r7, #32]
          break;
 8003b1e:	e01f      	b.n	8003b60 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	68db      	ldr	r3, [r3, #12]
 8003b24:	330c      	adds	r3, #12
 8003b26:	623b      	str	r3, [r7, #32]
          break;
 8003b28:	e01a      	b.n	8003b60 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	689b      	ldr	r3, [r3, #8]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d102      	bne.n	8003b38 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003b32:	2304      	movs	r3, #4
 8003b34:	623b      	str	r3, [r7, #32]
          break;
 8003b36:	e013      	b.n	8003b60 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	689b      	ldr	r3, [r3, #8]
 8003b3c:	2b01      	cmp	r3, #1
 8003b3e:	d105      	bne.n	8003b4c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003b40:	2308      	movs	r3, #8
 8003b42:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	69fa      	ldr	r2, [r7, #28]
 8003b48:	611a      	str	r2, [r3, #16]
          break;
 8003b4a:	e009      	b.n	8003b60 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003b4c:	2308      	movs	r3, #8
 8003b4e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	69fa      	ldr	r2, [r7, #28]
 8003b54:	615a      	str	r2, [r3, #20]
          break;
 8003b56:	e003      	b.n	8003b60 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003b58:	2300      	movs	r3, #0
 8003b5a:	623b      	str	r3, [r7, #32]
          break;
 8003b5c:	e000      	b.n	8003b60 <HAL_GPIO_Init+0x130>
          break;
 8003b5e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003b60:	69bb      	ldr	r3, [r7, #24]
 8003b62:	2bff      	cmp	r3, #255	; 0xff
 8003b64:	d801      	bhi.n	8003b6a <HAL_GPIO_Init+0x13a>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	e001      	b.n	8003b6e <HAL_GPIO_Init+0x13e>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	3304      	adds	r3, #4
 8003b6e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003b70:	69bb      	ldr	r3, [r7, #24]
 8003b72:	2bff      	cmp	r3, #255	; 0xff
 8003b74:	d802      	bhi.n	8003b7c <HAL_GPIO_Init+0x14c>
 8003b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b78:	009b      	lsls	r3, r3, #2
 8003b7a:	e002      	b.n	8003b82 <HAL_GPIO_Init+0x152>
 8003b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b7e:	3b08      	subs	r3, #8
 8003b80:	009b      	lsls	r3, r3, #2
 8003b82:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003b84:	697b      	ldr	r3, [r7, #20]
 8003b86:	681a      	ldr	r2, [r3, #0]
 8003b88:	210f      	movs	r1, #15
 8003b8a:	693b      	ldr	r3, [r7, #16]
 8003b8c:	fa01 f303 	lsl.w	r3, r1, r3
 8003b90:	43db      	mvns	r3, r3
 8003b92:	401a      	ands	r2, r3
 8003b94:	6a39      	ldr	r1, [r7, #32]
 8003b96:	693b      	ldr	r3, [r7, #16]
 8003b98:	fa01 f303 	lsl.w	r3, r1, r3
 8003b9c:	431a      	orrs	r2, r3
 8003b9e:	697b      	ldr	r3, [r7, #20]
 8003ba0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	685b      	ldr	r3, [r3, #4]
 8003ba6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	f000 80b1 	beq.w	8003d12 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003bb0:	4b4d      	ldr	r3, [pc, #308]	; (8003ce8 <HAL_GPIO_Init+0x2b8>)
 8003bb2:	699b      	ldr	r3, [r3, #24]
 8003bb4:	4a4c      	ldr	r2, [pc, #304]	; (8003ce8 <HAL_GPIO_Init+0x2b8>)
 8003bb6:	f043 0301 	orr.w	r3, r3, #1
 8003bba:	6193      	str	r3, [r2, #24]
 8003bbc:	4b4a      	ldr	r3, [pc, #296]	; (8003ce8 <HAL_GPIO_Init+0x2b8>)
 8003bbe:	699b      	ldr	r3, [r3, #24]
 8003bc0:	f003 0301 	and.w	r3, r3, #1
 8003bc4:	60bb      	str	r3, [r7, #8]
 8003bc6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003bc8:	4a48      	ldr	r2, [pc, #288]	; (8003cec <HAL_GPIO_Init+0x2bc>)
 8003bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bcc:	089b      	lsrs	r3, r3, #2
 8003bce:	3302      	adds	r3, #2
 8003bd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bd4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bd8:	f003 0303 	and.w	r3, r3, #3
 8003bdc:	009b      	lsls	r3, r3, #2
 8003bde:	220f      	movs	r2, #15
 8003be0:	fa02 f303 	lsl.w	r3, r2, r3
 8003be4:	43db      	mvns	r3, r3
 8003be6:	68fa      	ldr	r2, [r7, #12]
 8003be8:	4013      	ands	r3, r2
 8003bea:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	4a40      	ldr	r2, [pc, #256]	; (8003cf0 <HAL_GPIO_Init+0x2c0>)
 8003bf0:	4293      	cmp	r3, r2
 8003bf2:	d013      	beq.n	8003c1c <HAL_GPIO_Init+0x1ec>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	4a3f      	ldr	r2, [pc, #252]	; (8003cf4 <HAL_GPIO_Init+0x2c4>)
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	d00d      	beq.n	8003c18 <HAL_GPIO_Init+0x1e8>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	4a3e      	ldr	r2, [pc, #248]	; (8003cf8 <HAL_GPIO_Init+0x2c8>)
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d007      	beq.n	8003c14 <HAL_GPIO_Init+0x1e4>
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	4a3d      	ldr	r2, [pc, #244]	; (8003cfc <HAL_GPIO_Init+0x2cc>)
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d101      	bne.n	8003c10 <HAL_GPIO_Init+0x1e0>
 8003c0c:	2303      	movs	r3, #3
 8003c0e:	e006      	b.n	8003c1e <HAL_GPIO_Init+0x1ee>
 8003c10:	2304      	movs	r3, #4
 8003c12:	e004      	b.n	8003c1e <HAL_GPIO_Init+0x1ee>
 8003c14:	2302      	movs	r3, #2
 8003c16:	e002      	b.n	8003c1e <HAL_GPIO_Init+0x1ee>
 8003c18:	2301      	movs	r3, #1
 8003c1a:	e000      	b.n	8003c1e <HAL_GPIO_Init+0x1ee>
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c20:	f002 0203 	and.w	r2, r2, #3
 8003c24:	0092      	lsls	r2, r2, #2
 8003c26:	4093      	lsls	r3, r2
 8003c28:	68fa      	ldr	r2, [r7, #12]
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003c2e:	492f      	ldr	r1, [pc, #188]	; (8003cec <HAL_GPIO_Init+0x2bc>)
 8003c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c32:	089b      	lsrs	r3, r3, #2
 8003c34:	3302      	adds	r3, #2
 8003c36:	68fa      	ldr	r2, [r7, #12]
 8003c38:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	685b      	ldr	r3, [r3, #4]
 8003c40:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d006      	beq.n	8003c56 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003c48:	4b2d      	ldr	r3, [pc, #180]	; (8003d00 <HAL_GPIO_Init+0x2d0>)
 8003c4a:	681a      	ldr	r2, [r3, #0]
 8003c4c:	492c      	ldr	r1, [pc, #176]	; (8003d00 <HAL_GPIO_Init+0x2d0>)
 8003c4e:	69bb      	ldr	r3, [r7, #24]
 8003c50:	4313      	orrs	r3, r2
 8003c52:	600b      	str	r3, [r1, #0]
 8003c54:	e006      	b.n	8003c64 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003c56:	4b2a      	ldr	r3, [pc, #168]	; (8003d00 <HAL_GPIO_Init+0x2d0>)
 8003c58:	681a      	ldr	r2, [r3, #0]
 8003c5a:	69bb      	ldr	r3, [r7, #24]
 8003c5c:	43db      	mvns	r3, r3
 8003c5e:	4928      	ldr	r1, [pc, #160]	; (8003d00 <HAL_GPIO_Init+0x2d0>)
 8003c60:	4013      	ands	r3, r2
 8003c62:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	685b      	ldr	r3, [r3, #4]
 8003c68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d006      	beq.n	8003c7e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003c70:	4b23      	ldr	r3, [pc, #140]	; (8003d00 <HAL_GPIO_Init+0x2d0>)
 8003c72:	685a      	ldr	r2, [r3, #4]
 8003c74:	4922      	ldr	r1, [pc, #136]	; (8003d00 <HAL_GPIO_Init+0x2d0>)
 8003c76:	69bb      	ldr	r3, [r7, #24]
 8003c78:	4313      	orrs	r3, r2
 8003c7a:	604b      	str	r3, [r1, #4]
 8003c7c:	e006      	b.n	8003c8c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003c7e:	4b20      	ldr	r3, [pc, #128]	; (8003d00 <HAL_GPIO_Init+0x2d0>)
 8003c80:	685a      	ldr	r2, [r3, #4]
 8003c82:	69bb      	ldr	r3, [r7, #24]
 8003c84:	43db      	mvns	r3, r3
 8003c86:	491e      	ldr	r1, [pc, #120]	; (8003d00 <HAL_GPIO_Init+0x2d0>)
 8003c88:	4013      	ands	r3, r2
 8003c8a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d006      	beq.n	8003ca6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003c98:	4b19      	ldr	r3, [pc, #100]	; (8003d00 <HAL_GPIO_Init+0x2d0>)
 8003c9a:	689a      	ldr	r2, [r3, #8]
 8003c9c:	4918      	ldr	r1, [pc, #96]	; (8003d00 <HAL_GPIO_Init+0x2d0>)
 8003c9e:	69bb      	ldr	r3, [r7, #24]
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	608b      	str	r3, [r1, #8]
 8003ca4:	e006      	b.n	8003cb4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003ca6:	4b16      	ldr	r3, [pc, #88]	; (8003d00 <HAL_GPIO_Init+0x2d0>)
 8003ca8:	689a      	ldr	r2, [r3, #8]
 8003caa:	69bb      	ldr	r3, [r7, #24]
 8003cac:	43db      	mvns	r3, r3
 8003cae:	4914      	ldr	r1, [pc, #80]	; (8003d00 <HAL_GPIO_Init+0x2d0>)
 8003cb0:	4013      	ands	r3, r2
 8003cb2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d021      	beq.n	8003d04 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003cc0:	4b0f      	ldr	r3, [pc, #60]	; (8003d00 <HAL_GPIO_Init+0x2d0>)
 8003cc2:	68da      	ldr	r2, [r3, #12]
 8003cc4:	490e      	ldr	r1, [pc, #56]	; (8003d00 <HAL_GPIO_Init+0x2d0>)
 8003cc6:	69bb      	ldr	r3, [r7, #24]
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	60cb      	str	r3, [r1, #12]
 8003ccc:	e021      	b.n	8003d12 <HAL_GPIO_Init+0x2e2>
 8003cce:	bf00      	nop
 8003cd0:	10320000 	.word	0x10320000
 8003cd4:	10310000 	.word	0x10310000
 8003cd8:	10220000 	.word	0x10220000
 8003cdc:	10210000 	.word	0x10210000
 8003ce0:	10120000 	.word	0x10120000
 8003ce4:	10110000 	.word	0x10110000
 8003ce8:	40021000 	.word	0x40021000
 8003cec:	40010000 	.word	0x40010000
 8003cf0:	40010800 	.word	0x40010800
 8003cf4:	40010c00 	.word	0x40010c00
 8003cf8:	40011000 	.word	0x40011000
 8003cfc:	40011400 	.word	0x40011400
 8003d00:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003d04:	4b0b      	ldr	r3, [pc, #44]	; (8003d34 <HAL_GPIO_Init+0x304>)
 8003d06:	68da      	ldr	r2, [r3, #12]
 8003d08:	69bb      	ldr	r3, [r7, #24]
 8003d0a:	43db      	mvns	r3, r3
 8003d0c:	4909      	ldr	r1, [pc, #36]	; (8003d34 <HAL_GPIO_Init+0x304>)
 8003d0e:	4013      	ands	r3, r2
 8003d10:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d14:	3301      	adds	r3, #1
 8003d16:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	681a      	ldr	r2, [r3, #0]
 8003d1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d1e:	fa22 f303 	lsr.w	r3, r2, r3
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	f47f ae8e 	bne.w	8003a44 <HAL_GPIO_Init+0x14>
  }
}
 8003d28:	bf00      	nop
 8003d2a:	bf00      	nop
 8003d2c:	372c      	adds	r7, #44	; 0x2c
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bc80      	pop	{r7}
 8003d32:	4770      	bx	lr
 8003d34:	40010400 	.word	0x40010400

08003d38 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	b085      	sub	sp, #20
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
 8003d40:	460b      	mov	r3, r1
 8003d42:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	689a      	ldr	r2, [r3, #8]
 8003d48:	887b      	ldrh	r3, [r7, #2]
 8003d4a:	4013      	ands	r3, r2
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d002      	beq.n	8003d56 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003d50:	2301      	movs	r3, #1
 8003d52:	73fb      	strb	r3, [r7, #15]
 8003d54:	e001      	b.n	8003d5a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003d56:	2300      	movs	r3, #0
 8003d58:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003d5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	3714      	adds	r7, #20
 8003d60:	46bd      	mov	sp, r7
 8003d62:	bc80      	pop	{r7}
 8003d64:	4770      	bx	lr

08003d66 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d66:	b480      	push	{r7}
 8003d68:	b083      	sub	sp, #12
 8003d6a:	af00      	add	r7, sp, #0
 8003d6c:	6078      	str	r0, [r7, #4]
 8003d6e:	460b      	mov	r3, r1
 8003d70:	807b      	strh	r3, [r7, #2]
 8003d72:	4613      	mov	r3, r2
 8003d74:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003d76:	787b      	ldrb	r3, [r7, #1]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d003      	beq.n	8003d84 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003d7c:	887a      	ldrh	r2, [r7, #2]
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003d82:	e003      	b.n	8003d8c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003d84:	887b      	ldrh	r3, [r7, #2]
 8003d86:	041a      	lsls	r2, r3, #16
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	611a      	str	r2, [r3, #16]
}
 8003d8c:	bf00      	nop
 8003d8e:	370c      	adds	r7, #12
 8003d90:	46bd      	mov	sp, r7
 8003d92:	bc80      	pop	{r7}
 8003d94:	4770      	bx	lr

08003d96 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003d96:	b480      	push	{r7}
 8003d98:	b085      	sub	sp, #20
 8003d9a:	af00      	add	r7, sp, #0
 8003d9c:	6078      	str	r0, [r7, #4]
 8003d9e:	460b      	mov	r3, r1
 8003da0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	68db      	ldr	r3, [r3, #12]
 8003da6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003da8:	887a      	ldrh	r2, [r7, #2]
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	4013      	ands	r3, r2
 8003dae:	041a      	lsls	r2, r3, #16
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	43d9      	mvns	r1, r3
 8003db4:	887b      	ldrh	r3, [r7, #2]
 8003db6:	400b      	ands	r3, r1
 8003db8:	431a      	orrs	r2, r3
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	611a      	str	r2, [r3, #16]
}
 8003dbe:	bf00      	nop
 8003dc0:	3714      	adds	r7, #20
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bc80      	pop	{r7}
 8003dc6:	4770      	bx	lr

08003dc8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b086      	sub	sp, #24
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d101      	bne.n	8003dda <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	e26c      	b.n	80042b4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f003 0301 	and.w	r3, r3, #1
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	f000 8087 	beq.w	8003ef6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003de8:	4b92      	ldr	r3, [pc, #584]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	f003 030c 	and.w	r3, r3, #12
 8003df0:	2b04      	cmp	r3, #4
 8003df2:	d00c      	beq.n	8003e0e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003df4:	4b8f      	ldr	r3, [pc, #572]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	f003 030c 	and.w	r3, r3, #12
 8003dfc:	2b08      	cmp	r3, #8
 8003dfe:	d112      	bne.n	8003e26 <HAL_RCC_OscConfig+0x5e>
 8003e00:	4b8c      	ldr	r3, [pc, #560]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e0c:	d10b      	bne.n	8003e26 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e0e:	4b89      	ldr	r3, [pc, #548]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d06c      	beq.n	8003ef4 <HAL_RCC_OscConfig+0x12c>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d168      	bne.n	8003ef4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003e22:	2301      	movs	r3, #1
 8003e24:	e246      	b.n	80042b4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e2e:	d106      	bne.n	8003e3e <HAL_RCC_OscConfig+0x76>
 8003e30:	4b80      	ldr	r3, [pc, #512]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	4a7f      	ldr	r2, [pc, #508]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003e36:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e3a:	6013      	str	r3, [r2, #0]
 8003e3c:	e02e      	b.n	8003e9c <HAL_RCC_OscConfig+0xd4>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d10c      	bne.n	8003e60 <HAL_RCC_OscConfig+0x98>
 8003e46:	4b7b      	ldr	r3, [pc, #492]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	4a7a      	ldr	r2, [pc, #488]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003e4c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e50:	6013      	str	r3, [r2, #0]
 8003e52:	4b78      	ldr	r3, [pc, #480]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	4a77      	ldr	r2, [pc, #476]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003e58:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003e5c:	6013      	str	r3, [r2, #0]
 8003e5e:	e01d      	b.n	8003e9c <HAL_RCC_OscConfig+0xd4>
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	685b      	ldr	r3, [r3, #4]
 8003e64:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003e68:	d10c      	bne.n	8003e84 <HAL_RCC_OscConfig+0xbc>
 8003e6a:	4b72      	ldr	r3, [pc, #456]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4a71      	ldr	r2, [pc, #452]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003e70:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003e74:	6013      	str	r3, [r2, #0]
 8003e76:	4b6f      	ldr	r3, [pc, #444]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	4a6e      	ldr	r2, [pc, #440]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003e7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e80:	6013      	str	r3, [r2, #0]
 8003e82:	e00b      	b.n	8003e9c <HAL_RCC_OscConfig+0xd4>
 8003e84:	4b6b      	ldr	r3, [pc, #428]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4a6a      	ldr	r2, [pc, #424]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003e8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e8e:	6013      	str	r3, [r2, #0]
 8003e90:	4b68      	ldr	r3, [pc, #416]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	4a67      	ldr	r2, [pc, #412]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003e96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003e9a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d013      	beq.n	8003ecc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ea4:	f7ff f85c 	bl	8002f60 <HAL_GetTick>
 8003ea8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003eaa:	e008      	b.n	8003ebe <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003eac:	f7ff f858 	bl	8002f60 <HAL_GetTick>
 8003eb0:	4602      	mov	r2, r0
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	1ad3      	subs	r3, r2, r3
 8003eb6:	2b64      	cmp	r3, #100	; 0x64
 8003eb8:	d901      	bls.n	8003ebe <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003eba:	2303      	movs	r3, #3
 8003ebc:	e1fa      	b.n	80042b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ebe:	4b5d      	ldr	r3, [pc, #372]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d0f0      	beq.n	8003eac <HAL_RCC_OscConfig+0xe4>
 8003eca:	e014      	b.n	8003ef6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ecc:	f7ff f848 	bl	8002f60 <HAL_GetTick>
 8003ed0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ed2:	e008      	b.n	8003ee6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ed4:	f7ff f844 	bl	8002f60 <HAL_GetTick>
 8003ed8:	4602      	mov	r2, r0
 8003eda:	693b      	ldr	r3, [r7, #16]
 8003edc:	1ad3      	subs	r3, r2, r3
 8003ede:	2b64      	cmp	r3, #100	; 0x64
 8003ee0:	d901      	bls.n	8003ee6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003ee2:	2303      	movs	r3, #3
 8003ee4:	e1e6      	b.n	80042b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ee6:	4b53      	ldr	r3, [pc, #332]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d1f0      	bne.n	8003ed4 <HAL_RCC_OscConfig+0x10c>
 8003ef2:	e000      	b.n	8003ef6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ef4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f003 0302 	and.w	r3, r3, #2
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d063      	beq.n	8003fca <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003f02:	4b4c      	ldr	r3, [pc, #304]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003f04:	685b      	ldr	r3, [r3, #4]
 8003f06:	f003 030c 	and.w	r3, r3, #12
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d00b      	beq.n	8003f26 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003f0e:	4b49      	ldr	r3, [pc, #292]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003f10:	685b      	ldr	r3, [r3, #4]
 8003f12:	f003 030c 	and.w	r3, r3, #12
 8003f16:	2b08      	cmp	r3, #8
 8003f18:	d11c      	bne.n	8003f54 <HAL_RCC_OscConfig+0x18c>
 8003f1a:	4b46      	ldr	r3, [pc, #280]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d116      	bne.n	8003f54 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f26:	4b43      	ldr	r3, [pc, #268]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f003 0302 	and.w	r3, r3, #2
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d005      	beq.n	8003f3e <HAL_RCC_OscConfig+0x176>
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	691b      	ldr	r3, [r3, #16]
 8003f36:	2b01      	cmp	r3, #1
 8003f38:	d001      	beq.n	8003f3e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	e1ba      	b.n	80042b4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f3e:	4b3d      	ldr	r3, [pc, #244]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	695b      	ldr	r3, [r3, #20]
 8003f4a:	00db      	lsls	r3, r3, #3
 8003f4c:	4939      	ldr	r1, [pc, #228]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f52:	e03a      	b.n	8003fca <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	691b      	ldr	r3, [r3, #16]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d020      	beq.n	8003f9e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f5c:	4b36      	ldr	r3, [pc, #216]	; (8004038 <HAL_RCC_OscConfig+0x270>)
 8003f5e:	2201      	movs	r2, #1
 8003f60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f62:	f7fe fffd 	bl	8002f60 <HAL_GetTick>
 8003f66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f68:	e008      	b.n	8003f7c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f6a:	f7fe fff9 	bl	8002f60 <HAL_GetTick>
 8003f6e:	4602      	mov	r2, r0
 8003f70:	693b      	ldr	r3, [r7, #16]
 8003f72:	1ad3      	subs	r3, r2, r3
 8003f74:	2b02      	cmp	r3, #2
 8003f76:	d901      	bls.n	8003f7c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003f78:	2303      	movs	r3, #3
 8003f7a:	e19b      	b.n	80042b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f7c:	4b2d      	ldr	r3, [pc, #180]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f003 0302 	and.w	r3, r3, #2
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d0f0      	beq.n	8003f6a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f88:	4b2a      	ldr	r3, [pc, #168]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	695b      	ldr	r3, [r3, #20]
 8003f94:	00db      	lsls	r3, r3, #3
 8003f96:	4927      	ldr	r1, [pc, #156]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003f98:	4313      	orrs	r3, r2
 8003f9a:	600b      	str	r3, [r1, #0]
 8003f9c:	e015      	b.n	8003fca <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f9e:	4b26      	ldr	r3, [pc, #152]	; (8004038 <HAL_RCC_OscConfig+0x270>)
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fa4:	f7fe ffdc 	bl	8002f60 <HAL_GetTick>
 8003fa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003faa:	e008      	b.n	8003fbe <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003fac:	f7fe ffd8 	bl	8002f60 <HAL_GetTick>
 8003fb0:	4602      	mov	r2, r0
 8003fb2:	693b      	ldr	r3, [r7, #16]
 8003fb4:	1ad3      	subs	r3, r2, r3
 8003fb6:	2b02      	cmp	r3, #2
 8003fb8:	d901      	bls.n	8003fbe <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003fba:	2303      	movs	r3, #3
 8003fbc:	e17a      	b.n	80042b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003fbe:	4b1d      	ldr	r3, [pc, #116]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f003 0302 	and.w	r3, r3, #2
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d1f0      	bne.n	8003fac <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f003 0308 	and.w	r3, r3, #8
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d03a      	beq.n	800404c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	699b      	ldr	r3, [r3, #24]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d019      	beq.n	8004012 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003fde:	4b17      	ldr	r3, [pc, #92]	; (800403c <HAL_RCC_OscConfig+0x274>)
 8003fe0:	2201      	movs	r2, #1
 8003fe2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fe4:	f7fe ffbc 	bl	8002f60 <HAL_GetTick>
 8003fe8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003fea:	e008      	b.n	8003ffe <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003fec:	f7fe ffb8 	bl	8002f60 <HAL_GetTick>
 8003ff0:	4602      	mov	r2, r0
 8003ff2:	693b      	ldr	r3, [r7, #16]
 8003ff4:	1ad3      	subs	r3, r2, r3
 8003ff6:	2b02      	cmp	r3, #2
 8003ff8:	d901      	bls.n	8003ffe <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003ffa:	2303      	movs	r3, #3
 8003ffc:	e15a      	b.n	80042b4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ffe:	4b0d      	ldr	r3, [pc, #52]	; (8004034 <HAL_RCC_OscConfig+0x26c>)
 8004000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004002:	f003 0302 	and.w	r3, r3, #2
 8004006:	2b00      	cmp	r3, #0
 8004008:	d0f0      	beq.n	8003fec <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800400a:	2001      	movs	r0, #1
 800400c:	f000 fad8 	bl	80045c0 <RCC_Delay>
 8004010:	e01c      	b.n	800404c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004012:	4b0a      	ldr	r3, [pc, #40]	; (800403c <HAL_RCC_OscConfig+0x274>)
 8004014:	2200      	movs	r2, #0
 8004016:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004018:	f7fe ffa2 	bl	8002f60 <HAL_GetTick>
 800401c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800401e:	e00f      	b.n	8004040 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004020:	f7fe ff9e 	bl	8002f60 <HAL_GetTick>
 8004024:	4602      	mov	r2, r0
 8004026:	693b      	ldr	r3, [r7, #16]
 8004028:	1ad3      	subs	r3, r2, r3
 800402a:	2b02      	cmp	r3, #2
 800402c:	d908      	bls.n	8004040 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800402e:	2303      	movs	r3, #3
 8004030:	e140      	b.n	80042b4 <HAL_RCC_OscConfig+0x4ec>
 8004032:	bf00      	nop
 8004034:	40021000 	.word	0x40021000
 8004038:	42420000 	.word	0x42420000
 800403c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004040:	4b9e      	ldr	r3, [pc, #632]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 8004042:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004044:	f003 0302 	and.w	r3, r3, #2
 8004048:	2b00      	cmp	r3, #0
 800404a:	d1e9      	bne.n	8004020 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f003 0304 	and.w	r3, r3, #4
 8004054:	2b00      	cmp	r3, #0
 8004056:	f000 80a6 	beq.w	80041a6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800405a:	2300      	movs	r3, #0
 800405c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800405e:	4b97      	ldr	r3, [pc, #604]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 8004060:	69db      	ldr	r3, [r3, #28]
 8004062:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004066:	2b00      	cmp	r3, #0
 8004068:	d10d      	bne.n	8004086 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800406a:	4b94      	ldr	r3, [pc, #592]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 800406c:	69db      	ldr	r3, [r3, #28]
 800406e:	4a93      	ldr	r2, [pc, #588]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 8004070:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004074:	61d3      	str	r3, [r2, #28]
 8004076:	4b91      	ldr	r3, [pc, #580]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 8004078:	69db      	ldr	r3, [r3, #28]
 800407a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800407e:	60bb      	str	r3, [r7, #8]
 8004080:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004082:	2301      	movs	r3, #1
 8004084:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004086:	4b8e      	ldr	r3, [pc, #568]	; (80042c0 <HAL_RCC_OscConfig+0x4f8>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800408e:	2b00      	cmp	r3, #0
 8004090:	d118      	bne.n	80040c4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004092:	4b8b      	ldr	r3, [pc, #556]	; (80042c0 <HAL_RCC_OscConfig+0x4f8>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a8a      	ldr	r2, [pc, #552]	; (80042c0 <HAL_RCC_OscConfig+0x4f8>)
 8004098:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800409c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800409e:	f7fe ff5f 	bl	8002f60 <HAL_GetTick>
 80040a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040a4:	e008      	b.n	80040b8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040a6:	f7fe ff5b 	bl	8002f60 <HAL_GetTick>
 80040aa:	4602      	mov	r2, r0
 80040ac:	693b      	ldr	r3, [r7, #16]
 80040ae:	1ad3      	subs	r3, r2, r3
 80040b0:	2b64      	cmp	r3, #100	; 0x64
 80040b2:	d901      	bls.n	80040b8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80040b4:	2303      	movs	r3, #3
 80040b6:	e0fd      	b.n	80042b4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040b8:	4b81      	ldr	r3, [pc, #516]	; (80042c0 <HAL_RCC_OscConfig+0x4f8>)
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d0f0      	beq.n	80040a6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	68db      	ldr	r3, [r3, #12]
 80040c8:	2b01      	cmp	r3, #1
 80040ca:	d106      	bne.n	80040da <HAL_RCC_OscConfig+0x312>
 80040cc:	4b7b      	ldr	r3, [pc, #492]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 80040ce:	6a1b      	ldr	r3, [r3, #32]
 80040d0:	4a7a      	ldr	r2, [pc, #488]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 80040d2:	f043 0301 	orr.w	r3, r3, #1
 80040d6:	6213      	str	r3, [r2, #32]
 80040d8:	e02d      	b.n	8004136 <HAL_RCC_OscConfig+0x36e>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	68db      	ldr	r3, [r3, #12]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d10c      	bne.n	80040fc <HAL_RCC_OscConfig+0x334>
 80040e2:	4b76      	ldr	r3, [pc, #472]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 80040e4:	6a1b      	ldr	r3, [r3, #32]
 80040e6:	4a75      	ldr	r2, [pc, #468]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 80040e8:	f023 0301 	bic.w	r3, r3, #1
 80040ec:	6213      	str	r3, [r2, #32]
 80040ee:	4b73      	ldr	r3, [pc, #460]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 80040f0:	6a1b      	ldr	r3, [r3, #32]
 80040f2:	4a72      	ldr	r2, [pc, #456]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 80040f4:	f023 0304 	bic.w	r3, r3, #4
 80040f8:	6213      	str	r3, [r2, #32]
 80040fa:	e01c      	b.n	8004136 <HAL_RCC_OscConfig+0x36e>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	68db      	ldr	r3, [r3, #12]
 8004100:	2b05      	cmp	r3, #5
 8004102:	d10c      	bne.n	800411e <HAL_RCC_OscConfig+0x356>
 8004104:	4b6d      	ldr	r3, [pc, #436]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 8004106:	6a1b      	ldr	r3, [r3, #32]
 8004108:	4a6c      	ldr	r2, [pc, #432]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 800410a:	f043 0304 	orr.w	r3, r3, #4
 800410e:	6213      	str	r3, [r2, #32]
 8004110:	4b6a      	ldr	r3, [pc, #424]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 8004112:	6a1b      	ldr	r3, [r3, #32]
 8004114:	4a69      	ldr	r2, [pc, #420]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 8004116:	f043 0301 	orr.w	r3, r3, #1
 800411a:	6213      	str	r3, [r2, #32]
 800411c:	e00b      	b.n	8004136 <HAL_RCC_OscConfig+0x36e>
 800411e:	4b67      	ldr	r3, [pc, #412]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 8004120:	6a1b      	ldr	r3, [r3, #32]
 8004122:	4a66      	ldr	r2, [pc, #408]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 8004124:	f023 0301 	bic.w	r3, r3, #1
 8004128:	6213      	str	r3, [r2, #32]
 800412a:	4b64      	ldr	r3, [pc, #400]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 800412c:	6a1b      	ldr	r3, [r3, #32]
 800412e:	4a63      	ldr	r2, [pc, #396]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 8004130:	f023 0304 	bic.w	r3, r3, #4
 8004134:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	68db      	ldr	r3, [r3, #12]
 800413a:	2b00      	cmp	r3, #0
 800413c:	d015      	beq.n	800416a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800413e:	f7fe ff0f 	bl	8002f60 <HAL_GetTick>
 8004142:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004144:	e00a      	b.n	800415c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004146:	f7fe ff0b 	bl	8002f60 <HAL_GetTick>
 800414a:	4602      	mov	r2, r0
 800414c:	693b      	ldr	r3, [r7, #16]
 800414e:	1ad3      	subs	r3, r2, r3
 8004150:	f241 3288 	movw	r2, #5000	; 0x1388
 8004154:	4293      	cmp	r3, r2
 8004156:	d901      	bls.n	800415c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004158:	2303      	movs	r3, #3
 800415a:	e0ab      	b.n	80042b4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800415c:	4b57      	ldr	r3, [pc, #348]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 800415e:	6a1b      	ldr	r3, [r3, #32]
 8004160:	f003 0302 	and.w	r3, r3, #2
 8004164:	2b00      	cmp	r3, #0
 8004166:	d0ee      	beq.n	8004146 <HAL_RCC_OscConfig+0x37e>
 8004168:	e014      	b.n	8004194 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800416a:	f7fe fef9 	bl	8002f60 <HAL_GetTick>
 800416e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004170:	e00a      	b.n	8004188 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004172:	f7fe fef5 	bl	8002f60 <HAL_GetTick>
 8004176:	4602      	mov	r2, r0
 8004178:	693b      	ldr	r3, [r7, #16]
 800417a:	1ad3      	subs	r3, r2, r3
 800417c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004180:	4293      	cmp	r3, r2
 8004182:	d901      	bls.n	8004188 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004184:	2303      	movs	r3, #3
 8004186:	e095      	b.n	80042b4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004188:	4b4c      	ldr	r3, [pc, #304]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 800418a:	6a1b      	ldr	r3, [r3, #32]
 800418c:	f003 0302 	and.w	r3, r3, #2
 8004190:	2b00      	cmp	r3, #0
 8004192:	d1ee      	bne.n	8004172 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004194:	7dfb      	ldrb	r3, [r7, #23]
 8004196:	2b01      	cmp	r3, #1
 8004198:	d105      	bne.n	80041a6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800419a:	4b48      	ldr	r3, [pc, #288]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 800419c:	69db      	ldr	r3, [r3, #28]
 800419e:	4a47      	ldr	r2, [pc, #284]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 80041a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80041a4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	69db      	ldr	r3, [r3, #28]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	f000 8081 	beq.w	80042b2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80041b0:	4b42      	ldr	r3, [pc, #264]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 80041b2:	685b      	ldr	r3, [r3, #4]
 80041b4:	f003 030c 	and.w	r3, r3, #12
 80041b8:	2b08      	cmp	r3, #8
 80041ba:	d061      	beq.n	8004280 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	69db      	ldr	r3, [r3, #28]
 80041c0:	2b02      	cmp	r3, #2
 80041c2:	d146      	bne.n	8004252 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041c4:	4b3f      	ldr	r3, [pc, #252]	; (80042c4 <HAL_RCC_OscConfig+0x4fc>)
 80041c6:	2200      	movs	r2, #0
 80041c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041ca:	f7fe fec9 	bl	8002f60 <HAL_GetTick>
 80041ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80041d0:	e008      	b.n	80041e4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041d2:	f7fe fec5 	bl	8002f60 <HAL_GetTick>
 80041d6:	4602      	mov	r2, r0
 80041d8:	693b      	ldr	r3, [r7, #16]
 80041da:	1ad3      	subs	r3, r2, r3
 80041dc:	2b02      	cmp	r3, #2
 80041de:	d901      	bls.n	80041e4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80041e0:	2303      	movs	r3, #3
 80041e2:	e067      	b.n	80042b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80041e4:	4b35      	ldr	r3, [pc, #212]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d1f0      	bne.n	80041d2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6a1b      	ldr	r3, [r3, #32]
 80041f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80041f8:	d108      	bne.n	800420c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80041fa:	4b30      	ldr	r3, [pc, #192]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 80041fc:	685b      	ldr	r3, [r3, #4]
 80041fe:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	689b      	ldr	r3, [r3, #8]
 8004206:	492d      	ldr	r1, [pc, #180]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 8004208:	4313      	orrs	r3, r2
 800420a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800420c:	4b2b      	ldr	r3, [pc, #172]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6a19      	ldr	r1, [r3, #32]
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800421c:	430b      	orrs	r3, r1
 800421e:	4927      	ldr	r1, [pc, #156]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 8004220:	4313      	orrs	r3, r2
 8004222:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004224:	4b27      	ldr	r3, [pc, #156]	; (80042c4 <HAL_RCC_OscConfig+0x4fc>)
 8004226:	2201      	movs	r2, #1
 8004228:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800422a:	f7fe fe99 	bl	8002f60 <HAL_GetTick>
 800422e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004230:	e008      	b.n	8004244 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004232:	f7fe fe95 	bl	8002f60 <HAL_GetTick>
 8004236:	4602      	mov	r2, r0
 8004238:	693b      	ldr	r3, [r7, #16]
 800423a:	1ad3      	subs	r3, r2, r3
 800423c:	2b02      	cmp	r3, #2
 800423e:	d901      	bls.n	8004244 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004240:	2303      	movs	r3, #3
 8004242:	e037      	b.n	80042b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004244:	4b1d      	ldr	r3, [pc, #116]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800424c:	2b00      	cmp	r3, #0
 800424e:	d0f0      	beq.n	8004232 <HAL_RCC_OscConfig+0x46a>
 8004250:	e02f      	b.n	80042b2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004252:	4b1c      	ldr	r3, [pc, #112]	; (80042c4 <HAL_RCC_OscConfig+0x4fc>)
 8004254:	2200      	movs	r2, #0
 8004256:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004258:	f7fe fe82 	bl	8002f60 <HAL_GetTick>
 800425c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800425e:	e008      	b.n	8004272 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004260:	f7fe fe7e 	bl	8002f60 <HAL_GetTick>
 8004264:	4602      	mov	r2, r0
 8004266:	693b      	ldr	r3, [r7, #16]
 8004268:	1ad3      	subs	r3, r2, r3
 800426a:	2b02      	cmp	r3, #2
 800426c:	d901      	bls.n	8004272 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800426e:	2303      	movs	r3, #3
 8004270:	e020      	b.n	80042b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004272:	4b12      	ldr	r3, [pc, #72]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800427a:	2b00      	cmp	r3, #0
 800427c:	d1f0      	bne.n	8004260 <HAL_RCC_OscConfig+0x498>
 800427e:	e018      	b.n	80042b2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	69db      	ldr	r3, [r3, #28]
 8004284:	2b01      	cmp	r3, #1
 8004286:	d101      	bne.n	800428c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8004288:	2301      	movs	r3, #1
 800428a:	e013      	b.n	80042b4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800428c:	4b0b      	ldr	r3, [pc, #44]	; (80042bc <HAL_RCC_OscConfig+0x4f4>)
 800428e:	685b      	ldr	r3, [r3, #4]
 8004290:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6a1b      	ldr	r3, [r3, #32]
 800429c:	429a      	cmp	r2, r3
 800429e:	d106      	bne.n	80042ae <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042aa:	429a      	cmp	r2, r3
 80042ac:	d001      	beq.n	80042b2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80042ae:	2301      	movs	r3, #1
 80042b0:	e000      	b.n	80042b4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80042b2:	2300      	movs	r3, #0
}
 80042b4:	4618      	mov	r0, r3
 80042b6:	3718      	adds	r7, #24
 80042b8:	46bd      	mov	sp, r7
 80042ba:	bd80      	pop	{r7, pc}
 80042bc:	40021000 	.word	0x40021000
 80042c0:	40007000 	.word	0x40007000
 80042c4:	42420060 	.word	0x42420060

080042c8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80042c8:	b580      	push	{r7, lr}
 80042ca:	b084      	sub	sp, #16
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
 80042d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d101      	bne.n	80042dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80042d8:	2301      	movs	r3, #1
 80042da:	e0d0      	b.n	800447e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80042dc:	4b6a      	ldr	r3, [pc, #424]	; (8004488 <HAL_RCC_ClockConfig+0x1c0>)
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f003 0307 	and.w	r3, r3, #7
 80042e4:	683a      	ldr	r2, [r7, #0]
 80042e6:	429a      	cmp	r2, r3
 80042e8:	d910      	bls.n	800430c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042ea:	4b67      	ldr	r3, [pc, #412]	; (8004488 <HAL_RCC_ClockConfig+0x1c0>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f023 0207 	bic.w	r2, r3, #7
 80042f2:	4965      	ldr	r1, [pc, #404]	; (8004488 <HAL_RCC_ClockConfig+0x1c0>)
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	4313      	orrs	r3, r2
 80042f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80042fa:	4b63      	ldr	r3, [pc, #396]	; (8004488 <HAL_RCC_ClockConfig+0x1c0>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f003 0307 	and.w	r3, r3, #7
 8004302:	683a      	ldr	r2, [r7, #0]
 8004304:	429a      	cmp	r2, r3
 8004306:	d001      	beq.n	800430c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004308:	2301      	movs	r3, #1
 800430a:	e0b8      	b.n	800447e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f003 0302 	and.w	r3, r3, #2
 8004314:	2b00      	cmp	r3, #0
 8004316:	d020      	beq.n	800435a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f003 0304 	and.w	r3, r3, #4
 8004320:	2b00      	cmp	r3, #0
 8004322:	d005      	beq.n	8004330 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004324:	4b59      	ldr	r3, [pc, #356]	; (800448c <HAL_RCC_ClockConfig+0x1c4>)
 8004326:	685b      	ldr	r3, [r3, #4]
 8004328:	4a58      	ldr	r2, [pc, #352]	; (800448c <HAL_RCC_ClockConfig+0x1c4>)
 800432a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800432e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f003 0308 	and.w	r3, r3, #8
 8004338:	2b00      	cmp	r3, #0
 800433a:	d005      	beq.n	8004348 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800433c:	4b53      	ldr	r3, [pc, #332]	; (800448c <HAL_RCC_ClockConfig+0x1c4>)
 800433e:	685b      	ldr	r3, [r3, #4]
 8004340:	4a52      	ldr	r2, [pc, #328]	; (800448c <HAL_RCC_ClockConfig+0x1c4>)
 8004342:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004346:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004348:	4b50      	ldr	r3, [pc, #320]	; (800448c <HAL_RCC_ClockConfig+0x1c4>)
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	689b      	ldr	r3, [r3, #8]
 8004354:	494d      	ldr	r1, [pc, #308]	; (800448c <HAL_RCC_ClockConfig+0x1c4>)
 8004356:	4313      	orrs	r3, r2
 8004358:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f003 0301 	and.w	r3, r3, #1
 8004362:	2b00      	cmp	r3, #0
 8004364:	d040      	beq.n	80043e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	2b01      	cmp	r3, #1
 800436c:	d107      	bne.n	800437e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800436e:	4b47      	ldr	r3, [pc, #284]	; (800448c <HAL_RCC_ClockConfig+0x1c4>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004376:	2b00      	cmp	r3, #0
 8004378:	d115      	bne.n	80043a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800437a:	2301      	movs	r3, #1
 800437c:	e07f      	b.n	800447e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	685b      	ldr	r3, [r3, #4]
 8004382:	2b02      	cmp	r3, #2
 8004384:	d107      	bne.n	8004396 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004386:	4b41      	ldr	r3, [pc, #260]	; (800448c <HAL_RCC_ClockConfig+0x1c4>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800438e:	2b00      	cmp	r3, #0
 8004390:	d109      	bne.n	80043a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004392:	2301      	movs	r3, #1
 8004394:	e073      	b.n	800447e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004396:	4b3d      	ldr	r3, [pc, #244]	; (800448c <HAL_RCC_ClockConfig+0x1c4>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f003 0302 	and.w	r3, r3, #2
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d101      	bne.n	80043a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043a2:	2301      	movs	r3, #1
 80043a4:	e06b      	b.n	800447e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80043a6:	4b39      	ldr	r3, [pc, #228]	; (800448c <HAL_RCC_ClockConfig+0x1c4>)
 80043a8:	685b      	ldr	r3, [r3, #4]
 80043aa:	f023 0203 	bic.w	r2, r3, #3
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	685b      	ldr	r3, [r3, #4]
 80043b2:	4936      	ldr	r1, [pc, #216]	; (800448c <HAL_RCC_ClockConfig+0x1c4>)
 80043b4:	4313      	orrs	r3, r2
 80043b6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80043b8:	f7fe fdd2 	bl	8002f60 <HAL_GetTick>
 80043bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043be:	e00a      	b.n	80043d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043c0:	f7fe fdce 	bl	8002f60 <HAL_GetTick>
 80043c4:	4602      	mov	r2, r0
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	1ad3      	subs	r3, r2, r3
 80043ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d901      	bls.n	80043d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80043d2:	2303      	movs	r3, #3
 80043d4:	e053      	b.n	800447e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043d6:	4b2d      	ldr	r3, [pc, #180]	; (800448c <HAL_RCC_ClockConfig+0x1c4>)
 80043d8:	685b      	ldr	r3, [r3, #4]
 80043da:	f003 020c 	and.w	r2, r3, #12
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	685b      	ldr	r3, [r3, #4]
 80043e2:	009b      	lsls	r3, r3, #2
 80043e4:	429a      	cmp	r2, r3
 80043e6:	d1eb      	bne.n	80043c0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80043e8:	4b27      	ldr	r3, [pc, #156]	; (8004488 <HAL_RCC_ClockConfig+0x1c0>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f003 0307 	and.w	r3, r3, #7
 80043f0:	683a      	ldr	r2, [r7, #0]
 80043f2:	429a      	cmp	r2, r3
 80043f4:	d210      	bcs.n	8004418 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043f6:	4b24      	ldr	r3, [pc, #144]	; (8004488 <HAL_RCC_ClockConfig+0x1c0>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f023 0207 	bic.w	r2, r3, #7
 80043fe:	4922      	ldr	r1, [pc, #136]	; (8004488 <HAL_RCC_ClockConfig+0x1c0>)
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	4313      	orrs	r3, r2
 8004404:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004406:	4b20      	ldr	r3, [pc, #128]	; (8004488 <HAL_RCC_ClockConfig+0x1c0>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f003 0307 	and.w	r3, r3, #7
 800440e:	683a      	ldr	r2, [r7, #0]
 8004410:	429a      	cmp	r2, r3
 8004412:	d001      	beq.n	8004418 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004414:	2301      	movs	r3, #1
 8004416:	e032      	b.n	800447e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f003 0304 	and.w	r3, r3, #4
 8004420:	2b00      	cmp	r3, #0
 8004422:	d008      	beq.n	8004436 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004424:	4b19      	ldr	r3, [pc, #100]	; (800448c <HAL_RCC_ClockConfig+0x1c4>)
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	68db      	ldr	r3, [r3, #12]
 8004430:	4916      	ldr	r1, [pc, #88]	; (800448c <HAL_RCC_ClockConfig+0x1c4>)
 8004432:	4313      	orrs	r3, r2
 8004434:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f003 0308 	and.w	r3, r3, #8
 800443e:	2b00      	cmp	r3, #0
 8004440:	d009      	beq.n	8004456 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004442:	4b12      	ldr	r3, [pc, #72]	; (800448c <HAL_RCC_ClockConfig+0x1c4>)
 8004444:	685b      	ldr	r3, [r3, #4]
 8004446:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	691b      	ldr	r3, [r3, #16]
 800444e:	00db      	lsls	r3, r3, #3
 8004450:	490e      	ldr	r1, [pc, #56]	; (800448c <HAL_RCC_ClockConfig+0x1c4>)
 8004452:	4313      	orrs	r3, r2
 8004454:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004456:	f000 f821 	bl	800449c <HAL_RCC_GetSysClockFreq>
 800445a:	4602      	mov	r2, r0
 800445c:	4b0b      	ldr	r3, [pc, #44]	; (800448c <HAL_RCC_ClockConfig+0x1c4>)
 800445e:	685b      	ldr	r3, [r3, #4]
 8004460:	091b      	lsrs	r3, r3, #4
 8004462:	f003 030f 	and.w	r3, r3, #15
 8004466:	490a      	ldr	r1, [pc, #40]	; (8004490 <HAL_RCC_ClockConfig+0x1c8>)
 8004468:	5ccb      	ldrb	r3, [r1, r3]
 800446a:	fa22 f303 	lsr.w	r3, r2, r3
 800446e:	4a09      	ldr	r2, [pc, #36]	; (8004494 <HAL_RCC_ClockConfig+0x1cc>)
 8004470:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004472:	4b09      	ldr	r3, [pc, #36]	; (8004498 <HAL_RCC_ClockConfig+0x1d0>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	4618      	mov	r0, r3
 8004478:	f7fe fd30 	bl	8002edc <HAL_InitTick>

  return HAL_OK;
 800447c:	2300      	movs	r3, #0
}
 800447e:	4618      	mov	r0, r3
 8004480:	3710      	adds	r7, #16
 8004482:	46bd      	mov	sp, r7
 8004484:	bd80      	pop	{r7, pc}
 8004486:	bf00      	nop
 8004488:	40022000 	.word	0x40022000
 800448c:	40021000 	.word	0x40021000
 8004490:	08008b20 	.word	0x08008b20
 8004494:	200000c8 	.word	0x200000c8
 8004498:	200000cc 	.word	0x200000cc

0800449c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800449c:	b490      	push	{r4, r7}
 800449e:	b08a      	sub	sp, #40	; 0x28
 80044a0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80044a2:	4b2a      	ldr	r3, [pc, #168]	; (800454c <HAL_RCC_GetSysClockFreq+0xb0>)
 80044a4:	1d3c      	adds	r4, r7, #4
 80044a6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80044a8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80044ac:	f240 2301 	movw	r3, #513	; 0x201
 80044b0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80044b2:	2300      	movs	r3, #0
 80044b4:	61fb      	str	r3, [r7, #28]
 80044b6:	2300      	movs	r3, #0
 80044b8:	61bb      	str	r3, [r7, #24]
 80044ba:	2300      	movs	r3, #0
 80044bc:	627b      	str	r3, [r7, #36]	; 0x24
 80044be:	2300      	movs	r3, #0
 80044c0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80044c2:	2300      	movs	r3, #0
 80044c4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80044c6:	4b22      	ldr	r3, [pc, #136]	; (8004550 <HAL_RCC_GetSysClockFreq+0xb4>)
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80044cc:	69fb      	ldr	r3, [r7, #28]
 80044ce:	f003 030c 	and.w	r3, r3, #12
 80044d2:	2b04      	cmp	r3, #4
 80044d4:	d002      	beq.n	80044dc <HAL_RCC_GetSysClockFreq+0x40>
 80044d6:	2b08      	cmp	r3, #8
 80044d8:	d003      	beq.n	80044e2 <HAL_RCC_GetSysClockFreq+0x46>
 80044da:	e02d      	b.n	8004538 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80044dc:	4b1d      	ldr	r3, [pc, #116]	; (8004554 <HAL_RCC_GetSysClockFreq+0xb8>)
 80044de:	623b      	str	r3, [r7, #32]
      break;
 80044e0:	e02d      	b.n	800453e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80044e2:	69fb      	ldr	r3, [r7, #28]
 80044e4:	0c9b      	lsrs	r3, r3, #18
 80044e6:	f003 030f 	and.w	r3, r3, #15
 80044ea:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80044ee:	4413      	add	r3, r2
 80044f0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80044f4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80044f6:	69fb      	ldr	r3, [r7, #28]
 80044f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d013      	beq.n	8004528 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004500:	4b13      	ldr	r3, [pc, #76]	; (8004550 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	0c5b      	lsrs	r3, r3, #17
 8004506:	f003 0301 	and.w	r3, r3, #1
 800450a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800450e:	4413      	add	r3, r2
 8004510:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004514:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004516:	697b      	ldr	r3, [r7, #20]
 8004518:	4a0e      	ldr	r2, [pc, #56]	; (8004554 <HAL_RCC_GetSysClockFreq+0xb8>)
 800451a:	fb02 f203 	mul.w	r2, r2, r3
 800451e:	69bb      	ldr	r3, [r7, #24]
 8004520:	fbb2 f3f3 	udiv	r3, r2, r3
 8004524:	627b      	str	r3, [r7, #36]	; 0x24
 8004526:	e004      	b.n	8004532 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004528:	697b      	ldr	r3, [r7, #20]
 800452a:	4a0b      	ldr	r2, [pc, #44]	; (8004558 <HAL_RCC_GetSysClockFreq+0xbc>)
 800452c:	fb02 f303 	mul.w	r3, r2, r3
 8004530:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004532:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004534:	623b      	str	r3, [r7, #32]
      break;
 8004536:	e002      	b.n	800453e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004538:	4b06      	ldr	r3, [pc, #24]	; (8004554 <HAL_RCC_GetSysClockFreq+0xb8>)
 800453a:	623b      	str	r3, [r7, #32]
      break;
 800453c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800453e:	6a3b      	ldr	r3, [r7, #32]
}
 8004540:	4618      	mov	r0, r3
 8004542:	3728      	adds	r7, #40	; 0x28
 8004544:	46bd      	mov	sp, r7
 8004546:	bc90      	pop	{r4, r7}
 8004548:	4770      	bx	lr
 800454a:	bf00      	nop
 800454c:	08008b00 	.word	0x08008b00
 8004550:	40021000 	.word	0x40021000
 8004554:	007a1200 	.word	0x007a1200
 8004558:	003d0900 	.word	0x003d0900

0800455c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800455c:	b480      	push	{r7}
 800455e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004560:	4b02      	ldr	r3, [pc, #8]	; (800456c <HAL_RCC_GetHCLKFreq+0x10>)
 8004562:	681b      	ldr	r3, [r3, #0]
}
 8004564:	4618      	mov	r0, r3
 8004566:	46bd      	mov	sp, r7
 8004568:	bc80      	pop	{r7}
 800456a:	4770      	bx	lr
 800456c:	200000c8 	.word	0x200000c8

08004570 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004574:	f7ff fff2 	bl	800455c <HAL_RCC_GetHCLKFreq>
 8004578:	4602      	mov	r2, r0
 800457a:	4b05      	ldr	r3, [pc, #20]	; (8004590 <HAL_RCC_GetPCLK1Freq+0x20>)
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	0a1b      	lsrs	r3, r3, #8
 8004580:	f003 0307 	and.w	r3, r3, #7
 8004584:	4903      	ldr	r1, [pc, #12]	; (8004594 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004586:	5ccb      	ldrb	r3, [r1, r3]
 8004588:	fa22 f303 	lsr.w	r3, r2, r3
}
 800458c:	4618      	mov	r0, r3
 800458e:	bd80      	pop	{r7, pc}
 8004590:	40021000 	.word	0x40021000
 8004594:	08008b30 	.word	0x08008b30

08004598 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800459c:	f7ff ffde 	bl	800455c <HAL_RCC_GetHCLKFreq>
 80045a0:	4602      	mov	r2, r0
 80045a2:	4b05      	ldr	r3, [pc, #20]	; (80045b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	0adb      	lsrs	r3, r3, #11
 80045a8:	f003 0307 	and.w	r3, r3, #7
 80045ac:	4903      	ldr	r1, [pc, #12]	; (80045bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80045ae:	5ccb      	ldrb	r3, [r1, r3]
 80045b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045b4:	4618      	mov	r0, r3
 80045b6:	bd80      	pop	{r7, pc}
 80045b8:	40021000 	.word	0x40021000
 80045bc:	08008b30 	.word	0x08008b30

080045c0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80045c0:	b480      	push	{r7}
 80045c2:	b085      	sub	sp, #20
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80045c8:	4b0a      	ldr	r3, [pc, #40]	; (80045f4 <RCC_Delay+0x34>)
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	4a0a      	ldr	r2, [pc, #40]	; (80045f8 <RCC_Delay+0x38>)
 80045ce:	fba2 2303 	umull	r2, r3, r2, r3
 80045d2:	0a5b      	lsrs	r3, r3, #9
 80045d4:	687a      	ldr	r2, [r7, #4]
 80045d6:	fb02 f303 	mul.w	r3, r2, r3
 80045da:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80045dc:	bf00      	nop
  }
  while (Delay --);
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	1e5a      	subs	r2, r3, #1
 80045e2:	60fa      	str	r2, [r7, #12]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d1f9      	bne.n	80045dc <RCC_Delay+0x1c>
}
 80045e8:	bf00      	nop
 80045ea:	bf00      	nop
 80045ec:	3714      	adds	r7, #20
 80045ee:	46bd      	mov	sp, r7
 80045f0:	bc80      	pop	{r7}
 80045f2:	4770      	bx	lr
 80045f4:	200000c8 	.word	0x200000c8
 80045f8:	10624dd3 	.word	0x10624dd3

080045fc <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b086      	sub	sp, #24
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004604:	2300      	movs	r3, #0
 8004606:	613b      	str	r3, [r7, #16]
 8004608:	2300      	movs	r3, #0
 800460a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f003 0301 	and.w	r3, r3, #1
 8004614:	2b00      	cmp	r3, #0
 8004616:	d07d      	beq.n	8004714 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004618:	2300      	movs	r3, #0
 800461a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800461c:	4b4f      	ldr	r3, [pc, #316]	; (800475c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800461e:	69db      	ldr	r3, [r3, #28]
 8004620:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004624:	2b00      	cmp	r3, #0
 8004626:	d10d      	bne.n	8004644 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004628:	4b4c      	ldr	r3, [pc, #304]	; (800475c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800462a:	69db      	ldr	r3, [r3, #28]
 800462c:	4a4b      	ldr	r2, [pc, #300]	; (800475c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800462e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004632:	61d3      	str	r3, [r2, #28]
 8004634:	4b49      	ldr	r3, [pc, #292]	; (800475c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004636:	69db      	ldr	r3, [r3, #28]
 8004638:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800463c:	60bb      	str	r3, [r7, #8]
 800463e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004640:	2301      	movs	r3, #1
 8004642:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004644:	4b46      	ldr	r3, [pc, #280]	; (8004760 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800464c:	2b00      	cmp	r3, #0
 800464e:	d118      	bne.n	8004682 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004650:	4b43      	ldr	r3, [pc, #268]	; (8004760 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4a42      	ldr	r2, [pc, #264]	; (8004760 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004656:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800465a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800465c:	f7fe fc80 	bl	8002f60 <HAL_GetTick>
 8004660:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004662:	e008      	b.n	8004676 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004664:	f7fe fc7c 	bl	8002f60 <HAL_GetTick>
 8004668:	4602      	mov	r2, r0
 800466a:	693b      	ldr	r3, [r7, #16]
 800466c:	1ad3      	subs	r3, r2, r3
 800466e:	2b64      	cmp	r3, #100	; 0x64
 8004670:	d901      	bls.n	8004676 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004672:	2303      	movs	r3, #3
 8004674:	e06d      	b.n	8004752 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004676:	4b3a      	ldr	r3, [pc, #232]	; (8004760 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800467e:	2b00      	cmp	r3, #0
 8004680:	d0f0      	beq.n	8004664 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004682:	4b36      	ldr	r3, [pc, #216]	; (800475c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004684:	6a1b      	ldr	r3, [r3, #32]
 8004686:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800468a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d02e      	beq.n	80046f0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	685b      	ldr	r3, [r3, #4]
 8004696:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800469a:	68fa      	ldr	r2, [r7, #12]
 800469c:	429a      	cmp	r2, r3
 800469e:	d027      	beq.n	80046f0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80046a0:	4b2e      	ldr	r3, [pc, #184]	; (800475c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046a2:	6a1b      	ldr	r3, [r3, #32]
 80046a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046a8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80046aa:	4b2e      	ldr	r3, [pc, #184]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80046ac:	2201      	movs	r2, #1
 80046ae:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80046b0:	4b2c      	ldr	r3, [pc, #176]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80046b2:	2200      	movs	r2, #0
 80046b4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80046b6:	4a29      	ldr	r2, [pc, #164]	; (800475c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	f003 0301 	and.w	r3, r3, #1
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d014      	beq.n	80046f0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046c6:	f7fe fc4b 	bl	8002f60 <HAL_GetTick>
 80046ca:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046cc:	e00a      	b.n	80046e4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046ce:	f7fe fc47 	bl	8002f60 <HAL_GetTick>
 80046d2:	4602      	mov	r2, r0
 80046d4:	693b      	ldr	r3, [r7, #16]
 80046d6:	1ad3      	subs	r3, r2, r3
 80046d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80046dc:	4293      	cmp	r3, r2
 80046de:	d901      	bls.n	80046e4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80046e0:	2303      	movs	r3, #3
 80046e2:	e036      	b.n	8004752 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046e4:	4b1d      	ldr	r3, [pc, #116]	; (800475c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046e6:	6a1b      	ldr	r3, [r3, #32]
 80046e8:	f003 0302 	and.w	r3, r3, #2
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d0ee      	beq.n	80046ce <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80046f0:	4b1a      	ldr	r3, [pc, #104]	; (800475c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046f2:	6a1b      	ldr	r3, [r3, #32]
 80046f4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	685b      	ldr	r3, [r3, #4]
 80046fc:	4917      	ldr	r1, [pc, #92]	; (800475c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046fe:	4313      	orrs	r3, r2
 8004700:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004702:	7dfb      	ldrb	r3, [r7, #23]
 8004704:	2b01      	cmp	r3, #1
 8004706:	d105      	bne.n	8004714 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004708:	4b14      	ldr	r3, [pc, #80]	; (800475c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800470a:	69db      	ldr	r3, [r3, #28]
 800470c:	4a13      	ldr	r2, [pc, #76]	; (800475c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800470e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004712:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f003 0302 	and.w	r3, r3, #2
 800471c:	2b00      	cmp	r3, #0
 800471e:	d008      	beq.n	8004732 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004720:	4b0e      	ldr	r3, [pc, #56]	; (800475c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	689b      	ldr	r3, [r3, #8]
 800472c:	490b      	ldr	r1, [pc, #44]	; (800475c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800472e:	4313      	orrs	r3, r2
 8004730:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f003 0310 	and.w	r3, r3, #16
 800473a:	2b00      	cmp	r3, #0
 800473c:	d008      	beq.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800473e:	4b07      	ldr	r3, [pc, #28]	; (800475c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004740:	685b      	ldr	r3, [r3, #4]
 8004742:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	68db      	ldr	r3, [r3, #12]
 800474a:	4904      	ldr	r1, [pc, #16]	; (800475c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800474c:	4313      	orrs	r3, r2
 800474e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004750:	2300      	movs	r3, #0
}
 8004752:	4618      	mov	r0, r3
 8004754:	3718      	adds	r7, #24
 8004756:	46bd      	mov	sp, r7
 8004758:	bd80      	pop	{r7, pc}
 800475a:	bf00      	nop
 800475c:	40021000 	.word	0x40021000
 8004760:	40007000 	.word	0x40007000
 8004764:	42420440 	.word	0x42420440

08004768 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004768:	b590      	push	{r4, r7, lr}
 800476a:	b08d      	sub	sp, #52	; 0x34
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004770:	4b5a      	ldr	r3, [pc, #360]	; (80048dc <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8004772:	f107 040c 	add.w	r4, r7, #12
 8004776:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004778:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800477c:	f240 2301 	movw	r3, #513	; 0x201
 8004780:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004782:	2300      	movs	r3, #0
 8004784:	627b      	str	r3, [r7, #36]	; 0x24
 8004786:	2300      	movs	r3, #0
 8004788:	62fb      	str	r3, [r7, #44]	; 0x2c
 800478a:	2300      	movs	r3, #0
 800478c:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800478e:	2300      	movs	r3, #0
 8004790:	61fb      	str	r3, [r7, #28]
 8004792:	2300      	movs	r3, #0
 8004794:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2b10      	cmp	r3, #16
 800479a:	d00a      	beq.n	80047b2 <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2b10      	cmp	r3, #16
 80047a0:	f200 8091 	bhi.w	80048c6 <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2b01      	cmp	r3, #1
 80047a8:	d04c      	beq.n	8004844 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2b02      	cmp	r3, #2
 80047ae:	d07c      	beq.n	80048aa <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80047b0:	e089      	b.n	80048c6 <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
      temp_reg = RCC->CFGR;
 80047b2:	4b4b      	ldr	r3, [pc, #300]	; (80048e0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80047b8:	4b49      	ldr	r3, [pc, #292]	; (80048e0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	f000 8082 	beq.w	80048ca <HAL_RCCEx_GetPeriphCLKFreq+0x162>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80047c6:	69fb      	ldr	r3, [r7, #28]
 80047c8:	0c9b      	lsrs	r3, r3, #18
 80047ca:	f003 030f 	and.w	r3, r3, #15
 80047ce:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80047d2:	4413      	add	r3, r2
 80047d4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80047d8:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80047da:	69fb      	ldr	r3, [r7, #28]
 80047dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d018      	beq.n	8004816 <HAL_RCCEx_GetPeriphCLKFreq+0xae>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80047e4:	4b3e      	ldr	r3, [pc, #248]	; (80048e0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80047e6:	685b      	ldr	r3, [r3, #4]
 80047e8:	0c5b      	lsrs	r3, r3, #17
 80047ea:	f003 0301 	and.w	r3, r3, #1
 80047ee:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80047f2:	4413      	add	r3, r2
 80047f4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80047f8:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80047fa:	69fb      	ldr	r3, [r7, #28]
 80047fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004800:	2b00      	cmp	r3, #0
 8004802:	d00d      	beq.n	8004820 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004804:	4a37      	ldr	r2, [pc, #220]	; (80048e4 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 8004806:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004808:	fbb2 f2f3 	udiv	r2, r2, r3
 800480c:	6a3b      	ldr	r3, [r7, #32]
 800480e:	fb02 f303 	mul.w	r3, r2, r3
 8004812:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004814:	e004      	b.n	8004820 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004816:	6a3b      	ldr	r3, [r7, #32]
 8004818:	4a33      	ldr	r2, [pc, #204]	; (80048e8 <HAL_RCCEx_GetPeriphCLKFreq+0x180>)
 800481a:	fb02 f303 	mul.w	r3, r2, r3
 800481e:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004820:	4b2f      	ldr	r3, [pc, #188]	; (80048e0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004828:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800482c:	d102      	bne.n	8004834 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
          frequency = pllclk;
 800482e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004830:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8004832:	e04a      	b.n	80048ca <HAL_RCCEx_GetPeriphCLKFreq+0x162>
          frequency = (pllclk * 2) / 3;
 8004834:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004836:	005b      	lsls	r3, r3, #1
 8004838:	4a2c      	ldr	r2, [pc, #176]	; (80048ec <HAL_RCCEx_GetPeriphCLKFreq+0x184>)
 800483a:	fba2 2303 	umull	r2, r3, r2, r3
 800483e:	085b      	lsrs	r3, r3, #1
 8004840:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8004842:	e042      	b.n	80048ca <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      temp_reg = RCC->BDCR;
 8004844:	4b26      	ldr	r3, [pc, #152]	; (80048e0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8004846:	6a1b      	ldr	r3, [r3, #32]
 8004848:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800484a:	69fb      	ldr	r3, [r7, #28]
 800484c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004850:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004854:	d108      	bne.n	8004868 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8004856:	69fb      	ldr	r3, [r7, #28]
 8004858:	f003 0302 	and.w	r3, r3, #2
 800485c:	2b00      	cmp	r3, #0
 800485e:	d003      	beq.n	8004868 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSE_VALUE;
 8004860:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004864:	62bb      	str	r3, [r7, #40]	; 0x28
 8004866:	e01f      	b.n	80048a8 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004868:	69fb      	ldr	r3, [r7, #28]
 800486a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800486e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004872:	d109      	bne.n	8004888 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 8004874:	4b1a      	ldr	r3, [pc, #104]	; (80048e0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8004876:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004878:	f003 0302 	and.w	r3, r3, #2
 800487c:	2b00      	cmp	r3, #0
 800487e:	d003      	beq.n	8004888 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
        frequency = LSI_VALUE;
 8004880:	f649 4340 	movw	r3, #40000	; 0x9c40
 8004884:	62bb      	str	r3, [r7, #40]	; 0x28
 8004886:	e00f      	b.n	80048a8 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004888:	69fb      	ldr	r3, [r7, #28]
 800488a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800488e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004892:	d11c      	bne.n	80048ce <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8004894:	4b12      	ldr	r3, [pc, #72]	; (80048e0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800489c:	2b00      	cmp	r3, #0
 800489e:	d016      	beq.n	80048ce <HAL_RCCEx_GetPeriphCLKFreq+0x166>
        frequency = HSE_VALUE / 128U;
 80048a0:	f24f 4324 	movw	r3, #62500	; 0xf424
 80048a4:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80048a6:	e012      	b.n	80048ce <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 80048a8:	e011      	b.n	80048ce <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80048aa:	f7ff fe75 	bl	8004598 <HAL_RCC_GetPCLK2Freq>
 80048ae:	4602      	mov	r2, r0
 80048b0:	4b0b      	ldr	r3, [pc, #44]	; (80048e0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80048b2:	685b      	ldr	r3, [r3, #4]
 80048b4:	0b9b      	lsrs	r3, r3, #14
 80048b6:	f003 0303 	and.w	r3, r3, #3
 80048ba:	3301      	adds	r3, #1
 80048bc:	005b      	lsls	r3, r3, #1
 80048be:	fbb2 f3f3 	udiv	r3, r2, r3
 80048c2:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80048c4:	e004      	b.n	80048d0 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 80048c6:	bf00      	nop
 80048c8:	e002      	b.n	80048d0 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 80048ca:	bf00      	nop
 80048cc:	e000      	b.n	80048d0 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 80048ce:	bf00      	nop
    }
  }
  return (frequency);
 80048d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 80048d2:	4618      	mov	r0, r3
 80048d4:	3734      	adds	r7, #52	; 0x34
 80048d6:	46bd      	mov	sp, r7
 80048d8:	bd90      	pop	{r4, r7, pc}
 80048da:	bf00      	nop
 80048dc:	08008b10 	.word	0x08008b10
 80048e0:	40021000 	.word	0x40021000
 80048e4:	007a1200 	.word	0x007a1200
 80048e8:	003d0900 	.word	0x003d0900
 80048ec:	aaaaaaab 	.word	0xaaaaaaab

080048f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b082      	sub	sp, #8
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d101      	bne.n	8004902 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80048fe:	2301      	movs	r3, #1
 8004900:	e041      	b.n	8004986 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004908:	b2db      	uxtb	r3, r3
 800490a:	2b00      	cmp	r3, #0
 800490c:	d106      	bne.n	800491c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2200      	movs	r2, #0
 8004912:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004916:	6878      	ldr	r0, [r7, #4]
 8004918:	f7fd ffb0 	bl	800287c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2202      	movs	r2, #2
 8004920:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681a      	ldr	r2, [r3, #0]
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	3304      	adds	r3, #4
 800492c:	4619      	mov	r1, r3
 800492e:	4610      	mov	r0, r2
 8004930:	f000 fbd0 	bl	80050d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2201      	movs	r2, #1
 8004938:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2201      	movs	r2, #1
 8004940:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2201      	movs	r2, #1
 8004948:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2201      	movs	r2, #1
 8004950:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2201      	movs	r2, #1
 8004958:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2201      	movs	r2, #1
 8004960:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2201      	movs	r2, #1
 8004968:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2201      	movs	r2, #1
 8004970:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2201      	movs	r2, #1
 8004978:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2201      	movs	r2, #1
 8004980:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004984:	2300      	movs	r3, #0
}
 8004986:	4618      	mov	r0, r3
 8004988:	3708      	adds	r7, #8
 800498a:	46bd      	mov	sp, r7
 800498c:	bd80      	pop	{r7, pc}
	...

08004990 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004990:	b480      	push	{r7}
 8004992:	b085      	sub	sp, #20
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800499e:	b2db      	uxtb	r3, r3
 80049a0:	2b01      	cmp	r3, #1
 80049a2:	d001      	beq.n	80049a8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80049a4:	2301      	movs	r3, #1
 80049a6:	e032      	b.n	8004a0e <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2202      	movs	r2, #2
 80049ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	4a18      	ldr	r2, [pc, #96]	; (8004a18 <HAL_TIM_Base_Start+0x88>)
 80049b6:	4293      	cmp	r3, r2
 80049b8:	d00e      	beq.n	80049d8 <HAL_TIM_Base_Start+0x48>
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049c2:	d009      	beq.n	80049d8 <HAL_TIM_Base_Start+0x48>
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	4a14      	ldr	r2, [pc, #80]	; (8004a1c <HAL_TIM_Base_Start+0x8c>)
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d004      	beq.n	80049d8 <HAL_TIM_Base_Start+0x48>
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	4a13      	ldr	r2, [pc, #76]	; (8004a20 <HAL_TIM_Base_Start+0x90>)
 80049d4:	4293      	cmp	r3, r2
 80049d6:	d111      	bne.n	80049fc <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	689b      	ldr	r3, [r3, #8]
 80049de:	f003 0307 	and.w	r3, r3, #7
 80049e2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	2b06      	cmp	r3, #6
 80049e8:	d010      	beq.n	8004a0c <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	681a      	ldr	r2, [r3, #0]
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f042 0201 	orr.w	r2, r2, #1
 80049f8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049fa:	e007      	b.n	8004a0c <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	681a      	ldr	r2, [r3, #0]
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f042 0201 	orr.w	r2, r2, #1
 8004a0a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004a0c:	2300      	movs	r3, #0
}
 8004a0e:	4618      	mov	r0, r3
 8004a10:	3714      	adds	r7, #20
 8004a12:	46bd      	mov	sp, r7
 8004a14:	bc80      	pop	{r7}
 8004a16:	4770      	bx	lr
 8004a18:	40012c00 	.word	0x40012c00
 8004a1c:	40000400 	.word	0x40000400
 8004a20:	40000800 	.word	0x40000800

08004a24 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004a24:	b480      	push	{r7}
 8004a26:	b085      	sub	sp, #20
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a32:	b2db      	uxtb	r3, r3
 8004a34:	2b01      	cmp	r3, #1
 8004a36:	d001      	beq.n	8004a3c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004a38:	2301      	movs	r3, #1
 8004a3a:	e03a      	b.n	8004ab2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2202      	movs	r2, #2
 8004a40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	68da      	ldr	r2, [r3, #12]
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f042 0201 	orr.w	r2, r2, #1
 8004a52:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	4a18      	ldr	r2, [pc, #96]	; (8004abc <HAL_TIM_Base_Start_IT+0x98>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d00e      	beq.n	8004a7c <HAL_TIM_Base_Start_IT+0x58>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a66:	d009      	beq.n	8004a7c <HAL_TIM_Base_Start_IT+0x58>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4a14      	ldr	r2, [pc, #80]	; (8004ac0 <HAL_TIM_Base_Start_IT+0x9c>)
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d004      	beq.n	8004a7c <HAL_TIM_Base_Start_IT+0x58>
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	4a13      	ldr	r2, [pc, #76]	; (8004ac4 <HAL_TIM_Base_Start_IT+0xa0>)
 8004a78:	4293      	cmp	r3, r2
 8004a7a:	d111      	bne.n	8004aa0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	689b      	ldr	r3, [r3, #8]
 8004a82:	f003 0307 	and.w	r3, r3, #7
 8004a86:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	2b06      	cmp	r3, #6
 8004a8c:	d010      	beq.n	8004ab0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	681a      	ldr	r2, [r3, #0]
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f042 0201 	orr.w	r2, r2, #1
 8004a9c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a9e:	e007      	b.n	8004ab0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	681a      	ldr	r2, [r3, #0]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f042 0201 	orr.w	r2, r2, #1
 8004aae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004ab0:	2300      	movs	r3, #0
}
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	3714      	adds	r7, #20
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	bc80      	pop	{r7}
 8004aba:	4770      	bx	lr
 8004abc:	40012c00 	.word	0x40012c00
 8004ac0:	40000400 	.word	0x40000400
 8004ac4:	40000800 	.word	0x40000800

08004ac8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b082      	sub	sp, #8
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d101      	bne.n	8004ada <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	e041      	b.n	8004b5e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ae0:	b2db      	uxtb	r3, r3
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d106      	bne.n	8004af4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2200      	movs	r2, #0
 8004aea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004aee:	6878      	ldr	r0, [r7, #4]
 8004af0:	f000 f839 	bl	8004b66 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2202      	movs	r2, #2
 8004af8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681a      	ldr	r2, [r3, #0]
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	3304      	adds	r3, #4
 8004b04:	4619      	mov	r1, r3
 8004b06:	4610      	mov	r0, r2
 8004b08:	f000 fae4 	bl	80050d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2201      	movs	r2, #1
 8004b10:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2201      	movs	r2, #1
 8004b18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2201      	movs	r2, #1
 8004b20:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2201      	movs	r2, #1
 8004b28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2201      	movs	r2, #1
 8004b30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2201      	movs	r2, #1
 8004b38:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2201      	movs	r2, #1
 8004b40:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2201      	movs	r2, #1
 8004b48:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2201      	movs	r2, #1
 8004b50:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2201      	movs	r2, #1
 8004b58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004b5c:	2300      	movs	r3, #0
}
 8004b5e:	4618      	mov	r0, r3
 8004b60:	3708      	adds	r7, #8
 8004b62:	46bd      	mov	sp, r7
 8004b64:	bd80      	pop	{r7, pc}

08004b66 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004b66:	b480      	push	{r7}
 8004b68:	b083      	sub	sp, #12
 8004b6a:	af00      	add	r7, sp, #0
 8004b6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004b6e:	bf00      	nop
 8004b70:	370c      	adds	r7, #12
 8004b72:	46bd      	mov	sp, r7
 8004b74:	bc80      	pop	{r7}
 8004b76:	4770      	bx	lr

08004b78 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b082      	sub	sp, #8
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	691b      	ldr	r3, [r3, #16]
 8004b86:	f003 0302 	and.w	r3, r3, #2
 8004b8a:	2b02      	cmp	r3, #2
 8004b8c:	d122      	bne.n	8004bd4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	68db      	ldr	r3, [r3, #12]
 8004b94:	f003 0302 	and.w	r3, r3, #2
 8004b98:	2b02      	cmp	r3, #2
 8004b9a:	d11b      	bne.n	8004bd4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f06f 0202 	mvn.w	r2, #2
 8004ba4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	2201      	movs	r2, #1
 8004baa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	699b      	ldr	r3, [r3, #24]
 8004bb2:	f003 0303 	and.w	r3, r3, #3
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d003      	beq.n	8004bc2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004bba:	6878      	ldr	r0, [r7, #4]
 8004bbc:	f000 fa6f 	bl	800509e <HAL_TIM_IC_CaptureCallback>
 8004bc0:	e005      	b.n	8004bce <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bc2:	6878      	ldr	r0, [r7, #4]
 8004bc4:	f000 fa62 	bl	800508c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bc8:	6878      	ldr	r0, [r7, #4]
 8004bca:	f000 fa71 	bl	80050b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	691b      	ldr	r3, [r3, #16]
 8004bda:	f003 0304 	and.w	r3, r3, #4
 8004bde:	2b04      	cmp	r3, #4
 8004be0:	d122      	bne.n	8004c28 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	68db      	ldr	r3, [r3, #12]
 8004be8:	f003 0304 	and.w	r3, r3, #4
 8004bec:	2b04      	cmp	r3, #4
 8004bee:	d11b      	bne.n	8004c28 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f06f 0204 	mvn.w	r2, #4
 8004bf8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2202      	movs	r2, #2
 8004bfe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	699b      	ldr	r3, [r3, #24]
 8004c06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d003      	beq.n	8004c16 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c0e:	6878      	ldr	r0, [r7, #4]
 8004c10:	f000 fa45 	bl	800509e <HAL_TIM_IC_CaptureCallback>
 8004c14:	e005      	b.n	8004c22 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c16:	6878      	ldr	r0, [r7, #4]
 8004c18:	f000 fa38 	bl	800508c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c1c:	6878      	ldr	r0, [r7, #4]
 8004c1e:	f000 fa47 	bl	80050b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	2200      	movs	r2, #0
 8004c26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	691b      	ldr	r3, [r3, #16]
 8004c2e:	f003 0308 	and.w	r3, r3, #8
 8004c32:	2b08      	cmp	r3, #8
 8004c34:	d122      	bne.n	8004c7c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	68db      	ldr	r3, [r3, #12]
 8004c3c:	f003 0308 	and.w	r3, r3, #8
 8004c40:	2b08      	cmp	r3, #8
 8004c42:	d11b      	bne.n	8004c7c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f06f 0208 	mvn.w	r2, #8
 8004c4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2204      	movs	r2, #4
 8004c52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	69db      	ldr	r3, [r3, #28]
 8004c5a:	f003 0303 	and.w	r3, r3, #3
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d003      	beq.n	8004c6a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c62:	6878      	ldr	r0, [r7, #4]
 8004c64:	f000 fa1b 	bl	800509e <HAL_TIM_IC_CaptureCallback>
 8004c68:	e005      	b.n	8004c76 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c6a:	6878      	ldr	r0, [r7, #4]
 8004c6c:	f000 fa0e 	bl	800508c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c70:	6878      	ldr	r0, [r7, #4]
 8004c72:	f000 fa1d 	bl	80050b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2200      	movs	r2, #0
 8004c7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	691b      	ldr	r3, [r3, #16]
 8004c82:	f003 0310 	and.w	r3, r3, #16
 8004c86:	2b10      	cmp	r3, #16
 8004c88:	d122      	bne.n	8004cd0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	68db      	ldr	r3, [r3, #12]
 8004c90:	f003 0310 	and.w	r3, r3, #16
 8004c94:	2b10      	cmp	r3, #16
 8004c96:	d11b      	bne.n	8004cd0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f06f 0210 	mvn.w	r2, #16
 8004ca0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2208      	movs	r2, #8
 8004ca6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	69db      	ldr	r3, [r3, #28]
 8004cae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d003      	beq.n	8004cbe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cb6:	6878      	ldr	r0, [r7, #4]
 8004cb8:	f000 f9f1 	bl	800509e <HAL_TIM_IC_CaptureCallback>
 8004cbc:	e005      	b.n	8004cca <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cbe:	6878      	ldr	r0, [r7, #4]
 8004cc0:	f000 f9e4 	bl	800508c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cc4:	6878      	ldr	r0, [r7, #4]
 8004cc6:	f000 f9f3 	bl	80050b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	2200      	movs	r2, #0
 8004cce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	691b      	ldr	r3, [r3, #16]
 8004cd6:	f003 0301 	and.w	r3, r3, #1
 8004cda:	2b01      	cmp	r3, #1
 8004cdc:	d10e      	bne.n	8004cfc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	68db      	ldr	r3, [r3, #12]
 8004ce4:	f003 0301 	and.w	r3, r3, #1
 8004ce8:	2b01      	cmp	r3, #1
 8004cea:	d107      	bne.n	8004cfc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f06f 0201 	mvn.w	r2, #1
 8004cf4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004cf6:	6878      	ldr	r0, [r7, #4]
 8004cf8:	f7fd fc12 	bl	8002520 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	691b      	ldr	r3, [r3, #16]
 8004d02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d06:	2b80      	cmp	r3, #128	; 0x80
 8004d08:	d10e      	bne.n	8004d28 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	68db      	ldr	r3, [r3, #12]
 8004d10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d14:	2b80      	cmp	r3, #128	; 0x80
 8004d16:	d107      	bne.n	8004d28 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004d20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004d22:	6878      	ldr	r0, [r7, #4]
 8004d24:	f000 fdac 	bl	8005880 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	691b      	ldr	r3, [r3, #16]
 8004d2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d32:	2b40      	cmp	r3, #64	; 0x40
 8004d34:	d10e      	bne.n	8004d54 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	68db      	ldr	r3, [r3, #12]
 8004d3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d40:	2b40      	cmp	r3, #64	; 0x40
 8004d42:	d107      	bne.n	8004d54 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004d4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004d4e:	6878      	ldr	r0, [r7, #4]
 8004d50:	f000 f9b7 	bl	80050c2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	691b      	ldr	r3, [r3, #16]
 8004d5a:	f003 0320 	and.w	r3, r3, #32
 8004d5e:	2b20      	cmp	r3, #32
 8004d60:	d10e      	bne.n	8004d80 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	68db      	ldr	r3, [r3, #12]
 8004d68:	f003 0320 	and.w	r3, r3, #32
 8004d6c:	2b20      	cmp	r3, #32
 8004d6e:	d107      	bne.n	8004d80 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f06f 0220 	mvn.w	r2, #32
 8004d78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004d7a:	6878      	ldr	r0, [r7, #4]
 8004d7c:	f000 fd77 	bl	800586e <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004d80:	bf00      	nop
 8004d82:	3708      	adds	r7, #8
 8004d84:	46bd      	mov	sp, r7
 8004d86:	bd80      	pop	{r7, pc}

08004d88 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b084      	sub	sp, #16
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	60f8      	str	r0, [r7, #12]
 8004d90:	60b9      	str	r1, [r7, #8]
 8004d92:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d9a:	2b01      	cmp	r3, #1
 8004d9c:	d101      	bne.n	8004da2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004d9e:	2302      	movs	r3, #2
 8004da0:	e0ac      	b.n	8004efc <HAL_TIM_PWM_ConfigChannel+0x174>
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	2201      	movs	r2, #1
 8004da6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2b0c      	cmp	r3, #12
 8004dae:	f200 809f 	bhi.w	8004ef0 <HAL_TIM_PWM_ConfigChannel+0x168>
 8004db2:	a201      	add	r2, pc, #4	; (adr r2, 8004db8 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8004db4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004db8:	08004ded 	.word	0x08004ded
 8004dbc:	08004ef1 	.word	0x08004ef1
 8004dc0:	08004ef1 	.word	0x08004ef1
 8004dc4:	08004ef1 	.word	0x08004ef1
 8004dc8:	08004e2d 	.word	0x08004e2d
 8004dcc:	08004ef1 	.word	0x08004ef1
 8004dd0:	08004ef1 	.word	0x08004ef1
 8004dd4:	08004ef1 	.word	0x08004ef1
 8004dd8:	08004e6f 	.word	0x08004e6f
 8004ddc:	08004ef1 	.word	0x08004ef1
 8004de0:	08004ef1 	.word	0x08004ef1
 8004de4:	08004ef1 	.word	0x08004ef1
 8004de8:	08004eaf 	.word	0x08004eaf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	68b9      	ldr	r1, [r7, #8]
 8004df2:	4618      	mov	r0, r3
 8004df4:	f000 f9d0 	bl	8005198 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	699a      	ldr	r2, [r3, #24]
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f042 0208 	orr.w	r2, r2, #8
 8004e06:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	699a      	ldr	r2, [r3, #24]
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f022 0204 	bic.w	r2, r2, #4
 8004e16:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	6999      	ldr	r1, [r3, #24]
 8004e1e:	68bb      	ldr	r3, [r7, #8]
 8004e20:	691a      	ldr	r2, [r3, #16]
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	430a      	orrs	r2, r1
 8004e28:	619a      	str	r2, [r3, #24]
      break;
 8004e2a:	e062      	b.n	8004ef2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	68b9      	ldr	r1, [r7, #8]
 8004e32:	4618      	mov	r0, r3
 8004e34:	f000 fa16 	bl	8005264 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	699a      	ldr	r2, [r3, #24]
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e46:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	699a      	ldr	r2, [r3, #24]
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e56:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	6999      	ldr	r1, [r3, #24]
 8004e5e:	68bb      	ldr	r3, [r7, #8]
 8004e60:	691b      	ldr	r3, [r3, #16]
 8004e62:	021a      	lsls	r2, r3, #8
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	430a      	orrs	r2, r1
 8004e6a:	619a      	str	r2, [r3, #24]
      break;
 8004e6c:	e041      	b.n	8004ef2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	68b9      	ldr	r1, [r7, #8]
 8004e74:	4618      	mov	r0, r3
 8004e76:	f000 fa5f 	bl	8005338 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	69da      	ldr	r2, [r3, #28]
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f042 0208 	orr.w	r2, r2, #8
 8004e88:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	69da      	ldr	r2, [r3, #28]
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f022 0204 	bic.w	r2, r2, #4
 8004e98:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	69d9      	ldr	r1, [r3, #28]
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	691a      	ldr	r2, [r3, #16]
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	430a      	orrs	r2, r1
 8004eaa:	61da      	str	r2, [r3, #28]
      break;
 8004eac:	e021      	b.n	8004ef2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	68b9      	ldr	r1, [r7, #8]
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	f000 faa9 	bl	800540c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	69da      	ldr	r2, [r3, #28]
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004ec8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	69da      	ldr	r2, [r3, #28]
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ed8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	69d9      	ldr	r1, [r3, #28]
 8004ee0:	68bb      	ldr	r3, [r7, #8]
 8004ee2:	691b      	ldr	r3, [r3, #16]
 8004ee4:	021a      	lsls	r2, r3, #8
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	430a      	orrs	r2, r1
 8004eec:	61da      	str	r2, [r3, #28]
      break;
 8004eee:	e000      	b.n	8004ef2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8004ef0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004efa:	2300      	movs	r3, #0
}
 8004efc:	4618      	mov	r0, r3
 8004efe:	3710      	adds	r7, #16
 8004f00:	46bd      	mov	sp, r7
 8004f02:	bd80      	pop	{r7, pc}

08004f04 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b084      	sub	sp, #16
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
 8004f0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f14:	2b01      	cmp	r3, #1
 8004f16:	d101      	bne.n	8004f1c <HAL_TIM_ConfigClockSource+0x18>
 8004f18:	2302      	movs	r3, #2
 8004f1a:	e0b3      	b.n	8005084 <HAL_TIM_ConfigClockSource+0x180>
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2201      	movs	r2, #1
 8004f20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2202      	movs	r2, #2
 8004f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	689b      	ldr	r3, [r3, #8]
 8004f32:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004f3a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004f42:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	68fa      	ldr	r2, [r7, #12]
 8004f4a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f54:	d03e      	beq.n	8004fd4 <HAL_TIM_ConfigClockSource+0xd0>
 8004f56:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f5a:	f200 8087 	bhi.w	800506c <HAL_TIM_ConfigClockSource+0x168>
 8004f5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f62:	f000 8085 	beq.w	8005070 <HAL_TIM_ConfigClockSource+0x16c>
 8004f66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f6a:	d87f      	bhi.n	800506c <HAL_TIM_ConfigClockSource+0x168>
 8004f6c:	2b70      	cmp	r3, #112	; 0x70
 8004f6e:	d01a      	beq.n	8004fa6 <HAL_TIM_ConfigClockSource+0xa2>
 8004f70:	2b70      	cmp	r3, #112	; 0x70
 8004f72:	d87b      	bhi.n	800506c <HAL_TIM_ConfigClockSource+0x168>
 8004f74:	2b60      	cmp	r3, #96	; 0x60
 8004f76:	d050      	beq.n	800501a <HAL_TIM_ConfigClockSource+0x116>
 8004f78:	2b60      	cmp	r3, #96	; 0x60
 8004f7a:	d877      	bhi.n	800506c <HAL_TIM_ConfigClockSource+0x168>
 8004f7c:	2b50      	cmp	r3, #80	; 0x50
 8004f7e:	d03c      	beq.n	8004ffa <HAL_TIM_ConfigClockSource+0xf6>
 8004f80:	2b50      	cmp	r3, #80	; 0x50
 8004f82:	d873      	bhi.n	800506c <HAL_TIM_ConfigClockSource+0x168>
 8004f84:	2b40      	cmp	r3, #64	; 0x40
 8004f86:	d058      	beq.n	800503a <HAL_TIM_ConfigClockSource+0x136>
 8004f88:	2b40      	cmp	r3, #64	; 0x40
 8004f8a:	d86f      	bhi.n	800506c <HAL_TIM_ConfigClockSource+0x168>
 8004f8c:	2b30      	cmp	r3, #48	; 0x30
 8004f8e:	d064      	beq.n	800505a <HAL_TIM_ConfigClockSource+0x156>
 8004f90:	2b30      	cmp	r3, #48	; 0x30
 8004f92:	d86b      	bhi.n	800506c <HAL_TIM_ConfigClockSource+0x168>
 8004f94:	2b20      	cmp	r3, #32
 8004f96:	d060      	beq.n	800505a <HAL_TIM_ConfigClockSource+0x156>
 8004f98:	2b20      	cmp	r3, #32
 8004f9a:	d867      	bhi.n	800506c <HAL_TIM_ConfigClockSource+0x168>
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d05c      	beq.n	800505a <HAL_TIM_ConfigClockSource+0x156>
 8004fa0:	2b10      	cmp	r3, #16
 8004fa2:	d05a      	beq.n	800505a <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004fa4:	e062      	b.n	800506c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6818      	ldr	r0, [r3, #0]
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	6899      	ldr	r1, [r3, #8]
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	685a      	ldr	r2, [r3, #4]
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	68db      	ldr	r3, [r3, #12]
 8004fb6:	f000 faee 	bl	8005596 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	689b      	ldr	r3, [r3, #8]
 8004fc0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004fc8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	68fa      	ldr	r2, [r7, #12]
 8004fd0:	609a      	str	r2, [r3, #8]
      break;
 8004fd2:	e04e      	b.n	8005072 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6818      	ldr	r0, [r3, #0]
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	6899      	ldr	r1, [r3, #8]
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	685a      	ldr	r2, [r3, #4]
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	68db      	ldr	r3, [r3, #12]
 8004fe4:	f000 fad7 	bl	8005596 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	689a      	ldr	r2, [r3, #8]
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004ff6:	609a      	str	r2, [r3, #8]
      break;
 8004ff8:	e03b      	b.n	8005072 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6818      	ldr	r0, [r3, #0]
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	6859      	ldr	r1, [r3, #4]
 8005002:	683b      	ldr	r3, [r7, #0]
 8005004:	68db      	ldr	r3, [r3, #12]
 8005006:	461a      	mov	r2, r3
 8005008:	f000 fa4e 	bl	80054a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	2150      	movs	r1, #80	; 0x50
 8005012:	4618      	mov	r0, r3
 8005014:	f000 faa5 	bl	8005562 <TIM_ITRx_SetConfig>
      break;
 8005018:	e02b      	b.n	8005072 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6818      	ldr	r0, [r3, #0]
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	6859      	ldr	r1, [r3, #4]
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	68db      	ldr	r3, [r3, #12]
 8005026:	461a      	mov	r2, r3
 8005028:	f000 fa6c 	bl	8005504 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	2160      	movs	r1, #96	; 0x60
 8005032:	4618      	mov	r0, r3
 8005034:	f000 fa95 	bl	8005562 <TIM_ITRx_SetConfig>
      break;
 8005038:	e01b      	b.n	8005072 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6818      	ldr	r0, [r3, #0]
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	6859      	ldr	r1, [r3, #4]
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	68db      	ldr	r3, [r3, #12]
 8005046:	461a      	mov	r2, r3
 8005048:	f000 fa2e 	bl	80054a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	2140      	movs	r1, #64	; 0x40
 8005052:	4618      	mov	r0, r3
 8005054:	f000 fa85 	bl	8005562 <TIM_ITRx_SetConfig>
      break;
 8005058:	e00b      	b.n	8005072 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681a      	ldr	r2, [r3, #0]
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	4619      	mov	r1, r3
 8005064:	4610      	mov	r0, r2
 8005066:	f000 fa7c 	bl	8005562 <TIM_ITRx_SetConfig>
        break;
 800506a:	e002      	b.n	8005072 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800506c:	bf00      	nop
 800506e:	e000      	b.n	8005072 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005070:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2201      	movs	r2, #1
 8005076:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	2200      	movs	r2, #0
 800507e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005082:	2300      	movs	r3, #0
}
 8005084:	4618      	mov	r0, r3
 8005086:	3710      	adds	r7, #16
 8005088:	46bd      	mov	sp, r7
 800508a:	bd80      	pop	{r7, pc}

0800508c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800508c:	b480      	push	{r7}
 800508e:	b083      	sub	sp, #12
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005094:	bf00      	nop
 8005096:	370c      	adds	r7, #12
 8005098:	46bd      	mov	sp, r7
 800509a:	bc80      	pop	{r7}
 800509c:	4770      	bx	lr

0800509e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800509e:	b480      	push	{r7}
 80050a0:	b083      	sub	sp, #12
 80050a2:	af00      	add	r7, sp, #0
 80050a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80050a6:	bf00      	nop
 80050a8:	370c      	adds	r7, #12
 80050aa:	46bd      	mov	sp, r7
 80050ac:	bc80      	pop	{r7}
 80050ae:	4770      	bx	lr

080050b0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80050b0:	b480      	push	{r7}
 80050b2:	b083      	sub	sp, #12
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80050b8:	bf00      	nop
 80050ba:	370c      	adds	r7, #12
 80050bc:	46bd      	mov	sp, r7
 80050be:	bc80      	pop	{r7}
 80050c0:	4770      	bx	lr

080050c2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80050c2:	b480      	push	{r7}
 80050c4:	b083      	sub	sp, #12
 80050c6:	af00      	add	r7, sp, #0
 80050c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80050ca:	bf00      	nop
 80050cc:	370c      	adds	r7, #12
 80050ce:	46bd      	mov	sp, r7
 80050d0:	bc80      	pop	{r7}
 80050d2:	4770      	bx	lr

080050d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80050d4:	b480      	push	{r7}
 80050d6:	b085      	sub	sp, #20
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
 80050dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	4a29      	ldr	r2, [pc, #164]	; (800518c <TIM_Base_SetConfig+0xb8>)
 80050e8:	4293      	cmp	r3, r2
 80050ea:	d00b      	beq.n	8005104 <TIM_Base_SetConfig+0x30>
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050f2:	d007      	beq.n	8005104 <TIM_Base_SetConfig+0x30>
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	4a26      	ldr	r2, [pc, #152]	; (8005190 <TIM_Base_SetConfig+0xbc>)
 80050f8:	4293      	cmp	r3, r2
 80050fa:	d003      	beq.n	8005104 <TIM_Base_SetConfig+0x30>
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	4a25      	ldr	r2, [pc, #148]	; (8005194 <TIM_Base_SetConfig+0xc0>)
 8005100:	4293      	cmp	r3, r2
 8005102:	d108      	bne.n	8005116 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800510a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	685b      	ldr	r3, [r3, #4]
 8005110:	68fa      	ldr	r2, [r7, #12]
 8005112:	4313      	orrs	r3, r2
 8005114:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	4a1c      	ldr	r2, [pc, #112]	; (800518c <TIM_Base_SetConfig+0xb8>)
 800511a:	4293      	cmp	r3, r2
 800511c:	d00b      	beq.n	8005136 <TIM_Base_SetConfig+0x62>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005124:	d007      	beq.n	8005136 <TIM_Base_SetConfig+0x62>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	4a19      	ldr	r2, [pc, #100]	; (8005190 <TIM_Base_SetConfig+0xbc>)
 800512a:	4293      	cmp	r3, r2
 800512c:	d003      	beq.n	8005136 <TIM_Base_SetConfig+0x62>
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	4a18      	ldr	r2, [pc, #96]	; (8005194 <TIM_Base_SetConfig+0xc0>)
 8005132:	4293      	cmp	r3, r2
 8005134:	d108      	bne.n	8005148 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800513c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	68db      	ldr	r3, [r3, #12]
 8005142:	68fa      	ldr	r2, [r7, #12]
 8005144:	4313      	orrs	r3, r2
 8005146:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	695b      	ldr	r3, [r3, #20]
 8005152:	4313      	orrs	r3, r2
 8005154:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	68fa      	ldr	r2, [r7, #12]
 800515a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	689a      	ldr	r2, [r3, #8]
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	681a      	ldr	r2, [r3, #0]
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	4a07      	ldr	r2, [pc, #28]	; (800518c <TIM_Base_SetConfig+0xb8>)
 8005170:	4293      	cmp	r3, r2
 8005172:	d103      	bne.n	800517c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	691a      	ldr	r2, [r3, #16]
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2201      	movs	r2, #1
 8005180:	615a      	str	r2, [r3, #20]
}
 8005182:	bf00      	nop
 8005184:	3714      	adds	r7, #20
 8005186:	46bd      	mov	sp, r7
 8005188:	bc80      	pop	{r7}
 800518a:	4770      	bx	lr
 800518c:	40012c00 	.word	0x40012c00
 8005190:	40000400 	.word	0x40000400
 8005194:	40000800 	.word	0x40000800

08005198 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005198:	b480      	push	{r7}
 800519a:	b087      	sub	sp, #28
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
 80051a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6a1b      	ldr	r3, [r3, #32]
 80051a6:	f023 0201 	bic.w	r2, r3, #1
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6a1b      	ldr	r3, [r3, #32]
 80051b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	685b      	ldr	r3, [r3, #4]
 80051b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	699b      	ldr	r3, [r3, #24]
 80051be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	f023 0303 	bic.w	r3, r3, #3
 80051ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	68fa      	ldr	r2, [r7, #12]
 80051d6:	4313      	orrs	r3, r2
 80051d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80051da:	697b      	ldr	r3, [r7, #20]
 80051dc:	f023 0302 	bic.w	r3, r3, #2
 80051e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	689b      	ldr	r3, [r3, #8]
 80051e6:	697a      	ldr	r2, [r7, #20]
 80051e8:	4313      	orrs	r3, r2
 80051ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	4a1c      	ldr	r2, [pc, #112]	; (8005260 <TIM_OC1_SetConfig+0xc8>)
 80051f0:	4293      	cmp	r3, r2
 80051f2:	d10c      	bne.n	800520e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80051f4:	697b      	ldr	r3, [r7, #20]
 80051f6:	f023 0308 	bic.w	r3, r3, #8
 80051fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	68db      	ldr	r3, [r3, #12]
 8005200:	697a      	ldr	r2, [r7, #20]
 8005202:	4313      	orrs	r3, r2
 8005204:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005206:	697b      	ldr	r3, [r7, #20]
 8005208:	f023 0304 	bic.w	r3, r3, #4
 800520c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	4a13      	ldr	r2, [pc, #76]	; (8005260 <TIM_OC1_SetConfig+0xc8>)
 8005212:	4293      	cmp	r3, r2
 8005214:	d111      	bne.n	800523a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005216:	693b      	ldr	r3, [r7, #16]
 8005218:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800521c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800521e:	693b      	ldr	r3, [r7, #16]
 8005220:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005224:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	695b      	ldr	r3, [r3, #20]
 800522a:	693a      	ldr	r2, [r7, #16]
 800522c:	4313      	orrs	r3, r2
 800522e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005230:	683b      	ldr	r3, [r7, #0]
 8005232:	699b      	ldr	r3, [r3, #24]
 8005234:	693a      	ldr	r2, [r7, #16]
 8005236:	4313      	orrs	r3, r2
 8005238:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	693a      	ldr	r2, [r7, #16]
 800523e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	68fa      	ldr	r2, [r7, #12]
 8005244:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	685a      	ldr	r2, [r3, #4]
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	697a      	ldr	r2, [r7, #20]
 8005252:	621a      	str	r2, [r3, #32]
}
 8005254:	bf00      	nop
 8005256:	371c      	adds	r7, #28
 8005258:	46bd      	mov	sp, r7
 800525a:	bc80      	pop	{r7}
 800525c:	4770      	bx	lr
 800525e:	bf00      	nop
 8005260:	40012c00 	.word	0x40012c00

08005264 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005264:	b480      	push	{r7}
 8005266:	b087      	sub	sp, #28
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
 800526c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6a1b      	ldr	r3, [r3, #32]
 8005272:	f023 0210 	bic.w	r2, r3, #16
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6a1b      	ldr	r3, [r3, #32]
 800527e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	685b      	ldr	r3, [r3, #4]
 8005284:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	699b      	ldr	r3, [r3, #24]
 800528a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005292:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800529a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	021b      	lsls	r3, r3, #8
 80052a2:	68fa      	ldr	r2, [r7, #12]
 80052a4:	4313      	orrs	r3, r2
 80052a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80052a8:	697b      	ldr	r3, [r7, #20]
 80052aa:	f023 0320 	bic.w	r3, r3, #32
 80052ae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	689b      	ldr	r3, [r3, #8]
 80052b4:	011b      	lsls	r3, r3, #4
 80052b6:	697a      	ldr	r2, [r7, #20]
 80052b8:	4313      	orrs	r3, r2
 80052ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	4a1d      	ldr	r2, [pc, #116]	; (8005334 <TIM_OC2_SetConfig+0xd0>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d10d      	bne.n	80052e0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80052c4:	697b      	ldr	r3, [r7, #20]
 80052c6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80052ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	68db      	ldr	r3, [r3, #12]
 80052d0:	011b      	lsls	r3, r3, #4
 80052d2:	697a      	ldr	r2, [r7, #20]
 80052d4:	4313      	orrs	r3, r2
 80052d6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80052d8:	697b      	ldr	r3, [r7, #20]
 80052da:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80052de:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	4a14      	ldr	r2, [pc, #80]	; (8005334 <TIM_OC2_SetConfig+0xd0>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d113      	bne.n	8005310 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80052e8:	693b      	ldr	r3, [r7, #16]
 80052ea:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80052ee:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80052f0:	693b      	ldr	r3, [r7, #16]
 80052f2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80052f6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80052f8:	683b      	ldr	r3, [r7, #0]
 80052fa:	695b      	ldr	r3, [r3, #20]
 80052fc:	009b      	lsls	r3, r3, #2
 80052fe:	693a      	ldr	r2, [r7, #16]
 8005300:	4313      	orrs	r3, r2
 8005302:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005304:	683b      	ldr	r3, [r7, #0]
 8005306:	699b      	ldr	r3, [r3, #24]
 8005308:	009b      	lsls	r3, r3, #2
 800530a:	693a      	ldr	r2, [r7, #16]
 800530c:	4313      	orrs	r3, r2
 800530e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	693a      	ldr	r2, [r7, #16]
 8005314:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	68fa      	ldr	r2, [r7, #12]
 800531a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	685a      	ldr	r2, [r3, #4]
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	697a      	ldr	r2, [r7, #20]
 8005328:	621a      	str	r2, [r3, #32]
}
 800532a:	bf00      	nop
 800532c:	371c      	adds	r7, #28
 800532e:	46bd      	mov	sp, r7
 8005330:	bc80      	pop	{r7}
 8005332:	4770      	bx	lr
 8005334:	40012c00 	.word	0x40012c00

08005338 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005338:	b480      	push	{r7}
 800533a:	b087      	sub	sp, #28
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
 8005340:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6a1b      	ldr	r3, [r3, #32]
 8005346:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6a1b      	ldr	r3, [r3, #32]
 8005352:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	685b      	ldr	r3, [r3, #4]
 8005358:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	69db      	ldr	r3, [r3, #28]
 800535e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005366:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	f023 0303 	bic.w	r3, r3, #3
 800536e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	68fa      	ldr	r2, [r7, #12]
 8005376:	4313      	orrs	r3, r2
 8005378:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800537a:	697b      	ldr	r3, [r7, #20]
 800537c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005380:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005382:	683b      	ldr	r3, [r7, #0]
 8005384:	689b      	ldr	r3, [r3, #8]
 8005386:	021b      	lsls	r3, r3, #8
 8005388:	697a      	ldr	r2, [r7, #20]
 800538a:	4313      	orrs	r3, r2
 800538c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	4a1d      	ldr	r2, [pc, #116]	; (8005408 <TIM_OC3_SetConfig+0xd0>)
 8005392:	4293      	cmp	r3, r2
 8005394:	d10d      	bne.n	80053b2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005396:	697b      	ldr	r3, [r7, #20]
 8005398:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800539c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	68db      	ldr	r3, [r3, #12]
 80053a2:	021b      	lsls	r3, r3, #8
 80053a4:	697a      	ldr	r2, [r7, #20]
 80053a6:	4313      	orrs	r3, r2
 80053a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80053aa:	697b      	ldr	r3, [r7, #20]
 80053ac:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80053b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	4a14      	ldr	r2, [pc, #80]	; (8005408 <TIM_OC3_SetConfig+0xd0>)
 80053b6:	4293      	cmp	r3, r2
 80053b8:	d113      	bne.n	80053e2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80053ba:	693b      	ldr	r3, [r7, #16]
 80053bc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80053c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80053c2:	693b      	ldr	r3, [r7, #16]
 80053c4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80053c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	695b      	ldr	r3, [r3, #20]
 80053ce:	011b      	lsls	r3, r3, #4
 80053d0:	693a      	ldr	r2, [r7, #16]
 80053d2:	4313      	orrs	r3, r2
 80053d4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	699b      	ldr	r3, [r3, #24]
 80053da:	011b      	lsls	r3, r3, #4
 80053dc:	693a      	ldr	r2, [r7, #16]
 80053de:	4313      	orrs	r3, r2
 80053e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	693a      	ldr	r2, [r7, #16]
 80053e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	68fa      	ldr	r2, [r7, #12]
 80053ec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80053ee:	683b      	ldr	r3, [r7, #0]
 80053f0:	685a      	ldr	r2, [r3, #4]
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	697a      	ldr	r2, [r7, #20]
 80053fa:	621a      	str	r2, [r3, #32]
}
 80053fc:	bf00      	nop
 80053fe:	371c      	adds	r7, #28
 8005400:	46bd      	mov	sp, r7
 8005402:	bc80      	pop	{r7}
 8005404:	4770      	bx	lr
 8005406:	bf00      	nop
 8005408:	40012c00 	.word	0x40012c00

0800540c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800540c:	b480      	push	{r7}
 800540e:	b087      	sub	sp, #28
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
 8005414:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6a1b      	ldr	r3, [r3, #32]
 800541a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6a1b      	ldr	r3, [r3, #32]
 8005426:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	685b      	ldr	r3, [r3, #4]
 800542c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	69db      	ldr	r3, [r3, #28]
 8005432:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800543a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005442:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	021b      	lsls	r3, r3, #8
 800544a:	68fa      	ldr	r2, [r7, #12]
 800544c:	4313      	orrs	r3, r2
 800544e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005450:	693b      	ldr	r3, [r7, #16]
 8005452:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005456:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005458:	683b      	ldr	r3, [r7, #0]
 800545a:	689b      	ldr	r3, [r3, #8]
 800545c:	031b      	lsls	r3, r3, #12
 800545e:	693a      	ldr	r2, [r7, #16]
 8005460:	4313      	orrs	r3, r2
 8005462:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	4a0f      	ldr	r2, [pc, #60]	; (80054a4 <TIM_OC4_SetConfig+0x98>)
 8005468:	4293      	cmp	r3, r2
 800546a:	d109      	bne.n	8005480 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800546c:	697b      	ldr	r3, [r7, #20]
 800546e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005472:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005474:	683b      	ldr	r3, [r7, #0]
 8005476:	695b      	ldr	r3, [r3, #20]
 8005478:	019b      	lsls	r3, r3, #6
 800547a:	697a      	ldr	r2, [r7, #20]
 800547c:	4313      	orrs	r3, r2
 800547e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	697a      	ldr	r2, [r7, #20]
 8005484:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	68fa      	ldr	r2, [r7, #12]
 800548a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	685a      	ldr	r2, [r3, #4]
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	693a      	ldr	r2, [r7, #16]
 8005498:	621a      	str	r2, [r3, #32]
}
 800549a:	bf00      	nop
 800549c:	371c      	adds	r7, #28
 800549e:	46bd      	mov	sp, r7
 80054a0:	bc80      	pop	{r7}
 80054a2:	4770      	bx	lr
 80054a4:	40012c00 	.word	0x40012c00

080054a8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80054a8:	b480      	push	{r7}
 80054aa:	b087      	sub	sp, #28
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	60f8      	str	r0, [r7, #12]
 80054b0:	60b9      	str	r1, [r7, #8]
 80054b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	6a1b      	ldr	r3, [r3, #32]
 80054b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	6a1b      	ldr	r3, [r3, #32]
 80054be:	f023 0201 	bic.w	r2, r3, #1
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	699b      	ldr	r3, [r3, #24]
 80054ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80054cc:	693b      	ldr	r3, [r7, #16]
 80054ce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80054d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	011b      	lsls	r3, r3, #4
 80054d8:	693a      	ldr	r2, [r7, #16]
 80054da:	4313      	orrs	r3, r2
 80054dc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80054de:	697b      	ldr	r3, [r7, #20]
 80054e0:	f023 030a 	bic.w	r3, r3, #10
 80054e4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80054e6:	697a      	ldr	r2, [r7, #20]
 80054e8:	68bb      	ldr	r3, [r7, #8]
 80054ea:	4313      	orrs	r3, r2
 80054ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	693a      	ldr	r2, [r7, #16]
 80054f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	697a      	ldr	r2, [r7, #20]
 80054f8:	621a      	str	r2, [r3, #32]
}
 80054fa:	bf00      	nop
 80054fc:	371c      	adds	r7, #28
 80054fe:	46bd      	mov	sp, r7
 8005500:	bc80      	pop	{r7}
 8005502:	4770      	bx	lr

08005504 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005504:	b480      	push	{r7}
 8005506:	b087      	sub	sp, #28
 8005508:	af00      	add	r7, sp, #0
 800550a:	60f8      	str	r0, [r7, #12]
 800550c:	60b9      	str	r1, [r7, #8]
 800550e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	6a1b      	ldr	r3, [r3, #32]
 8005514:	f023 0210 	bic.w	r2, r3, #16
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	699b      	ldr	r3, [r3, #24]
 8005520:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	6a1b      	ldr	r3, [r3, #32]
 8005526:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005528:	697b      	ldr	r3, [r7, #20]
 800552a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800552e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	031b      	lsls	r3, r3, #12
 8005534:	697a      	ldr	r2, [r7, #20]
 8005536:	4313      	orrs	r3, r2
 8005538:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800553a:	693b      	ldr	r3, [r7, #16]
 800553c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005540:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005542:	68bb      	ldr	r3, [r7, #8]
 8005544:	011b      	lsls	r3, r3, #4
 8005546:	693a      	ldr	r2, [r7, #16]
 8005548:	4313      	orrs	r3, r2
 800554a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	697a      	ldr	r2, [r7, #20]
 8005550:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	693a      	ldr	r2, [r7, #16]
 8005556:	621a      	str	r2, [r3, #32]
}
 8005558:	bf00      	nop
 800555a:	371c      	adds	r7, #28
 800555c:	46bd      	mov	sp, r7
 800555e:	bc80      	pop	{r7}
 8005560:	4770      	bx	lr

08005562 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005562:	b480      	push	{r7}
 8005564:	b085      	sub	sp, #20
 8005566:	af00      	add	r7, sp, #0
 8005568:	6078      	str	r0, [r7, #4]
 800556a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	689b      	ldr	r3, [r3, #8]
 8005570:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005578:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800557a:	683a      	ldr	r2, [r7, #0]
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	4313      	orrs	r3, r2
 8005580:	f043 0307 	orr.w	r3, r3, #7
 8005584:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	68fa      	ldr	r2, [r7, #12]
 800558a:	609a      	str	r2, [r3, #8]
}
 800558c:	bf00      	nop
 800558e:	3714      	adds	r7, #20
 8005590:	46bd      	mov	sp, r7
 8005592:	bc80      	pop	{r7}
 8005594:	4770      	bx	lr

08005596 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005596:	b480      	push	{r7}
 8005598:	b087      	sub	sp, #28
 800559a:	af00      	add	r7, sp, #0
 800559c:	60f8      	str	r0, [r7, #12]
 800559e:	60b9      	str	r1, [r7, #8]
 80055a0:	607a      	str	r2, [r7, #4]
 80055a2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	689b      	ldr	r3, [r3, #8]
 80055a8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80055aa:	697b      	ldr	r3, [r7, #20]
 80055ac:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80055b0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	021a      	lsls	r2, r3, #8
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	431a      	orrs	r2, r3
 80055ba:	68bb      	ldr	r3, [r7, #8]
 80055bc:	4313      	orrs	r3, r2
 80055be:	697a      	ldr	r2, [r7, #20]
 80055c0:	4313      	orrs	r3, r2
 80055c2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	697a      	ldr	r2, [r7, #20]
 80055c8:	609a      	str	r2, [r3, #8]
}
 80055ca:	bf00      	nop
 80055cc:	371c      	adds	r7, #28
 80055ce:	46bd      	mov	sp, r7
 80055d0:	bc80      	pop	{r7}
 80055d2:	4770      	bx	lr

080055d4 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b084      	sub	sp, #16
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
 80055dc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d109      	bne.n	80055f8 <HAL_TIMEx_PWMN_Start+0x24>
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80055ea:	b2db      	uxtb	r3, r3
 80055ec:	2b01      	cmp	r3, #1
 80055ee:	bf14      	ite	ne
 80055f0:	2301      	movne	r3, #1
 80055f2:	2300      	moveq	r3, #0
 80055f4:	b2db      	uxtb	r3, r3
 80055f6:	e022      	b.n	800563e <HAL_TIMEx_PWMN_Start+0x6a>
 80055f8:	683b      	ldr	r3, [r7, #0]
 80055fa:	2b04      	cmp	r3, #4
 80055fc:	d109      	bne.n	8005612 <HAL_TIMEx_PWMN_Start+0x3e>
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005604:	b2db      	uxtb	r3, r3
 8005606:	2b01      	cmp	r3, #1
 8005608:	bf14      	ite	ne
 800560a:	2301      	movne	r3, #1
 800560c:	2300      	moveq	r3, #0
 800560e:	b2db      	uxtb	r3, r3
 8005610:	e015      	b.n	800563e <HAL_TIMEx_PWMN_Start+0x6a>
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	2b08      	cmp	r3, #8
 8005616:	d109      	bne.n	800562c <HAL_TIMEx_PWMN_Start+0x58>
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800561e:	b2db      	uxtb	r3, r3
 8005620:	2b01      	cmp	r3, #1
 8005622:	bf14      	ite	ne
 8005624:	2301      	movne	r3, #1
 8005626:	2300      	moveq	r3, #0
 8005628:	b2db      	uxtb	r3, r3
 800562a:	e008      	b.n	800563e <HAL_TIMEx_PWMN_Start+0x6a>
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005632:	b2db      	uxtb	r3, r3
 8005634:	2b01      	cmp	r3, #1
 8005636:	bf14      	ite	ne
 8005638:	2301      	movne	r3, #1
 800563a:	2300      	moveq	r3, #0
 800563c:	b2db      	uxtb	r3, r3
 800563e:	2b00      	cmp	r3, #0
 8005640:	d001      	beq.n	8005646 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8005642:	2301      	movs	r3, #1
 8005644:	e059      	b.n	80056fa <HAL_TIMEx_PWMN_Start+0x126>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005646:	683b      	ldr	r3, [r7, #0]
 8005648:	2b00      	cmp	r3, #0
 800564a:	d104      	bne.n	8005656 <HAL_TIMEx_PWMN_Start+0x82>
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2202      	movs	r2, #2
 8005650:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005654:	e013      	b.n	800567e <HAL_TIMEx_PWMN_Start+0xaa>
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	2b04      	cmp	r3, #4
 800565a:	d104      	bne.n	8005666 <HAL_TIMEx_PWMN_Start+0x92>
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2202      	movs	r2, #2
 8005660:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005664:	e00b      	b.n	800567e <HAL_TIMEx_PWMN_Start+0xaa>
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	2b08      	cmp	r3, #8
 800566a:	d104      	bne.n	8005676 <HAL_TIMEx_PWMN_Start+0xa2>
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2202      	movs	r2, #2
 8005670:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005674:	e003      	b.n	800567e <HAL_TIMEx_PWMN_Start+0xaa>
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	2202      	movs	r2, #2
 800567a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	2204      	movs	r2, #4
 8005684:	6839      	ldr	r1, [r7, #0]
 8005686:	4618      	mov	r0, r3
 8005688:	f000 f903 	bl	8005892 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800569a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	4a18      	ldr	r2, [pc, #96]	; (8005704 <HAL_TIMEx_PWMN_Start+0x130>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d00e      	beq.n	80056c4 <HAL_TIMEx_PWMN_Start+0xf0>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056ae:	d009      	beq.n	80056c4 <HAL_TIMEx_PWMN_Start+0xf0>
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4a14      	ldr	r2, [pc, #80]	; (8005708 <HAL_TIMEx_PWMN_Start+0x134>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d004      	beq.n	80056c4 <HAL_TIMEx_PWMN_Start+0xf0>
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	4a13      	ldr	r2, [pc, #76]	; (800570c <HAL_TIMEx_PWMN_Start+0x138>)
 80056c0:	4293      	cmp	r3, r2
 80056c2:	d111      	bne.n	80056e8 <HAL_TIMEx_PWMN_Start+0x114>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	689b      	ldr	r3, [r3, #8]
 80056ca:	f003 0307 	and.w	r3, r3, #7
 80056ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	2b06      	cmp	r3, #6
 80056d4:	d010      	beq.n	80056f8 <HAL_TIMEx_PWMN_Start+0x124>
    {
      __HAL_TIM_ENABLE(htim);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	681a      	ldr	r2, [r3, #0]
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f042 0201 	orr.w	r2, r2, #1
 80056e4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056e6:	e007      	b.n	80056f8 <HAL_TIMEx_PWMN_Start+0x124>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	681a      	ldr	r2, [r3, #0]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f042 0201 	orr.w	r2, r2, #1
 80056f6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80056f8:	2300      	movs	r3, #0
}
 80056fa:	4618      	mov	r0, r3
 80056fc:	3710      	adds	r7, #16
 80056fe:	46bd      	mov	sp, r7
 8005700:	bd80      	pop	{r7, pc}
 8005702:	bf00      	nop
 8005704:	40012c00 	.word	0x40012c00
 8005708:	40000400 	.word	0x40000400
 800570c:	40000800 	.word	0x40000800

08005710 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005710:	b480      	push	{r7}
 8005712:	b085      	sub	sp, #20
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
 8005718:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005720:	2b01      	cmp	r3, #1
 8005722:	d101      	bne.n	8005728 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005724:	2302      	movs	r3, #2
 8005726:	e046      	b.n	80057b6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2201      	movs	r2, #1
 800572c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2202      	movs	r2, #2
 8005734:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	685b      	ldr	r3, [r3, #4]
 800573e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	689b      	ldr	r3, [r3, #8]
 8005746:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800574e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	68fa      	ldr	r2, [r7, #12]
 8005756:	4313      	orrs	r3, r2
 8005758:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	68fa      	ldr	r2, [r7, #12]
 8005760:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	4a16      	ldr	r2, [pc, #88]	; (80057c0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005768:	4293      	cmp	r3, r2
 800576a:	d00e      	beq.n	800578a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005774:	d009      	beq.n	800578a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	4a12      	ldr	r2, [pc, #72]	; (80057c4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800577c:	4293      	cmp	r3, r2
 800577e:	d004      	beq.n	800578a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	4a10      	ldr	r2, [pc, #64]	; (80057c8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005786:	4293      	cmp	r3, r2
 8005788:	d10c      	bne.n	80057a4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800578a:	68bb      	ldr	r3, [r7, #8]
 800578c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005790:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	685b      	ldr	r3, [r3, #4]
 8005796:	68ba      	ldr	r2, [r7, #8]
 8005798:	4313      	orrs	r3, r2
 800579a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	68ba      	ldr	r2, [r7, #8]
 80057a2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2201      	movs	r2, #1
 80057a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2200      	movs	r2, #0
 80057b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80057b4:	2300      	movs	r3, #0
}
 80057b6:	4618      	mov	r0, r3
 80057b8:	3714      	adds	r7, #20
 80057ba:	46bd      	mov	sp, r7
 80057bc:	bc80      	pop	{r7}
 80057be:	4770      	bx	lr
 80057c0:	40012c00 	.word	0x40012c00
 80057c4:	40000400 	.word	0x40000400
 80057c8:	40000800 	.word	0x40000800

080057cc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80057cc:	b480      	push	{r7}
 80057ce:	b085      	sub	sp, #20
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]
 80057d4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80057d6:	2300      	movs	r3, #0
 80057d8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057e0:	2b01      	cmp	r3, #1
 80057e2:	d101      	bne.n	80057e8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80057e4:	2302      	movs	r3, #2
 80057e6:	e03d      	b.n	8005864 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2201      	movs	r2, #1
 80057ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	68db      	ldr	r3, [r3, #12]
 80057fa:	4313      	orrs	r3, r2
 80057fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	689b      	ldr	r3, [r3, #8]
 8005808:	4313      	orrs	r3, r2
 800580a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	685b      	ldr	r3, [r3, #4]
 8005816:	4313      	orrs	r3, r2
 8005818:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005820:	683b      	ldr	r3, [r7, #0]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	4313      	orrs	r3, r2
 8005826:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	691b      	ldr	r3, [r3, #16]
 8005832:	4313      	orrs	r3, r2
 8005834:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	695b      	ldr	r3, [r3, #20]
 8005840:	4313      	orrs	r3, r2
 8005842:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	69db      	ldr	r3, [r3, #28]
 800584e:	4313      	orrs	r3, r2
 8005850:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	68fa      	ldr	r2, [r7, #12]
 8005858:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	2200      	movs	r2, #0
 800585e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005862:	2300      	movs	r3, #0
}
 8005864:	4618      	mov	r0, r3
 8005866:	3714      	adds	r7, #20
 8005868:	46bd      	mov	sp, r7
 800586a:	bc80      	pop	{r7}
 800586c:	4770      	bx	lr

0800586e <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800586e:	b480      	push	{r7}
 8005870:	b083      	sub	sp, #12
 8005872:	af00      	add	r7, sp, #0
 8005874:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005876:	bf00      	nop
 8005878:	370c      	adds	r7, #12
 800587a:	46bd      	mov	sp, r7
 800587c:	bc80      	pop	{r7}
 800587e:	4770      	bx	lr

08005880 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005880:	b480      	push	{r7}
 8005882:	b083      	sub	sp, #12
 8005884:	af00      	add	r7, sp, #0
 8005886:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005888:	bf00      	nop
 800588a:	370c      	adds	r7, #12
 800588c:	46bd      	mov	sp, r7
 800588e:	bc80      	pop	{r7}
 8005890:	4770      	bx	lr

08005892 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8005892:	b480      	push	{r7}
 8005894:	b087      	sub	sp, #28
 8005896:	af00      	add	r7, sp, #0
 8005898:	60f8      	str	r0, [r7, #12]
 800589a:	60b9      	str	r1, [r7, #8]
 800589c:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800589e:	68bb      	ldr	r3, [r7, #8]
 80058a0:	f003 031f 	and.w	r3, r3, #31
 80058a4:	2204      	movs	r2, #4
 80058a6:	fa02 f303 	lsl.w	r3, r2, r3
 80058aa:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	6a1a      	ldr	r2, [r3, #32]
 80058b0:	697b      	ldr	r3, [r7, #20]
 80058b2:	43db      	mvns	r3, r3
 80058b4:	401a      	ands	r2, r3
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	6a1a      	ldr	r2, [r3, #32]
 80058be:	68bb      	ldr	r3, [r7, #8]
 80058c0:	f003 031f 	and.w	r3, r3, #31
 80058c4:	6879      	ldr	r1, [r7, #4]
 80058c6:	fa01 f303 	lsl.w	r3, r1, r3
 80058ca:	431a      	orrs	r2, r3
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	621a      	str	r2, [r3, #32]
}
 80058d0:	bf00      	nop
 80058d2:	371c      	adds	r7, #28
 80058d4:	46bd      	mov	sp, r7
 80058d6:	bc80      	pop	{r7}
 80058d8:	4770      	bx	lr

080058da <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80058da:	b580      	push	{r7, lr}
 80058dc:	b082      	sub	sp, #8
 80058de:	af00      	add	r7, sp, #0
 80058e0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d101      	bne.n	80058ec <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80058e8:	2301      	movs	r3, #1
 80058ea:	e03f      	b.n	800596c <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058f2:	b2db      	uxtb	r3, r3
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d106      	bne.n	8005906 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2200      	movs	r2, #0
 80058fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005900:	6878      	ldr	r0, [r7, #4]
 8005902:	f7fd f84f 	bl	80029a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	2224      	movs	r2, #36	; 0x24
 800590a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	68da      	ldr	r2, [r3, #12]
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800591c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800591e:	6878      	ldr	r0, [r7, #4]
 8005920:	f000 f904 	bl	8005b2c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	691a      	ldr	r2, [r3, #16]
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005932:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	695a      	ldr	r2, [r3, #20]
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005942:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	68da      	ldr	r2, [r3, #12]
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005952:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2200      	movs	r2, #0
 8005958:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	2220      	movs	r2, #32
 800595e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	2220      	movs	r2, #32
 8005966:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800596a:	2300      	movs	r3, #0
}
 800596c:	4618      	mov	r0, r3
 800596e:	3708      	adds	r7, #8
 8005970:	46bd      	mov	sp, r7
 8005972:	bd80      	pop	{r7, pc}

08005974 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005974:	b580      	push	{r7, lr}
 8005976:	b08a      	sub	sp, #40	; 0x28
 8005978:	af02      	add	r7, sp, #8
 800597a:	60f8      	str	r0, [r7, #12]
 800597c:	60b9      	str	r1, [r7, #8]
 800597e:	603b      	str	r3, [r7, #0]
 8005980:	4613      	mov	r3, r2
 8005982:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005984:	2300      	movs	r3, #0
 8005986:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800598e:	b2db      	uxtb	r3, r3
 8005990:	2b20      	cmp	r3, #32
 8005992:	d17c      	bne.n	8005a8e <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005994:	68bb      	ldr	r3, [r7, #8]
 8005996:	2b00      	cmp	r3, #0
 8005998:	d002      	beq.n	80059a0 <HAL_UART_Transmit+0x2c>
 800599a:	88fb      	ldrh	r3, [r7, #6]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d101      	bne.n	80059a4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80059a0:	2301      	movs	r3, #1
 80059a2:	e075      	b.n	8005a90 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059aa:	2b01      	cmp	r3, #1
 80059ac:	d101      	bne.n	80059b2 <HAL_UART_Transmit+0x3e>
 80059ae:	2302      	movs	r3, #2
 80059b0:	e06e      	b.n	8005a90 <HAL_UART_Transmit+0x11c>
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	2201      	movs	r2, #1
 80059b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	2200      	movs	r2, #0
 80059be:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	2221      	movs	r2, #33	; 0x21
 80059c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80059c8:	f7fd faca 	bl	8002f60 <HAL_GetTick>
 80059cc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	88fa      	ldrh	r2, [r7, #6]
 80059d2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	88fa      	ldrh	r2, [r7, #6]
 80059d8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	689b      	ldr	r3, [r3, #8]
 80059de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059e2:	d108      	bne.n	80059f6 <HAL_UART_Transmit+0x82>
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	691b      	ldr	r3, [r3, #16]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d104      	bne.n	80059f6 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80059ec:	2300      	movs	r3, #0
 80059ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80059f0:	68bb      	ldr	r3, [r7, #8]
 80059f2:	61bb      	str	r3, [r7, #24]
 80059f4:	e003      	b.n	80059fe <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80059f6:	68bb      	ldr	r3, [r7, #8]
 80059f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80059fa:	2300      	movs	r3, #0
 80059fc:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	2200      	movs	r2, #0
 8005a02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005a06:	e02a      	b.n	8005a5e <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	9300      	str	r3, [sp, #0]
 8005a0c:	697b      	ldr	r3, [r7, #20]
 8005a0e:	2200      	movs	r2, #0
 8005a10:	2180      	movs	r1, #128	; 0x80
 8005a12:	68f8      	ldr	r0, [r7, #12]
 8005a14:	f000 f840 	bl	8005a98 <UART_WaitOnFlagUntilTimeout>
 8005a18:	4603      	mov	r3, r0
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d001      	beq.n	8005a22 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005a1e:	2303      	movs	r3, #3
 8005a20:	e036      	b.n	8005a90 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005a22:	69fb      	ldr	r3, [r7, #28]
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d10b      	bne.n	8005a40 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005a28:	69bb      	ldr	r3, [r7, #24]
 8005a2a:	881b      	ldrh	r3, [r3, #0]
 8005a2c:	461a      	mov	r2, r3
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005a36:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005a38:	69bb      	ldr	r3, [r7, #24]
 8005a3a:	3302      	adds	r3, #2
 8005a3c:	61bb      	str	r3, [r7, #24]
 8005a3e:	e007      	b.n	8005a50 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005a40:	69fb      	ldr	r3, [r7, #28]
 8005a42:	781a      	ldrb	r2, [r3, #0]
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005a4a:	69fb      	ldr	r3, [r7, #28]
 8005a4c:	3301      	adds	r3, #1
 8005a4e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005a54:	b29b      	uxth	r3, r3
 8005a56:	3b01      	subs	r3, #1
 8005a58:	b29a      	uxth	r2, r3
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005a62:	b29b      	uxth	r3, r3
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d1cf      	bne.n	8005a08 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	9300      	str	r3, [sp, #0]
 8005a6c:	697b      	ldr	r3, [r7, #20]
 8005a6e:	2200      	movs	r2, #0
 8005a70:	2140      	movs	r1, #64	; 0x40
 8005a72:	68f8      	ldr	r0, [r7, #12]
 8005a74:	f000 f810 	bl	8005a98 <UART_WaitOnFlagUntilTimeout>
 8005a78:	4603      	mov	r3, r0
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d001      	beq.n	8005a82 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005a7e:	2303      	movs	r3, #3
 8005a80:	e006      	b.n	8005a90 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	2220      	movs	r2, #32
 8005a86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	e000      	b.n	8005a90 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005a8e:	2302      	movs	r3, #2
  }
}
 8005a90:	4618      	mov	r0, r3
 8005a92:	3720      	adds	r7, #32
 8005a94:	46bd      	mov	sp, r7
 8005a96:	bd80      	pop	{r7, pc}

08005a98 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b084      	sub	sp, #16
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	60f8      	str	r0, [r7, #12]
 8005aa0:	60b9      	str	r1, [r7, #8]
 8005aa2:	603b      	str	r3, [r7, #0]
 8005aa4:	4613      	mov	r3, r2
 8005aa6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005aa8:	e02c      	b.n	8005b04 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005aaa:	69bb      	ldr	r3, [r7, #24]
 8005aac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005ab0:	d028      	beq.n	8005b04 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005ab2:	69bb      	ldr	r3, [r7, #24]
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d007      	beq.n	8005ac8 <UART_WaitOnFlagUntilTimeout+0x30>
 8005ab8:	f7fd fa52 	bl	8002f60 <HAL_GetTick>
 8005abc:	4602      	mov	r2, r0
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	1ad3      	subs	r3, r2, r3
 8005ac2:	69ba      	ldr	r2, [r7, #24]
 8005ac4:	429a      	cmp	r2, r3
 8005ac6:	d21d      	bcs.n	8005b04 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	68da      	ldr	r2, [r3, #12]
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005ad6:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	695a      	ldr	r2, [r3, #20]
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f022 0201 	bic.w	r2, r2, #1
 8005ae6:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	2220      	movs	r2, #32
 8005aec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	2220      	movs	r2, #32
 8005af4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	2200      	movs	r2, #0
 8005afc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005b00:	2303      	movs	r3, #3
 8005b02:	e00f      	b.n	8005b24 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	681a      	ldr	r2, [r3, #0]
 8005b0a:	68bb      	ldr	r3, [r7, #8]
 8005b0c:	4013      	ands	r3, r2
 8005b0e:	68ba      	ldr	r2, [r7, #8]
 8005b10:	429a      	cmp	r2, r3
 8005b12:	bf0c      	ite	eq
 8005b14:	2301      	moveq	r3, #1
 8005b16:	2300      	movne	r3, #0
 8005b18:	b2db      	uxtb	r3, r3
 8005b1a:	461a      	mov	r2, r3
 8005b1c:	79fb      	ldrb	r3, [r7, #7]
 8005b1e:	429a      	cmp	r2, r3
 8005b20:	d0c3      	beq.n	8005aaa <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005b22:	2300      	movs	r3, #0
}
 8005b24:	4618      	mov	r0, r3
 8005b26:	3710      	adds	r7, #16
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	bd80      	pop	{r7, pc}

08005b2c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b084      	sub	sp, #16
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	691b      	ldr	r3, [r3, #16]
 8005b3a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	68da      	ldr	r2, [r3, #12]
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	430a      	orrs	r2, r1
 8005b48:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	689a      	ldr	r2, [r3, #8]
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	691b      	ldr	r3, [r3, #16]
 8005b52:	431a      	orrs	r2, r3
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	695b      	ldr	r3, [r3, #20]
 8005b58:	4313      	orrs	r3, r2
 8005b5a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	68db      	ldr	r3, [r3, #12]
 8005b62:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005b66:	f023 030c 	bic.w	r3, r3, #12
 8005b6a:	687a      	ldr	r2, [r7, #4]
 8005b6c:	6812      	ldr	r2, [r2, #0]
 8005b6e:	68b9      	ldr	r1, [r7, #8]
 8005b70:	430b      	orrs	r3, r1
 8005b72:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	695b      	ldr	r3, [r3, #20]
 8005b7a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	699a      	ldr	r2, [r3, #24]
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	430a      	orrs	r2, r1
 8005b88:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	4a2c      	ldr	r2, [pc, #176]	; (8005c40 <UART_SetConfig+0x114>)
 8005b90:	4293      	cmp	r3, r2
 8005b92:	d103      	bne.n	8005b9c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005b94:	f7fe fd00 	bl	8004598 <HAL_RCC_GetPCLK2Freq>
 8005b98:	60f8      	str	r0, [r7, #12]
 8005b9a:	e002      	b.n	8005ba2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005b9c:	f7fe fce8 	bl	8004570 <HAL_RCC_GetPCLK1Freq>
 8005ba0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005ba2:	68fa      	ldr	r2, [r7, #12]
 8005ba4:	4613      	mov	r3, r2
 8005ba6:	009b      	lsls	r3, r3, #2
 8005ba8:	4413      	add	r3, r2
 8005baa:	009a      	lsls	r2, r3, #2
 8005bac:	441a      	add	r2, r3
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	685b      	ldr	r3, [r3, #4]
 8005bb2:	009b      	lsls	r3, r3, #2
 8005bb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bb8:	4a22      	ldr	r2, [pc, #136]	; (8005c44 <UART_SetConfig+0x118>)
 8005bba:	fba2 2303 	umull	r2, r3, r2, r3
 8005bbe:	095b      	lsrs	r3, r3, #5
 8005bc0:	0119      	lsls	r1, r3, #4
 8005bc2:	68fa      	ldr	r2, [r7, #12]
 8005bc4:	4613      	mov	r3, r2
 8005bc6:	009b      	lsls	r3, r3, #2
 8005bc8:	4413      	add	r3, r2
 8005bca:	009a      	lsls	r2, r3, #2
 8005bcc:	441a      	add	r2, r3
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	685b      	ldr	r3, [r3, #4]
 8005bd2:	009b      	lsls	r3, r3, #2
 8005bd4:	fbb2 f2f3 	udiv	r2, r2, r3
 8005bd8:	4b1a      	ldr	r3, [pc, #104]	; (8005c44 <UART_SetConfig+0x118>)
 8005bda:	fba3 0302 	umull	r0, r3, r3, r2
 8005bde:	095b      	lsrs	r3, r3, #5
 8005be0:	2064      	movs	r0, #100	; 0x64
 8005be2:	fb00 f303 	mul.w	r3, r0, r3
 8005be6:	1ad3      	subs	r3, r2, r3
 8005be8:	011b      	lsls	r3, r3, #4
 8005bea:	3332      	adds	r3, #50	; 0x32
 8005bec:	4a15      	ldr	r2, [pc, #84]	; (8005c44 <UART_SetConfig+0x118>)
 8005bee:	fba2 2303 	umull	r2, r3, r2, r3
 8005bf2:	095b      	lsrs	r3, r3, #5
 8005bf4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005bf8:	4419      	add	r1, r3
 8005bfa:	68fa      	ldr	r2, [r7, #12]
 8005bfc:	4613      	mov	r3, r2
 8005bfe:	009b      	lsls	r3, r3, #2
 8005c00:	4413      	add	r3, r2
 8005c02:	009a      	lsls	r2, r3, #2
 8005c04:	441a      	add	r2, r3
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	685b      	ldr	r3, [r3, #4]
 8005c0a:	009b      	lsls	r3, r3, #2
 8005c0c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005c10:	4b0c      	ldr	r3, [pc, #48]	; (8005c44 <UART_SetConfig+0x118>)
 8005c12:	fba3 0302 	umull	r0, r3, r3, r2
 8005c16:	095b      	lsrs	r3, r3, #5
 8005c18:	2064      	movs	r0, #100	; 0x64
 8005c1a:	fb00 f303 	mul.w	r3, r0, r3
 8005c1e:	1ad3      	subs	r3, r2, r3
 8005c20:	011b      	lsls	r3, r3, #4
 8005c22:	3332      	adds	r3, #50	; 0x32
 8005c24:	4a07      	ldr	r2, [pc, #28]	; (8005c44 <UART_SetConfig+0x118>)
 8005c26:	fba2 2303 	umull	r2, r3, r2, r3
 8005c2a:	095b      	lsrs	r3, r3, #5
 8005c2c:	f003 020f 	and.w	r2, r3, #15
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	440a      	add	r2, r1
 8005c36:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005c38:	bf00      	nop
 8005c3a:	3710      	adds	r7, #16
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	bd80      	pop	{r7, pc}
 8005c40:	40013800 	.word	0x40013800
 8005c44:	51eb851f 	.word	0x51eb851f

08005c48 <__errno>:
 8005c48:	4b01      	ldr	r3, [pc, #4]	; (8005c50 <__errno+0x8>)
 8005c4a:	6818      	ldr	r0, [r3, #0]
 8005c4c:	4770      	bx	lr
 8005c4e:	bf00      	nop
 8005c50:	200000d4 	.word	0x200000d4

08005c54 <__libc_init_array>:
 8005c54:	b570      	push	{r4, r5, r6, lr}
 8005c56:	2600      	movs	r6, #0
 8005c58:	4d0c      	ldr	r5, [pc, #48]	; (8005c8c <__libc_init_array+0x38>)
 8005c5a:	4c0d      	ldr	r4, [pc, #52]	; (8005c90 <__libc_init_array+0x3c>)
 8005c5c:	1b64      	subs	r4, r4, r5
 8005c5e:	10a4      	asrs	r4, r4, #2
 8005c60:	42a6      	cmp	r6, r4
 8005c62:	d109      	bne.n	8005c78 <__libc_init_array+0x24>
 8005c64:	f002 fedc 	bl	8008a20 <_init>
 8005c68:	2600      	movs	r6, #0
 8005c6a:	4d0a      	ldr	r5, [pc, #40]	; (8005c94 <__libc_init_array+0x40>)
 8005c6c:	4c0a      	ldr	r4, [pc, #40]	; (8005c98 <__libc_init_array+0x44>)
 8005c6e:	1b64      	subs	r4, r4, r5
 8005c70:	10a4      	asrs	r4, r4, #2
 8005c72:	42a6      	cmp	r6, r4
 8005c74:	d105      	bne.n	8005c82 <__libc_init_array+0x2e>
 8005c76:	bd70      	pop	{r4, r5, r6, pc}
 8005c78:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c7c:	4798      	blx	r3
 8005c7e:	3601      	adds	r6, #1
 8005c80:	e7ee      	b.n	8005c60 <__libc_init_array+0xc>
 8005c82:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c86:	4798      	blx	r3
 8005c88:	3601      	adds	r6, #1
 8005c8a:	e7f2      	b.n	8005c72 <__libc_init_array+0x1e>
 8005c8c:	08008f1c 	.word	0x08008f1c
 8005c90:	08008f1c 	.word	0x08008f1c
 8005c94:	08008f1c 	.word	0x08008f1c
 8005c98:	08008f24 	.word	0x08008f24

08005c9c <memcpy>:
 8005c9c:	440a      	add	r2, r1
 8005c9e:	4291      	cmp	r1, r2
 8005ca0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8005ca4:	d100      	bne.n	8005ca8 <memcpy+0xc>
 8005ca6:	4770      	bx	lr
 8005ca8:	b510      	push	{r4, lr}
 8005caa:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005cae:	4291      	cmp	r1, r2
 8005cb0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005cb4:	d1f9      	bne.n	8005caa <memcpy+0xe>
 8005cb6:	bd10      	pop	{r4, pc}

08005cb8 <memset>:
 8005cb8:	4603      	mov	r3, r0
 8005cba:	4402      	add	r2, r0
 8005cbc:	4293      	cmp	r3, r2
 8005cbe:	d100      	bne.n	8005cc2 <memset+0xa>
 8005cc0:	4770      	bx	lr
 8005cc2:	f803 1b01 	strb.w	r1, [r3], #1
 8005cc6:	e7f9      	b.n	8005cbc <memset+0x4>

08005cc8 <__cvt>:
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005cce:	461f      	mov	r7, r3
 8005cd0:	bfbb      	ittet	lt
 8005cd2:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8005cd6:	461f      	movlt	r7, r3
 8005cd8:	2300      	movge	r3, #0
 8005cda:	232d      	movlt	r3, #45	; 0x2d
 8005cdc:	b088      	sub	sp, #32
 8005cde:	4614      	mov	r4, r2
 8005ce0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005ce2:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8005ce4:	7013      	strb	r3, [r2, #0]
 8005ce6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005ce8:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8005cec:	f023 0820 	bic.w	r8, r3, #32
 8005cf0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005cf4:	d005      	beq.n	8005d02 <__cvt+0x3a>
 8005cf6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005cfa:	d100      	bne.n	8005cfe <__cvt+0x36>
 8005cfc:	3501      	adds	r5, #1
 8005cfe:	2302      	movs	r3, #2
 8005d00:	e000      	b.n	8005d04 <__cvt+0x3c>
 8005d02:	2303      	movs	r3, #3
 8005d04:	aa07      	add	r2, sp, #28
 8005d06:	9204      	str	r2, [sp, #16]
 8005d08:	aa06      	add	r2, sp, #24
 8005d0a:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005d0e:	e9cd 3500 	strd	r3, r5, [sp]
 8005d12:	4622      	mov	r2, r4
 8005d14:	463b      	mov	r3, r7
 8005d16:	f000 fd07 	bl	8006728 <_dtoa_r>
 8005d1a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005d1e:	4606      	mov	r6, r0
 8005d20:	d102      	bne.n	8005d28 <__cvt+0x60>
 8005d22:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005d24:	07db      	lsls	r3, r3, #31
 8005d26:	d522      	bpl.n	8005d6e <__cvt+0xa6>
 8005d28:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005d2c:	eb06 0905 	add.w	r9, r6, r5
 8005d30:	d110      	bne.n	8005d54 <__cvt+0x8c>
 8005d32:	7833      	ldrb	r3, [r6, #0]
 8005d34:	2b30      	cmp	r3, #48	; 0x30
 8005d36:	d10a      	bne.n	8005d4e <__cvt+0x86>
 8005d38:	2200      	movs	r2, #0
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	4620      	mov	r0, r4
 8005d3e:	4639      	mov	r1, r7
 8005d40:	f7fa fe32 	bl	80009a8 <__aeabi_dcmpeq>
 8005d44:	b918      	cbnz	r0, 8005d4e <__cvt+0x86>
 8005d46:	f1c5 0501 	rsb	r5, r5, #1
 8005d4a:	f8ca 5000 	str.w	r5, [sl]
 8005d4e:	f8da 3000 	ldr.w	r3, [sl]
 8005d52:	4499      	add	r9, r3
 8005d54:	2200      	movs	r2, #0
 8005d56:	2300      	movs	r3, #0
 8005d58:	4620      	mov	r0, r4
 8005d5a:	4639      	mov	r1, r7
 8005d5c:	f7fa fe24 	bl	80009a8 <__aeabi_dcmpeq>
 8005d60:	b108      	cbz	r0, 8005d66 <__cvt+0x9e>
 8005d62:	f8cd 901c 	str.w	r9, [sp, #28]
 8005d66:	2230      	movs	r2, #48	; 0x30
 8005d68:	9b07      	ldr	r3, [sp, #28]
 8005d6a:	454b      	cmp	r3, r9
 8005d6c:	d307      	bcc.n	8005d7e <__cvt+0xb6>
 8005d6e:	4630      	mov	r0, r6
 8005d70:	9b07      	ldr	r3, [sp, #28]
 8005d72:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005d74:	1b9b      	subs	r3, r3, r6
 8005d76:	6013      	str	r3, [r2, #0]
 8005d78:	b008      	add	sp, #32
 8005d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d7e:	1c59      	adds	r1, r3, #1
 8005d80:	9107      	str	r1, [sp, #28]
 8005d82:	701a      	strb	r2, [r3, #0]
 8005d84:	e7f0      	b.n	8005d68 <__cvt+0xa0>

08005d86 <__exponent>:
 8005d86:	4603      	mov	r3, r0
 8005d88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005d8a:	2900      	cmp	r1, #0
 8005d8c:	f803 2b02 	strb.w	r2, [r3], #2
 8005d90:	bfb6      	itet	lt
 8005d92:	222d      	movlt	r2, #45	; 0x2d
 8005d94:	222b      	movge	r2, #43	; 0x2b
 8005d96:	4249      	neglt	r1, r1
 8005d98:	2909      	cmp	r1, #9
 8005d9a:	7042      	strb	r2, [r0, #1]
 8005d9c:	dd2b      	ble.n	8005df6 <__exponent+0x70>
 8005d9e:	f10d 0407 	add.w	r4, sp, #7
 8005da2:	46a4      	mov	ip, r4
 8005da4:	270a      	movs	r7, #10
 8005da6:	fb91 f6f7 	sdiv	r6, r1, r7
 8005daa:	460a      	mov	r2, r1
 8005dac:	46a6      	mov	lr, r4
 8005dae:	fb07 1516 	mls	r5, r7, r6, r1
 8005db2:	2a63      	cmp	r2, #99	; 0x63
 8005db4:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8005db8:	4631      	mov	r1, r6
 8005dba:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8005dbe:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005dc2:	dcf0      	bgt.n	8005da6 <__exponent+0x20>
 8005dc4:	3130      	adds	r1, #48	; 0x30
 8005dc6:	f1ae 0502 	sub.w	r5, lr, #2
 8005dca:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005dce:	4629      	mov	r1, r5
 8005dd0:	1c44      	adds	r4, r0, #1
 8005dd2:	4561      	cmp	r1, ip
 8005dd4:	d30a      	bcc.n	8005dec <__exponent+0x66>
 8005dd6:	f10d 0209 	add.w	r2, sp, #9
 8005dda:	eba2 020e 	sub.w	r2, r2, lr
 8005dde:	4565      	cmp	r5, ip
 8005de0:	bf88      	it	hi
 8005de2:	2200      	movhi	r2, #0
 8005de4:	4413      	add	r3, r2
 8005de6:	1a18      	subs	r0, r3, r0
 8005de8:	b003      	add	sp, #12
 8005dea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005dec:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005df0:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005df4:	e7ed      	b.n	8005dd2 <__exponent+0x4c>
 8005df6:	2330      	movs	r3, #48	; 0x30
 8005df8:	3130      	adds	r1, #48	; 0x30
 8005dfa:	7083      	strb	r3, [r0, #2]
 8005dfc:	70c1      	strb	r1, [r0, #3]
 8005dfe:	1d03      	adds	r3, r0, #4
 8005e00:	e7f1      	b.n	8005de6 <__exponent+0x60>
	...

08005e04 <_printf_float>:
 8005e04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e08:	b091      	sub	sp, #68	; 0x44
 8005e0a:	460c      	mov	r4, r1
 8005e0c:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8005e10:	4616      	mov	r6, r2
 8005e12:	461f      	mov	r7, r3
 8005e14:	4605      	mov	r5, r0
 8005e16:	f001 fa75 	bl	8007304 <_localeconv_r>
 8005e1a:	6803      	ldr	r3, [r0, #0]
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	9309      	str	r3, [sp, #36]	; 0x24
 8005e20:	f7fa f996 	bl	8000150 <strlen>
 8005e24:	2300      	movs	r3, #0
 8005e26:	930e      	str	r3, [sp, #56]	; 0x38
 8005e28:	f8d8 3000 	ldr.w	r3, [r8]
 8005e2c:	900a      	str	r0, [sp, #40]	; 0x28
 8005e2e:	3307      	adds	r3, #7
 8005e30:	f023 0307 	bic.w	r3, r3, #7
 8005e34:	f103 0208 	add.w	r2, r3, #8
 8005e38:	f894 9018 	ldrb.w	r9, [r4, #24]
 8005e3c:	f8d4 b000 	ldr.w	fp, [r4]
 8005e40:	f8c8 2000 	str.w	r2, [r8]
 8005e44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e48:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005e4c:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8005e50:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8005e54:	930b      	str	r3, [sp, #44]	; 0x2c
 8005e56:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005e5a:	4640      	mov	r0, r8
 8005e5c:	4b9c      	ldr	r3, [pc, #624]	; (80060d0 <_printf_float+0x2cc>)
 8005e5e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005e60:	f7fa fdd4 	bl	8000a0c <__aeabi_dcmpun>
 8005e64:	bb70      	cbnz	r0, 8005ec4 <_printf_float+0xc0>
 8005e66:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005e6a:	4640      	mov	r0, r8
 8005e6c:	4b98      	ldr	r3, [pc, #608]	; (80060d0 <_printf_float+0x2cc>)
 8005e6e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005e70:	f7fa fdae 	bl	80009d0 <__aeabi_dcmple>
 8005e74:	bb30      	cbnz	r0, 8005ec4 <_printf_float+0xc0>
 8005e76:	2200      	movs	r2, #0
 8005e78:	2300      	movs	r3, #0
 8005e7a:	4640      	mov	r0, r8
 8005e7c:	4651      	mov	r1, sl
 8005e7e:	f7fa fd9d 	bl	80009bc <__aeabi_dcmplt>
 8005e82:	b110      	cbz	r0, 8005e8a <_printf_float+0x86>
 8005e84:	232d      	movs	r3, #45	; 0x2d
 8005e86:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e8a:	4b92      	ldr	r3, [pc, #584]	; (80060d4 <_printf_float+0x2d0>)
 8005e8c:	4892      	ldr	r0, [pc, #584]	; (80060d8 <_printf_float+0x2d4>)
 8005e8e:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8005e92:	bf94      	ite	ls
 8005e94:	4698      	movls	r8, r3
 8005e96:	4680      	movhi	r8, r0
 8005e98:	2303      	movs	r3, #3
 8005e9a:	f04f 0a00 	mov.w	sl, #0
 8005e9e:	6123      	str	r3, [r4, #16]
 8005ea0:	f02b 0304 	bic.w	r3, fp, #4
 8005ea4:	6023      	str	r3, [r4, #0]
 8005ea6:	4633      	mov	r3, r6
 8005ea8:	4621      	mov	r1, r4
 8005eaa:	4628      	mov	r0, r5
 8005eac:	9700      	str	r7, [sp, #0]
 8005eae:	aa0f      	add	r2, sp, #60	; 0x3c
 8005eb0:	f000 f9d4 	bl	800625c <_printf_common>
 8005eb4:	3001      	adds	r0, #1
 8005eb6:	f040 8090 	bne.w	8005fda <_printf_float+0x1d6>
 8005eba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005ebe:	b011      	add	sp, #68	; 0x44
 8005ec0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ec4:	4642      	mov	r2, r8
 8005ec6:	4653      	mov	r3, sl
 8005ec8:	4640      	mov	r0, r8
 8005eca:	4651      	mov	r1, sl
 8005ecc:	f7fa fd9e 	bl	8000a0c <__aeabi_dcmpun>
 8005ed0:	b148      	cbz	r0, 8005ee6 <_printf_float+0xe2>
 8005ed2:	f1ba 0f00 	cmp.w	sl, #0
 8005ed6:	bfb8      	it	lt
 8005ed8:	232d      	movlt	r3, #45	; 0x2d
 8005eda:	4880      	ldr	r0, [pc, #512]	; (80060dc <_printf_float+0x2d8>)
 8005edc:	bfb8      	it	lt
 8005ede:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005ee2:	4b7f      	ldr	r3, [pc, #508]	; (80060e0 <_printf_float+0x2dc>)
 8005ee4:	e7d3      	b.n	8005e8e <_printf_float+0x8a>
 8005ee6:	6863      	ldr	r3, [r4, #4]
 8005ee8:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8005eec:	1c5a      	adds	r2, r3, #1
 8005eee:	d142      	bne.n	8005f76 <_printf_float+0x172>
 8005ef0:	2306      	movs	r3, #6
 8005ef2:	6063      	str	r3, [r4, #4]
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	9206      	str	r2, [sp, #24]
 8005ef8:	aa0e      	add	r2, sp, #56	; 0x38
 8005efa:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8005efe:	aa0d      	add	r2, sp, #52	; 0x34
 8005f00:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8005f04:	9203      	str	r2, [sp, #12]
 8005f06:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8005f0a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005f0e:	6023      	str	r3, [r4, #0]
 8005f10:	6863      	ldr	r3, [r4, #4]
 8005f12:	4642      	mov	r2, r8
 8005f14:	9300      	str	r3, [sp, #0]
 8005f16:	4628      	mov	r0, r5
 8005f18:	4653      	mov	r3, sl
 8005f1a:	910b      	str	r1, [sp, #44]	; 0x2c
 8005f1c:	f7ff fed4 	bl	8005cc8 <__cvt>
 8005f20:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005f22:	4680      	mov	r8, r0
 8005f24:	2947      	cmp	r1, #71	; 0x47
 8005f26:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005f28:	d108      	bne.n	8005f3c <_printf_float+0x138>
 8005f2a:	1cc8      	adds	r0, r1, #3
 8005f2c:	db02      	blt.n	8005f34 <_printf_float+0x130>
 8005f2e:	6863      	ldr	r3, [r4, #4]
 8005f30:	4299      	cmp	r1, r3
 8005f32:	dd40      	ble.n	8005fb6 <_printf_float+0x1b2>
 8005f34:	f1a9 0902 	sub.w	r9, r9, #2
 8005f38:	fa5f f989 	uxtb.w	r9, r9
 8005f3c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005f40:	d81f      	bhi.n	8005f82 <_printf_float+0x17e>
 8005f42:	464a      	mov	r2, r9
 8005f44:	3901      	subs	r1, #1
 8005f46:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005f4a:	910d      	str	r1, [sp, #52]	; 0x34
 8005f4c:	f7ff ff1b 	bl	8005d86 <__exponent>
 8005f50:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005f52:	4682      	mov	sl, r0
 8005f54:	1813      	adds	r3, r2, r0
 8005f56:	2a01      	cmp	r2, #1
 8005f58:	6123      	str	r3, [r4, #16]
 8005f5a:	dc02      	bgt.n	8005f62 <_printf_float+0x15e>
 8005f5c:	6822      	ldr	r2, [r4, #0]
 8005f5e:	07d2      	lsls	r2, r2, #31
 8005f60:	d501      	bpl.n	8005f66 <_printf_float+0x162>
 8005f62:	3301      	adds	r3, #1
 8005f64:	6123      	str	r3, [r4, #16]
 8005f66:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d09b      	beq.n	8005ea6 <_printf_float+0xa2>
 8005f6e:	232d      	movs	r3, #45	; 0x2d
 8005f70:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005f74:	e797      	b.n	8005ea6 <_printf_float+0xa2>
 8005f76:	2947      	cmp	r1, #71	; 0x47
 8005f78:	d1bc      	bne.n	8005ef4 <_printf_float+0xf0>
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d1ba      	bne.n	8005ef4 <_printf_float+0xf0>
 8005f7e:	2301      	movs	r3, #1
 8005f80:	e7b7      	b.n	8005ef2 <_printf_float+0xee>
 8005f82:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8005f86:	d118      	bne.n	8005fba <_printf_float+0x1b6>
 8005f88:	2900      	cmp	r1, #0
 8005f8a:	6863      	ldr	r3, [r4, #4]
 8005f8c:	dd0b      	ble.n	8005fa6 <_printf_float+0x1a2>
 8005f8e:	6121      	str	r1, [r4, #16]
 8005f90:	b913      	cbnz	r3, 8005f98 <_printf_float+0x194>
 8005f92:	6822      	ldr	r2, [r4, #0]
 8005f94:	07d0      	lsls	r0, r2, #31
 8005f96:	d502      	bpl.n	8005f9e <_printf_float+0x19a>
 8005f98:	3301      	adds	r3, #1
 8005f9a:	440b      	add	r3, r1
 8005f9c:	6123      	str	r3, [r4, #16]
 8005f9e:	f04f 0a00 	mov.w	sl, #0
 8005fa2:	65a1      	str	r1, [r4, #88]	; 0x58
 8005fa4:	e7df      	b.n	8005f66 <_printf_float+0x162>
 8005fa6:	b913      	cbnz	r3, 8005fae <_printf_float+0x1aa>
 8005fa8:	6822      	ldr	r2, [r4, #0]
 8005faa:	07d2      	lsls	r2, r2, #31
 8005fac:	d501      	bpl.n	8005fb2 <_printf_float+0x1ae>
 8005fae:	3302      	adds	r3, #2
 8005fb0:	e7f4      	b.n	8005f9c <_printf_float+0x198>
 8005fb2:	2301      	movs	r3, #1
 8005fb4:	e7f2      	b.n	8005f9c <_printf_float+0x198>
 8005fb6:	f04f 0967 	mov.w	r9, #103	; 0x67
 8005fba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005fbc:	4299      	cmp	r1, r3
 8005fbe:	db05      	blt.n	8005fcc <_printf_float+0x1c8>
 8005fc0:	6823      	ldr	r3, [r4, #0]
 8005fc2:	6121      	str	r1, [r4, #16]
 8005fc4:	07d8      	lsls	r0, r3, #31
 8005fc6:	d5ea      	bpl.n	8005f9e <_printf_float+0x19a>
 8005fc8:	1c4b      	adds	r3, r1, #1
 8005fca:	e7e7      	b.n	8005f9c <_printf_float+0x198>
 8005fcc:	2900      	cmp	r1, #0
 8005fce:	bfcc      	ite	gt
 8005fd0:	2201      	movgt	r2, #1
 8005fd2:	f1c1 0202 	rsble	r2, r1, #2
 8005fd6:	4413      	add	r3, r2
 8005fd8:	e7e0      	b.n	8005f9c <_printf_float+0x198>
 8005fda:	6823      	ldr	r3, [r4, #0]
 8005fdc:	055a      	lsls	r2, r3, #21
 8005fde:	d407      	bmi.n	8005ff0 <_printf_float+0x1ec>
 8005fe0:	6923      	ldr	r3, [r4, #16]
 8005fe2:	4642      	mov	r2, r8
 8005fe4:	4631      	mov	r1, r6
 8005fe6:	4628      	mov	r0, r5
 8005fe8:	47b8      	blx	r7
 8005fea:	3001      	adds	r0, #1
 8005fec:	d12b      	bne.n	8006046 <_printf_float+0x242>
 8005fee:	e764      	b.n	8005eba <_printf_float+0xb6>
 8005ff0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005ff4:	f240 80dd 	bls.w	80061b2 <_printf_float+0x3ae>
 8005ff8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	2300      	movs	r3, #0
 8006000:	f7fa fcd2 	bl	80009a8 <__aeabi_dcmpeq>
 8006004:	2800      	cmp	r0, #0
 8006006:	d033      	beq.n	8006070 <_printf_float+0x26c>
 8006008:	2301      	movs	r3, #1
 800600a:	4631      	mov	r1, r6
 800600c:	4628      	mov	r0, r5
 800600e:	4a35      	ldr	r2, [pc, #212]	; (80060e4 <_printf_float+0x2e0>)
 8006010:	47b8      	blx	r7
 8006012:	3001      	adds	r0, #1
 8006014:	f43f af51 	beq.w	8005eba <_printf_float+0xb6>
 8006018:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800601c:	429a      	cmp	r2, r3
 800601e:	db02      	blt.n	8006026 <_printf_float+0x222>
 8006020:	6823      	ldr	r3, [r4, #0]
 8006022:	07d8      	lsls	r0, r3, #31
 8006024:	d50f      	bpl.n	8006046 <_printf_float+0x242>
 8006026:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800602a:	4631      	mov	r1, r6
 800602c:	4628      	mov	r0, r5
 800602e:	47b8      	blx	r7
 8006030:	3001      	adds	r0, #1
 8006032:	f43f af42 	beq.w	8005eba <_printf_float+0xb6>
 8006036:	f04f 0800 	mov.w	r8, #0
 800603a:	f104 091a 	add.w	r9, r4, #26
 800603e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006040:	3b01      	subs	r3, #1
 8006042:	4543      	cmp	r3, r8
 8006044:	dc09      	bgt.n	800605a <_printf_float+0x256>
 8006046:	6823      	ldr	r3, [r4, #0]
 8006048:	079b      	lsls	r3, r3, #30
 800604a:	f100 8102 	bmi.w	8006252 <_printf_float+0x44e>
 800604e:	68e0      	ldr	r0, [r4, #12]
 8006050:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006052:	4298      	cmp	r0, r3
 8006054:	bfb8      	it	lt
 8006056:	4618      	movlt	r0, r3
 8006058:	e731      	b.n	8005ebe <_printf_float+0xba>
 800605a:	2301      	movs	r3, #1
 800605c:	464a      	mov	r2, r9
 800605e:	4631      	mov	r1, r6
 8006060:	4628      	mov	r0, r5
 8006062:	47b8      	blx	r7
 8006064:	3001      	adds	r0, #1
 8006066:	f43f af28 	beq.w	8005eba <_printf_float+0xb6>
 800606a:	f108 0801 	add.w	r8, r8, #1
 800606e:	e7e6      	b.n	800603e <_printf_float+0x23a>
 8006070:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006072:	2b00      	cmp	r3, #0
 8006074:	dc38      	bgt.n	80060e8 <_printf_float+0x2e4>
 8006076:	2301      	movs	r3, #1
 8006078:	4631      	mov	r1, r6
 800607a:	4628      	mov	r0, r5
 800607c:	4a19      	ldr	r2, [pc, #100]	; (80060e4 <_printf_float+0x2e0>)
 800607e:	47b8      	blx	r7
 8006080:	3001      	adds	r0, #1
 8006082:	f43f af1a 	beq.w	8005eba <_printf_float+0xb6>
 8006086:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800608a:	4313      	orrs	r3, r2
 800608c:	d102      	bne.n	8006094 <_printf_float+0x290>
 800608e:	6823      	ldr	r3, [r4, #0]
 8006090:	07d9      	lsls	r1, r3, #31
 8006092:	d5d8      	bpl.n	8006046 <_printf_float+0x242>
 8006094:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006098:	4631      	mov	r1, r6
 800609a:	4628      	mov	r0, r5
 800609c:	47b8      	blx	r7
 800609e:	3001      	adds	r0, #1
 80060a0:	f43f af0b 	beq.w	8005eba <_printf_float+0xb6>
 80060a4:	f04f 0900 	mov.w	r9, #0
 80060a8:	f104 0a1a 	add.w	sl, r4, #26
 80060ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80060ae:	425b      	negs	r3, r3
 80060b0:	454b      	cmp	r3, r9
 80060b2:	dc01      	bgt.n	80060b8 <_printf_float+0x2b4>
 80060b4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80060b6:	e794      	b.n	8005fe2 <_printf_float+0x1de>
 80060b8:	2301      	movs	r3, #1
 80060ba:	4652      	mov	r2, sl
 80060bc:	4631      	mov	r1, r6
 80060be:	4628      	mov	r0, r5
 80060c0:	47b8      	blx	r7
 80060c2:	3001      	adds	r0, #1
 80060c4:	f43f aef9 	beq.w	8005eba <_printf_float+0xb6>
 80060c8:	f109 0901 	add.w	r9, r9, #1
 80060cc:	e7ee      	b.n	80060ac <_printf_float+0x2a8>
 80060ce:	bf00      	nop
 80060d0:	7fefffff 	.word	0x7fefffff
 80060d4:	08008b3c 	.word	0x08008b3c
 80060d8:	08008b40 	.word	0x08008b40
 80060dc:	08008b48 	.word	0x08008b48
 80060e0:	08008b44 	.word	0x08008b44
 80060e4:	08008b4c 	.word	0x08008b4c
 80060e8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80060ea:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80060ec:	429a      	cmp	r2, r3
 80060ee:	bfa8      	it	ge
 80060f0:	461a      	movge	r2, r3
 80060f2:	2a00      	cmp	r2, #0
 80060f4:	4691      	mov	r9, r2
 80060f6:	dc37      	bgt.n	8006168 <_printf_float+0x364>
 80060f8:	f04f 0b00 	mov.w	fp, #0
 80060fc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006100:	f104 021a 	add.w	r2, r4, #26
 8006104:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006108:	ebaa 0309 	sub.w	r3, sl, r9
 800610c:	455b      	cmp	r3, fp
 800610e:	dc33      	bgt.n	8006178 <_printf_float+0x374>
 8006110:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006114:	429a      	cmp	r2, r3
 8006116:	db3b      	blt.n	8006190 <_printf_float+0x38c>
 8006118:	6823      	ldr	r3, [r4, #0]
 800611a:	07da      	lsls	r2, r3, #31
 800611c:	d438      	bmi.n	8006190 <_printf_float+0x38c>
 800611e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006120:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006122:	eba2 030a 	sub.w	r3, r2, sl
 8006126:	eba2 0901 	sub.w	r9, r2, r1
 800612a:	4599      	cmp	r9, r3
 800612c:	bfa8      	it	ge
 800612e:	4699      	movge	r9, r3
 8006130:	f1b9 0f00 	cmp.w	r9, #0
 8006134:	dc34      	bgt.n	80061a0 <_printf_float+0x39c>
 8006136:	f04f 0800 	mov.w	r8, #0
 800613a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800613e:	f104 0a1a 	add.w	sl, r4, #26
 8006142:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006146:	1a9b      	subs	r3, r3, r2
 8006148:	eba3 0309 	sub.w	r3, r3, r9
 800614c:	4543      	cmp	r3, r8
 800614e:	f77f af7a 	ble.w	8006046 <_printf_float+0x242>
 8006152:	2301      	movs	r3, #1
 8006154:	4652      	mov	r2, sl
 8006156:	4631      	mov	r1, r6
 8006158:	4628      	mov	r0, r5
 800615a:	47b8      	blx	r7
 800615c:	3001      	adds	r0, #1
 800615e:	f43f aeac 	beq.w	8005eba <_printf_float+0xb6>
 8006162:	f108 0801 	add.w	r8, r8, #1
 8006166:	e7ec      	b.n	8006142 <_printf_float+0x33e>
 8006168:	4613      	mov	r3, r2
 800616a:	4631      	mov	r1, r6
 800616c:	4642      	mov	r2, r8
 800616e:	4628      	mov	r0, r5
 8006170:	47b8      	blx	r7
 8006172:	3001      	adds	r0, #1
 8006174:	d1c0      	bne.n	80060f8 <_printf_float+0x2f4>
 8006176:	e6a0      	b.n	8005eba <_printf_float+0xb6>
 8006178:	2301      	movs	r3, #1
 800617a:	4631      	mov	r1, r6
 800617c:	4628      	mov	r0, r5
 800617e:	920b      	str	r2, [sp, #44]	; 0x2c
 8006180:	47b8      	blx	r7
 8006182:	3001      	adds	r0, #1
 8006184:	f43f ae99 	beq.w	8005eba <_printf_float+0xb6>
 8006188:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800618a:	f10b 0b01 	add.w	fp, fp, #1
 800618e:	e7b9      	b.n	8006104 <_printf_float+0x300>
 8006190:	4631      	mov	r1, r6
 8006192:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006196:	4628      	mov	r0, r5
 8006198:	47b8      	blx	r7
 800619a:	3001      	adds	r0, #1
 800619c:	d1bf      	bne.n	800611e <_printf_float+0x31a>
 800619e:	e68c      	b.n	8005eba <_printf_float+0xb6>
 80061a0:	464b      	mov	r3, r9
 80061a2:	4631      	mov	r1, r6
 80061a4:	4628      	mov	r0, r5
 80061a6:	eb08 020a 	add.w	r2, r8, sl
 80061aa:	47b8      	blx	r7
 80061ac:	3001      	adds	r0, #1
 80061ae:	d1c2      	bne.n	8006136 <_printf_float+0x332>
 80061b0:	e683      	b.n	8005eba <_printf_float+0xb6>
 80061b2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80061b4:	2a01      	cmp	r2, #1
 80061b6:	dc01      	bgt.n	80061bc <_printf_float+0x3b8>
 80061b8:	07db      	lsls	r3, r3, #31
 80061ba:	d537      	bpl.n	800622c <_printf_float+0x428>
 80061bc:	2301      	movs	r3, #1
 80061be:	4642      	mov	r2, r8
 80061c0:	4631      	mov	r1, r6
 80061c2:	4628      	mov	r0, r5
 80061c4:	47b8      	blx	r7
 80061c6:	3001      	adds	r0, #1
 80061c8:	f43f ae77 	beq.w	8005eba <_printf_float+0xb6>
 80061cc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80061d0:	4631      	mov	r1, r6
 80061d2:	4628      	mov	r0, r5
 80061d4:	47b8      	blx	r7
 80061d6:	3001      	adds	r0, #1
 80061d8:	f43f ae6f 	beq.w	8005eba <_printf_float+0xb6>
 80061dc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80061e0:	2200      	movs	r2, #0
 80061e2:	2300      	movs	r3, #0
 80061e4:	f7fa fbe0 	bl	80009a8 <__aeabi_dcmpeq>
 80061e8:	b9d8      	cbnz	r0, 8006222 <_printf_float+0x41e>
 80061ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80061ec:	f108 0201 	add.w	r2, r8, #1
 80061f0:	3b01      	subs	r3, #1
 80061f2:	4631      	mov	r1, r6
 80061f4:	4628      	mov	r0, r5
 80061f6:	47b8      	blx	r7
 80061f8:	3001      	adds	r0, #1
 80061fa:	d10e      	bne.n	800621a <_printf_float+0x416>
 80061fc:	e65d      	b.n	8005eba <_printf_float+0xb6>
 80061fe:	2301      	movs	r3, #1
 8006200:	464a      	mov	r2, r9
 8006202:	4631      	mov	r1, r6
 8006204:	4628      	mov	r0, r5
 8006206:	47b8      	blx	r7
 8006208:	3001      	adds	r0, #1
 800620a:	f43f ae56 	beq.w	8005eba <_printf_float+0xb6>
 800620e:	f108 0801 	add.w	r8, r8, #1
 8006212:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006214:	3b01      	subs	r3, #1
 8006216:	4543      	cmp	r3, r8
 8006218:	dcf1      	bgt.n	80061fe <_printf_float+0x3fa>
 800621a:	4653      	mov	r3, sl
 800621c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006220:	e6e0      	b.n	8005fe4 <_printf_float+0x1e0>
 8006222:	f04f 0800 	mov.w	r8, #0
 8006226:	f104 091a 	add.w	r9, r4, #26
 800622a:	e7f2      	b.n	8006212 <_printf_float+0x40e>
 800622c:	2301      	movs	r3, #1
 800622e:	4642      	mov	r2, r8
 8006230:	e7df      	b.n	80061f2 <_printf_float+0x3ee>
 8006232:	2301      	movs	r3, #1
 8006234:	464a      	mov	r2, r9
 8006236:	4631      	mov	r1, r6
 8006238:	4628      	mov	r0, r5
 800623a:	47b8      	blx	r7
 800623c:	3001      	adds	r0, #1
 800623e:	f43f ae3c 	beq.w	8005eba <_printf_float+0xb6>
 8006242:	f108 0801 	add.w	r8, r8, #1
 8006246:	68e3      	ldr	r3, [r4, #12]
 8006248:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800624a:	1a5b      	subs	r3, r3, r1
 800624c:	4543      	cmp	r3, r8
 800624e:	dcf0      	bgt.n	8006232 <_printf_float+0x42e>
 8006250:	e6fd      	b.n	800604e <_printf_float+0x24a>
 8006252:	f04f 0800 	mov.w	r8, #0
 8006256:	f104 0919 	add.w	r9, r4, #25
 800625a:	e7f4      	b.n	8006246 <_printf_float+0x442>

0800625c <_printf_common>:
 800625c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006260:	4616      	mov	r6, r2
 8006262:	4699      	mov	r9, r3
 8006264:	688a      	ldr	r2, [r1, #8]
 8006266:	690b      	ldr	r3, [r1, #16]
 8006268:	4607      	mov	r7, r0
 800626a:	4293      	cmp	r3, r2
 800626c:	bfb8      	it	lt
 800626e:	4613      	movlt	r3, r2
 8006270:	6033      	str	r3, [r6, #0]
 8006272:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006276:	460c      	mov	r4, r1
 8006278:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800627c:	b10a      	cbz	r2, 8006282 <_printf_common+0x26>
 800627e:	3301      	adds	r3, #1
 8006280:	6033      	str	r3, [r6, #0]
 8006282:	6823      	ldr	r3, [r4, #0]
 8006284:	0699      	lsls	r1, r3, #26
 8006286:	bf42      	ittt	mi
 8006288:	6833      	ldrmi	r3, [r6, #0]
 800628a:	3302      	addmi	r3, #2
 800628c:	6033      	strmi	r3, [r6, #0]
 800628e:	6825      	ldr	r5, [r4, #0]
 8006290:	f015 0506 	ands.w	r5, r5, #6
 8006294:	d106      	bne.n	80062a4 <_printf_common+0x48>
 8006296:	f104 0a19 	add.w	sl, r4, #25
 800629a:	68e3      	ldr	r3, [r4, #12]
 800629c:	6832      	ldr	r2, [r6, #0]
 800629e:	1a9b      	subs	r3, r3, r2
 80062a0:	42ab      	cmp	r3, r5
 80062a2:	dc28      	bgt.n	80062f6 <_printf_common+0x9a>
 80062a4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80062a8:	1e13      	subs	r3, r2, #0
 80062aa:	6822      	ldr	r2, [r4, #0]
 80062ac:	bf18      	it	ne
 80062ae:	2301      	movne	r3, #1
 80062b0:	0692      	lsls	r2, r2, #26
 80062b2:	d42d      	bmi.n	8006310 <_printf_common+0xb4>
 80062b4:	4649      	mov	r1, r9
 80062b6:	4638      	mov	r0, r7
 80062b8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80062bc:	47c0      	blx	r8
 80062be:	3001      	adds	r0, #1
 80062c0:	d020      	beq.n	8006304 <_printf_common+0xa8>
 80062c2:	6823      	ldr	r3, [r4, #0]
 80062c4:	68e5      	ldr	r5, [r4, #12]
 80062c6:	f003 0306 	and.w	r3, r3, #6
 80062ca:	2b04      	cmp	r3, #4
 80062cc:	bf18      	it	ne
 80062ce:	2500      	movne	r5, #0
 80062d0:	6832      	ldr	r2, [r6, #0]
 80062d2:	f04f 0600 	mov.w	r6, #0
 80062d6:	68a3      	ldr	r3, [r4, #8]
 80062d8:	bf08      	it	eq
 80062da:	1aad      	subeq	r5, r5, r2
 80062dc:	6922      	ldr	r2, [r4, #16]
 80062de:	bf08      	it	eq
 80062e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80062e4:	4293      	cmp	r3, r2
 80062e6:	bfc4      	itt	gt
 80062e8:	1a9b      	subgt	r3, r3, r2
 80062ea:	18ed      	addgt	r5, r5, r3
 80062ec:	341a      	adds	r4, #26
 80062ee:	42b5      	cmp	r5, r6
 80062f0:	d11a      	bne.n	8006328 <_printf_common+0xcc>
 80062f2:	2000      	movs	r0, #0
 80062f4:	e008      	b.n	8006308 <_printf_common+0xac>
 80062f6:	2301      	movs	r3, #1
 80062f8:	4652      	mov	r2, sl
 80062fa:	4649      	mov	r1, r9
 80062fc:	4638      	mov	r0, r7
 80062fe:	47c0      	blx	r8
 8006300:	3001      	adds	r0, #1
 8006302:	d103      	bne.n	800630c <_printf_common+0xb0>
 8006304:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006308:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800630c:	3501      	adds	r5, #1
 800630e:	e7c4      	b.n	800629a <_printf_common+0x3e>
 8006310:	2030      	movs	r0, #48	; 0x30
 8006312:	18e1      	adds	r1, r4, r3
 8006314:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006318:	1c5a      	adds	r2, r3, #1
 800631a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800631e:	4422      	add	r2, r4
 8006320:	3302      	adds	r3, #2
 8006322:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006326:	e7c5      	b.n	80062b4 <_printf_common+0x58>
 8006328:	2301      	movs	r3, #1
 800632a:	4622      	mov	r2, r4
 800632c:	4649      	mov	r1, r9
 800632e:	4638      	mov	r0, r7
 8006330:	47c0      	blx	r8
 8006332:	3001      	adds	r0, #1
 8006334:	d0e6      	beq.n	8006304 <_printf_common+0xa8>
 8006336:	3601      	adds	r6, #1
 8006338:	e7d9      	b.n	80062ee <_printf_common+0x92>
	...

0800633c <_printf_i>:
 800633c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006340:	460c      	mov	r4, r1
 8006342:	7e27      	ldrb	r7, [r4, #24]
 8006344:	4691      	mov	r9, r2
 8006346:	2f78      	cmp	r7, #120	; 0x78
 8006348:	4680      	mov	r8, r0
 800634a:	469a      	mov	sl, r3
 800634c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800634e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006352:	d807      	bhi.n	8006364 <_printf_i+0x28>
 8006354:	2f62      	cmp	r7, #98	; 0x62
 8006356:	d80a      	bhi.n	800636e <_printf_i+0x32>
 8006358:	2f00      	cmp	r7, #0
 800635a:	f000 80d9 	beq.w	8006510 <_printf_i+0x1d4>
 800635e:	2f58      	cmp	r7, #88	; 0x58
 8006360:	f000 80a4 	beq.w	80064ac <_printf_i+0x170>
 8006364:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006368:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800636c:	e03a      	b.n	80063e4 <_printf_i+0xa8>
 800636e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006372:	2b15      	cmp	r3, #21
 8006374:	d8f6      	bhi.n	8006364 <_printf_i+0x28>
 8006376:	a001      	add	r0, pc, #4	; (adr r0, 800637c <_printf_i+0x40>)
 8006378:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800637c:	080063d5 	.word	0x080063d5
 8006380:	080063e9 	.word	0x080063e9
 8006384:	08006365 	.word	0x08006365
 8006388:	08006365 	.word	0x08006365
 800638c:	08006365 	.word	0x08006365
 8006390:	08006365 	.word	0x08006365
 8006394:	080063e9 	.word	0x080063e9
 8006398:	08006365 	.word	0x08006365
 800639c:	08006365 	.word	0x08006365
 80063a0:	08006365 	.word	0x08006365
 80063a4:	08006365 	.word	0x08006365
 80063a8:	080064f7 	.word	0x080064f7
 80063ac:	08006419 	.word	0x08006419
 80063b0:	080064d9 	.word	0x080064d9
 80063b4:	08006365 	.word	0x08006365
 80063b8:	08006365 	.word	0x08006365
 80063bc:	08006519 	.word	0x08006519
 80063c0:	08006365 	.word	0x08006365
 80063c4:	08006419 	.word	0x08006419
 80063c8:	08006365 	.word	0x08006365
 80063cc:	08006365 	.word	0x08006365
 80063d0:	080064e1 	.word	0x080064e1
 80063d4:	680b      	ldr	r3, [r1, #0]
 80063d6:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80063da:	1d1a      	adds	r2, r3, #4
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	600a      	str	r2, [r1, #0]
 80063e0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80063e4:	2301      	movs	r3, #1
 80063e6:	e0a4      	b.n	8006532 <_printf_i+0x1f6>
 80063e8:	6825      	ldr	r5, [r4, #0]
 80063ea:	6808      	ldr	r0, [r1, #0]
 80063ec:	062e      	lsls	r6, r5, #24
 80063ee:	f100 0304 	add.w	r3, r0, #4
 80063f2:	d50a      	bpl.n	800640a <_printf_i+0xce>
 80063f4:	6805      	ldr	r5, [r0, #0]
 80063f6:	600b      	str	r3, [r1, #0]
 80063f8:	2d00      	cmp	r5, #0
 80063fa:	da03      	bge.n	8006404 <_printf_i+0xc8>
 80063fc:	232d      	movs	r3, #45	; 0x2d
 80063fe:	426d      	negs	r5, r5
 8006400:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006404:	230a      	movs	r3, #10
 8006406:	485e      	ldr	r0, [pc, #376]	; (8006580 <_printf_i+0x244>)
 8006408:	e019      	b.n	800643e <_printf_i+0x102>
 800640a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800640e:	6805      	ldr	r5, [r0, #0]
 8006410:	600b      	str	r3, [r1, #0]
 8006412:	bf18      	it	ne
 8006414:	b22d      	sxthne	r5, r5
 8006416:	e7ef      	b.n	80063f8 <_printf_i+0xbc>
 8006418:	680b      	ldr	r3, [r1, #0]
 800641a:	6825      	ldr	r5, [r4, #0]
 800641c:	1d18      	adds	r0, r3, #4
 800641e:	6008      	str	r0, [r1, #0]
 8006420:	0628      	lsls	r0, r5, #24
 8006422:	d501      	bpl.n	8006428 <_printf_i+0xec>
 8006424:	681d      	ldr	r5, [r3, #0]
 8006426:	e002      	b.n	800642e <_printf_i+0xf2>
 8006428:	0669      	lsls	r1, r5, #25
 800642a:	d5fb      	bpl.n	8006424 <_printf_i+0xe8>
 800642c:	881d      	ldrh	r5, [r3, #0]
 800642e:	2f6f      	cmp	r7, #111	; 0x6f
 8006430:	bf0c      	ite	eq
 8006432:	2308      	moveq	r3, #8
 8006434:	230a      	movne	r3, #10
 8006436:	4852      	ldr	r0, [pc, #328]	; (8006580 <_printf_i+0x244>)
 8006438:	2100      	movs	r1, #0
 800643a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800643e:	6866      	ldr	r6, [r4, #4]
 8006440:	2e00      	cmp	r6, #0
 8006442:	bfa8      	it	ge
 8006444:	6821      	ldrge	r1, [r4, #0]
 8006446:	60a6      	str	r6, [r4, #8]
 8006448:	bfa4      	itt	ge
 800644a:	f021 0104 	bicge.w	r1, r1, #4
 800644e:	6021      	strge	r1, [r4, #0]
 8006450:	b90d      	cbnz	r5, 8006456 <_printf_i+0x11a>
 8006452:	2e00      	cmp	r6, #0
 8006454:	d04d      	beq.n	80064f2 <_printf_i+0x1b6>
 8006456:	4616      	mov	r6, r2
 8006458:	fbb5 f1f3 	udiv	r1, r5, r3
 800645c:	fb03 5711 	mls	r7, r3, r1, r5
 8006460:	5dc7      	ldrb	r7, [r0, r7]
 8006462:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006466:	462f      	mov	r7, r5
 8006468:	42bb      	cmp	r3, r7
 800646a:	460d      	mov	r5, r1
 800646c:	d9f4      	bls.n	8006458 <_printf_i+0x11c>
 800646e:	2b08      	cmp	r3, #8
 8006470:	d10b      	bne.n	800648a <_printf_i+0x14e>
 8006472:	6823      	ldr	r3, [r4, #0]
 8006474:	07df      	lsls	r7, r3, #31
 8006476:	d508      	bpl.n	800648a <_printf_i+0x14e>
 8006478:	6923      	ldr	r3, [r4, #16]
 800647a:	6861      	ldr	r1, [r4, #4]
 800647c:	4299      	cmp	r1, r3
 800647e:	bfde      	ittt	le
 8006480:	2330      	movle	r3, #48	; 0x30
 8006482:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006486:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 800648a:	1b92      	subs	r2, r2, r6
 800648c:	6122      	str	r2, [r4, #16]
 800648e:	464b      	mov	r3, r9
 8006490:	4621      	mov	r1, r4
 8006492:	4640      	mov	r0, r8
 8006494:	f8cd a000 	str.w	sl, [sp]
 8006498:	aa03      	add	r2, sp, #12
 800649a:	f7ff fedf 	bl	800625c <_printf_common>
 800649e:	3001      	adds	r0, #1
 80064a0:	d14c      	bne.n	800653c <_printf_i+0x200>
 80064a2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80064a6:	b004      	add	sp, #16
 80064a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064ac:	4834      	ldr	r0, [pc, #208]	; (8006580 <_printf_i+0x244>)
 80064ae:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80064b2:	680e      	ldr	r6, [r1, #0]
 80064b4:	6823      	ldr	r3, [r4, #0]
 80064b6:	f856 5b04 	ldr.w	r5, [r6], #4
 80064ba:	061f      	lsls	r7, r3, #24
 80064bc:	600e      	str	r6, [r1, #0]
 80064be:	d514      	bpl.n	80064ea <_printf_i+0x1ae>
 80064c0:	07d9      	lsls	r1, r3, #31
 80064c2:	bf44      	itt	mi
 80064c4:	f043 0320 	orrmi.w	r3, r3, #32
 80064c8:	6023      	strmi	r3, [r4, #0]
 80064ca:	b91d      	cbnz	r5, 80064d4 <_printf_i+0x198>
 80064cc:	6823      	ldr	r3, [r4, #0]
 80064ce:	f023 0320 	bic.w	r3, r3, #32
 80064d2:	6023      	str	r3, [r4, #0]
 80064d4:	2310      	movs	r3, #16
 80064d6:	e7af      	b.n	8006438 <_printf_i+0xfc>
 80064d8:	6823      	ldr	r3, [r4, #0]
 80064da:	f043 0320 	orr.w	r3, r3, #32
 80064de:	6023      	str	r3, [r4, #0]
 80064e0:	2378      	movs	r3, #120	; 0x78
 80064e2:	4828      	ldr	r0, [pc, #160]	; (8006584 <_printf_i+0x248>)
 80064e4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80064e8:	e7e3      	b.n	80064b2 <_printf_i+0x176>
 80064ea:	065e      	lsls	r6, r3, #25
 80064ec:	bf48      	it	mi
 80064ee:	b2ad      	uxthmi	r5, r5
 80064f0:	e7e6      	b.n	80064c0 <_printf_i+0x184>
 80064f2:	4616      	mov	r6, r2
 80064f4:	e7bb      	b.n	800646e <_printf_i+0x132>
 80064f6:	680b      	ldr	r3, [r1, #0]
 80064f8:	6826      	ldr	r6, [r4, #0]
 80064fa:	1d1d      	adds	r5, r3, #4
 80064fc:	6960      	ldr	r0, [r4, #20]
 80064fe:	600d      	str	r5, [r1, #0]
 8006500:	0635      	lsls	r5, r6, #24
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	d501      	bpl.n	800650a <_printf_i+0x1ce>
 8006506:	6018      	str	r0, [r3, #0]
 8006508:	e002      	b.n	8006510 <_printf_i+0x1d4>
 800650a:	0671      	lsls	r1, r6, #25
 800650c:	d5fb      	bpl.n	8006506 <_printf_i+0x1ca>
 800650e:	8018      	strh	r0, [r3, #0]
 8006510:	2300      	movs	r3, #0
 8006512:	4616      	mov	r6, r2
 8006514:	6123      	str	r3, [r4, #16]
 8006516:	e7ba      	b.n	800648e <_printf_i+0x152>
 8006518:	680b      	ldr	r3, [r1, #0]
 800651a:	1d1a      	adds	r2, r3, #4
 800651c:	600a      	str	r2, [r1, #0]
 800651e:	681e      	ldr	r6, [r3, #0]
 8006520:	2100      	movs	r1, #0
 8006522:	4630      	mov	r0, r6
 8006524:	6862      	ldr	r2, [r4, #4]
 8006526:	f000 fef9 	bl	800731c <memchr>
 800652a:	b108      	cbz	r0, 8006530 <_printf_i+0x1f4>
 800652c:	1b80      	subs	r0, r0, r6
 800652e:	6060      	str	r0, [r4, #4]
 8006530:	6863      	ldr	r3, [r4, #4]
 8006532:	6123      	str	r3, [r4, #16]
 8006534:	2300      	movs	r3, #0
 8006536:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800653a:	e7a8      	b.n	800648e <_printf_i+0x152>
 800653c:	4632      	mov	r2, r6
 800653e:	4649      	mov	r1, r9
 8006540:	4640      	mov	r0, r8
 8006542:	6923      	ldr	r3, [r4, #16]
 8006544:	47d0      	blx	sl
 8006546:	3001      	adds	r0, #1
 8006548:	d0ab      	beq.n	80064a2 <_printf_i+0x166>
 800654a:	6823      	ldr	r3, [r4, #0]
 800654c:	079b      	lsls	r3, r3, #30
 800654e:	d413      	bmi.n	8006578 <_printf_i+0x23c>
 8006550:	68e0      	ldr	r0, [r4, #12]
 8006552:	9b03      	ldr	r3, [sp, #12]
 8006554:	4298      	cmp	r0, r3
 8006556:	bfb8      	it	lt
 8006558:	4618      	movlt	r0, r3
 800655a:	e7a4      	b.n	80064a6 <_printf_i+0x16a>
 800655c:	2301      	movs	r3, #1
 800655e:	4632      	mov	r2, r6
 8006560:	4649      	mov	r1, r9
 8006562:	4640      	mov	r0, r8
 8006564:	47d0      	blx	sl
 8006566:	3001      	adds	r0, #1
 8006568:	d09b      	beq.n	80064a2 <_printf_i+0x166>
 800656a:	3501      	adds	r5, #1
 800656c:	68e3      	ldr	r3, [r4, #12]
 800656e:	9903      	ldr	r1, [sp, #12]
 8006570:	1a5b      	subs	r3, r3, r1
 8006572:	42ab      	cmp	r3, r5
 8006574:	dcf2      	bgt.n	800655c <_printf_i+0x220>
 8006576:	e7eb      	b.n	8006550 <_printf_i+0x214>
 8006578:	2500      	movs	r5, #0
 800657a:	f104 0619 	add.w	r6, r4, #25
 800657e:	e7f5      	b.n	800656c <_printf_i+0x230>
 8006580:	08008b4e 	.word	0x08008b4e
 8006584:	08008b5f 	.word	0x08008b5f

08006588 <siprintf>:
 8006588:	b40e      	push	{r1, r2, r3}
 800658a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800658e:	b500      	push	{lr}
 8006590:	b09c      	sub	sp, #112	; 0x70
 8006592:	ab1d      	add	r3, sp, #116	; 0x74
 8006594:	9002      	str	r0, [sp, #8]
 8006596:	9006      	str	r0, [sp, #24]
 8006598:	9107      	str	r1, [sp, #28]
 800659a:	9104      	str	r1, [sp, #16]
 800659c:	4808      	ldr	r0, [pc, #32]	; (80065c0 <siprintf+0x38>)
 800659e:	4909      	ldr	r1, [pc, #36]	; (80065c4 <siprintf+0x3c>)
 80065a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80065a4:	9105      	str	r1, [sp, #20]
 80065a6:	6800      	ldr	r0, [r0, #0]
 80065a8:	a902      	add	r1, sp, #8
 80065aa:	9301      	str	r3, [sp, #4]
 80065ac:	f001 fb56 	bl	8007c5c <_svfiprintf_r>
 80065b0:	2200      	movs	r2, #0
 80065b2:	9b02      	ldr	r3, [sp, #8]
 80065b4:	701a      	strb	r2, [r3, #0]
 80065b6:	b01c      	add	sp, #112	; 0x70
 80065b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80065bc:	b003      	add	sp, #12
 80065be:	4770      	bx	lr
 80065c0:	200000d4 	.word	0x200000d4
 80065c4:	ffff0208 	.word	0xffff0208

080065c8 <_vsiprintf_r>:
 80065c8:	b500      	push	{lr}
 80065ca:	b09b      	sub	sp, #108	; 0x6c
 80065cc:	9100      	str	r1, [sp, #0]
 80065ce:	9104      	str	r1, [sp, #16]
 80065d0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80065d4:	9105      	str	r1, [sp, #20]
 80065d6:	9102      	str	r1, [sp, #8]
 80065d8:	4905      	ldr	r1, [pc, #20]	; (80065f0 <_vsiprintf_r+0x28>)
 80065da:	9103      	str	r1, [sp, #12]
 80065dc:	4669      	mov	r1, sp
 80065de:	f001 fb3d 	bl	8007c5c <_svfiprintf_r>
 80065e2:	2200      	movs	r2, #0
 80065e4:	9b00      	ldr	r3, [sp, #0]
 80065e6:	701a      	strb	r2, [r3, #0]
 80065e8:	b01b      	add	sp, #108	; 0x6c
 80065ea:	f85d fb04 	ldr.w	pc, [sp], #4
 80065ee:	bf00      	nop
 80065f0:	ffff0208 	.word	0xffff0208

080065f4 <vsiprintf>:
 80065f4:	4613      	mov	r3, r2
 80065f6:	460a      	mov	r2, r1
 80065f8:	4601      	mov	r1, r0
 80065fa:	4802      	ldr	r0, [pc, #8]	; (8006604 <vsiprintf+0x10>)
 80065fc:	6800      	ldr	r0, [r0, #0]
 80065fe:	f7ff bfe3 	b.w	80065c8 <_vsiprintf_r>
 8006602:	bf00      	nop
 8006604:	200000d4 	.word	0x200000d4

08006608 <quorem>:
 8006608:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800660c:	6903      	ldr	r3, [r0, #16]
 800660e:	690c      	ldr	r4, [r1, #16]
 8006610:	4607      	mov	r7, r0
 8006612:	42a3      	cmp	r3, r4
 8006614:	f2c0 8083 	blt.w	800671e <quorem+0x116>
 8006618:	3c01      	subs	r4, #1
 800661a:	f100 0514 	add.w	r5, r0, #20
 800661e:	f101 0814 	add.w	r8, r1, #20
 8006622:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006626:	9301      	str	r3, [sp, #4]
 8006628:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800662c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006630:	3301      	adds	r3, #1
 8006632:	429a      	cmp	r2, r3
 8006634:	fbb2 f6f3 	udiv	r6, r2, r3
 8006638:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800663c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006640:	d332      	bcc.n	80066a8 <quorem+0xa0>
 8006642:	f04f 0e00 	mov.w	lr, #0
 8006646:	4640      	mov	r0, r8
 8006648:	46ac      	mov	ip, r5
 800664a:	46f2      	mov	sl, lr
 800664c:	f850 2b04 	ldr.w	r2, [r0], #4
 8006650:	b293      	uxth	r3, r2
 8006652:	fb06 e303 	mla	r3, r6, r3, lr
 8006656:	0c12      	lsrs	r2, r2, #16
 8006658:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800665c:	fb06 e202 	mla	r2, r6, r2, lr
 8006660:	b29b      	uxth	r3, r3
 8006662:	ebaa 0303 	sub.w	r3, sl, r3
 8006666:	f8dc a000 	ldr.w	sl, [ip]
 800666a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800666e:	fa1f fa8a 	uxth.w	sl, sl
 8006672:	4453      	add	r3, sl
 8006674:	fa1f fa82 	uxth.w	sl, r2
 8006678:	f8dc 2000 	ldr.w	r2, [ip]
 800667c:	4581      	cmp	r9, r0
 800667e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8006682:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006686:	b29b      	uxth	r3, r3
 8006688:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800668c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006690:	f84c 3b04 	str.w	r3, [ip], #4
 8006694:	d2da      	bcs.n	800664c <quorem+0x44>
 8006696:	f855 300b 	ldr.w	r3, [r5, fp]
 800669a:	b92b      	cbnz	r3, 80066a8 <quorem+0xa0>
 800669c:	9b01      	ldr	r3, [sp, #4]
 800669e:	3b04      	subs	r3, #4
 80066a0:	429d      	cmp	r5, r3
 80066a2:	461a      	mov	r2, r3
 80066a4:	d32f      	bcc.n	8006706 <quorem+0xfe>
 80066a6:	613c      	str	r4, [r7, #16]
 80066a8:	4638      	mov	r0, r7
 80066aa:	f001 f8bf 	bl	800782c <__mcmp>
 80066ae:	2800      	cmp	r0, #0
 80066b0:	db25      	blt.n	80066fe <quorem+0xf6>
 80066b2:	4628      	mov	r0, r5
 80066b4:	f04f 0c00 	mov.w	ip, #0
 80066b8:	3601      	adds	r6, #1
 80066ba:	f858 1b04 	ldr.w	r1, [r8], #4
 80066be:	f8d0 e000 	ldr.w	lr, [r0]
 80066c2:	b28b      	uxth	r3, r1
 80066c4:	ebac 0303 	sub.w	r3, ip, r3
 80066c8:	fa1f f28e 	uxth.w	r2, lr
 80066cc:	4413      	add	r3, r2
 80066ce:	0c0a      	lsrs	r2, r1, #16
 80066d0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80066d4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80066d8:	b29b      	uxth	r3, r3
 80066da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80066de:	45c1      	cmp	r9, r8
 80066e0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80066e4:	f840 3b04 	str.w	r3, [r0], #4
 80066e8:	d2e7      	bcs.n	80066ba <quorem+0xb2>
 80066ea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80066ee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80066f2:	b922      	cbnz	r2, 80066fe <quorem+0xf6>
 80066f4:	3b04      	subs	r3, #4
 80066f6:	429d      	cmp	r5, r3
 80066f8:	461a      	mov	r2, r3
 80066fa:	d30a      	bcc.n	8006712 <quorem+0x10a>
 80066fc:	613c      	str	r4, [r7, #16]
 80066fe:	4630      	mov	r0, r6
 8006700:	b003      	add	sp, #12
 8006702:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006706:	6812      	ldr	r2, [r2, #0]
 8006708:	3b04      	subs	r3, #4
 800670a:	2a00      	cmp	r2, #0
 800670c:	d1cb      	bne.n	80066a6 <quorem+0x9e>
 800670e:	3c01      	subs	r4, #1
 8006710:	e7c6      	b.n	80066a0 <quorem+0x98>
 8006712:	6812      	ldr	r2, [r2, #0]
 8006714:	3b04      	subs	r3, #4
 8006716:	2a00      	cmp	r2, #0
 8006718:	d1f0      	bne.n	80066fc <quorem+0xf4>
 800671a:	3c01      	subs	r4, #1
 800671c:	e7eb      	b.n	80066f6 <quorem+0xee>
 800671e:	2000      	movs	r0, #0
 8006720:	e7ee      	b.n	8006700 <quorem+0xf8>
 8006722:	0000      	movs	r0, r0
 8006724:	0000      	movs	r0, r0
	...

08006728 <_dtoa_r>:
 8006728:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800672c:	4616      	mov	r6, r2
 800672e:	461f      	mov	r7, r3
 8006730:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006732:	b099      	sub	sp, #100	; 0x64
 8006734:	4605      	mov	r5, r0
 8006736:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800673a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800673e:	b974      	cbnz	r4, 800675e <_dtoa_r+0x36>
 8006740:	2010      	movs	r0, #16
 8006742:	f000 fde3 	bl	800730c <malloc>
 8006746:	4602      	mov	r2, r0
 8006748:	6268      	str	r0, [r5, #36]	; 0x24
 800674a:	b920      	cbnz	r0, 8006756 <_dtoa_r+0x2e>
 800674c:	21ea      	movs	r1, #234	; 0xea
 800674e:	4bae      	ldr	r3, [pc, #696]	; (8006a08 <_dtoa_r+0x2e0>)
 8006750:	48ae      	ldr	r0, [pc, #696]	; (8006a0c <_dtoa_r+0x2e4>)
 8006752:	f001 fb93 	bl	8007e7c <__assert_func>
 8006756:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800675a:	6004      	str	r4, [r0, #0]
 800675c:	60c4      	str	r4, [r0, #12]
 800675e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006760:	6819      	ldr	r1, [r3, #0]
 8006762:	b151      	cbz	r1, 800677a <_dtoa_r+0x52>
 8006764:	685a      	ldr	r2, [r3, #4]
 8006766:	2301      	movs	r3, #1
 8006768:	4093      	lsls	r3, r2
 800676a:	604a      	str	r2, [r1, #4]
 800676c:	608b      	str	r3, [r1, #8]
 800676e:	4628      	mov	r0, r5
 8006770:	f000 fe22 	bl	80073b8 <_Bfree>
 8006774:	2200      	movs	r2, #0
 8006776:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006778:	601a      	str	r2, [r3, #0]
 800677a:	1e3b      	subs	r3, r7, #0
 800677c:	bfaf      	iteee	ge
 800677e:	2300      	movge	r3, #0
 8006780:	2201      	movlt	r2, #1
 8006782:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006786:	9305      	strlt	r3, [sp, #20]
 8006788:	bfa8      	it	ge
 800678a:	f8c8 3000 	strge.w	r3, [r8]
 800678e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8006792:	4b9f      	ldr	r3, [pc, #636]	; (8006a10 <_dtoa_r+0x2e8>)
 8006794:	bfb8      	it	lt
 8006796:	f8c8 2000 	strlt.w	r2, [r8]
 800679a:	ea33 0309 	bics.w	r3, r3, r9
 800679e:	d119      	bne.n	80067d4 <_dtoa_r+0xac>
 80067a0:	f242 730f 	movw	r3, #9999	; 0x270f
 80067a4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80067a6:	6013      	str	r3, [r2, #0]
 80067a8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80067ac:	4333      	orrs	r3, r6
 80067ae:	f000 8580 	beq.w	80072b2 <_dtoa_r+0xb8a>
 80067b2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80067b4:	b953      	cbnz	r3, 80067cc <_dtoa_r+0xa4>
 80067b6:	4b97      	ldr	r3, [pc, #604]	; (8006a14 <_dtoa_r+0x2ec>)
 80067b8:	e022      	b.n	8006800 <_dtoa_r+0xd8>
 80067ba:	4b97      	ldr	r3, [pc, #604]	; (8006a18 <_dtoa_r+0x2f0>)
 80067bc:	9308      	str	r3, [sp, #32]
 80067be:	3308      	adds	r3, #8
 80067c0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80067c2:	6013      	str	r3, [r2, #0]
 80067c4:	9808      	ldr	r0, [sp, #32]
 80067c6:	b019      	add	sp, #100	; 0x64
 80067c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067cc:	4b91      	ldr	r3, [pc, #580]	; (8006a14 <_dtoa_r+0x2ec>)
 80067ce:	9308      	str	r3, [sp, #32]
 80067d0:	3303      	adds	r3, #3
 80067d2:	e7f5      	b.n	80067c0 <_dtoa_r+0x98>
 80067d4:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80067d8:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 80067dc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80067e0:	2200      	movs	r2, #0
 80067e2:	2300      	movs	r3, #0
 80067e4:	f7fa f8e0 	bl	80009a8 <__aeabi_dcmpeq>
 80067e8:	4680      	mov	r8, r0
 80067ea:	b158      	cbz	r0, 8006804 <_dtoa_r+0xdc>
 80067ec:	2301      	movs	r3, #1
 80067ee:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80067f0:	6013      	str	r3, [r2, #0]
 80067f2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	f000 8559 	beq.w	80072ac <_dtoa_r+0xb84>
 80067fa:	4888      	ldr	r0, [pc, #544]	; (8006a1c <_dtoa_r+0x2f4>)
 80067fc:	6018      	str	r0, [r3, #0]
 80067fe:	1e43      	subs	r3, r0, #1
 8006800:	9308      	str	r3, [sp, #32]
 8006802:	e7df      	b.n	80067c4 <_dtoa_r+0x9c>
 8006804:	ab16      	add	r3, sp, #88	; 0x58
 8006806:	9301      	str	r3, [sp, #4]
 8006808:	ab17      	add	r3, sp, #92	; 0x5c
 800680a:	9300      	str	r3, [sp, #0]
 800680c:	4628      	mov	r0, r5
 800680e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006812:	f001 f8b7 	bl	8007984 <__d2b>
 8006816:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800681a:	4682      	mov	sl, r0
 800681c:	2c00      	cmp	r4, #0
 800681e:	d07e      	beq.n	800691e <_dtoa_r+0x1f6>
 8006820:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006824:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006826:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800682a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800682e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8006832:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8006836:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800683a:	2200      	movs	r2, #0
 800683c:	4b78      	ldr	r3, [pc, #480]	; (8006a20 <_dtoa_r+0x2f8>)
 800683e:	f7f9 fc93 	bl	8000168 <__aeabi_dsub>
 8006842:	a36b      	add	r3, pc, #428	; (adr r3, 80069f0 <_dtoa_r+0x2c8>)
 8006844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006848:	f7f9 fe46 	bl	80004d8 <__aeabi_dmul>
 800684c:	a36a      	add	r3, pc, #424	; (adr r3, 80069f8 <_dtoa_r+0x2d0>)
 800684e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006852:	f7f9 fc8b 	bl	800016c <__adddf3>
 8006856:	4606      	mov	r6, r0
 8006858:	4620      	mov	r0, r4
 800685a:	460f      	mov	r7, r1
 800685c:	f7f9 fdd2 	bl	8000404 <__aeabi_i2d>
 8006860:	a367      	add	r3, pc, #412	; (adr r3, 8006a00 <_dtoa_r+0x2d8>)
 8006862:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006866:	f7f9 fe37 	bl	80004d8 <__aeabi_dmul>
 800686a:	4602      	mov	r2, r0
 800686c:	460b      	mov	r3, r1
 800686e:	4630      	mov	r0, r6
 8006870:	4639      	mov	r1, r7
 8006872:	f7f9 fc7b 	bl	800016c <__adddf3>
 8006876:	4606      	mov	r6, r0
 8006878:	460f      	mov	r7, r1
 800687a:	f7fa f8dd 	bl	8000a38 <__aeabi_d2iz>
 800687e:	2200      	movs	r2, #0
 8006880:	4681      	mov	r9, r0
 8006882:	2300      	movs	r3, #0
 8006884:	4630      	mov	r0, r6
 8006886:	4639      	mov	r1, r7
 8006888:	f7fa f898 	bl	80009bc <__aeabi_dcmplt>
 800688c:	b148      	cbz	r0, 80068a2 <_dtoa_r+0x17a>
 800688e:	4648      	mov	r0, r9
 8006890:	f7f9 fdb8 	bl	8000404 <__aeabi_i2d>
 8006894:	4632      	mov	r2, r6
 8006896:	463b      	mov	r3, r7
 8006898:	f7fa f886 	bl	80009a8 <__aeabi_dcmpeq>
 800689c:	b908      	cbnz	r0, 80068a2 <_dtoa_r+0x17a>
 800689e:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 80068a2:	f1b9 0f16 	cmp.w	r9, #22
 80068a6:	d857      	bhi.n	8006958 <_dtoa_r+0x230>
 80068a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80068ac:	4b5d      	ldr	r3, [pc, #372]	; (8006a24 <_dtoa_r+0x2fc>)
 80068ae:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 80068b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068b6:	f7fa f881 	bl	80009bc <__aeabi_dcmplt>
 80068ba:	2800      	cmp	r0, #0
 80068bc:	d04e      	beq.n	800695c <_dtoa_r+0x234>
 80068be:	2300      	movs	r3, #0
 80068c0:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 80068c4:	930f      	str	r3, [sp, #60]	; 0x3c
 80068c6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80068c8:	1b1c      	subs	r4, r3, r4
 80068ca:	1e63      	subs	r3, r4, #1
 80068cc:	9309      	str	r3, [sp, #36]	; 0x24
 80068ce:	bf49      	itett	mi
 80068d0:	f1c4 0301 	rsbmi	r3, r4, #1
 80068d4:	2300      	movpl	r3, #0
 80068d6:	9306      	strmi	r3, [sp, #24]
 80068d8:	2300      	movmi	r3, #0
 80068da:	bf54      	ite	pl
 80068dc:	9306      	strpl	r3, [sp, #24]
 80068de:	9309      	strmi	r3, [sp, #36]	; 0x24
 80068e0:	f1b9 0f00 	cmp.w	r9, #0
 80068e4:	db3c      	blt.n	8006960 <_dtoa_r+0x238>
 80068e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068e8:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80068ec:	444b      	add	r3, r9
 80068ee:	9309      	str	r3, [sp, #36]	; 0x24
 80068f0:	2300      	movs	r3, #0
 80068f2:	930a      	str	r3, [sp, #40]	; 0x28
 80068f4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80068f6:	2b09      	cmp	r3, #9
 80068f8:	d86c      	bhi.n	80069d4 <_dtoa_r+0x2ac>
 80068fa:	2b05      	cmp	r3, #5
 80068fc:	bfc4      	itt	gt
 80068fe:	3b04      	subgt	r3, #4
 8006900:	9322      	strgt	r3, [sp, #136]	; 0x88
 8006902:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006904:	bfc8      	it	gt
 8006906:	2400      	movgt	r4, #0
 8006908:	f1a3 0302 	sub.w	r3, r3, #2
 800690c:	bfd8      	it	le
 800690e:	2401      	movle	r4, #1
 8006910:	2b03      	cmp	r3, #3
 8006912:	f200 808b 	bhi.w	8006a2c <_dtoa_r+0x304>
 8006916:	e8df f003 	tbb	[pc, r3]
 800691a:	4f2d      	.short	0x4f2d
 800691c:	5b4d      	.short	0x5b4d
 800691e:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8006922:	441c      	add	r4, r3
 8006924:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8006928:	2b20      	cmp	r3, #32
 800692a:	bfc3      	ittte	gt
 800692c:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006930:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8006934:	fa09 f303 	lslgt.w	r3, r9, r3
 8006938:	f1c3 0320 	rsble	r3, r3, #32
 800693c:	bfc6      	itte	gt
 800693e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006942:	4318      	orrgt	r0, r3
 8006944:	fa06 f003 	lslle.w	r0, r6, r3
 8006948:	f7f9 fd4c 	bl	80003e4 <__aeabi_ui2d>
 800694c:	2301      	movs	r3, #1
 800694e:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8006952:	3c01      	subs	r4, #1
 8006954:	9313      	str	r3, [sp, #76]	; 0x4c
 8006956:	e770      	b.n	800683a <_dtoa_r+0x112>
 8006958:	2301      	movs	r3, #1
 800695a:	e7b3      	b.n	80068c4 <_dtoa_r+0x19c>
 800695c:	900f      	str	r0, [sp, #60]	; 0x3c
 800695e:	e7b2      	b.n	80068c6 <_dtoa_r+0x19e>
 8006960:	9b06      	ldr	r3, [sp, #24]
 8006962:	eba3 0309 	sub.w	r3, r3, r9
 8006966:	9306      	str	r3, [sp, #24]
 8006968:	f1c9 0300 	rsb	r3, r9, #0
 800696c:	930a      	str	r3, [sp, #40]	; 0x28
 800696e:	2300      	movs	r3, #0
 8006970:	930e      	str	r3, [sp, #56]	; 0x38
 8006972:	e7bf      	b.n	80068f4 <_dtoa_r+0x1cc>
 8006974:	2300      	movs	r3, #0
 8006976:	930b      	str	r3, [sp, #44]	; 0x2c
 8006978:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800697a:	2b00      	cmp	r3, #0
 800697c:	dc59      	bgt.n	8006a32 <_dtoa_r+0x30a>
 800697e:	f04f 0b01 	mov.w	fp, #1
 8006982:	465b      	mov	r3, fp
 8006984:	f8cd b008 	str.w	fp, [sp, #8]
 8006988:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 800698c:	2200      	movs	r2, #0
 800698e:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8006990:	6042      	str	r2, [r0, #4]
 8006992:	2204      	movs	r2, #4
 8006994:	f102 0614 	add.w	r6, r2, #20
 8006998:	429e      	cmp	r6, r3
 800699a:	6841      	ldr	r1, [r0, #4]
 800699c:	d94f      	bls.n	8006a3e <_dtoa_r+0x316>
 800699e:	4628      	mov	r0, r5
 80069a0:	f000 fcca 	bl	8007338 <_Balloc>
 80069a4:	9008      	str	r0, [sp, #32]
 80069a6:	2800      	cmp	r0, #0
 80069a8:	d14d      	bne.n	8006a46 <_dtoa_r+0x31e>
 80069aa:	4602      	mov	r2, r0
 80069ac:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80069b0:	4b1d      	ldr	r3, [pc, #116]	; (8006a28 <_dtoa_r+0x300>)
 80069b2:	e6cd      	b.n	8006750 <_dtoa_r+0x28>
 80069b4:	2301      	movs	r3, #1
 80069b6:	e7de      	b.n	8006976 <_dtoa_r+0x24e>
 80069b8:	2300      	movs	r3, #0
 80069ba:	930b      	str	r3, [sp, #44]	; 0x2c
 80069bc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80069be:	eb09 0b03 	add.w	fp, r9, r3
 80069c2:	f10b 0301 	add.w	r3, fp, #1
 80069c6:	2b01      	cmp	r3, #1
 80069c8:	9302      	str	r3, [sp, #8]
 80069ca:	bfb8      	it	lt
 80069cc:	2301      	movlt	r3, #1
 80069ce:	e7dd      	b.n	800698c <_dtoa_r+0x264>
 80069d0:	2301      	movs	r3, #1
 80069d2:	e7f2      	b.n	80069ba <_dtoa_r+0x292>
 80069d4:	2401      	movs	r4, #1
 80069d6:	2300      	movs	r3, #0
 80069d8:	940b      	str	r4, [sp, #44]	; 0x2c
 80069da:	9322      	str	r3, [sp, #136]	; 0x88
 80069dc:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 80069e0:	2200      	movs	r2, #0
 80069e2:	2312      	movs	r3, #18
 80069e4:	f8cd b008 	str.w	fp, [sp, #8]
 80069e8:	9223      	str	r2, [sp, #140]	; 0x8c
 80069ea:	e7cf      	b.n	800698c <_dtoa_r+0x264>
 80069ec:	f3af 8000 	nop.w
 80069f0:	636f4361 	.word	0x636f4361
 80069f4:	3fd287a7 	.word	0x3fd287a7
 80069f8:	8b60c8b3 	.word	0x8b60c8b3
 80069fc:	3fc68a28 	.word	0x3fc68a28
 8006a00:	509f79fb 	.word	0x509f79fb
 8006a04:	3fd34413 	.word	0x3fd34413
 8006a08:	08008b7d 	.word	0x08008b7d
 8006a0c:	08008b94 	.word	0x08008b94
 8006a10:	7ff00000 	.word	0x7ff00000
 8006a14:	08008b79 	.word	0x08008b79
 8006a18:	08008b70 	.word	0x08008b70
 8006a1c:	08008b4d 	.word	0x08008b4d
 8006a20:	3ff80000 	.word	0x3ff80000
 8006a24:	08008c90 	.word	0x08008c90
 8006a28:	08008bf3 	.word	0x08008bf3
 8006a2c:	2301      	movs	r3, #1
 8006a2e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006a30:	e7d4      	b.n	80069dc <_dtoa_r+0x2b4>
 8006a32:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8006a36:	465b      	mov	r3, fp
 8006a38:	f8cd b008 	str.w	fp, [sp, #8]
 8006a3c:	e7a6      	b.n	800698c <_dtoa_r+0x264>
 8006a3e:	3101      	adds	r1, #1
 8006a40:	6041      	str	r1, [r0, #4]
 8006a42:	0052      	lsls	r2, r2, #1
 8006a44:	e7a6      	b.n	8006994 <_dtoa_r+0x26c>
 8006a46:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006a48:	9a08      	ldr	r2, [sp, #32]
 8006a4a:	601a      	str	r2, [r3, #0]
 8006a4c:	9b02      	ldr	r3, [sp, #8]
 8006a4e:	2b0e      	cmp	r3, #14
 8006a50:	f200 80a8 	bhi.w	8006ba4 <_dtoa_r+0x47c>
 8006a54:	2c00      	cmp	r4, #0
 8006a56:	f000 80a5 	beq.w	8006ba4 <_dtoa_r+0x47c>
 8006a5a:	f1b9 0f00 	cmp.w	r9, #0
 8006a5e:	dd34      	ble.n	8006aca <_dtoa_r+0x3a2>
 8006a60:	4a9a      	ldr	r2, [pc, #616]	; (8006ccc <_dtoa_r+0x5a4>)
 8006a62:	f009 030f 	and.w	r3, r9, #15
 8006a66:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006a6a:	f419 7f80 	tst.w	r9, #256	; 0x100
 8006a6e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006a72:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006a76:	ea4f 1429 	mov.w	r4, r9, asr #4
 8006a7a:	d016      	beq.n	8006aaa <_dtoa_r+0x382>
 8006a7c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006a80:	4b93      	ldr	r3, [pc, #588]	; (8006cd0 <_dtoa_r+0x5a8>)
 8006a82:	2703      	movs	r7, #3
 8006a84:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006a88:	f7f9 fe50 	bl	800072c <__aeabi_ddiv>
 8006a8c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006a90:	f004 040f 	and.w	r4, r4, #15
 8006a94:	4e8e      	ldr	r6, [pc, #568]	; (8006cd0 <_dtoa_r+0x5a8>)
 8006a96:	b954      	cbnz	r4, 8006aae <_dtoa_r+0x386>
 8006a98:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006a9c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006aa0:	f7f9 fe44 	bl	800072c <__aeabi_ddiv>
 8006aa4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006aa8:	e029      	b.n	8006afe <_dtoa_r+0x3d6>
 8006aaa:	2702      	movs	r7, #2
 8006aac:	e7f2      	b.n	8006a94 <_dtoa_r+0x36c>
 8006aae:	07e1      	lsls	r1, r4, #31
 8006ab0:	d508      	bpl.n	8006ac4 <_dtoa_r+0x39c>
 8006ab2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006ab6:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006aba:	f7f9 fd0d 	bl	80004d8 <__aeabi_dmul>
 8006abe:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006ac2:	3701      	adds	r7, #1
 8006ac4:	1064      	asrs	r4, r4, #1
 8006ac6:	3608      	adds	r6, #8
 8006ac8:	e7e5      	b.n	8006a96 <_dtoa_r+0x36e>
 8006aca:	f000 80a5 	beq.w	8006c18 <_dtoa_r+0x4f0>
 8006ace:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006ad2:	f1c9 0400 	rsb	r4, r9, #0
 8006ad6:	4b7d      	ldr	r3, [pc, #500]	; (8006ccc <_dtoa_r+0x5a4>)
 8006ad8:	f004 020f 	and.w	r2, r4, #15
 8006adc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ae4:	f7f9 fcf8 	bl	80004d8 <__aeabi_dmul>
 8006ae8:	2702      	movs	r7, #2
 8006aea:	2300      	movs	r3, #0
 8006aec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006af0:	4e77      	ldr	r6, [pc, #476]	; (8006cd0 <_dtoa_r+0x5a8>)
 8006af2:	1124      	asrs	r4, r4, #4
 8006af4:	2c00      	cmp	r4, #0
 8006af6:	f040 8084 	bne.w	8006c02 <_dtoa_r+0x4da>
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d1d2      	bne.n	8006aa4 <_dtoa_r+0x37c>
 8006afe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	f000 808b 	beq.w	8006c1c <_dtoa_r+0x4f4>
 8006b06:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006b0a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006b0e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006b12:	2200      	movs	r2, #0
 8006b14:	4b6f      	ldr	r3, [pc, #444]	; (8006cd4 <_dtoa_r+0x5ac>)
 8006b16:	f7f9 ff51 	bl	80009bc <__aeabi_dcmplt>
 8006b1a:	2800      	cmp	r0, #0
 8006b1c:	d07e      	beq.n	8006c1c <_dtoa_r+0x4f4>
 8006b1e:	9b02      	ldr	r3, [sp, #8]
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d07b      	beq.n	8006c1c <_dtoa_r+0x4f4>
 8006b24:	f1bb 0f00 	cmp.w	fp, #0
 8006b28:	dd38      	ble.n	8006b9c <_dtoa_r+0x474>
 8006b2a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006b2e:	2200      	movs	r2, #0
 8006b30:	4b69      	ldr	r3, [pc, #420]	; (8006cd8 <_dtoa_r+0x5b0>)
 8006b32:	f7f9 fcd1 	bl	80004d8 <__aeabi_dmul>
 8006b36:	465c      	mov	r4, fp
 8006b38:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006b3c:	f109 38ff 	add.w	r8, r9, #4294967295	; 0xffffffff
 8006b40:	3701      	adds	r7, #1
 8006b42:	4638      	mov	r0, r7
 8006b44:	f7f9 fc5e 	bl	8000404 <__aeabi_i2d>
 8006b48:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006b4c:	f7f9 fcc4 	bl	80004d8 <__aeabi_dmul>
 8006b50:	2200      	movs	r2, #0
 8006b52:	4b62      	ldr	r3, [pc, #392]	; (8006cdc <_dtoa_r+0x5b4>)
 8006b54:	f7f9 fb0a 	bl	800016c <__adddf3>
 8006b58:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8006b5c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006b60:	9611      	str	r6, [sp, #68]	; 0x44
 8006b62:	2c00      	cmp	r4, #0
 8006b64:	d15d      	bne.n	8006c22 <_dtoa_r+0x4fa>
 8006b66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006b6a:	2200      	movs	r2, #0
 8006b6c:	4b5c      	ldr	r3, [pc, #368]	; (8006ce0 <_dtoa_r+0x5b8>)
 8006b6e:	f7f9 fafb 	bl	8000168 <__aeabi_dsub>
 8006b72:	4602      	mov	r2, r0
 8006b74:	460b      	mov	r3, r1
 8006b76:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006b7a:	4633      	mov	r3, r6
 8006b7c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006b7e:	f7f9 ff3b 	bl	80009f8 <__aeabi_dcmpgt>
 8006b82:	2800      	cmp	r0, #0
 8006b84:	f040 829e 	bne.w	80070c4 <_dtoa_r+0x99c>
 8006b88:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006b8c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006b8e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8006b92:	f7f9 ff13 	bl	80009bc <__aeabi_dcmplt>
 8006b96:	2800      	cmp	r0, #0
 8006b98:	f040 8292 	bne.w	80070c0 <_dtoa_r+0x998>
 8006b9c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8006ba0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006ba4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	f2c0 8153 	blt.w	8006e52 <_dtoa_r+0x72a>
 8006bac:	f1b9 0f0e 	cmp.w	r9, #14
 8006bb0:	f300 814f 	bgt.w	8006e52 <_dtoa_r+0x72a>
 8006bb4:	4b45      	ldr	r3, [pc, #276]	; (8006ccc <_dtoa_r+0x5a4>)
 8006bb6:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8006bba:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006bbe:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8006bc2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	f280 80db 	bge.w	8006d80 <_dtoa_r+0x658>
 8006bca:	9b02      	ldr	r3, [sp, #8]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	f300 80d7 	bgt.w	8006d80 <_dtoa_r+0x658>
 8006bd2:	f040 8274 	bne.w	80070be <_dtoa_r+0x996>
 8006bd6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006bda:	2200      	movs	r2, #0
 8006bdc:	4b40      	ldr	r3, [pc, #256]	; (8006ce0 <_dtoa_r+0x5b8>)
 8006bde:	f7f9 fc7b 	bl	80004d8 <__aeabi_dmul>
 8006be2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006be6:	f7f9 fefd 	bl	80009e4 <__aeabi_dcmpge>
 8006bea:	9c02      	ldr	r4, [sp, #8]
 8006bec:	4626      	mov	r6, r4
 8006bee:	2800      	cmp	r0, #0
 8006bf0:	f040 824a 	bne.w	8007088 <_dtoa_r+0x960>
 8006bf4:	2331      	movs	r3, #49	; 0x31
 8006bf6:	9f08      	ldr	r7, [sp, #32]
 8006bf8:	f109 0901 	add.w	r9, r9, #1
 8006bfc:	f807 3b01 	strb.w	r3, [r7], #1
 8006c00:	e246      	b.n	8007090 <_dtoa_r+0x968>
 8006c02:	07e2      	lsls	r2, r4, #31
 8006c04:	d505      	bpl.n	8006c12 <_dtoa_r+0x4ea>
 8006c06:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006c0a:	f7f9 fc65 	bl	80004d8 <__aeabi_dmul>
 8006c0e:	2301      	movs	r3, #1
 8006c10:	3701      	adds	r7, #1
 8006c12:	1064      	asrs	r4, r4, #1
 8006c14:	3608      	adds	r6, #8
 8006c16:	e76d      	b.n	8006af4 <_dtoa_r+0x3cc>
 8006c18:	2702      	movs	r7, #2
 8006c1a:	e770      	b.n	8006afe <_dtoa_r+0x3d6>
 8006c1c:	46c8      	mov	r8, r9
 8006c1e:	9c02      	ldr	r4, [sp, #8]
 8006c20:	e78f      	b.n	8006b42 <_dtoa_r+0x41a>
 8006c22:	9908      	ldr	r1, [sp, #32]
 8006c24:	4b29      	ldr	r3, [pc, #164]	; (8006ccc <_dtoa_r+0x5a4>)
 8006c26:	4421      	add	r1, r4
 8006c28:	9112      	str	r1, [sp, #72]	; 0x48
 8006c2a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006c2c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006c30:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8006c34:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006c38:	2900      	cmp	r1, #0
 8006c3a:	d055      	beq.n	8006ce8 <_dtoa_r+0x5c0>
 8006c3c:	2000      	movs	r0, #0
 8006c3e:	4929      	ldr	r1, [pc, #164]	; (8006ce4 <_dtoa_r+0x5bc>)
 8006c40:	f7f9 fd74 	bl	800072c <__aeabi_ddiv>
 8006c44:	463b      	mov	r3, r7
 8006c46:	4632      	mov	r2, r6
 8006c48:	f7f9 fa8e 	bl	8000168 <__aeabi_dsub>
 8006c4c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006c50:	9f08      	ldr	r7, [sp, #32]
 8006c52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006c56:	f7f9 feef 	bl	8000a38 <__aeabi_d2iz>
 8006c5a:	4604      	mov	r4, r0
 8006c5c:	f7f9 fbd2 	bl	8000404 <__aeabi_i2d>
 8006c60:	4602      	mov	r2, r0
 8006c62:	460b      	mov	r3, r1
 8006c64:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006c68:	f7f9 fa7e 	bl	8000168 <__aeabi_dsub>
 8006c6c:	4602      	mov	r2, r0
 8006c6e:	460b      	mov	r3, r1
 8006c70:	3430      	adds	r4, #48	; 0x30
 8006c72:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006c76:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006c7a:	f807 4b01 	strb.w	r4, [r7], #1
 8006c7e:	f7f9 fe9d 	bl	80009bc <__aeabi_dcmplt>
 8006c82:	2800      	cmp	r0, #0
 8006c84:	d174      	bne.n	8006d70 <_dtoa_r+0x648>
 8006c86:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006c8a:	2000      	movs	r0, #0
 8006c8c:	4911      	ldr	r1, [pc, #68]	; (8006cd4 <_dtoa_r+0x5ac>)
 8006c8e:	f7f9 fa6b 	bl	8000168 <__aeabi_dsub>
 8006c92:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006c96:	f7f9 fe91 	bl	80009bc <__aeabi_dcmplt>
 8006c9a:	2800      	cmp	r0, #0
 8006c9c:	f040 80b6 	bne.w	8006e0c <_dtoa_r+0x6e4>
 8006ca0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006ca2:	429f      	cmp	r7, r3
 8006ca4:	f43f af7a 	beq.w	8006b9c <_dtoa_r+0x474>
 8006ca8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006cac:	2200      	movs	r2, #0
 8006cae:	4b0a      	ldr	r3, [pc, #40]	; (8006cd8 <_dtoa_r+0x5b0>)
 8006cb0:	f7f9 fc12 	bl	80004d8 <__aeabi_dmul>
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006cba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006cbe:	4b06      	ldr	r3, [pc, #24]	; (8006cd8 <_dtoa_r+0x5b0>)
 8006cc0:	f7f9 fc0a 	bl	80004d8 <__aeabi_dmul>
 8006cc4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006cc8:	e7c3      	b.n	8006c52 <_dtoa_r+0x52a>
 8006cca:	bf00      	nop
 8006ccc:	08008c90 	.word	0x08008c90
 8006cd0:	08008c68 	.word	0x08008c68
 8006cd4:	3ff00000 	.word	0x3ff00000
 8006cd8:	40240000 	.word	0x40240000
 8006cdc:	401c0000 	.word	0x401c0000
 8006ce0:	40140000 	.word	0x40140000
 8006ce4:	3fe00000 	.word	0x3fe00000
 8006ce8:	4630      	mov	r0, r6
 8006cea:	4639      	mov	r1, r7
 8006cec:	f7f9 fbf4 	bl	80004d8 <__aeabi_dmul>
 8006cf0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006cf2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006cf6:	9c08      	ldr	r4, [sp, #32]
 8006cf8:	9314      	str	r3, [sp, #80]	; 0x50
 8006cfa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006cfe:	f7f9 fe9b 	bl	8000a38 <__aeabi_d2iz>
 8006d02:	9015      	str	r0, [sp, #84]	; 0x54
 8006d04:	f7f9 fb7e 	bl	8000404 <__aeabi_i2d>
 8006d08:	4602      	mov	r2, r0
 8006d0a:	460b      	mov	r3, r1
 8006d0c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006d10:	f7f9 fa2a 	bl	8000168 <__aeabi_dsub>
 8006d14:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006d16:	4606      	mov	r6, r0
 8006d18:	3330      	adds	r3, #48	; 0x30
 8006d1a:	f804 3b01 	strb.w	r3, [r4], #1
 8006d1e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006d20:	460f      	mov	r7, r1
 8006d22:	429c      	cmp	r4, r3
 8006d24:	f04f 0200 	mov.w	r2, #0
 8006d28:	d124      	bne.n	8006d74 <_dtoa_r+0x64c>
 8006d2a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006d2e:	4bb3      	ldr	r3, [pc, #716]	; (8006ffc <_dtoa_r+0x8d4>)
 8006d30:	f7f9 fa1c 	bl	800016c <__adddf3>
 8006d34:	4602      	mov	r2, r0
 8006d36:	460b      	mov	r3, r1
 8006d38:	4630      	mov	r0, r6
 8006d3a:	4639      	mov	r1, r7
 8006d3c:	f7f9 fe5c 	bl	80009f8 <__aeabi_dcmpgt>
 8006d40:	2800      	cmp	r0, #0
 8006d42:	d162      	bne.n	8006e0a <_dtoa_r+0x6e2>
 8006d44:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006d48:	2000      	movs	r0, #0
 8006d4a:	49ac      	ldr	r1, [pc, #688]	; (8006ffc <_dtoa_r+0x8d4>)
 8006d4c:	f7f9 fa0c 	bl	8000168 <__aeabi_dsub>
 8006d50:	4602      	mov	r2, r0
 8006d52:	460b      	mov	r3, r1
 8006d54:	4630      	mov	r0, r6
 8006d56:	4639      	mov	r1, r7
 8006d58:	f7f9 fe30 	bl	80009bc <__aeabi_dcmplt>
 8006d5c:	2800      	cmp	r0, #0
 8006d5e:	f43f af1d 	beq.w	8006b9c <_dtoa_r+0x474>
 8006d62:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8006d64:	1e7b      	subs	r3, r7, #1
 8006d66:	9314      	str	r3, [sp, #80]	; 0x50
 8006d68:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8006d6c:	2b30      	cmp	r3, #48	; 0x30
 8006d6e:	d0f8      	beq.n	8006d62 <_dtoa_r+0x63a>
 8006d70:	46c1      	mov	r9, r8
 8006d72:	e03a      	b.n	8006dea <_dtoa_r+0x6c2>
 8006d74:	4ba2      	ldr	r3, [pc, #648]	; (8007000 <_dtoa_r+0x8d8>)
 8006d76:	f7f9 fbaf 	bl	80004d8 <__aeabi_dmul>
 8006d7a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006d7e:	e7bc      	b.n	8006cfa <_dtoa_r+0x5d2>
 8006d80:	9f08      	ldr	r7, [sp, #32]
 8006d82:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006d86:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006d8a:	f7f9 fccf 	bl	800072c <__aeabi_ddiv>
 8006d8e:	f7f9 fe53 	bl	8000a38 <__aeabi_d2iz>
 8006d92:	4604      	mov	r4, r0
 8006d94:	f7f9 fb36 	bl	8000404 <__aeabi_i2d>
 8006d98:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006d9c:	f7f9 fb9c 	bl	80004d8 <__aeabi_dmul>
 8006da0:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8006da4:	460b      	mov	r3, r1
 8006da6:	4602      	mov	r2, r0
 8006da8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006dac:	f7f9 f9dc 	bl	8000168 <__aeabi_dsub>
 8006db0:	f807 6b01 	strb.w	r6, [r7], #1
 8006db4:	9e08      	ldr	r6, [sp, #32]
 8006db6:	9b02      	ldr	r3, [sp, #8]
 8006db8:	1bbe      	subs	r6, r7, r6
 8006dba:	42b3      	cmp	r3, r6
 8006dbc:	d13a      	bne.n	8006e34 <_dtoa_r+0x70c>
 8006dbe:	4602      	mov	r2, r0
 8006dc0:	460b      	mov	r3, r1
 8006dc2:	f7f9 f9d3 	bl	800016c <__adddf3>
 8006dc6:	4602      	mov	r2, r0
 8006dc8:	460b      	mov	r3, r1
 8006dca:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006dce:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006dd2:	f7f9 fe11 	bl	80009f8 <__aeabi_dcmpgt>
 8006dd6:	bb58      	cbnz	r0, 8006e30 <_dtoa_r+0x708>
 8006dd8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006ddc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006de0:	f7f9 fde2 	bl	80009a8 <__aeabi_dcmpeq>
 8006de4:	b108      	cbz	r0, 8006dea <_dtoa_r+0x6c2>
 8006de6:	07e1      	lsls	r1, r4, #31
 8006de8:	d422      	bmi.n	8006e30 <_dtoa_r+0x708>
 8006dea:	4628      	mov	r0, r5
 8006dec:	4651      	mov	r1, sl
 8006dee:	f000 fae3 	bl	80073b8 <_Bfree>
 8006df2:	2300      	movs	r3, #0
 8006df4:	703b      	strb	r3, [r7, #0]
 8006df6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8006df8:	f109 0001 	add.w	r0, r9, #1
 8006dfc:	6018      	str	r0, [r3, #0]
 8006dfe:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	f43f acdf 	beq.w	80067c4 <_dtoa_r+0x9c>
 8006e06:	601f      	str	r7, [r3, #0]
 8006e08:	e4dc      	b.n	80067c4 <_dtoa_r+0x9c>
 8006e0a:	4627      	mov	r7, r4
 8006e0c:	463b      	mov	r3, r7
 8006e0e:	461f      	mov	r7, r3
 8006e10:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006e14:	2a39      	cmp	r2, #57	; 0x39
 8006e16:	d107      	bne.n	8006e28 <_dtoa_r+0x700>
 8006e18:	9a08      	ldr	r2, [sp, #32]
 8006e1a:	429a      	cmp	r2, r3
 8006e1c:	d1f7      	bne.n	8006e0e <_dtoa_r+0x6e6>
 8006e1e:	2230      	movs	r2, #48	; 0x30
 8006e20:	9908      	ldr	r1, [sp, #32]
 8006e22:	f108 0801 	add.w	r8, r8, #1
 8006e26:	700a      	strb	r2, [r1, #0]
 8006e28:	781a      	ldrb	r2, [r3, #0]
 8006e2a:	3201      	adds	r2, #1
 8006e2c:	701a      	strb	r2, [r3, #0]
 8006e2e:	e79f      	b.n	8006d70 <_dtoa_r+0x648>
 8006e30:	46c8      	mov	r8, r9
 8006e32:	e7eb      	b.n	8006e0c <_dtoa_r+0x6e4>
 8006e34:	2200      	movs	r2, #0
 8006e36:	4b72      	ldr	r3, [pc, #456]	; (8007000 <_dtoa_r+0x8d8>)
 8006e38:	f7f9 fb4e 	bl	80004d8 <__aeabi_dmul>
 8006e3c:	4602      	mov	r2, r0
 8006e3e:	460b      	mov	r3, r1
 8006e40:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006e44:	2200      	movs	r2, #0
 8006e46:	2300      	movs	r3, #0
 8006e48:	f7f9 fdae 	bl	80009a8 <__aeabi_dcmpeq>
 8006e4c:	2800      	cmp	r0, #0
 8006e4e:	d098      	beq.n	8006d82 <_dtoa_r+0x65a>
 8006e50:	e7cb      	b.n	8006dea <_dtoa_r+0x6c2>
 8006e52:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006e54:	2a00      	cmp	r2, #0
 8006e56:	f000 80cd 	beq.w	8006ff4 <_dtoa_r+0x8cc>
 8006e5a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006e5c:	2a01      	cmp	r2, #1
 8006e5e:	f300 80af 	bgt.w	8006fc0 <_dtoa_r+0x898>
 8006e62:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006e64:	2a00      	cmp	r2, #0
 8006e66:	f000 80a7 	beq.w	8006fb8 <_dtoa_r+0x890>
 8006e6a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006e6e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006e70:	9f06      	ldr	r7, [sp, #24]
 8006e72:	9a06      	ldr	r2, [sp, #24]
 8006e74:	2101      	movs	r1, #1
 8006e76:	441a      	add	r2, r3
 8006e78:	9206      	str	r2, [sp, #24]
 8006e7a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006e7c:	4628      	mov	r0, r5
 8006e7e:	441a      	add	r2, r3
 8006e80:	9209      	str	r2, [sp, #36]	; 0x24
 8006e82:	f000 fb53 	bl	800752c <__i2b>
 8006e86:	4606      	mov	r6, r0
 8006e88:	2f00      	cmp	r7, #0
 8006e8a:	dd0c      	ble.n	8006ea6 <_dtoa_r+0x77e>
 8006e8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	dd09      	ble.n	8006ea6 <_dtoa_r+0x77e>
 8006e92:	42bb      	cmp	r3, r7
 8006e94:	bfa8      	it	ge
 8006e96:	463b      	movge	r3, r7
 8006e98:	9a06      	ldr	r2, [sp, #24]
 8006e9a:	1aff      	subs	r7, r7, r3
 8006e9c:	1ad2      	subs	r2, r2, r3
 8006e9e:	9206      	str	r2, [sp, #24]
 8006ea0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006ea2:	1ad3      	subs	r3, r2, r3
 8006ea4:	9309      	str	r3, [sp, #36]	; 0x24
 8006ea6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ea8:	b1f3      	cbz	r3, 8006ee8 <_dtoa_r+0x7c0>
 8006eaa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	f000 80a9 	beq.w	8007004 <_dtoa_r+0x8dc>
 8006eb2:	2c00      	cmp	r4, #0
 8006eb4:	dd10      	ble.n	8006ed8 <_dtoa_r+0x7b0>
 8006eb6:	4631      	mov	r1, r6
 8006eb8:	4622      	mov	r2, r4
 8006eba:	4628      	mov	r0, r5
 8006ebc:	f000 fbf0 	bl	80076a0 <__pow5mult>
 8006ec0:	4652      	mov	r2, sl
 8006ec2:	4601      	mov	r1, r0
 8006ec4:	4606      	mov	r6, r0
 8006ec6:	4628      	mov	r0, r5
 8006ec8:	f000 fb46 	bl	8007558 <__multiply>
 8006ecc:	4680      	mov	r8, r0
 8006ece:	4651      	mov	r1, sl
 8006ed0:	4628      	mov	r0, r5
 8006ed2:	f000 fa71 	bl	80073b8 <_Bfree>
 8006ed6:	46c2      	mov	sl, r8
 8006ed8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006eda:	1b1a      	subs	r2, r3, r4
 8006edc:	d004      	beq.n	8006ee8 <_dtoa_r+0x7c0>
 8006ede:	4651      	mov	r1, sl
 8006ee0:	4628      	mov	r0, r5
 8006ee2:	f000 fbdd 	bl	80076a0 <__pow5mult>
 8006ee6:	4682      	mov	sl, r0
 8006ee8:	2101      	movs	r1, #1
 8006eea:	4628      	mov	r0, r5
 8006eec:	f000 fb1e 	bl	800752c <__i2b>
 8006ef0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006ef2:	4604      	mov	r4, r0
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	f340 8087 	ble.w	8007008 <_dtoa_r+0x8e0>
 8006efa:	461a      	mov	r2, r3
 8006efc:	4601      	mov	r1, r0
 8006efe:	4628      	mov	r0, r5
 8006f00:	f000 fbce 	bl	80076a0 <__pow5mult>
 8006f04:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006f06:	4604      	mov	r4, r0
 8006f08:	2b01      	cmp	r3, #1
 8006f0a:	f340 8080 	ble.w	800700e <_dtoa_r+0x8e6>
 8006f0e:	f04f 0800 	mov.w	r8, #0
 8006f12:	6923      	ldr	r3, [r4, #16]
 8006f14:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006f18:	6918      	ldr	r0, [r3, #16]
 8006f1a:	f000 fab9 	bl	8007490 <__hi0bits>
 8006f1e:	f1c0 0020 	rsb	r0, r0, #32
 8006f22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f24:	4418      	add	r0, r3
 8006f26:	f010 001f 	ands.w	r0, r0, #31
 8006f2a:	f000 8092 	beq.w	8007052 <_dtoa_r+0x92a>
 8006f2e:	f1c0 0320 	rsb	r3, r0, #32
 8006f32:	2b04      	cmp	r3, #4
 8006f34:	f340 808a 	ble.w	800704c <_dtoa_r+0x924>
 8006f38:	f1c0 001c 	rsb	r0, r0, #28
 8006f3c:	9b06      	ldr	r3, [sp, #24]
 8006f3e:	4407      	add	r7, r0
 8006f40:	4403      	add	r3, r0
 8006f42:	9306      	str	r3, [sp, #24]
 8006f44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f46:	4403      	add	r3, r0
 8006f48:	9309      	str	r3, [sp, #36]	; 0x24
 8006f4a:	9b06      	ldr	r3, [sp, #24]
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	dd05      	ble.n	8006f5c <_dtoa_r+0x834>
 8006f50:	4651      	mov	r1, sl
 8006f52:	461a      	mov	r2, r3
 8006f54:	4628      	mov	r0, r5
 8006f56:	f000 fbfd 	bl	8007754 <__lshift>
 8006f5a:	4682      	mov	sl, r0
 8006f5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	dd05      	ble.n	8006f6e <_dtoa_r+0x846>
 8006f62:	4621      	mov	r1, r4
 8006f64:	461a      	mov	r2, r3
 8006f66:	4628      	mov	r0, r5
 8006f68:	f000 fbf4 	bl	8007754 <__lshift>
 8006f6c:	4604      	mov	r4, r0
 8006f6e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d070      	beq.n	8007056 <_dtoa_r+0x92e>
 8006f74:	4621      	mov	r1, r4
 8006f76:	4650      	mov	r0, sl
 8006f78:	f000 fc58 	bl	800782c <__mcmp>
 8006f7c:	2800      	cmp	r0, #0
 8006f7e:	da6a      	bge.n	8007056 <_dtoa_r+0x92e>
 8006f80:	2300      	movs	r3, #0
 8006f82:	4651      	mov	r1, sl
 8006f84:	220a      	movs	r2, #10
 8006f86:	4628      	mov	r0, r5
 8006f88:	f000 fa38 	bl	80073fc <__multadd>
 8006f8c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f8e:	4682      	mov	sl, r0
 8006f90:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	f000 8193 	beq.w	80072c0 <_dtoa_r+0xb98>
 8006f9a:	4631      	mov	r1, r6
 8006f9c:	2300      	movs	r3, #0
 8006f9e:	220a      	movs	r2, #10
 8006fa0:	4628      	mov	r0, r5
 8006fa2:	f000 fa2b 	bl	80073fc <__multadd>
 8006fa6:	f1bb 0f00 	cmp.w	fp, #0
 8006faa:	4606      	mov	r6, r0
 8006fac:	f300 8093 	bgt.w	80070d6 <_dtoa_r+0x9ae>
 8006fb0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006fb2:	2b02      	cmp	r3, #2
 8006fb4:	dc57      	bgt.n	8007066 <_dtoa_r+0x93e>
 8006fb6:	e08e      	b.n	80070d6 <_dtoa_r+0x9ae>
 8006fb8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006fba:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006fbe:	e756      	b.n	8006e6e <_dtoa_r+0x746>
 8006fc0:	9b02      	ldr	r3, [sp, #8]
 8006fc2:	1e5c      	subs	r4, r3, #1
 8006fc4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006fc6:	42a3      	cmp	r3, r4
 8006fc8:	bfb7      	itett	lt
 8006fca:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006fcc:	1b1c      	subge	r4, r3, r4
 8006fce:	1ae2      	sublt	r2, r4, r3
 8006fd0:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8006fd2:	bfbe      	ittt	lt
 8006fd4:	940a      	strlt	r4, [sp, #40]	; 0x28
 8006fd6:	189b      	addlt	r3, r3, r2
 8006fd8:	930e      	strlt	r3, [sp, #56]	; 0x38
 8006fda:	9b02      	ldr	r3, [sp, #8]
 8006fdc:	bfb8      	it	lt
 8006fde:	2400      	movlt	r4, #0
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	bfbb      	ittet	lt
 8006fe4:	9b06      	ldrlt	r3, [sp, #24]
 8006fe6:	9a02      	ldrlt	r2, [sp, #8]
 8006fe8:	9f06      	ldrge	r7, [sp, #24]
 8006fea:	1a9f      	sublt	r7, r3, r2
 8006fec:	bfac      	ite	ge
 8006fee:	9b02      	ldrge	r3, [sp, #8]
 8006ff0:	2300      	movlt	r3, #0
 8006ff2:	e73e      	b.n	8006e72 <_dtoa_r+0x74a>
 8006ff4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006ff6:	9f06      	ldr	r7, [sp, #24]
 8006ff8:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8006ffa:	e745      	b.n	8006e88 <_dtoa_r+0x760>
 8006ffc:	3fe00000 	.word	0x3fe00000
 8007000:	40240000 	.word	0x40240000
 8007004:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007006:	e76a      	b.n	8006ede <_dtoa_r+0x7b6>
 8007008:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800700a:	2b01      	cmp	r3, #1
 800700c:	dc19      	bgt.n	8007042 <_dtoa_r+0x91a>
 800700e:	9b04      	ldr	r3, [sp, #16]
 8007010:	b9bb      	cbnz	r3, 8007042 <_dtoa_r+0x91a>
 8007012:	9b05      	ldr	r3, [sp, #20]
 8007014:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007018:	b99b      	cbnz	r3, 8007042 <_dtoa_r+0x91a>
 800701a:	9b05      	ldr	r3, [sp, #20]
 800701c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007020:	0d1b      	lsrs	r3, r3, #20
 8007022:	051b      	lsls	r3, r3, #20
 8007024:	b183      	cbz	r3, 8007048 <_dtoa_r+0x920>
 8007026:	f04f 0801 	mov.w	r8, #1
 800702a:	9b06      	ldr	r3, [sp, #24]
 800702c:	3301      	adds	r3, #1
 800702e:	9306      	str	r3, [sp, #24]
 8007030:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007032:	3301      	adds	r3, #1
 8007034:	9309      	str	r3, [sp, #36]	; 0x24
 8007036:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007038:	2b00      	cmp	r3, #0
 800703a:	f47f af6a 	bne.w	8006f12 <_dtoa_r+0x7ea>
 800703e:	2001      	movs	r0, #1
 8007040:	e76f      	b.n	8006f22 <_dtoa_r+0x7fa>
 8007042:	f04f 0800 	mov.w	r8, #0
 8007046:	e7f6      	b.n	8007036 <_dtoa_r+0x90e>
 8007048:	4698      	mov	r8, r3
 800704a:	e7f4      	b.n	8007036 <_dtoa_r+0x90e>
 800704c:	f43f af7d 	beq.w	8006f4a <_dtoa_r+0x822>
 8007050:	4618      	mov	r0, r3
 8007052:	301c      	adds	r0, #28
 8007054:	e772      	b.n	8006f3c <_dtoa_r+0x814>
 8007056:	9b02      	ldr	r3, [sp, #8]
 8007058:	2b00      	cmp	r3, #0
 800705a:	dc36      	bgt.n	80070ca <_dtoa_r+0x9a2>
 800705c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800705e:	2b02      	cmp	r3, #2
 8007060:	dd33      	ble.n	80070ca <_dtoa_r+0x9a2>
 8007062:	f8dd b008 	ldr.w	fp, [sp, #8]
 8007066:	f1bb 0f00 	cmp.w	fp, #0
 800706a:	d10d      	bne.n	8007088 <_dtoa_r+0x960>
 800706c:	4621      	mov	r1, r4
 800706e:	465b      	mov	r3, fp
 8007070:	2205      	movs	r2, #5
 8007072:	4628      	mov	r0, r5
 8007074:	f000 f9c2 	bl	80073fc <__multadd>
 8007078:	4601      	mov	r1, r0
 800707a:	4604      	mov	r4, r0
 800707c:	4650      	mov	r0, sl
 800707e:	f000 fbd5 	bl	800782c <__mcmp>
 8007082:	2800      	cmp	r0, #0
 8007084:	f73f adb6 	bgt.w	8006bf4 <_dtoa_r+0x4cc>
 8007088:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800708a:	9f08      	ldr	r7, [sp, #32]
 800708c:	ea6f 0903 	mvn.w	r9, r3
 8007090:	f04f 0800 	mov.w	r8, #0
 8007094:	4621      	mov	r1, r4
 8007096:	4628      	mov	r0, r5
 8007098:	f000 f98e 	bl	80073b8 <_Bfree>
 800709c:	2e00      	cmp	r6, #0
 800709e:	f43f aea4 	beq.w	8006dea <_dtoa_r+0x6c2>
 80070a2:	f1b8 0f00 	cmp.w	r8, #0
 80070a6:	d005      	beq.n	80070b4 <_dtoa_r+0x98c>
 80070a8:	45b0      	cmp	r8, r6
 80070aa:	d003      	beq.n	80070b4 <_dtoa_r+0x98c>
 80070ac:	4641      	mov	r1, r8
 80070ae:	4628      	mov	r0, r5
 80070b0:	f000 f982 	bl	80073b8 <_Bfree>
 80070b4:	4631      	mov	r1, r6
 80070b6:	4628      	mov	r0, r5
 80070b8:	f000 f97e 	bl	80073b8 <_Bfree>
 80070bc:	e695      	b.n	8006dea <_dtoa_r+0x6c2>
 80070be:	2400      	movs	r4, #0
 80070c0:	4626      	mov	r6, r4
 80070c2:	e7e1      	b.n	8007088 <_dtoa_r+0x960>
 80070c4:	46c1      	mov	r9, r8
 80070c6:	4626      	mov	r6, r4
 80070c8:	e594      	b.n	8006bf4 <_dtoa_r+0x4cc>
 80070ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80070cc:	f8dd b008 	ldr.w	fp, [sp, #8]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	f000 80fc 	beq.w	80072ce <_dtoa_r+0xba6>
 80070d6:	2f00      	cmp	r7, #0
 80070d8:	dd05      	ble.n	80070e6 <_dtoa_r+0x9be>
 80070da:	4631      	mov	r1, r6
 80070dc:	463a      	mov	r2, r7
 80070de:	4628      	mov	r0, r5
 80070e0:	f000 fb38 	bl	8007754 <__lshift>
 80070e4:	4606      	mov	r6, r0
 80070e6:	f1b8 0f00 	cmp.w	r8, #0
 80070ea:	d05c      	beq.n	80071a6 <_dtoa_r+0xa7e>
 80070ec:	4628      	mov	r0, r5
 80070ee:	6871      	ldr	r1, [r6, #4]
 80070f0:	f000 f922 	bl	8007338 <_Balloc>
 80070f4:	4607      	mov	r7, r0
 80070f6:	b928      	cbnz	r0, 8007104 <_dtoa_r+0x9dc>
 80070f8:	4602      	mov	r2, r0
 80070fa:	f240 21ea 	movw	r1, #746	; 0x2ea
 80070fe:	4b7e      	ldr	r3, [pc, #504]	; (80072f8 <_dtoa_r+0xbd0>)
 8007100:	f7ff bb26 	b.w	8006750 <_dtoa_r+0x28>
 8007104:	6932      	ldr	r2, [r6, #16]
 8007106:	f106 010c 	add.w	r1, r6, #12
 800710a:	3202      	adds	r2, #2
 800710c:	0092      	lsls	r2, r2, #2
 800710e:	300c      	adds	r0, #12
 8007110:	f7fe fdc4 	bl	8005c9c <memcpy>
 8007114:	2201      	movs	r2, #1
 8007116:	4639      	mov	r1, r7
 8007118:	4628      	mov	r0, r5
 800711a:	f000 fb1b 	bl	8007754 <__lshift>
 800711e:	46b0      	mov	r8, r6
 8007120:	4606      	mov	r6, r0
 8007122:	9b08      	ldr	r3, [sp, #32]
 8007124:	3301      	adds	r3, #1
 8007126:	9302      	str	r3, [sp, #8]
 8007128:	9b08      	ldr	r3, [sp, #32]
 800712a:	445b      	add	r3, fp
 800712c:	930a      	str	r3, [sp, #40]	; 0x28
 800712e:	9b04      	ldr	r3, [sp, #16]
 8007130:	f003 0301 	and.w	r3, r3, #1
 8007134:	9309      	str	r3, [sp, #36]	; 0x24
 8007136:	9b02      	ldr	r3, [sp, #8]
 8007138:	4621      	mov	r1, r4
 800713a:	4650      	mov	r0, sl
 800713c:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 8007140:	f7ff fa62 	bl	8006608 <quorem>
 8007144:	4603      	mov	r3, r0
 8007146:	4641      	mov	r1, r8
 8007148:	3330      	adds	r3, #48	; 0x30
 800714a:	9004      	str	r0, [sp, #16]
 800714c:	4650      	mov	r0, sl
 800714e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007150:	f000 fb6c 	bl	800782c <__mcmp>
 8007154:	4632      	mov	r2, r6
 8007156:	9006      	str	r0, [sp, #24]
 8007158:	4621      	mov	r1, r4
 800715a:	4628      	mov	r0, r5
 800715c:	f000 fb82 	bl	8007864 <__mdiff>
 8007160:	68c2      	ldr	r2, [r0, #12]
 8007162:	4607      	mov	r7, r0
 8007164:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007166:	bb02      	cbnz	r2, 80071aa <_dtoa_r+0xa82>
 8007168:	4601      	mov	r1, r0
 800716a:	4650      	mov	r0, sl
 800716c:	f000 fb5e 	bl	800782c <__mcmp>
 8007170:	4602      	mov	r2, r0
 8007172:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007174:	4639      	mov	r1, r7
 8007176:	4628      	mov	r0, r5
 8007178:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 800717c:	f000 f91c 	bl	80073b8 <_Bfree>
 8007180:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007182:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007184:	9f02      	ldr	r7, [sp, #8]
 8007186:	ea43 0102 	orr.w	r1, r3, r2
 800718a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800718c:	430b      	orrs	r3, r1
 800718e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007190:	d10d      	bne.n	80071ae <_dtoa_r+0xa86>
 8007192:	2b39      	cmp	r3, #57	; 0x39
 8007194:	d027      	beq.n	80071e6 <_dtoa_r+0xabe>
 8007196:	9a06      	ldr	r2, [sp, #24]
 8007198:	2a00      	cmp	r2, #0
 800719a:	dd01      	ble.n	80071a0 <_dtoa_r+0xa78>
 800719c:	9b04      	ldr	r3, [sp, #16]
 800719e:	3331      	adds	r3, #49	; 0x31
 80071a0:	f88b 3000 	strb.w	r3, [fp]
 80071a4:	e776      	b.n	8007094 <_dtoa_r+0x96c>
 80071a6:	4630      	mov	r0, r6
 80071a8:	e7b9      	b.n	800711e <_dtoa_r+0x9f6>
 80071aa:	2201      	movs	r2, #1
 80071ac:	e7e2      	b.n	8007174 <_dtoa_r+0xa4c>
 80071ae:	9906      	ldr	r1, [sp, #24]
 80071b0:	2900      	cmp	r1, #0
 80071b2:	db04      	blt.n	80071be <_dtoa_r+0xa96>
 80071b4:	9822      	ldr	r0, [sp, #136]	; 0x88
 80071b6:	4301      	orrs	r1, r0
 80071b8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80071ba:	4301      	orrs	r1, r0
 80071bc:	d120      	bne.n	8007200 <_dtoa_r+0xad8>
 80071be:	2a00      	cmp	r2, #0
 80071c0:	ddee      	ble.n	80071a0 <_dtoa_r+0xa78>
 80071c2:	4651      	mov	r1, sl
 80071c4:	2201      	movs	r2, #1
 80071c6:	4628      	mov	r0, r5
 80071c8:	9302      	str	r3, [sp, #8]
 80071ca:	f000 fac3 	bl	8007754 <__lshift>
 80071ce:	4621      	mov	r1, r4
 80071d0:	4682      	mov	sl, r0
 80071d2:	f000 fb2b 	bl	800782c <__mcmp>
 80071d6:	2800      	cmp	r0, #0
 80071d8:	9b02      	ldr	r3, [sp, #8]
 80071da:	dc02      	bgt.n	80071e2 <_dtoa_r+0xaba>
 80071dc:	d1e0      	bne.n	80071a0 <_dtoa_r+0xa78>
 80071de:	07da      	lsls	r2, r3, #31
 80071e0:	d5de      	bpl.n	80071a0 <_dtoa_r+0xa78>
 80071e2:	2b39      	cmp	r3, #57	; 0x39
 80071e4:	d1da      	bne.n	800719c <_dtoa_r+0xa74>
 80071e6:	2339      	movs	r3, #57	; 0x39
 80071e8:	f88b 3000 	strb.w	r3, [fp]
 80071ec:	463b      	mov	r3, r7
 80071ee:	461f      	mov	r7, r3
 80071f0:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 80071f4:	3b01      	subs	r3, #1
 80071f6:	2a39      	cmp	r2, #57	; 0x39
 80071f8:	d050      	beq.n	800729c <_dtoa_r+0xb74>
 80071fa:	3201      	adds	r2, #1
 80071fc:	701a      	strb	r2, [r3, #0]
 80071fe:	e749      	b.n	8007094 <_dtoa_r+0x96c>
 8007200:	2a00      	cmp	r2, #0
 8007202:	dd03      	ble.n	800720c <_dtoa_r+0xae4>
 8007204:	2b39      	cmp	r3, #57	; 0x39
 8007206:	d0ee      	beq.n	80071e6 <_dtoa_r+0xabe>
 8007208:	3301      	adds	r3, #1
 800720a:	e7c9      	b.n	80071a0 <_dtoa_r+0xa78>
 800720c:	9a02      	ldr	r2, [sp, #8]
 800720e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007210:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007214:	428a      	cmp	r2, r1
 8007216:	d02a      	beq.n	800726e <_dtoa_r+0xb46>
 8007218:	4651      	mov	r1, sl
 800721a:	2300      	movs	r3, #0
 800721c:	220a      	movs	r2, #10
 800721e:	4628      	mov	r0, r5
 8007220:	f000 f8ec 	bl	80073fc <__multadd>
 8007224:	45b0      	cmp	r8, r6
 8007226:	4682      	mov	sl, r0
 8007228:	f04f 0300 	mov.w	r3, #0
 800722c:	f04f 020a 	mov.w	r2, #10
 8007230:	4641      	mov	r1, r8
 8007232:	4628      	mov	r0, r5
 8007234:	d107      	bne.n	8007246 <_dtoa_r+0xb1e>
 8007236:	f000 f8e1 	bl	80073fc <__multadd>
 800723a:	4680      	mov	r8, r0
 800723c:	4606      	mov	r6, r0
 800723e:	9b02      	ldr	r3, [sp, #8]
 8007240:	3301      	adds	r3, #1
 8007242:	9302      	str	r3, [sp, #8]
 8007244:	e777      	b.n	8007136 <_dtoa_r+0xa0e>
 8007246:	f000 f8d9 	bl	80073fc <__multadd>
 800724a:	4631      	mov	r1, r6
 800724c:	4680      	mov	r8, r0
 800724e:	2300      	movs	r3, #0
 8007250:	220a      	movs	r2, #10
 8007252:	4628      	mov	r0, r5
 8007254:	f000 f8d2 	bl	80073fc <__multadd>
 8007258:	4606      	mov	r6, r0
 800725a:	e7f0      	b.n	800723e <_dtoa_r+0xb16>
 800725c:	f1bb 0f00 	cmp.w	fp, #0
 8007260:	bfcc      	ite	gt
 8007262:	465f      	movgt	r7, fp
 8007264:	2701      	movle	r7, #1
 8007266:	f04f 0800 	mov.w	r8, #0
 800726a:	9a08      	ldr	r2, [sp, #32]
 800726c:	4417      	add	r7, r2
 800726e:	4651      	mov	r1, sl
 8007270:	2201      	movs	r2, #1
 8007272:	4628      	mov	r0, r5
 8007274:	9302      	str	r3, [sp, #8]
 8007276:	f000 fa6d 	bl	8007754 <__lshift>
 800727a:	4621      	mov	r1, r4
 800727c:	4682      	mov	sl, r0
 800727e:	f000 fad5 	bl	800782c <__mcmp>
 8007282:	2800      	cmp	r0, #0
 8007284:	dcb2      	bgt.n	80071ec <_dtoa_r+0xac4>
 8007286:	d102      	bne.n	800728e <_dtoa_r+0xb66>
 8007288:	9b02      	ldr	r3, [sp, #8]
 800728a:	07db      	lsls	r3, r3, #31
 800728c:	d4ae      	bmi.n	80071ec <_dtoa_r+0xac4>
 800728e:	463b      	mov	r3, r7
 8007290:	461f      	mov	r7, r3
 8007292:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007296:	2a30      	cmp	r2, #48	; 0x30
 8007298:	d0fa      	beq.n	8007290 <_dtoa_r+0xb68>
 800729a:	e6fb      	b.n	8007094 <_dtoa_r+0x96c>
 800729c:	9a08      	ldr	r2, [sp, #32]
 800729e:	429a      	cmp	r2, r3
 80072a0:	d1a5      	bne.n	80071ee <_dtoa_r+0xac6>
 80072a2:	2331      	movs	r3, #49	; 0x31
 80072a4:	f109 0901 	add.w	r9, r9, #1
 80072a8:	7013      	strb	r3, [r2, #0]
 80072aa:	e6f3      	b.n	8007094 <_dtoa_r+0x96c>
 80072ac:	4b13      	ldr	r3, [pc, #76]	; (80072fc <_dtoa_r+0xbd4>)
 80072ae:	f7ff baa7 	b.w	8006800 <_dtoa_r+0xd8>
 80072b2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	f47f aa80 	bne.w	80067ba <_dtoa_r+0x92>
 80072ba:	4b11      	ldr	r3, [pc, #68]	; (8007300 <_dtoa_r+0xbd8>)
 80072bc:	f7ff baa0 	b.w	8006800 <_dtoa_r+0xd8>
 80072c0:	f1bb 0f00 	cmp.w	fp, #0
 80072c4:	dc03      	bgt.n	80072ce <_dtoa_r+0xba6>
 80072c6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80072c8:	2b02      	cmp	r3, #2
 80072ca:	f73f aecc 	bgt.w	8007066 <_dtoa_r+0x93e>
 80072ce:	9f08      	ldr	r7, [sp, #32]
 80072d0:	4621      	mov	r1, r4
 80072d2:	4650      	mov	r0, sl
 80072d4:	f7ff f998 	bl	8006608 <quorem>
 80072d8:	9a08      	ldr	r2, [sp, #32]
 80072da:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80072de:	f807 3b01 	strb.w	r3, [r7], #1
 80072e2:	1aba      	subs	r2, r7, r2
 80072e4:	4593      	cmp	fp, r2
 80072e6:	ddb9      	ble.n	800725c <_dtoa_r+0xb34>
 80072e8:	4651      	mov	r1, sl
 80072ea:	2300      	movs	r3, #0
 80072ec:	220a      	movs	r2, #10
 80072ee:	4628      	mov	r0, r5
 80072f0:	f000 f884 	bl	80073fc <__multadd>
 80072f4:	4682      	mov	sl, r0
 80072f6:	e7eb      	b.n	80072d0 <_dtoa_r+0xba8>
 80072f8:	08008bf3 	.word	0x08008bf3
 80072fc:	08008b4c 	.word	0x08008b4c
 8007300:	08008b70 	.word	0x08008b70

08007304 <_localeconv_r>:
 8007304:	4800      	ldr	r0, [pc, #0]	; (8007308 <_localeconv_r+0x4>)
 8007306:	4770      	bx	lr
 8007308:	20000228 	.word	0x20000228

0800730c <malloc>:
 800730c:	4b02      	ldr	r3, [pc, #8]	; (8007318 <malloc+0xc>)
 800730e:	4601      	mov	r1, r0
 8007310:	6818      	ldr	r0, [r3, #0]
 8007312:	f000 bbed 	b.w	8007af0 <_malloc_r>
 8007316:	bf00      	nop
 8007318:	200000d4 	.word	0x200000d4

0800731c <memchr>:
 800731c:	4603      	mov	r3, r0
 800731e:	b510      	push	{r4, lr}
 8007320:	b2c9      	uxtb	r1, r1
 8007322:	4402      	add	r2, r0
 8007324:	4293      	cmp	r3, r2
 8007326:	4618      	mov	r0, r3
 8007328:	d101      	bne.n	800732e <memchr+0x12>
 800732a:	2000      	movs	r0, #0
 800732c:	e003      	b.n	8007336 <memchr+0x1a>
 800732e:	7804      	ldrb	r4, [r0, #0]
 8007330:	3301      	adds	r3, #1
 8007332:	428c      	cmp	r4, r1
 8007334:	d1f6      	bne.n	8007324 <memchr+0x8>
 8007336:	bd10      	pop	{r4, pc}

08007338 <_Balloc>:
 8007338:	b570      	push	{r4, r5, r6, lr}
 800733a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800733c:	4604      	mov	r4, r0
 800733e:	460d      	mov	r5, r1
 8007340:	b976      	cbnz	r6, 8007360 <_Balloc+0x28>
 8007342:	2010      	movs	r0, #16
 8007344:	f7ff ffe2 	bl	800730c <malloc>
 8007348:	4602      	mov	r2, r0
 800734a:	6260      	str	r0, [r4, #36]	; 0x24
 800734c:	b920      	cbnz	r0, 8007358 <_Balloc+0x20>
 800734e:	2166      	movs	r1, #102	; 0x66
 8007350:	4b17      	ldr	r3, [pc, #92]	; (80073b0 <_Balloc+0x78>)
 8007352:	4818      	ldr	r0, [pc, #96]	; (80073b4 <_Balloc+0x7c>)
 8007354:	f000 fd92 	bl	8007e7c <__assert_func>
 8007358:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800735c:	6006      	str	r6, [r0, #0]
 800735e:	60c6      	str	r6, [r0, #12]
 8007360:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007362:	68f3      	ldr	r3, [r6, #12]
 8007364:	b183      	cbz	r3, 8007388 <_Balloc+0x50>
 8007366:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007368:	68db      	ldr	r3, [r3, #12]
 800736a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800736e:	b9b8      	cbnz	r0, 80073a0 <_Balloc+0x68>
 8007370:	2101      	movs	r1, #1
 8007372:	fa01 f605 	lsl.w	r6, r1, r5
 8007376:	1d72      	adds	r2, r6, #5
 8007378:	4620      	mov	r0, r4
 800737a:	0092      	lsls	r2, r2, #2
 800737c:	f000 fb5e 	bl	8007a3c <_calloc_r>
 8007380:	b160      	cbz	r0, 800739c <_Balloc+0x64>
 8007382:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007386:	e00e      	b.n	80073a6 <_Balloc+0x6e>
 8007388:	2221      	movs	r2, #33	; 0x21
 800738a:	2104      	movs	r1, #4
 800738c:	4620      	mov	r0, r4
 800738e:	f000 fb55 	bl	8007a3c <_calloc_r>
 8007392:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007394:	60f0      	str	r0, [r6, #12]
 8007396:	68db      	ldr	r3, [r3, #12]
 8007398:	2b00      	cmp	r3, #0
 800739a:	d1e4      	bne.n	8007366 <_Balloc+0x2e>
 800739c:	2000      	movs	r0, #0
 800739e:	bd70      	pop	{r4, r5, r6, pc}
 80073a0:	6802      	ldr	r2, [r0, #0]
 80073a2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80073a6:	2300      	movs	r3, #0
 80073a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80073ac:	e7f7      	b.n	800739e <_Balloc+0x66>
 80073ae:	bf00      	nop
 80073b0:	08008b7d 	.word	0x08008b7d
 80073b4:	08008c04 	.word	0x08008c04

080073b8 <_Bfree>:
 80073b8:	b570      	push	{r4, r5, r6, lr}
 80073ba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80073bc:	4605      	mov	r5, r0
 80073be:	460c      	mov	r4, r1
 80073c0:	b976      	cbnz	r6, 80073e0 <_Bfree+0x28>
 80073c2:	2010      	movs	r0, #16
 80073c4:	f7ff ffa2 	bl	800730c <malloc>
 80073c8:	4602      	mov	r2, r0
 80073ca:	6268      	str	r0, [r5, #36]	; 0x24
 80073cc:	b920      	cbnz	r0, 80073d8 <_Bfree+0x20>
 80073ce:	218a      	movs	r1, #138	; 0x8a
 80073d0:	4b08      	ldr	r3, [pc, #32]	; (80073f4 <_Bfree+0x3c>)
 80073d2:	4809      	ldr	r0, [pc, #36]	; (80073f8 <_Bfree+0x40>)
 80073d4:	f000 fd52 	bl	8007e7c <__assert_func>
 80073d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80073dc:	6006      	str	r6, [r0, #0]
 80073de:	60c6      	str	r6, [r0, #12]
 80073e0:	b13c      	cbz	r4, 80073f2 <_Bfree+0x3a>
 80073e2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80073e4:	6862      	ldr	r2, [r4, #4]
 80073e6:	68db      	ldr	r3, [r3, #12]
 80073e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80073ec:	6021      	str	r1, [r4, #0]
 80073ee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80073f2:	bd70      	pop	{r4, r5, r6, pc}
 80073f4:	08008b7d 	.word	0x08008b7d
 80073f8:	08008c04 	.word	0x08008c04

080073fc <__multadd>:
 80073fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007400:	4698      	mov	r8, r3
 8007402:	460c      	mov	r4, r1
 8007404:	2300      	movs	r3, #0
 8007406:	690e      	ldr	r6, [r1, #16]
 8007408:	4607      	mov	r7, r0
 800740a:	f101 0014 	add.w	r0, r1, #20
 800740e:	6805      	ldr	r5, [r0, #0]
 8007410:	3301      	adds	r3, #1
 8007412:	b2a9      	uxth	r1, r5
 8007414:	fb02 8101 	mla	r1, r2, r1, r8
 8007418:	0c2d      	lsrs	r5, r5, #16
 800741a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800741e:	fb02 c505 	mla	r5, r2, r5, ip
 8007422:	b289      	uxth	r1, r1
 8007424:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8007428:	429e      	cmp	r6, r3
 800742a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800742e:	f840 1b04 	str.w	r1, [r0], #4
 8007432:	dcec      	bgt.n	800740e <__multadd+0x12>
 8007434:	f1b8 0f00 	cmp.w	r8, #0
 8007438:	d022      	beq.n	8007480 <__multadd+0x84>
 800743a:	68a3      	ldr	r3, [r4, #8]
 800743c:	42b3      	cmp	r3, r6
 800743e:	dc19      	bgt.n	8007474 <__multadd+0x78>
 8007440:	6861      	ldr	r1, [r4, #4]
 8007442:	4638      	mov	r0, r7
 8007444:	3101      	adds	r1, #1
 8007446:	f7ff ff77 	bl	8007338 <_Balloc>
 800744a:	4605      	mov	r5, r0
 800744c:	b928      	cbnz	r0, 800745a <__multadd+0x5e>
 800744e:	4602      	mov	r2, r0
 8007450:	21b5      	movs	r1, #181	; 0xb5
 8007452:	4b0d      	ldr	r3, [pc, #52]	; (8007488 <__multadd+0x8c>)
 8007454:	480d      	ldr	r0, [pc, #52]	; (800748c <__multadd+0x90>)
 8007456:	f000 fd11 	bl	8007e7c <__assert_func>
 800745a:	6922      	ldr	r2, [r4, #16]
 800745c:	f104 010c 	add.w	r1, r4, #12
 8007460:	3202      	adds	r2, #2
 8007462:	0092      	lsls	r2, r2, #2
 8007464:	300c      	adds	r0, #12
 8007466:	f7fe fc19 	bl	8005c9c <memcpy>
 800746a:	4621      	mov	r1, r4
 800746c:	4638      	mov	r0, r7
 800746e:	f7ff ffa3 	bl	80073b8 <_Bfree>
 8007472:	462c      	mov	r4, r5
 8007474:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8007478:	3601      	adds	r6, #1
 800747a:	f8c3 8014 	str.w	r8, [r3, #20]
 800747e:	6126      	str	r6, [r4, #16]
 8007480:	4620      	mov	r0, r4
 8007482:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007486:	bf00      	nop
 8007488:	08008bf3 	.word	0x08008bf3
 800748c:	08008c04 	.word	0x08008c04

08007490 <__hi0bits>:
 8007490:	0c02      	lsrs	r2, r0, #16
 8007492:	0412      	lsls	r2, r2, #16
 8007494:	4603      	mov	r3, r0
 8007496:	b9ca      	cbnz	r2, 80074cc <__hi0bits+0x3c>
 8007498:	0403      	lsls	r3, r0, #16
 800749a:	2010      	movs	r0, #16
 800749c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80074a0:	bf04      	itt	eq
 80074a2:	021b      	lsleq	r3, r3, #8
 80074a4:	3008      	addeq	r0, #8
 80074a6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80074aa:	bf04      	itt	eq
 80074ac:	011b      	lsleq	r3, r3, #4
 80074ae:	3004      	addeq	r0, #4
 80074b0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80074b4:	bf04      	itt	eq
 80074b6:	009b      	lsleq	r3, r3, #2
 80074b8:	3002      	addeq	r0, #2
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	db05      	blt.n	80074ca <__hi0bits+0x3a>
 80074be:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80074c2:	f100 0001 	add.w	r0, r0, #1
 80074c6:	bf08      	it	eq
 80074c8:	2020      	moveq	r0, #32
 80074ca:	4770      	bx	lr
 80074cc:	2000      	movs	r0, #0
 80074ce:	e7e5      	b.n	800749c <__hi0bits+0xc>

080074d0 <__lo0bits>:
 80074d0:	6803      	ldr	r3, [r0, #0]
 80074d2:	4602      	mov	r2, r0
 80074d4:	f013 0007 	ands.w	r0, r3, #7
 80074d8:	d00b      	beq.n	80074f2 <__lo0bits+0x22>
 80074da:	07d9      	lsls	r1, r3, #31
 80074dc:	d422      	bmi.n	8007524 <__lo0bits+0x54>
 80074de:	0798      	lsls	r0, r3, #30
 80074e0:	bf49      	itett	mi
 80074e2:	085b      	lsrmi	r3, r3, #1
 80074e4:	089b      	lsrpl	r3, r3, #2
 80074e6:	2001      	movmi	r0, #1
 80074e8:	6013      	strmi	r3, [r2, #0]
 80074ea:	bf5c      	itt	pl
 80074ec:	2002      	movpl	r0, #2
 80074ee:	6013      	strpl	r3, [r2, #0]
 80074f0:	4770      	bx	lr
 80074f2:	b299      	uxth	r1, r3
 80074f4:	b909      	cbnz	r1, 80074fa <__lo0bits+0x2a>
 80074f6:	2010      	movs	r0, #16
 80074f8:	0c1b      	lsrs	r3, r3, #16
 80074fa:	f013 0fff 	tst.w	r3, #255	; 0xff
 80074fe:	bf04      	itt	eq
 8007500:	0a1b      	lsreq	r3, r3, #8
 8007502:	3008      	addeq	r0, #8
 8007504:	0719      	lsls	r1, r3, #28
 8007506:	bf04      	itt	eq
 8007508:	091b      	lsreq	r3, r3, #4
 800750a:	3004      	addeq	r0, #4
 800750c:	0799      	lsls	r1, r3, #30
 800750e:	bf04      	itt	eq
 8007510:	089b      	lsreq	r3, r3, #2
 8007512:	3002      	addeq	r0, #2
 8007514:	07d9      	lsls	r1, r3, #31
 8007516:	d403      	bmi.n	8007520 <__lo0bits+0x50>
 8007518:	085b      	lsrs	r3, r3, #1
 800751a:	f100 0001 	add.w	r0, r0, #1
 800751e:	d003      	beq.n	8007528 <__lo0bits+0x58>
 8007520:	6013      	str	r3, [r2, #0]
 8007522:	4770      	bx	lr
 8007524:	2000      	movs	r0, #0
 8007526:	4770      	bx	lr
 8007528:	2020      	movs	r0, #32
 800752a:	4770      	bx	lr

0800752c <__i2b>:
 800752c:	b510      	push	{r4, lr}
 800752e:	460c      	mov	r4, r1
 8007530:	2101      	movs	r1, #1
 8007532:	f7ff ff01 	bl	8007338 <_Balloc>
 8007536:	4602      	mov	r2, r0
 8007538:	b928      	cbnz	r0, 8007546 <__i2b+0x1a>
 800753a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800753e:	4b04      	ldr	r3, [pc, #16]	; (8007550 <__i2b+0x24>)
 8007540:	4804      	ldr	r0, [pc, #16]	; (8007554 <__i2b+0x28>)
 8007542:	f000 fc9b 	bl	8007e7c <__assert_func>
 8007546:	2301      	movs	r3, #1
 8007548:	6144      	str	r4, [r0, #20]
 800754a:	6103      	str	r3, [r0, #16]
 800754c:	bd10      	pop	{r4, pc}
 800754e:	bf00      	nop
 8007550:	08008bf3 	.word	0x08008bf3
 8007554:	08008c04 	.word	0x08008c04

08007558 <__multiply>:
 8007558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800755c:	4614      	mov	r4, r2
 800755e:	690a      	ldr	r2, [r1, #16]
 8007560:	6923      	ldr	r3, [r4, #16]
 8007562:	460d      	mov	r5, r1
 8007564:	429a      	cmp	r2, r3
 8007566:	bfbe      	ittt	lt
 8007568:	460b      	movlt	r3, r1
 800756a:	4625      	movlt	r5, r4
 800756c:	461c      	movlt	r4, r3
 800756e:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8007572:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007576:	68ab      	ldr	r3, [r5, #8]
 8007578:	6869      	ldr	r1, [r5, #4]
 800757a:	eb0a 0709 	add.w	r7, sl, r9
 800757e:	42bb      	cmp	r3, r7
 8007580:	b085      	sub	sp, #20
 8007582:	bfb8      	it	lt
 8007584:	3101      	addlt	r1, #1
 8007586:	f7ff fed7 	bl	8007338 <_Balloc>
 800758a:	b930      	cbnz	r0, 800759a <__multiply+0x42>
 800758c:	4602      	mov	r2, r0
 800758e:	f240 115d 	movw	r1, #349	; 0x15d
 8007592:	4b41      	ldr	r3, [pc, #260]	; (8007698 <__multiply+0x140>)
 8007594:	4841      	ldr	r0, [pc, #260]	; (800769c <__multiply+0x144>)
 8007596:	f000 fc71 	bl	8007e7c <__assert_func>
 800759a:	f100 0614 	add.w	r6, r0, #20
 800759e:	4633      	mov	r3, r6
 80075a0:	2200      	movs	r2, #0
 80075a2:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80075a6:	4543      	cmp	r3, r8
 80075a8:	d31e      	bcc.n	80075e8 <__multiply+0x90>
 80075aa:	f105 0c14 	add.w	ip, r5, #20
 80075ae:	f104 0314 	add.w	r3, r4, #20
 80075b2:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80075b6:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80075ba:	9202      	str	r2, [sp, #8]
 80075bc:	ebac 0205 	sub.w	r2, ip, r5
 80075c0:	3a15      	subs	r2, #21
 80075c2:	f022 0203 	bic.w	r2, r2, #3
 80075c6:	3204      	adds	r2, #4
 80075c8:	f105 0115 	add.w	r1, r5, #21
 80075cc:	458c      	cmp	ip, r1
 80075ce:	bf38      	it	cc
 80075d0:	2204      	movcc	r2, #4
 80075d2:	9201      	str	r2, [sp, #4]
 80075d4:	9a02      	ldr	r2, [sp, #8]
 80075d6:	9303      	str	r3, [sp, #12]
 80075d8:	429a      	cmp	r2, r3
 80075da:	d808      	bhi.n	80075ee <__multiply+0x96>
 80075dc:	2f00      	cmp	r7, #0
 80075de:	dc55      	bgt.n	800768c <__multiply+0x134>
 80075e0:	6107      	str	r7, [r0, #16]
 80075e2:	b005      	add	sp, #20
 80075e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075e8:	f843 2b04 	str.w	r2, [r3], #4
 80075ec:	e7db      	b.n	80075a6 <__multiply+0x4e>
 80075ee:	f8b3 a000 	ldrh.w	sl, [r3]
 80075f2:	f1ba 0f00 	cmp.w	sl, #0
 80075f6:	d020      	beq.n	800763a <__multiply+0xe2>
 80075f8:	46b1      	mov	r9, r6
 80075fa:	2200      	movs	r2, #0
 80075fc:	f105 0e14 	add.w	lr, r5, #20
 8007600:	f85e 4b04 	ldr.w	r4, [lr], #4
 8007604:	f8d9 b000 	ldr.w	fp, [r9]
 8007608:	b2a1      	uxth	r1, r4
 800760a:	fa1f fb8b 	uxth.w	fp, fp
 800760e:	fb0a b101 	mla	r1, sl, r1, fp
 8007612:	4411      	add	r1, r2
 8007614:	f8d9 2000 	ldr.w	r2, [r9]
 8007618:	0c24      	lsrs	r4, r4, #16
 800761a:	0c12      	lsrs	r2, r2, #16
 800761c:	fb0a 2404 	mla	r4, sl, r4, r2
 8007620:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8007624:	b289      	uxth	r1, r1
 8007626:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800762a:	45f4      	cmp	ip, lr
 800762c:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8007630:	f849 1b04 	str.w	r1, [r9], #4
 8007634:	d8e4      	bhi.n	8007600 <__multiply+0xa8>
 8007636:	9901      	ldr	r1, [sp, #4]
 8007638:	5072      	str	r2, [r6, r1]
 800763a:	9a03      	ldr	r2, [sp, #12]
 800763c:	3304      	adds	r3, #4
 800763e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007642:	f1b9 0f00 	cmp.w	r9, #0
 8007646:	d01f      	beq.n	8007688 <__multiply+0x130>
 8007648:	46b6      	mov	lr, r6
 800764a:	f04f 0a00 	mov.w	sl, #0
 800764e:	6834      	ldr	r4, [r6, #0]
 8007650:	f105 0114 	add.w	r1, r5, #20
 8007654:	880a      	ldrh	r2, [r1, #0]
 8007656:	f8be b002 	ldrh.w	fp, [lr, #2]
 800765a:	b2a4      	uxth	r4, r4
 800765c:	fb09 b202 	mla	r2, r9, r2, fp
 8007660:	4492      	add	sl, r2
 8007662:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8007666:	f84e 4b04 	str.w	r4, [lr], #4
 800766a:	f851 4b04 	ldr.w	r4, [r1], #4
 800766e:	f8be 2000 	ldrh.w	r2, [lr]
 8007672:	0c24      	lsrs	r4, r4, #16
 8007674:	fb09 2404 	mla	r4, r9, r4, r2
 8007678:	458c      	cmp	ip, r1
 800767a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800767e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007682:	d8e7      	bhi.n	8007654 <__multiply+0xfc>
 8007684:	9a01      	ldr	r2, [sp, #4]
 8007686:	50b4      	str	r4, [r6, r2]
 8007688:	3604      	adds	r6, #4
 800768a:	e7a3      	b.n	80075d4 <__multiply+0x7c>
 800768c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007690:	2b00      	cmp	r3, #0
 8007692:	d1a5      	bne.n	80075e0 <__multiply+0x88>
 8007694:	3f01      	subs	r7, #1
 8007696:	e7a1      	b.n	80075dc <__multiply+0x84>
 8007698:	08008bf3 	.word	0x08008bf3
 800769c:	08008c04 	.word	0x08008c04

080076a0 <__pow5mult>:
 80076a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80076a4:	4615      	mov	r5, r2
 80076a6:	f012 0203 	ands.w	r2, r2, #3
 80076aa:	4606      	mov	r6, r0
 80076ac:	460f      	mov	r7, r1
 80076ae:	d007      	beq.n	80076c0 <__pow5mult+0x20>
 80076b0:	4c25      	ldr	r4, [pc, #148]	; (8007748 <__pow5mult+0xa8>)
 80076b2:	3a01      	subs	r2, #1
 80076b4:	2300      	movs	r3, #0
 80076b6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80076ba:	f7ff fe9f 	bl	80073fc <__multadd>
 80076be:	4607      	mov	r7, r0
 80076c0:	10ad      	asrs	r5, r5, #2
 80076c2:	d03d      	beq.n	8007740 <__pow5mult+0xa0>
 80076c4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80076c6:	b97c      	cbnz	r4, 80076e8 <__pow5mult+0x48>
 80076c8:	2010      	movs	r0, #16
 80076ca:	f7ff fe1f 	bl	800730c <malloc>
 80076ce:	4602      	mov	r2, r0
 80076d0:	6270      	str	r0, [r6, #36]	; 0x24
 80076d2:	b928      	cbnz	r0, 80076e0 <__pow5mult+0x40>
 80076d4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80076d8:	4b1c      	ldr	r3, [pc, #112]	; (800774c <__pow5mult+0xac>)
 80076da:	481d      	ldr	r0, [pc, #116]	; (8007750 <__pow5mult+0xb0>)
 80076dc:	f000 fbce 	bl	8007e7c <__assert_func>
 80076e0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80076e4:	6004      	str	r4, [r0, #0]
 80076e6:	60c4      	str	r4, [r0, #12]
 80076e8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80076ec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80076f0:	b94c      	cbnz	r4, 8007706 <__pow5mult+0x66>
 80076f2:	f240 2171 	movw	r1, #625	; 0x271
 80076f6:	4630      	mov	r0, r6
 80076f8:	f7ff ff18 	bl	800752c <__i2b>
 80076fc:	2300      	movs	r3, #0
 80076fe:	4604      	mov	r4, r0
 8007700:	f8c8 0008 	str.w	r0, [r8, #8]
 8007704:	6003      	str	r3, [r0, #0]
 8007706:	f04f 0900 	mov.w	r9, #0
 800770a:	07eb      	lsls	r3, r5, #31
 800770c:	d50a      	bpl.n	8007724 <__pow5mult+0x84>
 800770e:	4639      	mov	r1, r7
 8007710:	4622      	mov	r2, r4
 8007712:	4630      	mov	r0, r6
 8007714:	f7ff ff20 	bl	8007558 <__multiply>
 8007718:	4680      	mov	r8, r0
 800771a:	4639      	mov	r1, r7
 800771c:	4630      	mov	r0, r6
 800771e:	f7ff fe4b 	bl	80073b8 <_Bfree>
 8007722:	4647      	mov	r7, r8
 8007724:	106d      	asrs	r5, r5, #1
 8007726:	d00b      	beq.n	8007740 <__pow5mult+0xa0>
 8007728:	6820      	ldr	r0, [r4, #0]
 800772a:	b938      	cbnz	r0, 800773c <__pow5mult+0x9c>
 800772c:	4622      	mov	r2, r4
 800772e:	4621      	mov	r1, r4
 8007730:	4630      	mov	r0, r6
 8007732:	f7ff ff11 	bl	8007558 <__multiply>
 8007736:	6020      	str	r0, [r4, #0]
 8007738:	f8c0 9000 	str.w	r9, [r0]
 800773c:	4604      	mov	r4, r0
 800773e:	e7e4      	b.n	800770a <__pow5mult+0x6a>
 8007740:	4638      	mov	r0, r7
 8007742:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007746:	bf00      	nop
 8007748:	08008d58 	.word	0x08008d58
 800774c:	08008b7d 	.word	0x08008b7d
 8007750:	08008c04 	.word	0x08008c04

08007754 <__lshift>:
 8007754:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007758:	460c      	mov	r4, r1
 800775a:	4607      	mov	r7, r0
 800775c:	4691      	mov	r9, r2
 800775e:	6923      	ldr	r3, [r4, #16]
 8007760:	6849      	ldr	r1, [r1, #4]
 8007762:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007766:	68a3      	ldr	r3, [r4, #8]
 8007768:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800776c:	f108 0601 	add.w	r6, r8, #1
 8007770:	42b3      	cmp	r3, r6
 8007772:	db0b      	blt.n	800778c <__lshift+0x38>
 8007774:	4638      	mov	r0, r7
 8007776:	f7ff fddf 	bl	8007338 <_Balloc>
 800777a:	4605      	mov	r5, r0
 800777c:	b948      	cbnz	r0, 8007792 <__lshift+0x3e>
 800777e:	4602      	mov	r2, r0
 8007780:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007784:	4b27      	ldr	r3, [pc, #156]	; (8007824 <__lshift+0xd0>)
 8007786:	4828      	ldr	r0, [pc, #160]	; (8007828 <__lshift+0xd4>)
 8007788:	f000 fb78 	bl	8007e7c <__assert_func>
 800778c:	3101      	adds	r1, #1
 800778e:	005b      	lsls	r3, r3, #1
 8007790:	e7ee      	b.n	8007770 <__lshift+0x1c>
 8007792:	2300      	movs	r3, #0
 8007794:	f100 0114 	add.w	r1, r0, #20
 8007798:	f100 0210 	add.w	r2, r0, #16
 800779c:	4618      	mov	r0, r3
 800779e:	4553      	cmp	r3, sl
 80077a0:	db33      	blt.n	800780a <__lshift+0xb6>
 80077a2:	6920      	ldr	r0, [r4, #16]
 80077a4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80077a8:	f104 0314 	add.w	r3, r4, #20
 80077ac:	f019 091f 	ands.w	r9, r9, #31
 80077b0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80077b4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80077b8:	d02b      	beq.n	8007812 <__lshift+0xbe>
 80077ba:	468a      	mov	sl, r1
 80077bc:	2200      	movs	r2, #0
 80077be:	f1c9 0e20 	rsb	lr, r9, #32
 80077c2:	6818      	ldr	r0, [r3, #0]
 80077c4:	fa00 f009 	lsl.w	r0, r0, r9
 80077c8:	4302      	orrs	r2, r0
 80077ca:	f84a 2b04 	str.w	r2, [sl], #4
 80077ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80077d2:	459c      	cmp	ip, r3
 80077d4:	fa22 f20e 	lsr.w	r2, r2, lr
 80077d8:	d8f3      	bhi.n	80077c2 <__lshift+0x6e>
 80077da:	ebac 0304 	sub.w	r3, ip, r4
 80077de:	3b15      	subs	r3, #21
 80077e0:	f023 0303 	bic.w	r3, r3, #3
 80077e4:	3304      	adds	r3, #4
 80077e6:	f104 0015 	add.w	r0, r4, #21
 80077ea:	4584      	cmp	ip, r0
 80077ec:	bf38      	it	cc
 80077ee:	2304      	movcc	r3, #4
 80077f0:	50ca      	str	r2, [r1, r3]
 80077f2:	b10a      	cbz	r2, 80077f8 <__lshift+0xa4>
 80077f4:	f108 0602 	add.w	r6, r8, #2
 80077f8:	3e01      	subs	r6, #1
 80077fa:	4638      	mov	r0, r7
 80077fc:	4621      	mov	r1, r4
 80077fe:	612e      	str	r6, [r5, #16]
 8007800:	f7ff fdda 	bl	80073b8 <_Bfree>
 8007804:	4628      	mov	r0, r5
 8007806:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800780a:	f842 0f04 	str.w	r0, [r2, #4]!
 800780e:	3301      	adds	r3, #1
 8007810:	e7c5      	b.n	800779e <__lshift+0x4a>
 8007812:	3904      	subs	r1, #4
 8007814:	f853 2b04 	ldr.w	r2, [r3], #4
 8007818:	459c      	cmp	ip, r3
 800781a:	f841 2f04 	str.w	r2, [r1, #4]!
 800781e:	d8f9      	bhi.n	8007814 <__lshift+0xc0>
 8007820:	e7ea      	b.n	80077f8 <__lshift+0xa4>
 8007822:	bf00      	nop
 8007824:	08008bf3 	.word	0x08008bf3
 8007828:	08008c04 	.word	0x08008c04

0800782c <__mcmp>:
 800782c:	4603      	mov	r3, r0
 800782e:	690a      	ldr	r2, [r1, #16]
 8007830:	6900      	ldr	r0, [r0, #16]
 8007832:	b530      	push	{r4, r5, lr}
 8007834:	1a80      	subs	r0, r0, r2
 8007836:	d10d      	bne.n	8007854 <__mcmp+0x28>
 8007838:	3314      	adds	r3, #20
 800783a:	3114      	adds	r1, #20
 800783c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007840:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007844:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007848:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800784c:	4295      	cmp	r5, r2
 800784e:	d002      	beq.n	8007856 <__mcmp+0x2a>
 8007850:	d304      	bcc.n	800785c <__mcmp+0x30>
 8007852:	2001      	movs	r0, #1
 8007854:	bd30      	pop	{r4, r5, pc}
 8007856:	42a3      	cmp	r3, r4
 8007858:	d3f4      	bcc.n	8007844 <__mcmp+0x18>
 800785a:	e7fb      	b.n	8007854 <__mcmp+0x28>
 800785c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007860:	e7f8      	b.n	8007854 <__mcmp+0x28>
	...

08007864 <__mdiff>:
 8007864:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007868:	460c      	mov	r4, r1
 800786a:	4606      	mov	r6, r0
 800786c:	4611      	mov	r1, r2
 800786e:	4620      	mov	r0, r4
 8007870:	4692      	mov	sl, r2
 8007872:	f7ff ffdb 	bl	800782c <__mcmp>
 8007876:	1e05      	subs	r5, r0, #0
 8007878:	d111      	bne.n	800789e <__mdiff+0x3a>
 800787a:	4629      	mov	r1, r5
 800787c:	4630      	mov	r0, r6
 800787e:	f7ff fd5b 	bl	8007338 <_Balloc>
 8007882:	4602      	mov	r2, r0
 8007884:	b928      	cbnz	r0, 8007892 <__mdiff+0x2e>
 8007886:	f240 2132 	movw	r1, #562	; 0x232
 800788a:	4b3c      	ldr	r3, [pc, #240]	; (800797c <__mdiff+0x118>)
 800788c:	483c      	ldr	r0, [pc, #240]	; (8007980 <__mdiff+0x11c>)
 800788e:	f000 faf5 	bl	8007e7c <__assert_func>
 8007892:	2301      	movs	r3, #1
 8007894:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007898:	4610      	mov	r0, r2
 800789a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800789e:	bfa4      	itt	ge
 80078a0:	4653      	movge	r3, sl
 80078a2:	46a2      	movge	sl, r4
 80078a4:	4630      	mov	r0, r6
 80078a6:	f8da 1004 	ldr.w	r1, [sl, #4]
 80078aa:	bfa6      	itte	ge
 80078ac:	461c      	movge	r4, r3
 80078ae:	2500      	movge	r5, #0
 80078b0:	2501      	movlt	r5, #1
 80078b2:	f7ff fd41 	bl	8007338 <_Balloc>
 80078b6:	4602      	mov	r2, r0
 80078b8:	b918      	cbnz	r0, 80078c2 <__mdiff+0x5e>
 80078ba:	f44f 7110 	mov.w	r1, #576	; 0x240
 80078be:	4b2f      	ldr	r3, [pc, #188]	; (800797c <__mdiff+0x118>)
 80078c0:	e7e4      	b.n	800788c <__mdiff+0x28>
 80078c2:	f100 0814 	add.w	r8, r0, #20
 80078c6:	f8da 7010 	ldr.w	r7, [sl, #16]
 80078ca:	60c5      	str	r5, [r0, #12]
 80078cc:	f04f 0c00 	mov.w	ip, #0
 80078d0:	f10a 0514 	add.w	r5, sl, #20
 80078d4:	f10a 0010 	add.w	r0, sl, #16
 80078d8:	46c2      	mov	sl, r8
 80078da:	6926      	ldr	r6, [r4, #16]
 80078dc:	f104 0914 	add.w	r9, r4, #20
 80078e0:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 80078e4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80078e8:	f850 bf04 	ldr.w	fp, [r0, #4]!
 80078ec:	f859 3b04 	ldr.w	r3, [r9], #4
 80078f0:	fa1f f18b 	uxth.w	r1, fp
 80078f4:	4461      	add	r1, ip
 80078f6:	fa1f fc83 	uxth.w	ip, r3
 80078fa:	0c1b      	lsrs	r3, r3, #16
 80078fc:	eba1 010c 	sub.w	r1, r1, ip
 8007900:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007904:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8007908:	b289      	uxth	r1, r1
 800790a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800790e:	454e      	cmp	r6, r9
 8007910:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8007914:	f84a 3b04 	str.w	r3, [sl], #4
 8007918:	d8e6      	bhi.n	80078e8 <__mdiff+0x84>
 800791a:	1b33      	subs	r3, r6, r4
 800791c:	3b15      	subs	r3, #21
 800791e:	f023 0303 	bic.w	r3, r3, #3
 8007922:	3415      	adds	r4, #21
 8007924:	3304      	adds	r3, #4
 8007926:	42a6      	cmp	r6, r4
 8007928:	bf38      	it	cc
 800792a:	2304      	movcc	r3, #4
 800792c:	441d      	add	r5, r3
 800792e:	4443      	add	r3, r8
 8007930:	461e      	mov	r6, r3
 8007932:	462c      	mov	r4, r5
 8007934:	4574      	cmp	r4, lr
 8007936:	d30e      	bcc.n	8007956 <__mdiff+0xf2>
 8007938:	f10e 0103 	add.w	r1, lr, #3
 800793c:	1b49      	subs	r1, r1, r5
 800793e:	f021 0103 	bic.w	r1, r1, #3
 8007942:	3d03      	subs	r5, #3
 8007944:	45ae      	cmp	lr, r5
 8007946:	bf38      	it	cc
 8007948:	2100      	movcc	r1, #0
 800794a:	4419      	add	r1, r3
 800794c:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8007950:	b18b      	cbz	r3, 8007976 <__mdiff+0x112>
 8007952:	6117      	str	r7, [r2, #16]
 8007954:	e7a0      	b.n	8007898 <__mdiff+0x34>
 8007956:	f854 8b04 	ldr.w	r8, [r4], #4
 800795a:	fa1f f188 	uxth.w	r1, r8
 800795e:	4461      	add	r1, ip
 8007960:	1408      	asrs	r0, r1, #16
 8007962:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 8007966:	b289      	uxth	r1, r1
 8007968:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800796c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007970:	f846 1b04 	str.w	r1, [r6], #4
 8007974:	e7de      	b.n	8007934 <__mdiff+0xd0>
 8007976:	3f01      	subs	r7, #1
 8007978:	e7e8      	b.n	800794c <__mdiff+0xe8>
 800797a:	bf00      	nop
 800797c:	08008bf3 	.word	0x08008bf3
 8007980:	08008c04 	.word	0x08008c04

08007984 <__d2b>:
 8007984:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8007988:	2101      	movs	r1, #1
 800798a:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800798e:	4690      	mov	r8, r2
 8007990:	461d      	mov	r5, r3
 8007992:	f7ff fcd1 	bl	8007338 <_Balloc>
 8007996:	4604      	mov	r4, r0
 8007998:	b930      	cbnz	r0, 80079a8 <__d2b+0x24>
 800799a:	4602      	mov	r2, r0
 800799c:	f240 310a 	movw	r1, #778	; 0x30a
 80079a0:	4b24      	ldr	r3, [pc, #144]	; (8007a34 <__d2b+0xb0>)
 80079a2:	4825      	ldr	r0, [pc, #148]	; (8007a38 <__d2b+0xb4>)
 80079a4:	f000 fa6a 	bl	8007e7c <__assert_func>
 80079a8:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80079ac:	f3c5 550a 	ubfx	r5, r5, #20, #11
 80079b0:	bb2d      	cbnz	r5, 80079fe <__d2b+0x7a>
 80079b2:	9301      	str	r3, [sp, #4]
 80079b4:	f1b8 0300 	subs.w	r3, r8, #0
 80079b8:	d026      	beq.n	8007a08 <__d2b+0x84>
 80079ba:	4668      	mov	r0, sp
 80079bc:	9300      	str	r3, [sp, #0]
 80079be:	f7ff fd87 	bl	80074d0 <__lo0bits>
 80079c2:	9900      	ldr	r1, [sp, #0]
 80079c4:	b1f0      	cbz	r0, 8007a04 <__d2b+0x80>
 80079c6:	9a01      	ldr	r2, [sp, #4]
 80079c8:	f1c0 0320 	rsb	r3, r0, #32
 80079cc:	fa02 f303 	lsl.w	r3, r2, r3
 80079d0:	430b      	orrs	r3, r1
 80079d2:	40c2      	lsrs	r2, r0
 80079d4:	6163      	str	r3, [r4, #20]
 80079d6:	9201      	str	r2, [sp, #4]
 80079d8:	9b01      	ldr	r3, [sp, #4]
 80079da:	2b00      	cmp	r3, #0
 80079dc:	bf14      	ite	ne
 80079de:	2102      	movne	r1, #2
 80079e0:	2101      	moveq	r1, #1
 80079e2:	61a3      	str	r3, [r4, #24]
 80079e4:	6121      	str	r1, [r4, #16]
 80079e6:	b1c5      	cbz	r5, 8007a1a <__d2b+0x96>
 80079e8:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80079ec:	4405      	add	r5, r0
 80079ee:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80079f2:	603d      	str	r5, [r7, #0]
 80079f4:	6030      	str	r0, [r6, #0]
 80079f6:	4620      	mov	r0, r4
 80079f8:	b002      	add	sp, #8
 80079fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80079fe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007a02:	e7d6      	b.n	80079b2 <__d2b+0x2e>
 8007a04:	6161      	str	r1, [r4, #20]
 8007a06:	e7e7      	b.n	80079d8 <__d2b+0x54>
 8007a08:	a801      	add	r0, sp, #4
 8007a0a:	f7ff fd61 	bl	80074d0 <__lo0bits>
 8007a0e:	2101      	movs	r1, #1
 8007a10:	9b01      	ldr	r3, [sp, #4]
 8007a12:	6121      	str	r1, [r4, #16]
 8007a14:	6163      	str	r3, [r4, #20]
 8007a16:	3020      	adds	r0, #32
 8007a18:	e7e5      	b.n	80079e6 <__d2b+0x62>
 8007a1a:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8007a1e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007a22:	6038      	str	r0, [r7, #0]
 8007a24:	6918      	ldr	r0, [r3, #16]
 8007a26:	f7ff fd33 	bl	8007490 <__hi0bits>
 8007a2a:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8007a2e:	6031      	str	r1, [r6, #0]
 8007a30:	e7e1      	b.n	80079f6 <__d2b+0x72>
 8007a32:	bf00      	nop
 8007a34:	08008bf3 	.word	0x08008bf3
 8007a38:	08008c04 	.word	0x08008c04

08007a3c <_calloc_r>:
 8007a3c:	b538      	push	{r3, r4, r5, lr}
 8007a3e:	fb02 f501 	mul.w	r5, r2, r1
 8007a42:	4629      	mov	r1, r5
 8007a44:	f000 f854 	bl	8007af0 <_malloc_r>
 8007a48:	4604      	mov	r4, r0
 8007a4a:	b118      	cbz	r0, 8007a54 <_calloc_r+0x18>
 8007a4c:	462a      	mov	r2, r5
 8007a4e:	2100      	movs	r1, #0
 8007a50:	f7fe f932 	bl	8005cb8 <memset>
 8007a54:	4620      	mov	r0, r4
 8007a56:	bd38      	pop	{r3, r4, r5, pc}

08007a58 <_free_r>:
 8007a58:	b538      	push	{r3, r4, r5, lr}
 8007a5a:	4605      	mov	r5, r0
 8007a5c:	2900      	cmp	r1, #0
 8007a5e:	d043      	beq.n	8007ae8 <_free_r+0x90>
 8007a60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007a64:	1f0c      	subs	r4, r1, #4
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	bfb8      	it	lt
 8007a6a:	18e4      	addlt	r4, r4, r3
 8007a6c:	f000 fa62 	bl	8007f34 <__malloc_lock>
 8007a70:	4a1e      	ldr	r2, [pc, #120]	; (8007aec <_free_r+0x94>)
 8007a72:	6813      	ldr	r3, [r2, #0]
 8007a74:	4610      	mov	r0, r2
 8007a76:	b933      	cbnz	r3, 8007a86 <_free_r+0x2e>
 8007a78:	6063      	str	r3, [r4, #4]
 8007a7a:	6014      	str	r4, [r2, #0]
 8007a7c:	4628      	mov	r0, r5
 8007a7e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007a82:	f000 ba5d 	b.w	8007f40 <__malloc_unlock>
 8007a86:	42a3      	cmp	r3, r4
 8007a88:	d90a      	bls.n	8007aa0 <_free_r+0x48>
 8007a8a:	6821      	ldr	r1, [r4, #0]
 8007a8c:	1862      	adds	r2, r4, r1
 8007a8e:	4293      	cmp	r3, r2
 8007a90:	bf01      	itttt	eq
 8007a92:	681a      	ldreq	r2, [r3, #0]
 8007a94:	685b      	ldreq	r3, [r3, #4]
 8007a96:	1852      	addeq	r2, r2, r1
 8007a98:	6022      	streq	r2, [r4, #0]
 8007a9a:	6063      	str	r3, [r4, #4]
 8007a9c:	6004      	str	r4, [r0, #0]
 8007a9e:	e7ed      	b.n	8007a7c <_free_r+0x24>
 8007aa0:	461a      	mov	r2, r3
 8007aa2:	685b      	ldr	r3, [r3, #4]
 8007aa4:	b10b      	cbz	r3, 8007aaa <_free_r+0x52>
 8007aa6:	42a3      	cmp	r3, r4
 8007aa8:	d9fa      	bls.n	8007aa0 <_free_r+0x48>
 8007aaa:	6811      	ldr	r1, [r2, #0]
 8007aac:	1850      	adds	r0, r2, r1
 8007aae:	42a0      	cmp	r0, r4
 8007ab0:	d10b      	bne.n	8007aca <_free_r+0x72>
 8007ab2:	6820      	ldr	r0, [r4, #0]
 8007ab4:	4401      	add	r1, r0
 8007ab6:	1850      	adds	r0, r2, r1
 8007ab8:	4283      	cmp	r3, r0
 8007aba:	6011      	str	r1, [r2, #0]
 8007abc:	d1de      	bne.n	8007a7c <_free_r+0x24>
 8007abe:	6818      	ldr	r0, [r3, #0]
 8007ac0:	685b      	ldr	r3, [r3, #4]
 8007ac2:	4401      	add	r1, r0
 8007ac4:	6011      	str	r1, [r2, #0]
 8007ac6:	6053      	str	r3, [r2, #4]
 8007ac8:	e7d8      	b.n	8007a7c <_free_r+0x24>
 8007aca:	d902      	bls.n	8007ad2 <_free_r+0x7a>
 8007acc:	230c      	movs	r3, #12
 8007ace:	602b      	str	r3, [r5, #0]
 8007ad0:	e7d4      	b.n	8007a7c <_free_r+0x24>
 8007ad2:	6820      	ldr	r0, [r4, #0]
 8007ad4:	1821      	adds	r1, r4, r0
 8007ad6:	428b      	cmp	r3, r1
 8007ad8:	bf01      	itttt	eq
 8007ada:	6819      	ldreq	r1, [r3, #0]
 8007adc:	685b      	ldreq	r3, [r3, #4]
 8007ade:	1809      	addeq	r1, r1, r0
 8007ae0:	6021      	streq	r1, [r4, #0]
 8007ae2:	6063      	str	r3, [r4, #4]
 8007ae4:	6054      	str	r4, [r2, #4]
 8007ae6:	e7c9      	b.n	8007a7c <_free_r+0x24>
 8007ae8:	bd38      	pop	{r3, r4, r5, pc}
 8007aea:	bf00      	nop
 8007aec:	200004cc 	.word	0x200004cc

08007af0 <_malloc_r>:
 8007af0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007af2:	1ccd      	adds	r5, r1, #3
 8007af4:	f025 0503 	bic.w	r5, r5, #3
 8007af8:	3508      	adds	r5, #8
 8007afa:	2d0c      	cmp	r5, #12
 8007afc:	bf38      	it	cc
 8007afe:	250c      	movcc	r5, #12
 8007b00:	2d00      	cmp	r5, #0
 8007b02:	4606      	mov	r6, r0
 8007b04:	db01      	blt.n	8007b0a <_malloc_r+0x1a>
 8007b06:	42a9      	cmp	r1, r5
 8007b08:	d903      	bls.n	8007b12 <_malloc_r+0x22>
 8007b0a:	230c      	movs	r3, #12
 8007b0c:	6033      	str	r3, [r6, #0]
 8007b0e:	2000      	movs	r0, #0
 8007b10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b12:	f000 fa0f 	bl	8007f34 <__malloc_lock>
 8007b16:	4921      	ldr	r1, [pc, #132]	; (8007b9c <_malloc_r+0xac>)
 8007b18:	680a      	ldr	r2, [r1, #0]
 8007b1a:	4614      	mov	r4, r2
 8007b1c:	b99c      	cbnz	r4, 8007b46 <_malloc_r+0x56>
 8007b1e:	4f20      	ldr	r7, [pc, #128]	; (8007ba0 <_malloc_r+0xb0>)
 8007b20:	683b      	ldr	r3, [r7, #0]
 8007b22:	b923      	cbnz	r3, 8007b2e <_malloc_r+0x3e>
 8007b24:	4621      	mov	r1, r4
 8007b26:	4630      	mov	r0, r6
 8007b28:	f000 f998 	bl	8007e5c <_sbrk_r>
 8007b2c:	6038      	str	r0, [r7, #0]
 8007b2e:	4629      	mov	r1, r5
 8007b30:	4630      	mov	r0, r6
 8007b32:	f000 f993 	bl	8007e5c <_sbrk_r>
 8007b36:	1c43      	adds	r3, r0, #1
 8007b38:	d123      	bne.n	8007b82 <_malloc_r+0x92>
 8007b3a:	230c      	movs	r3, #12
 8007b3c:	4630      	mov	r0, r6
 8007b3e:	6033      	str	r3, [r6, #0]
 8007b40:	f000 f9fe 	bl	8007f40 <__malloc_unlock>
 8007b44:	e7e3      	b.n	8007b0e <_malloc_r+0x1e>
 8007b46:	6823      	ldr	r3, [r4, #0]
 8007b48:	1b5b      	subs	r3, r3, r5
 8007b4a:	d417      	bmi.n	8007b7c <_malloc_r+0x8c>
 8007b4c:	2b0b      	cmp	r3, #11
 8007b4e:	d903      	bls.n	8007b58 <_malloc_r+0x68>
 8007b50:	6023      	str	r3, [r4, #0]
 8007b52:	441c      	add	r4, r3
 8007b54:	6025      	str	r5, [r4, #0]
 8007b56:	e004      	b.n	8007b62 <_malloc_r+0x72>
 8007b58:	6863      	ldr	r3, [r4, #4]
 8007b5a:	42a2      	cmp	r2, r4
 8007b5c:	bf0c      	ite	eq
 8007b5e:	600b      	streq	r3, [r1, #0]
 8007b60:	6053      	strne	r3, [r2, #4]
 8007b62:	4630      	mov	r0, r6
 8007b64:	f000 f9ec 	bl	8007f40 <__malloc_unlock>
 8007b68:	f104 000b 	add.w	r0, r4, #11
 8007b6c:	1d23      	adds	r3, r4, #4
 8007b6e:	f020 0007 	bic.w	r0, r0, #7
 8007b72:	1ac2      	subs	r2, r0, r3
 8007b74:	d0cc      	beq.n	8007b10 <_malloc_r+0x20>
 8007b76:	1a1b      	subs	r3, r3, r0
 8007b78:	50a3      	str	r3, [r4, r2]
 8007b7a:	e7c9      	b.n	8007b10 <_malloc_r+0x20>
 8007b7c:	4622      	mov	r2, r4
 8007b7e:	6864      	ldr	r4, [r4, #4]
 8007b80:	e7cc      	b.n	8007b1c <_malloc_r+0x2c>
 8007b82:	1cc4      	adds	r4, r0, #3
 8007b84:	f024 0403 	bic.w	r4, r4, #3
 8007b88:	42a0      	cmp	r0, r4
 8007b8a:	d0e3      	beq.n	8007b54 <_malloc_r+0x64>
 8007b8c:	1a21      	subs	r1, r4, r0
 8007b8e:	4630      	mov	r0, r6
 8007b90:	f000 f964 	bl	8007e5c <_sbrk_r>
 8007b94:	3001      	adds	r0, #1
 8007b96:	d1dd      	bne.n	8007b54 <_malloc_r+0x64>
 8007b98:	e7cf      	b.n	8007b3a <_malloc_r+0x4a>
 8007b9a:	bf00      	nop
 8007b9c:	200004cc 	.word	0x200004cc
 8007ba0:	200004d0 	.word	0x200004d0

08007ba4 <__ssputs_r>:
 8007ba4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ba8:	688e      	ldr	r6, [r1, #8]
 8007baa:	4682      	mov	sl, r0
 8007bac:	429e      	cmp	r6, r3
 8007bae:	460c      	mov	r4, r1
 8007bb0:	4690      	mov	r8, r2
 8007bb2:	461f      	mov	r7, r3
 8007bb4:	d838      	bhi.n	8007c28 <__ssputs_r+0x84>
 8007bb6:	898a      	ldrh	r2, [r1, #12]
 8007bb8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007bbc:	d032      	beq.n	8007c24 <__ssputs_r+0x80>
 8007bbe:	6825      	ldr	r5, [r4, #0]
 8007bc0:	6909      	ldr	r1, [r1, #16]
 8007bc2:	3301      	adds	r3, #1
 8007bc4:	eba5 0901 	sub.w	r9, r5, r1
 8007bc8:	6965      	ldr	r5, [r4, #20]
 8007bca:	444b      	add	r3, r9
 8007bcc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007bd0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007bd4:	106d      	asrs	r5, r5, #1
 8007bd6:	429d      	cmp	r5, r3
 8007bd8:	bf38      	it	cc
 8007bda:	461d      	movcc	r5, r3
 8007bdc:	0553      	lsls	r3, r2, #21
 8007bde:	d531      	bpl.n	8007c44 <__ssputs_r+0xa0>
 8007be0:	4629      	mov	r1, r5
 8007be2:	f7ff ff85 	bl	8007af0 <_malloc_r>
 8007be6:	4606      	mov	r6, r0
 8007be8:	b950      	cbnz	r0, 8007c00 <__ssputs_r+0x5c>
 8007bea:	230c      	movs	r3, #12
 8007bec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007bf0:	f8ca 3000 	str.w	r3, [sl]
 8007bf4:	89a3      	ldrh	r3, [r4, #12]
 8007bf6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007bfa:	81a3      	strh	r3, [r4, #12]
 8007bfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c00:	464a      	mov	r2, r9
 8007c02:	6921      	ldr	r1, [r4, #16]
 8007c04:	f7fe f84a 	bl	8005c9c <memcpy>
 8007c08:	89a3      	ldrh	r3, [r4, #12]
 8007c0a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007c0e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007c12:	81a3      	strh	r3, [r4, #12]
 8007c14:	6126      	str	r6, [r4, #16]
 8007c16:	444e      	add	r6, r9
 8007c18:	6026      	str	r6, [r4, #0]
 8007c1a:	463e      	mov	r6, r7
 8007c1c:	6165      	str	r5, [r4, #20]
 8007c1e:	eba5 0509 	sub.w	r5, r5, r9
 8007c22:	60a5      	str	r5, [r4, #8]
 8007c24:	42be      	cmp	r6, r7
 8007c26:	d900      	bls.n	8007c2a <__ssputs_r+0x86>
 8007c28:	463e      	mov	r6, r7
 8007c2a:	4632      	mov	r2, r6
 8007c2c:	4641      	mov	r1, r8
 8007c2e:	6820      	ldr	r0, [r4, #0]
 8007c30:	f000 f966 	bl	8007f00 <memmove>
 8007c34:	68a3      	ldr	r3, [r4, #8]
 8007c36:	6822      	ldr	r2, [r4, #0]
 8007c38:	1b9b      	subs	r3, r3, r6
 8007c3a:	4432      	add	r2, r6
 8007c3c:	2000      	movs	r0, #0
 8007c3e:	60a3      	str	r3, [r4, #8]
 8007c40:	6022      	str	r2, [r4, #0]
 8007c42:	e7db      	b.n	8007bfc <__ssputs_r+0x58>
 8007c44:	462a      	mov	r2, r5
 8007c46:	f000 f981 	bl	8007f4c <_realloc_r>
 8007c4a:	4606      	mov	r6, r0
 8007c4c:	2800      	cmp	r0, #0
 8007c4e:	d1e1      	bne.n	8007c14 <__ssputs_r+0x70>
 8007c50:	4650      	mov	r0, sl
 8007c52:	6921      	ldr	r1, [r4, #16]
 8007c54:	f7ff ff00 	bl	8007a58 <_free_r>
 8007c58:	e7c7      	b.n	8007bea <__ssputs_r+0x46>
	...

08007c5c <_svfiprintf_r>:
 8007c5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c60:	4698      	mov	r8, r3
 8007c62:	898b      	ldrh	r3, [r1, #12]
 8007c64:	4607      	mov	r7, r0
 8007c66:	061b      	lsls	r3, r3, #24
 8007c68:	460d      	mov	r5, r1
 8007c6a:	4614      	mov	r4, r2
 8007c6c:	b09d      	sub	sp, #116	; 0x74
 8007c6e:	d50e      	bpl.n	8007c8e <_svfiprintf_r+0x32>
 8007c70:	690b      	ldr	r3, [r1, #16]
 8007c72:	b963      	cbnz	r3, 8007c8e <_svfiprintf_r+0x32>
 8007c74:	2140      	movs	r1, #64	; 0x40
 8007c76:	f7ff ff3b 	bl	8007af0 <_malloc_r>
 8007c7a:	6028      	str	r0, [r5, #0]
 8007c7c:	6128      	str	r0, [r5, #16]
 8007c7e:	b920      	cbnz	r0, 8007c8a <_svfiprintf_r+0x2e>
 8007c80:	230c      	movs	r3, #12
 8007c82:	603b      	str	r3, [r7, #0]
 8007c84:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007c88:	e0d1      	b.n	8007e2e <_svfiprintf_r+0x1d2>
 8007c8a:	2340      	movs	r3, #64	; 0x40
 8007c8c:	616b      	str	r3, [r5, #20]
 8007c8e:	2300      	movs	r3, #0
 8007c90:	9309      	str	r3, [sp, #36]	; 0x24
 8007c92:	2320      	movs	r3, #32
 8007c94:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007c98:	2330      	movs	r3, #48	; 0x30
 8007c9a:	f04f 0901 	mov.w	r9, #1
 8007c9e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007ca2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007e48 <_svfiprintf_r+0x1ec>
 8007ca6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007caa:	4623      	mov	r3, r4
 8007cac:	469a      	mov	sl, r3
 8007cae:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007cb2:	b10a      	cbz	r2, 8007cb8 <_svfiprintf_r+0x5c>
 8007cb4:	2a25      	cmp	r2, #37	; 0x25
 8007cb6:	d1f9      	bne.n	8007cac <_svfiprintf_r+0x50>
 8007cb8:	ebba 0b04 	subs.w	fp, sl, r4
 8007cbc:	d00b      	beq.n	8007cd6 <_svfiprintf_r+0x7a>
 8007cbe:	465b      	mov	r3, fp
 8007cc0:	4622      	mov	r2, r4
 8007cc2:	4629      	mov	r1, r5
 8007cc4:	4638      	mov	r0, r7
 8007cc6:	f7ff ff6d 	bl	8007ba4 <__ssputs_r>
 8007cca:	3001      	adds	r0, #1
 8007ccc:	f000 80aa 	beq.w	8007e24 <_svfiprintf_r+0x1c8>
 8007cd0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007cd2:	445a      	add	r2, fp
 8007cd4:	9209      	str	r2, [sp, #36]	; 0x24
 8007cd6:	f89a 3000 	ldrb.w	r3, [sl]
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	f000 80a2 	beq.w	8007e24 <_svfiprintf_r+0x1c8>
 8007ce0:	2300      	movs	r3, #0
 8007ce2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007ce6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007cea:	f10a 0a01 	add.w	sl, sl, #1
 8007cee:	9304      	str	r3, [sp, #16]
 8007cf0:	9307      	str	r3, [sp, #28]
 8007cf2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007cf6:	931a      	str	r3, [sp, #104]	; 0x68
 8007cf8:	4654      	mov	r4, sl
 8007cfa:	2205      	movs	r2, #5
 8007cfc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d00:	4851      	ldr	r0, [pc, #324]	; (8007e48 <_svfiprintf_r+0x1ec>)
 8007d02:	f7ff fb0b 	bl	800731c <memchr>
 8007d06:	9a04      	ldr	r2, [sp, #16]
 8007d08:	b9d8      	cbnz	r0, 8007d42 <_svfiprintf_r+0xe6>
 8007d0a:	06d0      	lsls	r0, r2, #27
 8007d0c:	bf44      	itt	mi
 8007d0e:	2320      	movmi	r3, #32
 8007d10:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007d14:	0711      	lsls	r1, r2, #28
 8007d16:	bf44      	itt	mi
 8007d18:	232b      	movmi	r3, #43	; 0x2b
 8007d1a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007d1e:	f89a 3000 	ldrb.w	r3, [sl]
 8007d22:	2b2a      	cmp	r3, #42	; 0x2a
 8007d24:	d015      	beq.n	8007d52 <_svfiprintf_r+0xf6>
 8007d26:	4654      	mov	r4, sl
 8007d28:	2000      	movs	r0, #0
 8007d2a:	f04f 0c0a 	mov.w	ip, #10
 8007d2e:	9a07      	ldr	r2, [sp, #28]
 8007d30:	4621      	mov	r1, r4
 8007d32:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007d36:	3b30      	subs	r3, #48	; 0x30
 8007d38:	2b09      	cmp	r3, #9
 8007d3a:	d94e      	bls.n	8007dda <_svfiprintf_r+0x17e>
 8007d3c:	b1b0      	cbz	r0, 8007d6c <_svfiprintf_r+0x110>
 8007d3e:	9207      	str	r2, [sp, #28]
 8007d40:	e014      	b.n	8007d6c <_svfiprintf_r+0x110>
 8007d42:	eba0 0308 	sub.w	r3, r0, r8
 8007d46:	fa09 f303 	lsl.w	r3, r9, r3
 8007d4a:	4313      	orrs	r3, r2
 8007d4c:	46a2      	mov	sl, r4
 8007d4e:	9304      	str	r3, [sp, #16]
 8007d50:	e7d2      	b.n	8007cf8 <_svfiprintf_r+0x9c>
 8007d52:	9b03      	ldr	r3, [sp, #12]
 8007d54:	1d19      	adds	r1, r3, #4
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	9103      	str	r1, [sp, #12]
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	bfbb      	ittet	lt
 8007d5e:	425b      	neglt	r3, r3
 8007d60:	f042 0202 	orrlt.w	r2, r2, #2
 8007d64:	9307      	strge	r3, [sp, #28]
 8007d66:	9307      	strlt	r3, [sp, #28]
 8007d68:	bfb8      	it	lt
 8007d6a:	9204      	strlt	r2, [sp, #16]
 8007d6c:	7823      	ldrb	r3, [r4, #0]
 8007d6e:	2b2e      	cmp	r3, #46	; 0x2e
 8007d70:	d10c      	bne.n	8007d8c <_svfiprintf_r+0x130>
 8007d72:	7863      	ldrb	r3, [r4, #1]
 8007d74:	2b2a      	cmp	r3, #42	; 0x2a
 8007d76:	d135      	bne.n	8007de4 <_svfiprintf_r+0x188>
 8007d78:	9b03      	ldr	r3, [sp, #12]
 8007d7a:	3402      	adds	r4, #2
 8007d7c:	1d1a      	adds	r2, r3, #4
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	9203      	str	r2, [sp, #12]
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	bfb8      	it	lt
 8007d86:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007d8a:	9305      	str	r3, [sp, #20]
 8007d8c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007e58 <_svfiprintf_r+0x1fc>
 8007d90:	2203      	movs	r2, #3
 8007d92:	4650      	mov	r0, sl
 8007d94:	7821      	ldrb	r1, [r4, #0]
 8007d96:	f7ff fac1 	bl	800731c <memchr>
 8007d9a:	b140      	cbz	r0, 8007dae <_svfiprintf_r+0x152>
 8007d9c:	2340      	movs	r3, #64	; 0x40
 8007d9e:	eba0 000a 	sub.w	r0, r0, sl
 8007da2:	fa03 f000 	lsl.w	r0, r3, r0
 8007da6:	9b04      	ldr	r3, [sp, #16]
 8007da8:	3401      	adds	r4, #1
 8007daa:	4303      	orrs	r3, r0
 8007dac:	9304      	str	r3, [sp, #16]
 8007dae:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007db2:	2206      	movs	r2, #6
 8007db4:	4825      	ldr	r0, [pc, #148]	; (8007e4c <_svfiprintf_r+0x1f0>)
 8007db6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007dba:	f7ff faaf 	bl	800731c <memchr>
 8007dbe:	2800      	cmp	r0, #0
 8007dc0:	d038      	beq.n	8007e34 <_svfiprintf_r+0x1d8>
 8007dc2:	4b23      	ldr	r3, [pc, #140]	; (8007e50 <_svfiprintf_r+0x1f4>)
 8007dc4:	bb1b      	cbnz	r3, 8007e0e <_svfiprintf_r+0x1b2>
 8007dc6:	9b03      	ldr	r3, [sp, #12]
 8007dc8:	3307      	adds	r3, #7
 8007dca:	f023 0307 	bic.w	r3, r3, #7
 8007dce:	3308      	adds	r3, #8
 8007dd0:	9303      	str	r3, [sp, #12]
 8007dd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007dd4:	4433      	add	r3, r6
 8007dd6:	9309      	str	r3, [sp, #36]	; 0x24
 8007dd8:	e767      	b.n	8007caa <_svfiprintf_r+0x4e>
 8007dda:	460c      	mov	r4, r1
 8007ddc:	2001      	movs	r0, #1
 8007dde:	fb0c 3202 	mla	r2, ip, r2, r3
 8007de2:	e7a5      	b.n	8007d30 <_svfiprintf_r+0xd4>
 8007de4:	2300      	movs	r3, #0
 8007de6:	f04f 0c0a 	mov.w	ip, #10
 8007dea:	4619      	mov	r1, r3
 8007dec:	3401      	adds	r4, #1
 8007dee:	9305      	str	r3, [sp, #20]
 8007df0:	4620      	mov	r0, r4
 8007df2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007df6:	3a30      	subs	r2, #48	; 0x30
 8007df8:	2a09      	cmp	r2, #9
 8007dfa:	d903      	bls.n	8007e04 <_svfiprintf_r+0x1a8>
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d0c5      	beq.n	8007d8c <_svfiprintf_r+0x130>
 8007e00:	9105      	str	r1, [sp, #20]
 8007e02:	e7c3      	b.n	8007d8c <_svfiprintf_r+0x130>
 8007e04:	4604      	mov	r4, r0
 8007e06:	2301      	movs	r3, #1
 8007e08:	fb0c 2101 	mla	r1, ip, r1, r2
 8007e0c:	e7f0      	b.n	8007df0 <_svfiprintf_r+0x194>
 8007e0e:	ab03      	add	r3, sp, #12
 8007e10:	9300      	str	r3, [sp, #0]
 8007e12:	462a      	mov	r2, r5
 8007e14:	4638      	mov	r0, r7
 8007e16:	4b0f      	ldr	r3, [pc, #60]	; (8007e54 <_svfiprintf_r+0x1f8>)
 8007e18:	a904      	add	r1, sp, #16
 8007e1a:	f7fd fff3 	bl	8005e04 <_printf_float>
 8007e1e:	1c42      	adds	r2, r0, #1
 8007e20:	4606      	mov	r6, r0
 8007e22:	d1d6      	bne.n	8007dd2 <_svfiprintf_r+0x176>
 8007e24:	89ab      	ldrh	r3, [r5, #12]
 8007e26:	065b      	lsls	r3, r3, #25
 8007e28:	f53f af2c 	bmi.w	8007c84 <_svfiprintf_r+0x28>
 8007e2c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007e2e:	b01d      	add	sp, #116	; 0x74
 8007e30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e34:	ab03      	add	r3, sp, #12
 8007e36:	9300      	str	r3, [sp, #0]
 8007e38:	462a      	mov	r2, r5
 8007e3a:	4638      	mov	r0, r7
 8007e3c:	4b05      	ldr	r3, [pc, #20]	; (8007e54 <_svfiprintf_r+0x1f8>)
 8007e3e:	a904      	add	r1, sp, #16
 8007e40:	f7fe fa7c 	bl	800633c <_printf_i>
 8007e44:	e7eb      	b.n	8007e1e <_svfiprintf_r+0x1c2>
 8007e46:	bf00      	nop
 8007e48:	08008d64 	.word	0x08008d64
 8007e4c:	08008d6e 	.word	0x08008d6e
 8007e50:	08005e05 	.word	0x08005e05
 8007e54:	08007ba5 	.word	0x08007ba5
 8007e58:	08008d6a 	.word	0x08008d6a

08007e5c <_sbrk_r>:
 8007e5c:	b538      	push	{r3, r4, r5, lr}
 8007e5e:	2300      	movs	r3, #0
 8007e60:	4d05      	ldr	r5, [pc, #20]	; (8007e78 <_sbrk_r+0x1c>)
 8007e62:	4604      	mov	r4, r0
 8007e64:	4608      	mov	r0, r1
 8007e66:	602b      	str	r3, [r5, #0]
 8007e68:	f7fa feb2 	bl	8002bd0 <_sbrk>
 8007e6c:	1c43      	adds	r3, r0, #1
 8007e6e:	d102      	bne.n	8007e76 <_sbrk_r+0x1a>
 8007e70:	682b      	ldr	r3, [r5, #0]
 8007e72:	b103      	cbz	r3, 8007e76 <_sbrk_r+0x1a>
 8007e74:	6023      	str	r3, [r4, #0]
 8007e76:	bd38      	pop	{r3, r4, r5, pc}
 8007e78:	200004d8 	.word	0x200004d8

08007e7c <__assert_func>:
 8007e7c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007e7e:	4614      	mov	r4, r2
 8007e80:	461a      	mov	r2, r3
 8007e82:	4b09      	ldr	r3, [pc, #36]	; (8007ea8 <__assert_func+0x2c>)
 8007e84:	4605      	mov	r5, r0
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	68d8      	ldr	r0, [r3, #12]
 8007e8a:	b14c      	cbz	r4, 8007ea0 <__assert_func+0x24>
 8007e8c:	4b07      	ldr	r3, [pc, #28]	; (8007eac <__assert_func+0x30>)
 8007e8e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007e92:	9100      	str	r1, [sp, #0]
 8007e94:	462b      	mov	r3, r5
 8007e96:	4906      	ldr	r1, [pc, #24]	; (8007eb0 <__assert_func+0x34>)
 8007e98:	f000 f80e 	bl	8007eb8 <fiprintf>
 8007e9c:	f000 faa2 	bl	80083e4 <abort>
 8007ea0:	4b04      	ldr	r3, [pc, #16]	; (8007eb4 <__assert_func+0x38>)
 8007ea2:	461c      	mov	r4, r3
 8007ea4:	e7f3      	b.n	8007e8e <__assert_func+0x12>
 8007ea6:	bf00      	nop
 8007ea8:	200000d4 	.word	0x200000d4
 8007eac:	08008d75 	.word	0x08008d75
 8007eb0:	08008d82 	.word	0x08008d82
 8007eb4:	08008db0 	.word	0x08008db0

08007eb8 <fiprintf>:
 8007eb8:	b40e      	push	{r1, r2, r3}
 8007eba:	b503      	push	{r0, r1, lr}
 8007ebc:	4601      	mov	r1, r0
 8007ebe:	ab03      	add	r3, sp, #12
 8007ec0:	4805      	ldr	r0, [pc, #20]	; (8007ed8 <fiprintf+0x20>)
 8007ec2:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ec6:	6800      	ldr	r0, [r0, #0]
 8007ec8:	9301      	str	r3, [sp, #4]
 8007eca:	f000 f88d 	bl	8007fe8 <_vfiprintf_r>
 8007ece:	b002      	add	sp, #8
 8007ed0:	f85d eb04 	ldr.w	lr, [sp], #4
 8007ed4:	b003      	add	sp, #12
 8007ed6:	4770      	bx	lr
 8007ed8:	200000d4 	.word	0x200000d4

08007edc <__ascii_mbtowc>:
 8007edc:	b082      	sub	sp, #8
 8007ede:	b901      	cbnz	r1, 8007ee2 <__ascii_mbtowc+0x6>
 8007ee0:	a901      	add	r1, sp, #4
 8007ee2:	b142      	cbz	r2, 8007ef6 <__ascii_mbtowc+0x1a>
 8007ee4:	b14b      	cbz	r3, 8007efa <__ascii_mbtowc+0x1e>
 8007ee6:	7813      	ldrb	r3, [r2, #0]
 8007ee8:	600b      	str	r3, [r1, #0]
 8007eea:	7812      	ldrb	r2, [r2, #0]
 8007eec:	1e10      	subs	r0, r2, #0
 8007eee:	bf18      	it	ne
 8007ef0:	2001      	movne	r0, #1
 8007ef2:	b002      	add	sp, #8
 8007ef4:	4770      	bx	lr
 8007ef6:	4610      	mov	r0, r2
 8007ef8:	e7fb      	b.n	8007ef2 <__ascii_mbtowc+0x16>
 8007efa:	f06f 0001 	mvn.w	r0, #1
 8007efe:	e7f8      	b.n	8007ef2 <__ascii_mbtowc+0x16>

08007f00 <memmove>:
 8007f00:	4288      	cmp	r0, r1
 8007f02:	b510      	push	{r4, lr}
 8007f04:	eb01 0402 	add.w	r4, r1, r2
 8007f08:	d902      	bls.n	8007f10 <memmove+0x10>
 8007f0a:	4284      	cmp	r4, r0
 8007f0c:	4623      	mov	r3, r4
 8007f0e:	d807      	bhi.n	8007f20 <memmove+0x20>
 8007f10:	1e43      	subs	r3, r0, #1
 8007f12:	42a1      	cmp	r1, r4
 8007f14:	d008      	beq.n	8007f28 <memmove+0x28>
 8007f16:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007f1a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007f1e:	e7f8      	b.n	8007f12 <memmove+0x12>
 8007f20:	4601      	mov	r1, r0
 8007f22:	4402      	add	r2, r0
 8007f24:	428a      	cmp	r2, r1
 8007f26:	d100      	bne.n	8007f2a <memmove+0x2a>
 8007f28:	bd10      	pop	{r4, pc}
 8007f2a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007f2e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007f32:	e7f7      	b.n	8007f24 <memmove+0x24>

08007f34 <__malloc_lock>:
 8007f34:	4801      	ldr	r0, [pc, #4]	; (8007f3c <__malloc_lock+0x8>)
 8007f36:	f000 bc15 	b.w	8008764 <__retarget_lock_acquire_recursive>
 8007f3a:	bf00      	nop
 8007f3c:	200004e0 	.word	0x200004e0

08007f40 <__malloc_unlock>:
 8007f40:	4801      	ldr	r0, [pc, #4]	; (8007f48 <__malloc_unlock+0x8>)
 8007f42:	f000 bc10 	b.w	8008766 <__retarget_lock_release_recursive>
 8007f46:	bf00      	nop
 8007f48:	200004e0 	.word	0x200004e0

08007f4c <_realloc_r>:
 8007f4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f4e:	4607      	mov	r7, r0
 8007f50:	4614      	mov	r4, r2
 8007f52:	460e      	mov	r6, r1
 8007f54:	b921      	cbnz	r1, 8007f60 <_realloc_r+0x14>
 8007f56:	4611      	mov	r1, r2
 8007f58:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007f5c:	f7ff bdc8 	b.w	8007af0 <_malloc_r>
 8007f60:	b922      	cbnz	r2, 8007f6c <_realloc_r+0x20>
 8007f62:	f7ff fd79 	bl	8007a58 <_free_r>
 8007f66:	4625      	mov	r5, r4
 8007f68:	4628      	mov	r0, r5
 8007f6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f6c:	f000 fc60 	bl	8008830 <_malloc_usable_size_r>
 8007f70:	42a0      	cmp	r0, r4
 8007f72:	d20f      	bcs.n	8007f94 <_realloc_r+0x48>
 8007f74:	4621      	mov	r1, r4
 8007f76:	4638      	mov	r0, r7
 8007f78:	f7ff fdba 	bl	8007af0 <_malloc_r>
 8007f7c:	4605      	mov	r5, r0
 8007f7e:	2800      	cmp	r0, #0
 8007f80:	d0f2      	beq.n	8007f68 <_realloc_r+0x1c>
 8007f82:	4631      	mov	r1, r6
 8007f84:	4622      	mov	r2, r4
 8007f86:	f7fd fe89 	bl	8005c9c <memcpy>
 8007f8a:	4631      	mov	r1, r6
 8007f8c:	4638      	mov	r0, r7
 8007f8e:	f7ff fd63 	bl	8007a58 <_free_r>
 8007f92:	e7e9      	b.n	8007f68 <_realloc_r+0x1c>
 8007f94:	4635      	mov	r5, r6
 8007f96:	e7e7      	b.n	8007f68 <_realloc_r+0x1c>

08007f98 <__sfputc_r>:
 8007f98:	6893      	ldr	r3, [r2, #8]
 8007f9a:	b410      	push	{r4}
 8007f9c:	3b01      	subs	r3, #1
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	6093      	str	r3, [r2, #8]
 8007fa2:	da07      	bge.n	8007fb4 <__sfputc_r+0x1c>
 8007fa4:	6994      	ldr	r4, [r2, #24]
 8007fa6:	42a3      	cmp	r3, r4
 8007fa8:	db01      	blt.n	8007fae <__sfputc_r+0x16>
 8007faa:	290a      	cmp	r1, #10
 8007fac:	d102      	bne.n	8007fb4 <__sfputc_r+0x1c>
 8007fae:	bc10      	pop	{r4}
 8007fb0:	f000 b94a 	b.w	8008248 <__swbuf_r>
 8007fb4:	6813      	ldr	r3, [r2, #0]
 8007fb6:	1c58      	adds	r0, r3, #1
 8007fb8:	6010      	str	r0, [r2, #0]
 8007fba:	7019      	strb	r1, [r3, #0]
 8007fbc:	4608      	mov	r0, r1
 8007fbe:	bc10      	pop	{r4}
 8007fc0:	4770      	bx	lr

08007fc2 <__sfputs_r>:
 8007fc2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fc4:	4606      	mov	r6, r0
 8007fc6:	460f      	mov	r7, r1
 8007fc8:	4614      	mov	r4, r2
 8007fca:	18d5      	adds	r5, r2, r3
 8007fcc:	42ac      	cmp	r4, r5
 8007fce:	d101      	bne.n	8007fd4 <__sfputs_r+0x12>
 8007fd0:	2000      	movs	r0, #0
 8007fd2:	e007      	b.n	8007fe4 <__sfputs_r+0x22>
 8007fd4:	463a      	mov	r2, r7
 8007fd6:	4630      	mov	r0, r6
 8007fd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007fdc:	f7ff ffdc 	bl	8007f98 <__sfputc_r>
 8007fe0:	1c43      	adds	r3, r0, #1
 8007fe2:	d1f3      	bne.n	8007fcc <__sfputs_r+0xa>
 8007fe4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007fe8 <_vfiprintf_r>:
 8007fe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fec:	460d      	mov	r5, r1
 8007fee:	4614      	mov	r4, r2
 8007ff0:	4698      	mov	r8, r3
 8007ff2:	4606      	mov	r6, r0
 8007ff4:	b09d      	sub	sp, #116	; 0x74
 8007ff6:	b118      	cbz	r0, 8008000 <_vfiprintf_r+0x18>
 8007ff8:	6983      	ldr	r3, [r0, #24]
 8007ffa:	b90b      	cbnz	r3, 8008000 <_vfiprintf_r+0x18>
 8007ffc:	f000 fb14 	bl	8008628 <__sinit>
 8008000:	4b89      	ldr	r3, [pc, #548]	; (8008228 <_vfiprintf_r+0x240>)
 8008002:	429d      	cmp	r5, r3
 8008004:	d11b      	bne.n	800803e <_vfiprintf_r+0x56>
 8008006:	6875      	ldr	r5, [r6, #4]
 8008008:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800800a:	07d9      	lsls	r1, r3, #31
 800800c:	d405      	bmi.n	800801a <_vfiprintf_r+0x32>
 800800e:	89ab      	ldrh	r3, [r5, #12]
 8008010:	059a      	lsls	r2, r3, #22
 8008012:	d402      	bmi.n	800801a <_vfiprintf_r+0x32>
 8008014:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008016:	f000 fba5 	bl	8008764 <__retarget_lock_acquire_recursive>
 800801a:	89ab      	ldrh	r3, [r5, #12]
 800801c:	071b      	lsls	r3, r3, #28
 800801e:	d501      	bpl.n	8008024 <_vfiprintf_r+0x3c>
 8008020:	692b      	ldr	r3, [r5, #16]
 8008022:	b9eb      	cbnz	r3, 8008060 <_vfiprintf_r+0x78>
 8008024:	4629      	mov	r1, r5
 8008026:	4630      	mov	r0, r6
 8008028:	f000 f96e 	bl	8008308 <__swsetup_r>
 800802c:	b1c0      	cbz	r0, 8008060 <_vfiprintf_r+0x78>
 800802e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008030:	07dc      	lsls	r4, r3, #31
 8008032:	d50e      	bpl.n	8008052 <_vfiprintf_r+0x6a>
 8008034:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008038:	b01d      	add	sp, #116	; 0x74
 800803a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800803e:	4b7b      	ldr	r3, [pc, #492]	; (800822c <_vfiprintf_r+0x244>)
 8008040:	429d      	cmp	r5, r3
 8008042:	d101      	bne.n	8008048 <_vfiprintf_r+0x60>
 8008044:	68b5      	ldr	r5, [r6, #8]
 8008046:	e7df      	b.n	8008008 <_vfiprintf_r+0x20>
 8008048:	4b79      	ldr	r3, [pc, #484]	; (8008230 <_vfiprintf_r+0x248>)
 800804a:	429d      	cmp	r5, r3
 800804c:	bf08      	it	eq
 800804e:	68f5      	ldreq	r5, [r6, #12]
 8008050:	e7da      	b.n	8008008 <_vfiprintf_r+0x20>
 8008052:	89ab      	ldrh	r3, [r5, #12]
 8008054:	0598      	lsls	r0, r3, #22
 8008056:	d4ed      	bmi.n	8008034 <_vfiprintf_r+0x4c>
 8008058:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800805a:	f000 fb84 	bl	8008766 <__retarget_lock_release_recursive>
 800805e:	e7e9      	b.n	8008034 <_vfiprintf_r+0x4c>
 8008060:	2300      	movs	r3, #0
 8008062:	9309      	str	r3, [sp, #36]	; 0x24
 8008064:	2320      	movs	r3, #32
 8008066:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800806a:	2330      	movs	r3, #48	; 0x30
 800806c:	f04f 0901 	mov.w	r9, #1
 8008070:	f8cd 800c 	str.w	r8, [sp, #12]
 8008074:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8008234 <_vfiprintf_r+0x24c>
 8008078:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800807c:	4623      	mov	r3, r4
 800807e:	469a      	mov	sl, r3
 8008080:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008084:	b10a      	cbz	r2, 800808a <_vfiprintf_r+0xa2>
 8008086:	2a25      	cmp	r2, #37	; 0x25
 8008088:	d1f9      	bne.n	800807e <_vfiprintf_r+0x96>
 800808a:	ebba 0b04 	subs.w	fp, sl, r4
 800808e:	d00b      	beq.n	80080a8 <_vfiprintf_r+0xc0>
 8008090:	465b      	mov	r3, fp
 8008092:	4622      	mov	r2, r4
 8008094:	4629      	mov	r1, r5
 8008096:	4630      	mov	r0, r6
 8008098:	f7ff ff93 	bl	8007fc2 <__sfputs_r>
 800809c:	3001      	adds	r0, #1
 800809e:	f000 80aa 	beq.w	80081f6 <_vfiprintf_r+0x20e>
 80080a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80080a4:	445a      	add	r2, fp
 80080a6:	9209      	str	r2, [sp, #36]	; 0x24
 80080a8:	f89a 3000 	ldrb.w	r3, [sl]
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	f000 80a2 	beq.w	80081f6 <_vfiprintf_r+0x20e>
 80080b2:	2300      	movs	r3, #0
 80080b4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80080b8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80080bc:	f10a 0a01 	add.w	sl, sl, #1
 80080c0:	9304      	str	r3, [sp, #16]
 80080c2:	9307      	str	r3, [sp, #28]
 80080c4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80080c8:	931a      	str	r3, [sp, #104]	; 0x68
 80080ca:	4654      	mov	r4, sl
 80080cc:	2205      	movs	r2, #5
 80080ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080d2:	4858      	ldr	r0, [pc, #352]	; (8008234 <_vfiprintf_r+0x24c>)
 80080d4:	f7ff f922 	bl	800731c <memchr>
 80080d8:	9a04      	ldr	r2, [sp, #16]
 80080da:	b9d8      	cbnz	r0, 8008114 <_vfiprintf_r+0x12c>
 80080dc:	06d1      	lsls	r1, r2, #27
 80080de:	bf44      	itt	mi
 80080e0:	2320      	movmi	r3, #32
 80080e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80080e6:	0713      	lsls	r3, r2, #28
 80080e8:	bf44      	itt	mi
 80080ea:	232b      	movmi	r3, #43	; 0x2b
 80080ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80080f0:	f89a 3000 	ldrb.w	r3, [sl]
 80080f4:	2b2a      	cmp	r3, #42	; 0x2a
 80080f6:	d015      	beq.n	8008124 <_vfiprintf_r+0x13c>
 80080f8:	4654      	mov	r4, sl
 80080fa:	2000      	movs	r0, #0
 80080fc:	f04f 0c0a 	mov.w	ip, #10
 8008100:	9a07      	ldr	r2, [sp, #28]
 8008102:	4621      	mov	r1, r4
 8008104:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008108:	3b30      	subs	r3, #48	; 0x30
 800810a:	2b09      	cmp	r3, #9
 800810c:	d94e      	bls.n	80081ac <_vfiprintf_r+0x1c4>
 800810e:	b1b0      	cbz	r0, 800813e <_vfiprintf_r+0x156>
 8008110:	9207      	str	r2, [sp, #28]
 8008112:	e014      	b.n	800813e <_vfiprintf_r+0x156>
 8008114:	eba0 0308 	sub.w	r3, r0, r8
 8008118:	fa09 f303 	lsl.w	r3, r9, r3
 800811c:	4313      	orrs	r3, r2
 800811e:	46a2      	mov	sl, r4
 8008120:	9304      	str	r3, [sp, #16]
 8008122:	e7d2      	b.n	80080ca <_vfiprintf_r+0xe2>
 8008124:	9b03      	ldr	r3, [sp, #12]
 8008126:	1d19      	adds	r1, r3, #4
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	9103      	str	r1, [sp, #12]
 800812c:	2b00      	cmp	r3, #0
 800812e:	bfbb      	ittet	lt
 8008130:	425b      	neglt	r3, r3
 8008132:	f042 0202 	orrlt.w	r2, r2, #2
 8008136:	9307      	strge	r3, [sp, #28]
 8008138:	9307      	strlt	r3, [sp, #28]
 800813a:	bfb8      	it	lt
 800813c:	9204      	strlt	r2, [sp, #16]
 800813e:	7823      	ldrb	r3, [r4, #0]
 8008140:	2b2e      	cmp	r3, #46	; 0x2e
 8008142:	d10c      	bne.n	800815e <_vfiprintf_r+0x176>
 8008144:	7863      	ldrb	r3, [r4, #1]
 8008146:	2b2a      	cmp	r3, #42	; 0x2a
 8008148:	d135      	bne.n	80081b6 <_vfiprintf_r+0x1ce>
 800814a:	9b03      	ldr	r3, [sp, #12]
 800814c:	3402      	adds	r4, #2
 800814e:	1d1a      	adds	r2, r3, #4
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	9203      	str	r2, [sp, #12]
 8008154:	2b00      	cmp	r3, #0
 8008156:	bfb8      	it	lt
 8008158:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800815c:	9305      	str	r3, [sp, #20]
 800815e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008244 <_vfiprintf_r+0x25c>
 8008162:	2203      	movs	r2, #3
 8008164:	4650      	mov	r0, sl
 8008166:	7821      	ldrb	r1, [r4, #0]
 8008168:	f7ff f8d8 	bl	800731c <memchr>
 800816c:	b140      	cbz	r0, 8008180 <_vfiprintf_r+0x198>
 800816e:	2340      	movs	r3, #64	; 0x40
 8008170:	eba0 000a 	sub.w	r0, r0, sl
 8008174:	fa03 f000 	lsl.w	r0, r3, r0
 8008178:	9b04      	ldr	r3, [sp, #16]
 800817a:	3401      	adds	r4, #1
 800817c:	4303      	orrs	r3, r0
 800817e:	9304      	str	r3, [sp, #16]
 8008180:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008184:	2206      	movs	r2, #6
 8008186:	482c      	ldr	r0, [pc, #176]	; (8008238 <_vfiprintf_r+0x250>)
 8008188:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800818c:	f7ff f8c6 	bl	800731c <memchr>
 8008190:	2800      	cmp	r0, #0
 8008192:	d03f      	beq.n	8008214 <_vfiprintf_r+0x22c>
 8008194:	4b29      	ldr	r3, [pc, #164]	; (800823c <_vfiprintf_r+0x254>)
 8008196:	bb1b      	cbnz	r3, 80081e0 <_vfiprintf_r+0x1f8>
 8008198:	9b03      	ldr	r3, [sp, #12]
 800819a:	3307      	adds	r3, #7
 800819c:	f023 0307 	bic.w	r3, r3, #7
 80081a0:	3308      	adds	r3, #8
 80081a2:	9303      	str	r3, [sp, #12]
 80081a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80081a6:	443b      	add	r3, r7
 80081a8:	9309      	str	r3, [sp, #36]	; 0x24
 80081aa:	e767      	b.n	800807c <_vfiprintf_r+0x94>
 80081ac:	460c      	mov	r4, r1
 80081ae:	2001      	movs	r0, #1
 80081b0:	fb0c 3202 	mla	r2, ip, r2, r3
 80081b4:	e7a5      	b.n	8008102 <_vfiprintf_r+0x11a>
 80081b6:	2300      	movs	r3, #0
 80081b8:	f04f 0c0a 	mov.w	ip, #10
 80081bc:	4619      	mov	r1, r3
 80081be:	3401      	adds	r4, #1
 80081c0:	9305      	str	r3, [sp, #20]
 80081c2:	4620      	mov	r0, r4
 80081c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80081c8:	3a30      	subs	r2, #48	; 0x30
 80081ca:	2a09      	cmp	r2, #9
 80081cc:	d903      	bls.n	80081d6 <_vfiprintf_r+0x1ee>
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d0c5      	beq.n	800815e <_vfiprintf_r+0x176>
 80081d2:	9105      	str	r1, [sp, #20]
 80081d4:	e7c3      	b.n	800815e <_vfiprintf_r+0x176>
 80081d6:	4604      	mov	r4, r0
 80081d8:	2301      	movs	r3, #1
 80081da:	fb0c 2101 	mla	r1, ip, r1, r2
 80081de:	e7f0      	b.n	80081c2 <_vfiprintf_r+0x1da>
 80081e0:	ab03      	add	r3, sp, #12
 80081e2:	9300      	str	r3, [sp, #0]
 80081e4:	462a      	mov	r2, r5
 80081e6:	4630      	mov	r0, r6
 80081e8:	4b15      	ldr	r3, [pc, #84]	; (8008240 <_vfiprintf_r+0x258>)
 80081ea:	a904      	add	r1, sp, #16
 80081ec:	f7fd fe0a 	bl	8005e04 <_printf_float>
 80081f0:	4607      	mov	r7, r0
 80081f2:	1c78      	adds	r0, r7, #1
 80081f4:	d1d6      	bne.n	80081a4 <_vfiprintf_r+0x1bc>
 80081f6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80081f8:	07d9      	lsls	r1, r3, #31
 80081fa:	d405      	bmi.n	8008208 <_vfiprintf_r+0x220>
 80081fc:	89ab      	ldrh	r3, [r5, #12]
 80081fe:	059a      	lsls	r2, r3, #22
 8008200:	d402      	bmi.n	8008208 <_vfiprintf_r+0x220>
 8008202:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008204:	f000 faaf 	bl	8008766 <__retarget_lock_release_recursive>
 8008208:	89ab      	ldrh	r3, [r5, #12]
 800820a:	065b      	lsls	r3, r3, #25
 800820c:	f53f af12 	bmi.w	8008034 <_vfiprintf_r+0x4c>
 8008210:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008212:	e711      	b.n	8008038 <_vfiprintf_r+0x50>
 8008214:	ab03      	add	r3, sp, #12
 8008216:	9300      	str	r3, [sp, #0]
 8008218:	462a      	mov	r2, r5
 800821a:	4630      	mov	r0, r6
 800821c:	4b08      	ldr	r3, [pc, #32]	; (8008240 <_vfiprintf_r+0x258>)
 800821e:	a904      	add	r1, sp, #16
 8008220:	f7fe f88c 	bl	800633c <_printf_i>
 8008224:	e7e4      	b.n	80081f0 <_vfiprintf_r+0x208>
 8008226:	bf00      	nop
 8008228:	08008edc 	.word	0x08008edc
 800822c:	08008efc 	.word	0x08008efc
 8008230:	08008ebc 	.word	0x08008ebc
 8008234:	08008d64 	.word	0x08008d64
 8008238:	08008d6e 	.word	0x08008d6e
 800823c:	08005e05 	.word	0x08005e05
 8008240:	08007fc3 	.word	0x08007fc3
 8008244:	08008d6a 	.word	0x08008d6a

08008248 <__swbuf_r>:
 8008248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800824a:	460e      	mov	r6, r1
 800824c:	4614      	mov	r4, r2
 800824e:	4605      	mov	r5, r0
 8008250:	b118      	cbz	r0, 800825a <__swbuf_r+0x12>
 8008252:	6983      	ldr	r3, [r0, #24]
 8008254:	b90b      	cbnz	r3, 800825a <__swbuf_r+0x12>
 8008256:	f000 f9e7 	bl	8008628 <__sinit>
 800825a:	4b21      	ldr	r3, [pc, #132]	; (80082e0 <__swbuf_r+0x98>)
 800825c:	429c      	cmp	r4, r3
 800825e:	d12b      	bne.n	80082b8 <__swbuf_r+0x70>
 8008260:	686c      	ldr	r4, [r5, #4]
 8008262:	69a3      	ldr	r3, [r4, #24]
 8008264:	60a3      	str	r3, [r4, #8]
 8008266:	89a3      	ldrh	r3, [r4, #12]
 8008268:	071a      	lsls	r2, r3, #28
 800826a:	d52f      	bpl.n	80082cc <__swbuf_r+0x84>
 800826c:	6923      	ldr	r3, [r4, #16]
 800826e:	b36b      	cbz	r3, 80082cc <__swbuf_r+0x84>
 8008270:	6923      	ldr	r3, [r4, #16]
 8008272:	6820      	ldr	r0, [r4, #0]
 8008274:	b2f6      	uxtb	r6, r6
 8008276:	1ac0      	subs	r0, r0, r3
 8008278:	6963      	ldr	r3, [r4, #20]
 800827a:	4637      	mov	r7, r6
 800827c:	4283      	cmp	r3, r0
 800827e:	dc04      	bgt.n	800828a <__swbuf_r+0x42>
 8008280:	4621      	mov	r1, r4
 8008282:	4628      	mov	r0, r5
 8008284:	f000 f93c 	bl	8008500 <_fflush_r>
 8008288:	bb30      	cbnz	r0, 80082d8 <__swbuf_r+0x90>
 800828a:	68a3      	ldr	r3, [r4, #8]
 800828c:	3001      	adds	r0, #1
 800828e:	3b01      	subs	r3, #1
 8008290:	60a3      	str	r3, [r4, #8]
 8008292:	6823      	ldr	r3, [r4, #0]
 8008294:	1c5a      	adds	r2, r3, #1
 8008296:	6022      	str	r2, [r4, #0]
 8008298:	701e      	strb	r6, [r3, #0]
 800829a:	6963      	ldr	r3, [r4, #20]
 800829c:	4283      	cmp	r3, r0
 800829e:	d004      	beq.n	80082aa <__swbuf_r+0x62>
 80082a0:	89a3      	ldrh	r3, [r4, #12]
 80082a2:	07db      	lsls	r3, r3, #31
 80082a4:	d506      	bpl.n	80082b4 <__swbuf_r+0x6c>
 80082a6:	2e0a      	cmp	r6, #10
 80082a8:	d104      	bne.n	80082b4 <__swbuf_r+0x6c>
 80082aa:	4621      	mov	r1, r4
 80082ac:	4628      	mov	r0, r5
 80082ae:	f000 f927 	bl	8008500 <_fflush_r>
 80082b2:	b988      	cbnz	r0, 80082d8 <__swbuf_r+0x90>
 80082b4:	4638      	mov	r0, r7
 80082b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80082b8:	4b0a      	ldr	r3, [pc, #40]	; (80082e4 <__swbuf_r+0x9c>)
 80082ba:	429c      	cmp	r4, r3
 80082bc:	d101      	bne.n	80082c2 <__swbuf_r+0x7a>
 80082be:	68ac      	ldr	r4, [r5, #8]
 80082c0:	e7cf      	b.n	8008262 <__swbuf_r+0x1a>
 80082c2:	4b09      	ldr	r3, [pc, #36]	; (80082e8 <__swbuf_r+0xa0>)
 80082c4:	429c      	cmp	r4, r3
 80082c6:	bf08      	it	eq
 80082c8:	68ec      	ldreq	r4, [r5, #12]
 80082ca:	e7ca      	b.n	8008262 <__swbuf_r+0x1a>
 80082cc:	4621      	mov	r1, r4
 80082ce:	4628      	mov	r0, r5
 80082d0:	f000 f81a 	bl	8008308 <__swsetup_r>
 80082d4:	2800      	cmp	r0, #0
 80082d6:	d0cb      	beq.n	8008270 <__swbuf_r+0x28>
 80082d8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80082dc:	e7ea      	b.n	80082b4 <__swbuf_r+0x6c>
 80082de:	bf00      	nop
 80082e0:	08008edc 	.word	0x08008edc
 80082e4:	08008efc 	.word	0x08008efc
 80082e8:	08008ebc 	.word	0x08008ebc

080082ec <__ascii_wctomb>:
 80082ec:	4603      	mov	r3, r0
 80082ee:	4608      	mov	r0, r1
 80082f0:	b141      	cbz	r1, 8008304 <__ascii_wctomb+0x18>
 80082f2:	2aff      	cmp	r2, #255	; 0xff
 80082f4:	d904      	bls.n	8008300 <__ascii_wctomb+0x14>
 80082f6:	228a      	movs	r2, #138	; 0x8a
 80082f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80082fc:	601a      	str	r2, [r3, #0]
 80082fe:	4770      	bx	lr
 8008300:	2001      	movs	r0, #1
 8008302:	700a      	strb	r2, [r1, #0]
 8008304:	4770      	bx	lr
	...

08008308 <__swsetup_r>:
 8008308:	4b32      	ldr	r3, [pc, #200]	; (80083d4 <__swsetup_r+0xcc>)
 800830a:	b570      	push	{r4, r5, r6, lr}
 800830c:	681d      	ldr	r5, [r3, #0]
 800830e:	4606      	mov	r6, r0
 8008310:	460c      	mov	r4, r1
 8008312:	b125      	cbz	r5, 800831e <__swsetup_r+0x16>
 8008314:	69ab      	ldr	r3, [r5, #24]
 8008316:	b913      	cbnz	r3, 800831e <__swsetup_r+0x16>
 8008318:	4628      	mov	r0, r5
 800831a:	f000 f985 	bl	8008628 <__sinit>
 800831e:	4b2e      	ldr	r3, [pc, #184]	; (80083d8 <__swsetup_r+0xd0>)
 8008320:	429c      	cmp	r4, r3
 8008322:	d10f      	bne.n	8008344 <__swsetup_r+0x3c>
 8008324:	686c      	ldr	r4, [r5, #4]
 8008326:	89a3      	ldrh	r3, [r4, #12]
 8008328:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800832c:	0719      	lsls	r1, r3, #28
 800832e:	d42c      	bmi.n	800838a <__swsetup_r+0x82>
 8008330:	06dd      	lsls	r5, r3, #27
 8008332:	d411      	bmi.n	8008358 <__swsetup_r+0x50>
 8008334:	2309      	movs	r3, #9
 8008336:	6033      	str	r3, [r6, #0]
 8008338:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800833c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008340:	81a3      	strh	r3, [r4, #12]
 8008342:	e03e      	b.n	80083c2 <__swsetup_r+0xba>
 8008344:	4b25      	ldr	r3, [pc, #148]	; (80083dc <__swsetup_r+0xd4>)
 8008346:	429c      	cmp	r4, r3
 8008348:	d101      	bne.n	800834e <__swsetup_r+0x46>
 800834a:	68ac      	ldr	r4, [r5, #8]
 800834c:	e7eb      	b.n	8008326 <__swsetup_r+0x1e>
 800834e:	4b24      	ldr	r3, [pc, #144]	; (80083e0 <__swsetup_r+0xd8>)
 8008350:	429c      	cmp	r4, r3
 8008352:	bf08      	it	eq
 8008354:	68ec      	ldreq	r4, [r5, #12]
 8008356:	e7e6      	b.n	8008326 <__swsetup_r+0x1e>
 8008358:	0758      	lsls	r0, r3, #29
 800835a:	d512      	bpl.n	8008382 <__swsetup_r+0x7a>
 800835c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800835e:	b141      	cbz	r1, 8008372 <__swsetup_r+0x6a>
 8008360:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008364:	4299      	cmp	r1, r3
 8008366:	d002      	beq.n	800836e <__swsetup_r+0x66>
 8008368:	4630      	mov	r0, r6
 800836a:	f7ff fb75 	bl	8007a58 <_free_r>
 800836e:	2300      	movs	r3, #0
 8008370:	6363      	str	r3, [r4, #52]	; 0x34
 8008372:	89a3      	ldrh	r3, [r4, #12]
 8008374:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008378:	81a3      	strh	r3, [r4, #12]
 800837a:	2300      	movs	r3, #0
 800837c:	6063      	str	r3, [r4, #4]
 800837e:	6923      	ldr	r3, [r4, #16]
 8008380:	6023      	str	r3, [r4, #0]
 8008382:	89a3      	ldrh	r3, [r4, #12]
 8008384:	f043 0308 	orr.w	r3, r3, #8
 8008388:	81a3      	strh	r3, [r4, #12]
 800838a:	6923      	ldr	r3, [r4, #16]
 800838c:	b94b      	cbnz	r3, 80083a2 <__swsetup_r+0x9a>
 800838e:	89a3      	ldrh	r3, [r4, #12]
 8008390:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008394:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008398:	d003      	beq.n	80083a2 <__swsetup_r+0x9a>
 800839a:	4621      	mov	r1, r4
 800839c:	4630      	mov	r0, r6
 800839e:	f000 fa07 	bl	80087b0 <__smakebuf_r>
 80083a2:	89a0      	ldrh	r0, [r4, #12]
 80083a4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80083a8:	f010 0301 	ands.w	r3, r0, #1
 80083ac:	d00a      	beq.n	80083c4 <__swsetup_r+0xbc>
 80083ae:	2300      	movs	r3, #0
 80083b0:	60a3      	str	r3, [r4, #8]
 80083b2:	6963      	ldr	r3, [r4, #20]
 80083b4:	425b      	negs	r3, r3
 80083b6:	61a3      	str	r3, [r4, #24]
 80083b8:	6923      	ldr	r3, [r4, #16]
 80083ba:	b943      	cbnz	r3, 80083ce <__swsetup_r+0xc6>
 80083bc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80083c0:	d1ba      	bne.n	8008338 <__swsetup_r+0x30>
 80083c2:	bd70      	pop	{r4, r5, r6, pc}
 80083c4:	0781      	lsls	r1, r0, #30
 80083c6:	bf58      	it	pl
 80083c8:	6963      	ldrpl	r3, [r4, #20]
 80083ca:	60a3      	str	r3, [r4, #8]
 80083cc:	e7f4      	b.n	80083b8 <__swsetup_r+0xb0>
 80083ce:	2000      	movs	r0, #0
 80083d0:	e7f7      	b.n	80083c2 <__swsetup_r+0xba>
 80083d2:	bf00      	nop
 80083d4:	200000d4 	.word	0x200000d4
 80083d8:	08008edc 	.word	0x08008edc
 80083dc:	08008efc 	.word	0x08008efc
 80083e0:	08008ebc 	.word	0x08008ebc

080083e4 <abort>:
 80083e4:	2006      	movs	r0, #6
 80083e6:	b508      	push	{r3, lr}
 80083e8:	f000 fa52 	bl	8008890 <raise>
 80083ec:	2001      	movs	r0, #1
 80083ee:	f7fa fb7c 	bl	8002aea <_exit>
	...

080083f4 <__sflush_r>:
 80083f4:	898a      	ldrh	r2, [r1, #12]
 80083f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083fa:	4605      	mov	r5, r0
 80083fc:	0710      	lsls	r0, r2, #28
 80083fe:	460c      	mov	r4, r1
 8008400:	d458      	bmi.n	80084b4 <__sflush_r+0xc0>
 8008402:	684b      	ldr	r3, [r1, #4]
 8008404:	2b00      	cmp	r3, #0
 8008406:	dc05      	bgt.n	8008414 <__sflush_r+0x20>
 8008408:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800840a:	2b00      	cmp	r3, #0
 800840c:	dc02      	bgt.n	8008414 <__sflush_r+0x20>
 800840e:	2000      	movs	r0, #0
 8008410:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008414:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008416:	2e00      	cmp	r6, #0
 8008418:	d0f9      	beq.n	800840e <__sflush_r+0x1a>
 800841a:	2300      	movs	r3, #0
 800841c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008420:	682f      	ldr	r7, [r5, #0]
 8008422:	602b      	str	r3, [r5, #0]
 8008424:	d032      	beq.n	800848c <__sflush_r+0x98>
 8008426:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008428:	89a3      	ldrh	r3, [r4, #12]
 800842a:	075a      	lsls	r2, r3, #29
 800842c:	d505      	bpl.n	800843a <__sflush_r+0x46>
 800842e:	6863      	ldr	r3, [r4, #4]
 8008430:	1ac0      	subs	r0, r0, r3
 8008432:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008434:	b10b      	cbz	r3, 800843a <__sflush_r+0x46>
 8008436:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008438:	1ac0      	subs	r0, r0, r3
 800843a:	2300      	movs	r3, #0
 800843c:	4602      	mov	r2, r0
 800843e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008440:	4628      	mov	r0, r5
 8008442:	6a21      	ldr	r1, [r4, #32]
 8008444:	47b0      	blx	r6
 8008446:	1c43      	adds	r3, r0, #1
 8008448:	89a3      	ldrh	r3, [r4, #12]
 800844a:	d106      	bne.n	800845a <__sflush_r+0x66>
 800844c:	6829      	ldr	r1, [r5, #0]
 800844e:	291d      	cmp	r1, #29
 8008450:	d82c      	bhi.n	80084ac <__sflush_r+0xb8>
 8008452:	4a2a      	ldr	r2, [pc, #168]	; (80084fc <__sflush_r+0x108>)
 8008454:	40ca      	lsrs	r2, r1
 8008456:	07d6      	lsls	r6, r2, #31
 8008458:	d528      	bpl.n	80084ac <__sflush_r+0xb8>
 800845a:	2200      	movs	r2, #0
 800845c:	6062      	str	r2, [r4, #4]
 800845e:	6922      	ldr	r2, [r4, #16]
 8008460:	04d9      	lsls	r1, r3, #19
 8008462:	6022      	str	r2, [r4, #0]
 8008464:	d504      	bpl.n	8008470 <__sflush_r+0x7c>
 8008466:	1c42      	adds	r2, r0, #1
 8008468:	d101      	bne.n	800846e <__sflush_r+0x7a>
 800846a:	682b      	ldr	r3, [r5, #0]
 800846c:	b903      	cbnz	r3, 8008470 <__sflush_r+0x7c>
 800846e:	6560      	str	r0, [r4, #84]	; 0x54
 8008470:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008472:	602f      	str	r7, [r5, #0]
 8008474:	2900      	cmp	r1, #0
 8008476:	d0ca      	beq.n	800840e <__sflush_r+0x1a>
 8008478:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800847c:	4299      	cmp	r1, r3
 800847e:	d002      	beq.n	8008486 <__sflush_r+0x92>
 8008480:	4628      	mov	r0, r5
 8008482:	f7ff fae9 	bl	8007a58 <_free_r>
 8008486:	2000      	movs	r0, #0
 8008488:	6360      	str	r0, [r4, #52]	; 0x34
 800848a:	e7c1      	b.n	8008410 <__sflush_r+0x1c>
 800848c:	6a21      	ldr	r1, [r4, #32]
 800848e:	2301      	movs	r3, #1
 8008490:	4628      	mov	r0, r5
 8008492:	47b0      	blx	r6
 8008494:	1c41      	adds	r1, r0, #1
 8008496:	d1c7      	bne.n	8008428 <__sflush_r+0x34>
 8008498:	682b      	ldr	r3, [r5, #0]
 800849a:	2b00      	cmp	r3, #0
 800849c:	d0c4      	beq.n	8008428 <__sflush_r+0x34>
 800849e:	2b1d      	cmp	r3, #29
 80084a0:	d001      	beq.n	80084a6 <__sflush_r+0xb2>
 80084a2:	2b16      	cmp	r3, #22
 80084a4:	d101      	bne.n	80084aa <__sflush_r+0xb6>
 80084a6:	602f      	str	r7, [r5, #0]
 80084a8:	e7b1      	b.n	800840e <__sflush_r+0x1a>
 80084aa:	89a3      	ldrh	r3, [r4, #12]
 80084ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80084b0:	81a3      	strh	r3, [r4, #12]
 80084b2:	e7ad      	b.n	8008410 <__sflush_r+0x1c>
 80084b4:	690f      	ldr	r7, [r1, #16]
 80084b6:	2f00      	cmp	r7, #0
 80084b8:	d0a9      	beq.n	800840e <__sflush_r+0x1a>
 80084ba:	0793      	lsls	r3, r2, #30
 80084bc:	bf18      	it	ne
 80084be:	2300      	movne	r3, #0
 80084c0:	680e      	ldr	r6, [r1, #0]
 80084c2:	bf08      	it	eq
 80084c4:	694b      	ldreq	r3, [r1, #20]
 80084c6:	eba6 0807 	sub.w	r8, r6, r7
 80084ca:	600f      	str	r7, [r1, #0]
 80084cc:	608b      	str	r3, [r1, #8]
 80084ce:	f1b8 0f00 	cmp.w	r8, #0
 80084d2:	dd9c      	ble.n	800840e <__sflush_r+0x1a>
 80084d4:	4643      	mov	r3, r8
 80084d6:	463a      	mov	r2, r7
 80084d8:	4628      	mov	r0, r5
 80084da:	6a21      	ldr	r1, [r4, #32]
 80084dc:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80084de:	47b0      	blx	r6
 80084e0:	2800      	cmp	r0, #0
 80084e2:	dc06      	bgt.n	80084f2 <__sflush_r+0xfe>
 80084e4:	89a3      	ldrh	r3, [r4, #12]
 80084e6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80084ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80084ee:	81a3      	strh	r3, [r4, #12]
 80084f0:	e78e      	b.n	8008410 <__sflush_r+0x1c>
 80084f2:	4407      	add	r7, r0
 80084f4:	eba8 0800 	sub.w	r8, r8, r0
 80084f8:	e7e9      	b.n	80084ce <__sflush_r+0xda>
 80084fa:	bf00      	nop
 80084fc:	20400001 	.word	0x20400001

08008500 <_fflush_r>:
 8008500:	b538      	push	{r3, r4, r5, lr}
 8008502:	690b      	ldr	r3, [r1, #16]
 8008504:	4605      	mov	r5, r0
 8008506:	460c      	mov	r4, r1
 8008508:	b913      	cbnz	r3, 8008510 <_fflush_r+0x10>
 800850a:	2500      	movs	r5, #0
 800850c:	4628      	mov	r0, r5
 800850e:	bd38      	pop	{r3, r4, r5, pc}
 8008510:	b118      	cbz	r0, 800851a <_fflush_r+0x1a>
 8008512:	6983      	ldr	r3, [r0, #24]
 8008514:	b90b      	cbnz	r3, 800851a <_fflush_r+0x1a>
 8008516:	f000 f887 	bl	8008628 <__sinit>
 800851a:	4b14      	ldr	r3, [pc, #80]	; (800856c <_fflush_r+0x6c>)
 800851c:	429c      	cmp	r4, r3
 800851e:	d11b      	bne.n	8008558 <_fflush_r+0x58>
 8008520:	686c      	ldr	r4, [r5, #4]
 8008522:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008526:	2b00      	cmp	r3, #0
 8008528:	d0ef      	beq.n	800850a <_fflush_r+0xa>
 800852a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800852c:	07d0      	lsls	r0, r2, #31
 800852e:	d404      	bmi.n	800853a <_fflush_r+0x3a>
 8008530:	0599      	lsls	r1, r3, #22
 8008532:	d402      	bmi.n	800853a <_fflush_r+0x3a>
 8008534:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008536:	f000 f915 	bl	8008764 <__retarget_lock_acquire_recursive>
 800853a:	4628      	mov	r0, r5
 800853c:	4621      	mov	r1, r4
 800853e:	f7ff ff59 	bl	80083f4 <__sflush_r>
 8008542:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008544:	4605      	mov	r5, r0
 8008546:	07da      	lsls	r2, r3, #31
 8008548:	d4e0      	bmi.n	800850c <_fflush_r+0xc>
 800854a:	89a3      	ldrh	r3, [r4, #12]
 800854c:	059b      	lsls	r3, r3, #22
 800854e:	d4dd      	bmi.n	800850c <_fflush_r+0xc>
 8008550:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008552:	f000 f908 	bl	8008766 <__retarget_lock_release_recursive>
 8008556:	e7d9      	b.n	800850c <_fflush_r+0xc>
 8008558:	4b05      	ldr	r3, [pc, #20]	; (8008570 <_fflush_r+0x70>)
 800855a:	429c      	cmp	r4, r3
 800855c:	d101      	bne.n	8008562 <_fflush_r+0x62>
 800855e:	68ac      	ldr	r4, [r5, #8]
 8008560:	e7df      	b.n	8008522 <_fflush_r+0x22>
 8008562:	4b04      	ldr	r3, [pc, #16]	; (8008574 <_fflush_r+0x74>)
 8008564:	429c      	cmp	r4, r3
 8008566:	bf08      	it	eq
 8008568:	68ec      	ldreq	r4, [r5, #12]
 800856a:	e7da      	b.n	8008522 <_fflush_r+0x22>
 800856c:	08008edc 	.word	0x08008edc
 8008570:	08008efc 	.word	0x08008efc
 8008574:	08008ebc 	.word	0x08008ebc

08008578 <std>:
 8008578:	2300      	movs	r3, #0
 800857a:	b510      	push	{r4, lr}
 800857c:	4604      	mov	r4, r0
 800857e:	e9c0 3300 	strd	r3, r3, [r0]
 8008582:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008586:	6083      	str	r3, [r0, #8]
 8008588:	8181      	strh	r1, [r0, #12]
 800858a:	6643      	str	r3, [r0, #100]	; 0x64
 800858c:	81c2      	strh	r2, [r0, #14]
 800858e:	6183      	str	r3, [r0, #24]
 8008590:	4619      	mov	r1, r3
 8008592:	2208      	movs	r2, #8
 8008594:	305c      	adds	r0, #92	; 0x5c
 8008596:	f7fd fb8f 	bl	8005cb8 <memset>
 800859a:	4b05      	ldr	r3, [pc, #20]	; (80085b0 <std+0x38>)
 800859c:	6224      	str	r4, [r4, #32]
 800859e:	6263      	str	r3, [r4, #36]	; 0x24
 80085a0:	4b04      	ldr	r3, [pc, #16]	; (80085b4 <std+0x3c>)
 80085a2:	62a3      	str	r3, [r4, #40]	; 0x28
 80085a4:	4b04      	ldr	r3, [pc, #16]	; (80085b8 <std+0x40>)
 80085a6:	62e3      	str	r3, [r4, #44]	; 0x2c
 80085a8:	4b04      	ldr	r3, [pc, #16]	; (80085bc <std+0x44>)
 80085aa:	6323      	str	r3, [r4, #48]	; 0x30
 80085ac:	bd10      	pop	{r4, pc}
 80085ae:	bf00      	nop
 80085b0:	080088c9 	.word	0x080088c9
 80085b4:	080088eb 	.word	0x080088eb
 80085b8:	08008923 	.word	0x08008923
 80085bc:	08008947 	.word	0x08008947

080085c0 <_cleanup_r>:
 80085c0:	4901      	ldr	r1, [pc, #4]	; (80085c8 <_cleanup_r+0x8>)
 80085c2:	f000 b8af 	b.w	8008724 <_fwalk_reent>
 80085c6:	bf00      	nop
 80085c8:	08008501 	.word	0x08008501

080085cc <__sfmoreglue>:
 80085cc:	b570      	push	{r4, r5, r6, lr}
 80085ce:	2568      	movs	r5, #104	; 0x68
 80085d0:	1e4a      	subs	r2, r1, #1
 80085d2:	4355      	muls	r5, r2
 80085d4:	460e      	mov	r6, r1
 80085d6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80085da:	f7ff fa89 	bl	8007af0 <_malloc_r>
 80085de:	4604      	mov	r4, r0
 80085e0:	b140      	cbz	r0, 80085f4 <__sfmoreglue+0x28>
 80085e2:	2100      	movs	r1, #0
 80085e4:	e9c0 1600 	strd	r1, r6, [r0]
 80085e8:	300c      	adds	r0, #12
 80085ea:	60a0      	str	r0, [r4, #8]
 80085ec:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80085f0:	f7fd fb62 	bl	8005cb8 <memset>
 80085f4:	4620      	mov	r0, r4
 80085f6:	bd70      	pop	{r4, r5, r6, pc}

080085f8 <__sfp_lock_acquire>:
 80085f8:	4801      	ldr	r0, [pc, #4]	; (8008600 <__sfp_lock_acquire+0x8>)
 80085fa:	f000 b8b3 	b.w	8008764 <__retarget_lock_acquire_recursive>
 80085fe:	bf00      	nop
 8008600:	200004e4 	.word	0x200004e4

08008604 <__sfp_lock_release>:
 8008604:	4801      	ldr	r0, [pc, #4]	; (800860c <__sfp_lock_release+0x8>)
 8008606:	f000 b8ae 	b.w	8008766 <__retarget_lock_release_recursive>
 800860a:	bf00      	nop
 800860c:	200004e4 	.word	0x200004e4

08008610 <__sinit_lock_acquire>:
 8008610:	4801      	ldr	r0, [pc, #4]	; (8008618 <__sinit_lock_acquire+0x8>)
 8008612:	f000 b8a7 	b.w	8008764 <__retarget_lock_acquire_recursive>
 8008616:	bf00      	nop
 8008618:	200004df 	.word	0x200004df

0800861c <__sinit_lock_release>:
 800861c:	4801      	ldr	r0, [pc, #4]	; (8008624 <__sinit_lock_release+0x8>)
 800861e:	f000 b8a2 	b.w	8008766 <__retarget_lock_release_recursive>
 8008622:	bf00      	nop
 8008624:	200004df 	.word	0x200004df

08008628 <__sinit>:
 8008628:	b510      	push	{r4, lr}
 800862a:	4604      	mov	r4, r0
 800862c:	f7ff fff0 	bl	8008610 <__sinit_lock_acquire>
 8008630:	69a3      	ldr	r3, [r4, #24]
 8008632:	b11b      	cbz	r3, 800863c <__sinit+0x14>
 8008634:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008638:	f7ff bff0 	b.w	800861c <__sinit_lock_release>
 800863c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008640:	6523      	str	r3, [r4, #80]	; 0x50
 8008642:	4b13      	ldr	r3, [pc, #76]	; (8008690 <__sinit+0x68>)
 8008644:	4a13      	ldr	r2, [pc, #76]	; (8008694 <__sinit+0x6c>)
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	62a2      	str	r2, [r4, #40]	; 0x28
 800864a:	42a3      	cmp	r3, r4
 800864c:	bf08      	it	eq
 800864e:	2301      	moveq	r3, #1
 8008650:	4620      	mov	r0, r4
 8008652:	bf08      	it	eq
 8008654:	61a3      	streq	r3, [r4, #24]
 8008656:	f000 f81f 	bl	8008698 <__sfp>
 800865a:	6060      	str	r0, [r4, #4]
 800865c:	4620      	mov	r0, r4
 800865e:	f000 f81b 	bl	8008698 <__sfp>
 8008662:	60a0      	str	r0, [r4, #8]
 8008664:	4620      	mov	r0, r4
 8008666:	f000 f817 	bl	8008698 <__sfp>
 800866a:	2200      	movs	r2, #0
 800866c:	2104      	movs	r1, #4
 800866e:	60e0      	str	r0, [r4, #12]
 8008670:	6860      	ldr	r0, [r4, #4]
 8008672:	f7ff ff81 	bl	8008578 <std>
 8008676:	2201      	movs	r2, #1
 8008678:	2109      	movs	r1, #9
 800867a:	68a0      	ldr	r0, [r4, #8]
 800867c:	f7ff ff7c 	bl	8008578 <std>
 8008680:	2202      	movs	r2, #2
 8008682:	2112      	movs	r1, #18
 8008684:	68e0      	ldr	r0, [r4, #12]
 8008686:	f7ff ff77 	bl	8008578 <std>
 800868a:	2301      	movs	r3, #1
 800868c:	61a3      	str	r3, [r4, #24]
 800868e:	e7d1      	b.n	8008634 <__sinit+0xc>
 8008690:	08008b38 	.word	0x08008b38
 8008694:	080085c1 	.word	0x080085c1

08008698 <__sfp>:
 8008698:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800869a:	4607      	mov	r7, r0
 800869c:	f7ff ffac 	bl	80085f8 <__sfp_lock_acquire>
 80086a0:	4b1e      	ldr	r3, [pc, #120]	; (800871c <__sfp+0x84>)
 80086a2:	681e      	ldr	r6, [r3, #0]
 80086a4:	69b3      	ldr	r3, [r6, #24]
 80086a6:	b913      	cbnz	r3, 80086ae <__sfp+0x16>
 80086a8:	4630      	mov	r0, r6
 80086aa:	f7ff ffbd 	bl	8008628 <__sinit>
 80086ae:	3648      	adds	r6, #72	; 0x48
 80086b0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80086b4:	3b01      	subs	r3, #1
 80086b6:	d503      	bpl.n	80086c0 <__sfp+0x28>
 80086b8:	6833      	ldr	r3, [r6, #0]
 80086ba:	b30b      	cbz	r3, 8008700 <__sfp+0x68>
 80086bc:	6836      	ldr	r6, [r6, #0]
 80086be:	e7f7      	b.n	80086b0 <__sfp+0x18>
 80086c0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80086c4:	b9d5      	cbnz	r5, 80086fc <__sfp+0x64>
 80086c6:	4b16      	ldr	r3, [pc, #88]	; (8008720 <__sfp+0x88>)
 80086c8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80086cc:	60e3      	str	r3, [r4, #12]
 80086ce:	6665      	str	r5, [r4, #100]	; 0x64
 80086d0:	f000 f847 	bl	8008762 <__retarget_lock_init_recursive>
 80086d4:	f7ff ff96 	bl	8008604 <__sfp_lock_release>
 80086d8:	2208      	movs	r2, #8
 80086da:	4629      	mov	r1, r5
 80086dc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80086e0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80086e4:	6025      	str	r5, [r4, #0]
 80086e6:	61a5      	str	r5, [r4, #24]
 80086e8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80086ec:	f7fd fae4 	bl	8005cb8 <memset>
 80086f0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80086f4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80086f8:	4620      	mov	r0, r4
 80086fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80086fc:	3468      	adds	r4, #104	; 0x68
 80086fe:	e7d9      	b.n	80086b4 <__sfp+0x1c>
 8008700:	2104      	movs	r1, #4
 8008702:	4638      	mov	r0, r7
 8008704:	f7ff ff62 	bl	80085cc <__sfmoreglue>
 8008708:	4604      	mov	r4, r0
 800870a:	6030      	str	r0, [r6, #0]
 800870c:	2800      	cmp	r0, #0
 800870e:	d1d5      	bne.n	80086bc <__sfp+0x24>
 8008710:	f7ff ff78 	bl	8008604 <__sfp_lock_release>
 8008714:	230c      	movs	r3, #12
 8008716:	603b      	str	r3, [r7, #0]
 8008718:	e7ee      	b.n	80086f8 <__sfp+0x60>
 800871a:	bf00      	nop
 800871c:	08008b38 	.word	0x08008b38
 8008720:	ffff0001 	.word	0xffff0001

08008724 <_fwalk_reent>:
 8008724:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008728:	4606      	mov	r6, r0
 800872a:	4688      	mov	r8, r1
 800872c:	2700      	movs	r7, #0
 800872e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008732:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008736:	f1b9 0901 	subs.w	r9, r9, #1
 800873a:	d505      	bpl.n	8008748 <_fwalk_reent+0x24>
 800873c:	6824      	ldr	r4, [r4, #0]
 800873e:	2c00      	cmp	r4, #0
 8008740:	d1f7      	bne.n	8008732 <_fwalk_reent+0xe>
 8008742:	4638      	mov	r0, r7
 8008744:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008748:	89ab      	ldrh	r3, [r5, #12]
 800874a:	2b01      	cmp	r3, #1
 800874c:	d907      	bls.n	800875e <_fwalk_reent+0x3a>
 800874e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008752:	3301      	adds	r3, #1
 8008754:	d003      	beq.n	800875e <_fwalk_reent+0x3a>
 8008756:	4629      	mov	r1, r5
 8008758:	4630      	mov	r0, r6
 800875a:	47c0      	blx	r8
 800875c:	4307      	orrs	r7, r0
 800875e:	3568      	adds	r5, #104	; 0x68
 8008760:	e7e9      	b.n	8008736 <_fwalk_reent+0x12>

08008762 <__retarget_lock_init_recursive>:
 8008762:	4770      	bx	lr

08008764 <__retarget_lock_acquire_recursive>:
 8008764:	4770      	bx	lr

08008766 <__retarget_lock_release_recursive>:
 8008766:	4770      	bx	lr

08008768 <__swhatbuf_r>:
 8008768:	b570      	push	{r4, r5, r6, lr}
 800876a:	460e      	mov	r6, r1
 800876c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008770:	4614      	mov	r4, r2
 8008772:	2900      	cmp	r1, #0
 8008774:	461d      	mov	r5, r3
 8008776:	b096      	sub	sp, #88	; 0x58
 8008778:	da07      	bge.n	800878a <__swhatbuf_r+0x22>
 800877a:	2300      	movs	r3, #0
 800877c:	602b      	str	r3, [r5, #0]
 800877e:	89b3      	ldrh	r3, [r6, #12]
 8008780:	061a      	lsls	r2, r3, #24
 8008782:	d410      	bmi.n	80087a6 <__swhatbuf_r+0x3e>
 8008784:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008788:	e00e      	b.n	80087a8 <__swhatbuf_r+0x40>
 800878a:	466a      	mov	r2, sp
 800878c:	f000 f902 	bl	8008994 <_fstat_r>
 8008790:	2800      	cmp	r0, #0
 8008792:	dbf2      	blt.n	800877a <__swhatbuf_r+0x12>
 8008794:	9a01      	ldr	r2, [sp, #4]
 8008796:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800879a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800879e:	425a      	negs	r2, r3
 80087a0:	415a      	adcs	r2, r3
 80087a2:	602a      	str	r2, [r5, #0]
 80087a4:	e7ee      	b.n	8008784 <__swhatbuf_r+0x1c>
 80087a6:	2340      	movs	r3, #64	; 0x40
 80087a8:	2000      	movs	r0, #0
 80087aa:	6023      	str	r3, [r4, #0]
 80087ac:	b016      	add	sp, #88	; 0x58
 80087ae:	bd70      	pop	{r4, r5, r6, pc}

080087b0 <__smakebuf_r>:
 80087b0:	898b      	ldrh	r3, [r1, #12]
 80087b2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80087b4:	079d      	lsls	r5, r3, #30
 80087b6:	4606      	mov	r6, r0
 80087b8:	460c      	mov	r4, r1
 80087ba:	d507      	bpl.n	80087cc <__smakebuf_r+0x1c>
 80087bc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80087c0:	6023      	str	r3, [r4, #0]
 80087c2:	6123      	str	r3, [r4, #16]
 80087c4:	2301      	movs	r3, #1
 80087c6:	6163      	str	r3, [r4, #20]
 80087c8:	b002      	add	sp, #8
 80087ca:	bd70      	pop	{r4, r5, r6, pc}
 80087cc:	466a      	mov	r2, sp
 80087ce:	ab01      	add	r3, sp, #4
 80087d0:	f7ff ffca 	bl	8008768 <__swhatbuf_r>
 80087d4:	9900      	ldr	r1, [sp, #0]
 80087d6:	4605      	mov	r5, r0
 80087d8:	4630      	mov	r0, r6
 80087da:	f7ff f989 	bl	8007af0 <_malloc_r>
 80087de:	b948      	cbnz	r0, 80087f4 <__smakebuf_r+0x44>
 80087e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087e4:	059a      	lsls	r2, r3, #22
 80087e6:	d4ef      	bmi.n	80087c8 <__smakebuf_r+0x18>
 80087e8:	f023 0303 	bic.w	r3, r3, #3
 80087ec:	f043 0302 	orr.w	r3, r3, #2
 80087f0:	81a3      	strh	r3, [r4, #12]
 80087f2:	e7e3      	b.n	80087bc <__smakebuf_r+0xc>
 80087f4:	4b0d      	ldr	r3, [pc, #52]	; (800882c <__smakebuf_r+0x7c>)
 80087f6:	62b3      	str	r3, [r6, #40]	; 0x28
 80087f8:	89a3      	ldrh	r3, [r4, #12]
 80087fa:	6020      	str	r0, [r4, #0]
 80087fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008800:	81a3      	strh	r3, [r4, #12]
 8008802:	9b00      	ldr	r3, [sp, #0]
 8008804:	6120      	str	r0, [r4, #16]
 8008806:	6163      	str	r3, [r4, #20]
 8008808:	9b01      	ldr	r3, [sp, #4]
 800880a:	b15b      	cbz	r3, 8008824 <__smakebuf_r+0x74>
 800880c:	4630      	mov	r0, r6
 800880e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008812:	f000 f8d1 	bl	80089b8 <_isatty_r>
 8008816:	b128      	cbz	r0, 8008824 <__smakebuf_r+0x74>
 8008818:	89a3      	ldrh	r3, [r4, #12]
 800881a:	f023 0303 	bic.w	r3, r3, #3
 800881e:	f043 0301 	orr.w	r3, r3, #1
 8008822:	81a3      	strh	r3, [r4, #12]
 8008824:	89a0      	ldrh	r0, [r4, #12]
 8008826:	4305      	orrs	r5, r0
 8008828:	81a5      	strh	r5, [r4, #12]
 800882a:	e7cd      	b.n	80087c8 <__smakebuf_r+0x18>
 800882c:	080085c1 	.word	0x080085c1

08008830 <_malloc_usable_size_r>:
 8008830:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008834:	1f18      	subs	r0, r3, #4
 8008836:	2b00      	cmp	r3, #0
 8008838:	bfbc      	itt	lt
 800883a:	580b      	ldrlt	r3, [r1, r0]
 800883c:	18c0      	addlt	r0, r0, r3
 800883e:	4770      	bx	lr

08008840 <_raise_r>:
 8008840:	291f      	cmp	r1, #31
 8008842:	b538      	push	{r3, r4, r5, lr}
 8008844:	4604      	mov	r4, r0
 8008846:	460d      	mov	r5, r1
 8008848:	d904      	bls.n	8008854 <_raise_r+0x14>
 800884a:	2316      	movs	r3, #22
 800884c:	6003      	str	r3, [r0, #0]
 800884e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008852:	bd38      	pop	{r3, r4, r5, pc}
 8008854:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008856:	b112      	cbz	r2, 800885e <_raise_r+0x1e>
 8008858:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800885c:	b94b      	cbnz	r3, 8008872 <_raise_r+0x32>
 800885e:	4620      	mov	r0, r4
 8008860:	f000 f830 	bl	80088c4 <_getpid_r>
 8008864:	462a      	mov	r2, r5
 8008866:	4601      	mov	r1, r0
 8008868:	4620      	mov	r0, r4
 800886a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800886e:	f000 b817 	b.w	80088a0 <_kill_r>
 8008872:	2b01      	cmp	r3, #1
 8008874:	d00a      	beq.n	800888c <_raise_r+0x4c>
 8008876:	1c59      	adds	r1, r3, #1
 8008878:	d103      	bne.n	8008882 <_raise_r+0x42>
 800887a:	2316      	movs	r3, #22
 800887c:	6003      	str	r3, [r0, #0]
 800887e:	2001      	movs	r0, #1
 8008880:	e7e7      	b.n	8008852 <_raise_r+0x12>
 8008882:	2400      	movs	r4, #0
 8008884:	4628      	mov	r0, r5
 8008886:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800888a:	4798      	blx	r3
 800888c:	2000      	movs	r0, #0
 800888e:	e7e0      	b.n	8008852 <_raise_r+0x12>

08008890 <raise>:
 8008890:	4b02      	ldr	r3, [pc, #8]	; (800889c <raise+0xc>)
 8008892:	4601      	mov	r1, r0
 8008894:	6818      	ldr	r0, [r3, #0]
 8008896:	f7ff bfd3 	b.w	8008840 <_raise_r>
 800889a:	bf00      	nop
 800889c:	200000d4 	.word	0x200000d4

080088a0 <_kill_r>:
 80088a0:	b538      	push	{r3, r4, r5, lr}
 80088a2:	2300      	movs	r3, #0
 80088a4:	4d06      	ldr	r5, [pc, #24]	; (80088c0 <_kill_r+0x20>)
 80088a6:	4604      	mov	r4, r0
 80088a8:	4608      	mov	r0, r1
 80088aa:	4611      	mov	r1, r2
 80088ac:	602b      	str	r3, [r5, #0]
 80088ae:	f7fa f90c 	bl	8002aca <_kill>
 80088b2:	1c43      	adds	r3, r0, #1
 80088b4:	d102      	bne.n	80088bc <_kill_r+0x1c>
 80088b6:	682b      	ldr	r3, [r5, #0]
 80088b8:	b103      	cbz	r3, 80088bc <_kill_r+0x1c>
 80088ba:	6023      	str	r3, [r4, #0]
 80088bc:	bd38      	pop	{r3, r4, r5, pc}
 80088be:	bf00      	nop
 80088c0:	200004d8 	.word	0x200004d8

080088c4 <_getpid_r>:
 80088c4:	f7fa b8fa 	b.w	8002abc <_getpid>

080088c8 <__sread>:
 80088c8:	b510      	push	{r4, lr}
 80088ca:	460c      	mov	r4, r1
 80088cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80088d0:	f000 f894 	bl	80089fc <_read_r>
 80088d4:	2800      	cmp	r0, #0
 80088d6:	bfab      	itete	ge
 80088d8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80088da:	89a3      	ldrhlt	r3, [r4, #12]
 80088dc:	181b      	addge	r3, r3, r0
 80088de:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80088e2:	bfac      	ite	ge
 80088e4:	6563      	strge	r3, [r4, #84]	; 0x54
 80088e6:	81a3      	strhlt	r3, [r4, #12]
 80088e8:	bd10      	pop	{r4, pc}

080088ea <__swrite>:
 80088ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088ee:	461f      	mov	r7, r3
 80088f0:	898b      	ldrh	r3, [r1, #12]
 80088f2:	4605      	mov	r5, r0
 80088f4:	05db      	lsls	r3, r3, #23
 80088f6:	460c      	mov	r4, r1
 80088f8:	4616      	mov	r6, r2
 80088fa:	d505      	bpl.n	8008908 <__swrite+0x1e>
 80088fc:	2302      	movs	r3, #2
 80088fe:	2200      	movs	r2, #0
 8008900:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008904:	f000 f868 	bl	80089d8 <_lseek_r>
 8008908:	89a3      	ldrh	r3, [r4, #12]
 800890a:	4632      	mov	r2, r6
 800890c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008910:	81a3      	strh	r3, [r4, #12]
 8008912:	4628      	mov	r0, r5
 8008914:	463b      	mov	r3, r7
 8008916:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800891a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800891e:	f000 b817 	b.w	8008950 <_write_r>

08008922 <__sseek>:
 8008922:	b510      	push	{r4, lr}
 8008924:	460c      	mov	r4, r1
 8008926:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800892a:	f000 f855 	bl	80089d8 <_lseek_r>
 800892e:	1c43      	adds	r3, r0, #1
 8008930:	89a3      	ldrh	r3, [r4, #12]
 8008932:	bf15      	itete	ne
 8008934:	6560      	strne	r0, [r4, #84]	; 0x54
 8008936:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800893a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800893e:	81a3      	strheq	r3, [r4, #12]
 8008940:	bf18      	it	ne
 8008942:	81a3      	strhne	r3, [r4, #12]
 8008944:	bd10      	pop	{r4, pc}

08008946 <__sclose>:
 8008946:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800894a:	f000 b813 	b.w	8008974 <_close_r>
	...

08008950 <_write_r>:
 8008950:	b538      	push	{r3, r4, r5, lr}
 8008952:	4604      	mov	r4, r0
 8008954:	4608      	mov	r0, r1
 8008956:	4611      	mov	r1, r2
 8008958:	2200      	movs	r2, #0
 800895a:	4d05      	ldr	r5, [pc, #20]	; (8008970 <_write_r+0x20>)
 800895c:	602a      	str	r2, [r5, #0]
 800895e:	461a      	mov	r2, r3
 8008960:	f7fa f8ea 	bl	8002b38 <_write>
 8008964:	1c43      	adds	r3, r0, #1
 8008966:	d102      	bne.n	800896e <_write_r+0x1e>
 8008968:	682b      	ldr	r3, [r5, #0]
 800896a:	b103      	cbz	r3, 800896e <_write_r+0x1e>
 800896c:	6023      	str	r3, [r4, #0]
 800896e:	bd38      	pop	{r3, r4, r5, pc}
 8008970:	200004d8 	.word	0x200004d8

08008974 <_close_r>:
 8008974:	b538      	push	{r3, r4, r5, lr}
 8008976:	2300      	movs	r3, #0
 8008978:	4d05      	ldr	r5, [pc, #20]	; (8008990 <_close_r+0x1c>)
 800897a:	4604      	mov	r4, r0
 800897c:	4608      	mov	r0, r1
 800897e:	602b      	str	r3, [r5, #0]
 8008980:	f7fa f8f6 	bl	8002b70 <_close>
 8008984:	1c43      	adds	r3, r0, #1
 8008986:	d102      	bne.n	800898e <_close_r+0x1a>
 8008988:	682b      	ldr	r3, [r5, #0]
 800898a:	b103      	cbz	r3, 800898e <_close_r+0x1a>
 800898c:	6023      	str	r3, [r4, #0]
 800898e:	bd38      	pop	{r3, r4, r5, pc}
 8008990:	200004d8 	.word	0x200004d8

08008994 <_fstat_r>:
 8008994:	b538      	push	{r3, r4, r5, lr}
 8008996:	2300      	movs	r3, #0
 8008998:	4d06      	ldr	r5, [pc, #24]	; (80089b4 <_fstat_r+0x20>)
 800899a:	4604      	mov	r4, r0
 800899c:	4608      	mov	r0, r1
 800899e:	4611      	mov	r1, r2
 80089a0:	602b      	str	r3, [r5, #0]
 80089a2:	f7fa f8f0 	bl	8002b86 <_fstat>
 80089a6:	1c43      	adds	r3, r0, #1
 80089a8:	d102      	bne.n	80089b0 <_fstat_r+0x1c>
 80089aa:	682b      	ldr	r3, [r5, #0]
 80089ac:	b103      	cbz	r3, 80089b0 <_fstat_r+0x1c>
 80089ae:	6023      	str	r3, [r4, #0]
 80089b0:	bd38      	pop	{r3, r4, r5, pc}
 80089b2:	bf00      	nop
 80089b4:	200004d8 	.word	0x200004d8

080089b8 <_isatty_r>:
 80089b8:	b538      	push	{r3, r4, r5, lr}
 80089ba:	2300      	movs	r3, #0
 80089bc:	4d05      	ldr	r5, [pc, #20]	; (80089d4 <_isatty_r+0x1c>)
 80089be:	4604      	mov	r4, r0
 80089c0:	4608      	mov	r0, r1
 80089c2:	602b      	str	r3, [r5, #0]
 80089c4:	f7fa f8ee 	bl	8002ba4 <_isatty>
 80089c8:	1c43      	adds	r3, r0, #1
 80089ca:	d102      	bne.n	80089d2 <_isatty_r+0x1a>
 80089cc:	682b      	ldr	r3, [r5, #0]
 80089ce:	b103      	cbz	r3, 80089d2 <_isatty_r+0x1a>
 80089d0:	6023      	str	r3, [r4, #0]
 80089d2:	bd38      	pop	{r3, r4, r5, pc}
 80089d4:	200004d8 	.word	0x200004d8

080089d8 <_lseek_r>:
 80089d8:	b538      	push	{r3, r4, r5, lr}
 80089da:	4604      	mov	r4, r0
 80089dc:	4608      	mov	r0, r1
 80089de:	4611      	mov	r1, r2
 80089e0:	2200      	movs	r2, #0
 80089e2:	4d05      	ldr	r5, [pc, #20]	; (80089f8 <_lseek_r+0x20>)
 80089e4:	602a      	str	r2, [r5, #0]
 80089e6:	461a      	mov	r2, r3
 80089e8:	f7fa f8e6 	bl	8002bb8 <_lseek>
 80089ec:	1c43      	adds	r3, r0, #1
 80089ee:	d102      	bne.n	80089f6 <_lseek_r+0x1e>
 80089f0:	682b      	ldr	r3, [r5, #0]
 80089f2:	b103      	cbz	r3, 80089f6 <_lseek_r+0x1e>
 80089f4:	6023      	str	r3, [r4, #0]
 80089f6:	bd38      	pop	{r3, r4, r5, pc}
 80089f8:	200004d8 	.word	0x200004d8

080089fc <_read_r>:
 80089fc:	b538      	push	{r3, r4, r5, lr}
 80089fe:	4604      	mov	r4, r0
 8008a00:	4608      	mov	r0, r1
 8008a02:	4611      	mov	r1, r2
 8008a04:	2200      	movs	r2, #0
 8008a06:	4d05      	ldr	r5, [pc, #20]	; (8008a1c <_read_r+0x20>)
 8008a08:	602a      	str	r2, [r5, #0]
 8008a0a:	461a      	mov	r2, r3
 8008a0c:	f7fa f877 	bl	8002afe <_read>
 8008a10:	1c43      	adds	r3, r0, #1
 8008a12:	d102      	bne.n	8008a1a <_read_r+0x1e>
 8008a14:	682b      	ldr	r3, [r5, #0]
 8008a16:	b103      	cbz	r3, 8008a1a <_read_r+0x1e>
 8008a18:	6023      	str	r3, [r4, #0]
 8008a1a:	bd38      	pop	{r3, r4, r5, pc}
 8008a1c:	200004d8 	.word	0x200004d8

08008a20 <_init>:
 8008a20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a22:	bf00      	nop
 8008a24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a26:	bc08      	pop	{r3}
 8008a28:	469e      	mov	lr, r3
 8008a2a:	4770      	bx	lr

08008a2c <_fini>:
 8008a2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a2e:	bf00      	nop
 8008a30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a32:	bc08      	pop	{r3}
 8008a34:	469e      	mov	lr, r3
 8008a36:	4770      	bx	lr
