
*** Running vivado
    with args -log uart_padovan.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_padovan.tcl



****** Vivado v2025.1.1 (64-bit)
  **** SW Build 6233196 on Thu Sep 11 21:27:30 MDT 2025
  **** IP Build 6232796 on Fri Sep 12 01:46:16 MDT 2025
  **** SharedData Build 6233195 on Thu Sep 11 17:56:43 MDT 2025
  **** Start of session at: Tue Nov 18 22:23:41 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source uart_padovan.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 530.684 ; gain = 249.004
Command: read_checkpoint -auto_incremental -incremental C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Usart.srcs/utils_1/imports/synth_1/uart.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Usart.srcs/utils_1/imports/synth_1/uart.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top uart_padovan -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21100
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1208.172 ; gain = 487.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart_padovan' [C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/uart_combinado.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Rx' [C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/Rx.sv:3]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter baud_rate bound to: 115200 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/Rx.sv:75]
INFO: [Synth 8-6155] done synthesizing module 'Rx' (0#1) [C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/Rx.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Tx' [C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/Tx.sv:1]
	Parameter CLOCK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/Tx.sv:52]
INFO: [Synth 8-226] default block is never used [C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/Tx.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'Tx' (0#1) [C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/Tx.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mqe' [C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/Padovan.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/Padovan.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'mqe' (0#1) [C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/Padovan.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'uart_padovan' (0#1) [C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/uart_combinado.sv:3]
WARNING: [Synth 8-7137] Register rxshift_reg_reg in module Rx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/Rx.sv:34]
WARNING: [Synth 8-6014] Unused sequential element nex_reg was removed.  [C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/Padovan.sv:26]
WARNING: [Synth 8-7137] Register anteprev_reg in module mqe has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/Padovan.sv:23]
WARNING: [Synth 8-7137] Register prev_reg in module mqe has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/Padovan.sv:24]
WARNING: [Synth 8-7137] Register cur_reg in module mqe has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/Padovan.sv:25]
WARNING: [Synth 8-7137] Register count_reg in module mqe has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/Padovan.sv:28]
WARNING: [Synth 8-6014] Unused sequential element mem_read_ptr_reg was removed.  [C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/uart_combinado.sv:127]
WARNING: [Synth 8-6014] Unused sequential element mem_write_en_reg was removed.  [C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/uart_combinado.sv:132]
WARNING: [Synth 8-6014] Unused sequential element echo_data_reg was removed.  [C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/uart_combinado.sv:133]
WARNING: [Synth 8-7137] Register current_n_value_reg in module uart_padovan has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/uart_combinado.sv:77]
WARNING: [Synth 8-7137] Register result_digits_reg[0] in module uart_padovan has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/uart_combinado.sv:260]
WARNING: [Synth 8-7137] Register result_digits_reg[1] in module uart_padovan has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/uart_combinado.sv:260]
WARNING: [Synth 8-7137] Register result_digits_reg[2] in module uart_padovan has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/uart_combinado.sv:260]
WARNING: [Synth 8-3848] Net number_memory in module/entity uart_padovan does not have driver. [C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Usart.srcs/sources_1/new/uart_combinado.sv:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1320.145 ; gain = 598.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1320.145 ; gain = 598.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1320.145 ; gain = 598.973
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1320.145 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Basys-3-Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Basys-3-Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Basys-3-Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Basys-3-Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Basys-3-Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Basys-3-Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Basys-3-Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Basys-3-Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Basys-3-Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Basys-3-Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Basys-3-Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Basys-3-Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Basys-3-Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Basys-3-Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Basys-3-Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Basys-3-Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'send_btn'. [C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Basys-3-Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Basys-3-Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_padovan_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_padovan_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1382.492 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1382.492 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1382.492 ; gain = 661.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1382.492 ; gain = 661.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1382.492 ; gain = 661.320
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'mqe'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_padovan'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_MARK |                               00 |                               00
                 S_START |                               01 |                               01
                  S_DATA |                               10 |                               10
                  S_STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                              000 |                              000
                      s1 |                              001 |                              001
                      s2 |                              010 |                              010
                      s3 |                              011 |                              011
                      s4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'mqe'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
           SEND_MSG_INIT |                             0001 |                             0001
           SEND_MSG_CHAR |                             0010 |                             0010
             WAIT_MSG_TX |                             0011 |                             0011
               SEND_ECHO |                             0100 |                             0110
            WAIT_ECHO_TX |                             0101 |                             0111
            WAIT_NUMBERS |                             0110 |                             0100
            STORE_NUMBER |                             0111 |                             0101
    PROCESS_NUMBERS_INIT |                             1000 |                             1000
            CALC_PADOVAN |                             1001 |                             1001
            WAIT_PADOVAN |                             1010 |                             1010
        SEND_RESULT_INIT |                             1011 |                             1011
        SEND_RESULT_CHAR |                             1100 |                             1100
          WAIT_RESULT_TX |                             1101 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_padovan'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1382.492 ; gain = 661.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   3 Input    6 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 13    
	   4 Input    8 Bit        Muxes := 4     
	  14 Input    8 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 1     
	  14 Input    6 Bit        Muxes := 3     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 8     
	  14 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	  14 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 11    
	   4 Input    1 Bit        Muxes := 9     
	   3 Input    1 Bit        Muxes := 1     
	  14 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (padovan_calc/anteprev_reg[7]_LDC) is unused and will be removed from module uart_padovan.
WARNING: [Synth 8-3332] Sequential element (padovan_calc/anteprev_reg[7]_C) is unused and will be removed from module uart_padovan.
WARNING: [Synth 8-3332] Sequential element (padovan_calc/anteprev_reg[6]_LDC) is unused and will be removed from module uart_padovan.
WARNING: [Synth 8-3332] Sequential element (padovan_calc/anteprev_reg[6]_C) is unused and will be removed from module uart_padovan.
WARNING: [Synth 8-3332] Sequential element (padovan_calc/anteprev_reg[5]_LDC) is unused and will be removed from module uart_padovan.
WARNING: [Synth 8-3332] Sequential element (padovan_calc/anteprev_reg[5]_C) is unused and will be removed from module uart_padovan.
WARNING: [Synth 8-3332] Sequential element (padovan_calc/anteprev_reg[4]_LDC) is unused and will be removed from module uart_padovan.
WARNING: [Synth 8-3332] Sequential element (padovan_calc/anteprev_reg[4]_C) is unused and will be removed from module uart_padovan.
WARNING: [Synth 8-3332] Sequential element (padovan_calc/anteprev_reg[3]_LDC) is unused and will be removed from module uart_padovan.
WARNING: [Synth 8-3332] Sequential element (padovan_calc/anteprev_reg[3]_C) is unused and will be removed from module uart_padovan.
WARNING: [Synth 8-3332] Sequential element (padovan_calc/anteprev_reg[2]_LDC) is unused and will be removed from module uart_padovan.
WARNING: [Synth 8-3332] Sequential element (padovan_calc/anteprev_reg[2]_C) is unused and will be removed from module uart_padovan.
WARNING: [Synth 8-3332] Sequential element (padovan_calc/anteprev_reg[1]_LDC) is unused and will be removed from module uart_padovan.
WARNING: [Synth 8-3332] Sequential element (padovan_calc/anteprev_reg[1]_C) is unused and will be removed from module uart_padovan.
WARNING: [Synth 8-3332] Sequential element (padovan_calc/anteprev_reg[0]_LDC) is unused and will be removed from module uart_padovan.
WARNING: [Synth 8-3332] Sequential element (padovan_calc/anteprev_reg[0]_C) is unused and will be removed from module uart_padovan.
WARNING: [Synth 8-3332] Sequential element (padovan_calc/cur_reg[7]_LDC) is unused and will be removed from module uart_padovan.
WARNING: [Synth 8-3332] Sequential element (padovan_calc/cur_reg[7]_C) is unused and will be removed from module uart_padovan.
WARNING: [Synth 8-3332] Sequential element (padovan_calc/cur_reg[6]_LDC) is unused and will be removed from module uart_padovan.
WARNING: [Synth 8-3332] Sequential element (padovan_calc/cur_reg[6]_C) is unused and will be removed from module uart_padovan.
WARNING: [Synth 8-3332] Sequential element (padovan_calc/cur_reg[5]_LDC) is unused and will be removed from module uart_padovan.
WARNING: [Synth 8-3332] Sequential element (padovan_calc/cur_reg[5]_C) is unused and will be removed from module uart_padovan.
WARNING: [Synth 8-3332] Sequential element (padovan_calc/cur_reg[4]_LDC) is unused and will be removed from module uart_padovan.
WARNING: [Synth 8-3332] Sequential element (padovan_calc/cur_reg[4]_C) is unused and will be removed from module uart_padovan.
WARNING: [Synth 8-3332] Sequential element (padovan_calc/cur_reg[3]_LDC) is unused and will be removed from module uart_padovan.
WARNING: [Synth 8-3332] Sequential element (padovan_calc/cur_reg[3]_C) is unused and will be removed from module uart_padovan.
WARNING: [Synth 8-3332] Sequential element (padovan_calc/cur_reg[2]_LDC) is unused and will be removed from module uart_padovan.
WARNING: [Synth 8-3332] Sequential element (padovan_calc/cur_reg[2]_C) is unused and will be removed from module uart_padovan.
WARNING: [Synth 8-3332] Sequential element (padovan_calc/cur_reg[1]_LDC) is unused and will be removed from module uart_padovan.
WARNING: [Synth 8-3332] Sequential element (padovan_calc/cur_reg[1]_C) is unused and will be removed from module uart_padovan.
WARNING: [Synth 8-3332] Sequential element (padovan_calc/cur_reg[0]_LDC) is unused and will be removed from module uart_padovan.
WARNING: [Synth 8-3332] Sequential element (padovan_calc/cur_reg[0]_C) is unused and will be removed from module uart_padovan.
WARNING: [Synth 8-3332] Sequential element (padovan_calc/prev_reg[7]_LDC) is unused and will be removed from module uart_padovan.
WARNING: [Synth 8-3332] Sequential element (padovan_calc/prev_reg[7]_C) is unused and will be removed from module uart_padovan.
WARNING: [Synth 8-3332] Sequential element (padovan_calc/prev_reg[6]_LDC) is unused and will be removed from module uart_padovan.
WARNING: [Synth 8-3332] Sequential element (padovan_calc/prev_reg[6]_C) is unused and will be removed from module uart_padovan.
WARNING: [Synth 8-3332] Sequential element (padovan_calc/prev_reg[5]_LDC) is unused and will be removed from module uart_padovan.
WARNING: [Synth 8-3332] Sequential element (padovan_calc/prev_reg[5]_C) is unused and will be removed from module uart_padovan.
WARNING: [Synth 8-3332] Sequential element (padovan_calc/prev_reg[4]_LDC) is unused and will be removed from module uart_padovan.
WARNING: [Synth 8-3332] Sequential element (padovan_calc/prev_reg[4]_C) is unused and will be removed from module uart_padovan.
WARNING: [Synth 8-3332] Sequential element (padovan_calc/prev_reg[3]_LDC) is unused and will be removed from module uart_padovan.
WARNING: [Synth 8-3332] Sequential element (padovan_calc/prev_reg[3]_C) is unused and will be removed from module uart_padovan.
WARNING: [Synth 8-3332] Sequential element (padovan_calc/prev_reg[2]_LDC) is unused and will be removed from module uart_padovan.
WARNING: [Synth 8-3332] Sequential element (padovan_calc/prev_reg[2]_C) is unused and will be removed from module uart_padovan.
WARNING: [Synth 8-3332] Sequential element (padovan_calc/prev_reg[1]_LDC) is unused and will be removed from module uart_padovan.
WARNING: [Synth 8-3332] Sequential element (padovan_calc/prev_reg[1]_C) is unused and will be removed from module uart_padovan.
WARNING: [Synth 8-3332] Sequential element (padovan_calc/prev_reg[0]_LDC) is unused and will be removed from module uart_padovan.
WARNING: [Synth 8-3332] Sequential element (padovan_calc/prev_reg[0]_C) is unused and will be removed from module uart_padovan.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1410.102 ; gain = 688.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------+-------------+---------------+----------------+
|Module Name  | RTL Object  | Depth x Width | Implemented As | 
+-------------+-------------+---------------+----------------+
|uart_padovan | padovan_msg | 64x8          | LUT            | 
|uart_padovan | p_0_out     | 64x8          | LUT            | 
+-------------+-------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1523.453 ; gain = 802.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1564.832 ; gain = 843.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1573.777 ; gain = 852.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1768.051 ; gain = 1046.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1768.051 ; gain = 1046.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1768.051 ; gain = 1046.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1768.051 ; gain = 1046.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1768.051 ; gain = 1046.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1768.051 ; gain = 1046.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |     6|
|4     |LUT2   |    34|
|5     |LUT3   |    51|
|6     |LUT4   |    35|
|7     |LUT5   |    34|
|8     |LUT6   |    81|
|9     |FDCE   |    86|
|10    |FDPE   |     2|
|11    |FDRE   |    48|
|12    |IBUF   |     3|
|13    |OBUF   |     9|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1768.051 ; gain = 1046.879
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 49 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1768.051 ; gain = 984.531
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1768.051 ; gain = 1046.879
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1777.184 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1780.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 6336eb59
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 72 Warnings, 9 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1780.883 ; gain = 1244.148
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1780.883 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/zayam/barbosa/repo/SERIALPORTFPGA/Usart.runs/synth_1/uart_padovan.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file uart_padovan_utilization_synth.rpt -pb uart_padovan_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 18 22:24:17 2025...
