/*
** ###################################################################
**     Processors:          MIMX94398AVKE_ca55
**                          MIMX94398AVKE_cm33_core0
**                          MIMX94398AVKE_cm33_core1
**                          MIMX94398AVKE_cm7_core0
**                          MIMX94398AVKE_cm7_core1
**                          MIMX94398AVKJ_ca55
**                          MIMX94398AVKJ_cm33_core0
**                          MIMX94398AVKJ_cm33_core1
**                          MIMX94398AVKJ_cm7_core0
**                          MIMX94398AVKJ_cm7_core1
**                          MIMX94398AVKM_ca55
**                          MIMX94398AVKM_cm33_core0
**                          MIMX94398AVKM_cm33_core1
**                          MIMX94398AVKM_cm7_core0
**                          MIMX94398AVKM_cm7_core1
**                          MIMX94398AVME_ca55
**                          MIMX94398AVME_cm33_core0
**                          MIMX94398AVME_cm33_core1
**                          MIMX94398AVME_cm7_core0
**                          MIMX94398AVME_cm7_core1
**                          MIMX94398AVMJ_ca55
**                          MIMX94398AVMJ_cm33_core0
**                          MIMX94398AVMJ_cm33_core1
**                          MIMX94398AVMJ_cm7_core0
**                          MIMX94398AVMJ_cm7_core1
**                          MIMX94398AVMM_ca55
**                          MIMX94398AVMM_cm33_core0
**                          MIMX94398AVMM_cm33_core1
**                          MIMX94398AVMM_cm7_core0
**                          MIMX94398AVMM_cm7_core1
**                          MIMX94398CVKE_ca55
**                          MIMX94398CVKE_cm33_core0
**                          MIMX94398CVKE_cm33_core1
**                          MIMX94398CVKE_cm7_core0
**                          MIMX94398CVKE_cm7_core1
**                          MIMX94398CVKJ_ca55
**                          MIMX94398CVKJ_cm33_core0
**                          MIMX94398CVKJ_cm33_core1
**                          MIMX94398CVKJ_cm7_core0
**                          MIMX94398CVKJ_cm7_core1
**                          MIMX94398CVKM_ca55
**                          MIMX94398CVKM_cm33_core0
**                          MIMX94398CVKM_cm33_core1
**                          MIMX94398CVKM_cm7_core0
**                          MIMX94398CVKM_cm7_core1
**                          MIMX94398CVME_ca55
**                          MIMX94398CVME_cm33_core0
**                          MIMX94398CVME_cm33_core1
**                          MIMX94398CVME_cm7_core0
**                          MIMX94398CVME_cm7_core1
**                          MIMX94398CVMJ_ca55
**                          MIMX94398CVMJ_cm33_core0
**                          MIMX94398CVMJ_cm33_core1
**                          MIMX94398CVMJ_cm7_core0
**                          MIMX94398CVMJ_cm7_core1
**                          MIMX94398CVMM_ca55
**                          MIMX94398CVMM_cm33_core0
**                          MIMX94398CVMM_cm33_core1
**                          MIMX94398CVMM_cm7_core0
**                          MIMX94398CVMM_cm7_core1
**                          MIMX94398DVKE_ca55
**                          MIMX94398DVKE_cm33_core0
**                          MIMX94398DVKE_cm33_core1
**                          MIMX94398DVKE_cm7_core0
**                          MIMX94398DVKE_cm7_core1
**                          MIMX94398DVKJ_ca55
**                          MIMX94398DVKJ_cm33_core0
**                          MIMX94398DVKJ_cm33_core1
**                          MIMX94398DVKJ_cm7_core0
**                          MIMX94398DVKJ_cm7_core1
**                          MIMX94398DVKM_ca55
**                          MIMX94398DVKM_cm33_core0
**                          MIMX94398DVKM_cm33_core1
**                          MIMX94398DVKM_cm7_core0
**                          MIMX94398DVKM_cm7_core1
**                          MIMX94398DVME_ca55
**                          MIMX94398DVME_cm33_core0
**                          MIMX94398DVME_cm33_core1
**                          MIMX94398DVME_cm7_core0
**                          MIMX94398DVME_cm7_core1
**                          MIMX94398DVMJ_ca55
**                          MIMX94398DVMJ_cm33_core0
**                          MIMX94398DVMJ_cm33_core1
**                          MIMX94398DVMJ_cm7_core0
**                          MIMX94398DVMJ_cm7_core1
**                          MIMX94398DVMM_ca55
**                          MIMX94398DVMM_cm33_core0
**                          MIMX94398DVMM_cm33_core1
**                          MIMX94398DVMM_cm7_core0
**                          MIMX94398DVMM_cm7_core1
**                          MIMX94398XVKE_ca55
**                          MIMX94398XVKE_cm33_core0
**                          MIMX94398XVKE_cm33_core1
**                          MIMX94398XVKE_cm7_core0
**                          MIMX94398XVKE_cm7_core1
**                          MIMX94398XVKJ_ca55
**                          MIMX94398XVKJ_cm33_core0
**                          MIMX94398XVKJ_cm33_core1
**                          MIMX94398XVKJ_cm7_core0
**                          MIMX94398XVKJ_cm7_core1
**                          MIMX94398XVKM_ca55
**                          MIMX94398XVKM_cm33_core0
**                          MIMX94398XVKM_cm33_core1
**                          MIMX94398XVKM_cm7_core0
**                          MIMX94398XVKM_cm7_core1
**                          MIMX94398XVME_ca55
**                          MIMX94398XVME_cm33_core0
**                          MIMX94398XVME_cm33_core1
**                          MIMX94398XVME_cm7_core0
**                          MIMX94398XVME_cm7_core1
**                          MIMX94398XVMJ_ca55
**                          MIMX94398XVMJ_cm33_core0
**                          MIMX94398XVMJ_cm33_core1
**                          MIMX94398XVMJ_cm7_core0
**                          MIMX94398XVMJ_cm7_core1
**                          MIMX94398XVMM_ca55
**                          MIMX94398XVMM_cm33_core0
**                          MIMX94398XVMM_cm33_core1
**                          MIMX94398XVMM_cm7_core0
**                          MIMX94398XVMM_cm7_core1
**
**     Version:             rev. 1.0, 2023-11-01
**     Build:               b250109
**
**     Abstract:
**         CMSIS Peripheral Access Layer for CAMIX_BLK_CTRL
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-11-01)
**         Initial version.
**         core name and core alias name
**         +---------------------------------------------------------------------+
**         | core name  |                  core alias name                       |
**         +---------------------------------------------------------------------+
**         | cm33_core0 | m33, cm33                                              |
**         +---------------------------------------------------------------------+
**         | cm33_core1 | m33_2, cm33_2, cm33_sync, netcmix_cm33                 |
**         +---------------------------------------------------------------------+
**         | cm7_core0  | m7, cm7                                                |
**         +---------------------------------------------------------------------+
**         | cm7_core1  | m7_2, cm7_2                                            |
**         +---------------------------------------------------------------------+
**         | ca55_core0 | a55, ca55, a55_0, ca55_0                               |
**         +---------------------------------------------------------------------+
**         | ca55_core1 | a55, ca55, a55_1, ca55_1                               |
**         +---------------------------------------------------------------------+
**         | ca55_core2 | a55, ca55, a55_2, ca55_2                               |
**         +---------------------------------------------------------------------+
**         | ca55_core3 | a55, ca55, a55_3, ca55_3                               |
**         +---------------------------------------------------------------------+
**
** ###################################################################
*/

/*!
 * @file CAMIX_BLK_CTRL.h
 * @version 1.0
 * @date 2023-11-01
 * @brief CMSIS Peripheral Access Layer for CAMIX_BLK_CTRL
 *
 * CMSIS Peripheral Access Layer for CAMIX_BLK_CTRL
 */

#if !defined(CAMIX_BLK_CTRL_H_)
#define CAMIX_BLK_CTRL_H_                        /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX94398AVKE_ca55) || defined(CPU_MIMX94398AVKJ_ca55) || defined(CPU_MIMX94398AVKM_ca55) || defined(CPU_MIMX94398AVME_ca55) || defined(CPU_MIMX94398AVMJ_ca55) || defined(CPU_MIMX94398AVMM_ca55) || defined(CPU_MIMX94398CVKE_ca55) || defined(CPU_MIMX94398CVKJ_ca55) || defined(CPU_MIMX94398CVKM_ca55) || defined(CPU_MIMX94398CVME_ca55) || defined(CPU_MIMX94398CVMJ_ca55) || defined(CPU_MIMX94398CVMM_ca55) || defined(CPU_MIMX94398DVKE_ca55) || defined(CPU_MIMX94398DVKJ_ca55) || defined(CPU_MIMX94398DVKM_ca55) || defined(CPU_MIMX94398DVME_ca55) || defined(CPU_MIMX94398DVMJ_ca55) || defined(CPU_MIMX94398DVMM_ca55) || defined(CPU_MIMX94398XVKE_ca55) || defined(CPU_MIMX94398XVKJ_ca55) || defined(CPU_MIMX94398XVKM_ca55) || defined(CPU_MIMX94398XVME_ca55) || defined(CPU_MIMX94398XVMJ_ca55) || defined(CPU_MIMX94398XVMM_ca55))
#include "MIMX94398_ca55_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core0) || defined(CPU_MIMX94398AVKJ_cm33_core0) || defined(CPU_MIMX94398AVKM_cm33_core0) || defined(CPU_MIMX94398AVME_cm33_core0) || defined(CPU_MIMX94398AVMJ_cm33_core0) || defined(CPU_MIMX94398AVMM_cm33_core0) || defined(CPU_MIMX94398CVKE_cm33_core0) || defined(CPU_MIMX94398CVKJ_cm33_core0) || defined(CPU_MIMX94398CVKM_cm33_core0) || defined(CPU_MIMX94398CVME_cm33_core0) || defined(CPU_MIMX94398CVMJ_cm33_core0) || defined(CPU_MIMX94398CVMM_cm33_core0) || defined(CPU_MIMX94398DVKE_cm33_core0) || defined(CPU_MIMX94398DVKJ_cm33_core0) || defined(CPU_MIMX94398DVKM_cm33_core0) || defined(CPU_MIMX94398DVME_cm33_core0) || defined(CPU_MIMX94398DVMJ_cm33_core0) || defined(CPU_MIMX94398DVMM_cm33_core0) || defined(CPU_MIMX94398XVKE_cm33_core0) || defined(CPU_MIMX94398XVKJ_cm33_core0) || defined(CPU_MIMX94398XVKM_cm33_core0) || defined(CPU_MIMX94398XVME_cm33_core0) || defined(CPU_MIMX94398XVMJ_cm33_core0) || defined(CPU_MIMX94398XVMM_cm33_core0))
#include "MIMX94398_cm33_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core1) || defined(CPU_MIMX94398AVKJ_cm33_core1) || defined(CPU_MIMX94398AVKM_cm33_core1) || defined(CPU_MIMX94398AVME_cm33_core1) || defined(CPU_MIMX94398AVMJ_cm33_core1) || defined(CPU_MIMX94398AVMM_cm33_core1) || defined(CPU_MIMX94398CVKE_cm33_core1) || defined(CPU_MIMX94398CVKJ_cm33_core1) || defined(CPU_MIMX94398CVKM_cm33_core1) || defined(CPU_MIMX94398CVME_cm33_core1) || defined(CPU_MIMX94398CVMJ_cm33_core1) || defined(CPU_MIMX94398CVMM_cm33_core1) || defined(CPU_MIMX94398DVKE_cm33_core1) || defined(CPU_MIMX94398DVKJ_cm33_core1) || defined(CPU_MIMX94398DVKM_cm33_core1) || defined(CPU_MIMX94398DVME_cm33_core1) || defined(CPU_MIMX94398DVMJ_cm33_core1) || defined(CPU_MIMX94398DVMM_cm33_core1) || defined(CPU_MIMX94398XVKE_cm33_core1) || defined(CPU_MIMX94398XVKJ_cm33_core1) || defined(CPU_MIMX94398XVKM_cm33_core1) || defined(CPU_MIMX94398XVME_cm33_core1) || defined(CPU_MIMX94398XVMJ_cm33_core1) || defined(CPU_MIMX94398XVMM_cm33_core1))
#include "MIMX94398_cm33_core1_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core0) || defined(CPU_MIMX94398AVKJ_cm7_core0) || defined(CPU_MIMX94398AVKM_cm7_core0) || defined(CPU_MIMX94398AVME_cm7_core0) || defined(CPU_MIMX94398AVMJ_cm7_core0) || defined(CPU_MIMX94398AVMM_cm7_core0) || defined(CPU_MIMX94398CVKE_cm7_core0) || defined(CPU_MIMX94398CVKJ_cm7_core0) || defined(CPU_MIMX94398CVKM_cm7_core0) || defined(CPU_MIMX94398CVME_cm7_core0) || defined(CPU_MIMX94398CVMJ_cm7_core0) || defined(CPU_MIMX94398CVMM_cm7_core0) || defined(CPU_MIMX94398DVKE_cm7_core0) || defined(CPU_MIMX94398DVKJ_cm7_core0) || defined(CPU_MIMX94398DVKM_cm7_core0) || defined(CPU_MIMX94398DVME_cm7_core0) || defined(CPU_MIMX94398DVMJ_cm7_core0) || defined(CPU_MIMX94398DVMM_cm7_core0) || defined(CPU_MIMX94398XVKE_cm7_core0) || defined(CPU_MIMX94398XVKJ_cm7_core0) || defined(CPU_MIMX94398XVKM_cm7_core0) || defined(CPU_MIMX94398XVME_cm7_core0) || defined(CPU_MIMX94398XVMJ_cm7_core0) || defined(CPU_MIMX94398XVMM_cm7_core0))
#include "MIMX94398_cm7_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core1) || defined(CPU_MIMX94398AVKJ_cm7_core1) || defined(CPU_MIMX94398AVKM_cm7_core1) || defined(CPU_MIMX94398AVME_cm7_core1) || defined(CPU_MIMX94398AVMJ_cm7_core1) || defined(CPU_MIMX94398AVMM_cm7_core1) || defined(CPU_MIMX94398CVKE_cm7_core1) || defined(CPU_MIMX94398CVKJ_cm7_core1) || defined(CPU_MIMX94398CVKM_cm7_core1) || defined(CPU_MIMX94398CVME_cm7_core1) || defined(CPU_MIMX94398CVMJ_cm7_core1) || defined(CPU_MIMX94398CVMM_cm7_core1) || defined(CPU_MIMX94398DVKE_cm7_core1) || defined(CPU_MIMX94398DVKJ_cm7_core1) || defined(CPU_MIMX94398DVKM_cm7_core1) || defined(CPU_MIMX94398DVME_cm7_core1) || defined(CPU_MIMX94398DVMJ_cm7_core1) || defined(CPU_MIMX94398DVMM_cm7_core1) || defined(CPU_MIMX94398XVKE_cm7_core1) || defined(CPU_MIMX94398XVKJ_cm7_core1) || defined(CPU_MIMX94398XVKM_cm7_core1) || defined(CPU_MIMX94398XVME_cm7_core1) || defined(CPU_MIMX94398XVMJ_cm7_core1) || defined(CPU_MIMX94398XVMM_cm7_core1))
#include "MIMX94398_cm7_core1_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- CAMIX_BLK_CTRL Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup CAMIX_BLK_CTRL_Peripheral_Access_Layer CAMIX_BLK_CTRL Peripheral Access Layer
 * @{
 */

/** CAMIX_BLK_CTRL - Register Layout Typedef */
typedef struct {
  __I  uint32_t STA_CLUSTER_PCH;                   /**< Cluster Pchannel Protocol bits, offset: 0x0 */
  __I  uint32_t STA_CORE_0_1_PCH;                  /**< Core 0 and Core 1 Pchannel protocol bits, offset: 0x4 */
  __I  uint32_t STA_CORE_2_3_PCH;                  /**< Core 0 and Core 1 Pchannel protocol bits, offset: 0x8 */
       uint8_t RESERVED_0[36];
  __IO uint32_t LPCG_FORCE_ON_OFF_0;               /**< LPCG Force ON OFF CTRL 0, offset: 0x30 */
  __IO uint32_t LPCG_FORCE_ON_OFF_1;               /**< LPCG Force ON OFF CTRL 1, offset: 0x34 */
  __IO uint32_t LPCG_FORCE_ON_OFF_SEL_0;           /**< LPCG Force ON OFF CTRL SELECT 0, offset: 0x38 */
  __IO uint32_t LPCG_FORCE_ON_OFF_SEL_1;           /**< LPCG Force ON OFF CTRL SELECT 1, offset: 0x3C */
} CAMIX_BLK_CTRL_Type;

/* ----------------------------------------------------------------------------
   -- CAMIX_BLK_CTRL Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup CAMIX_BLK_CTRL_Register_Masks CAMIX_BLK_CTRL Register Masks
 * @{
 */

/*! @name STA_CLUSTER_PCH - Cluster Pchannel Protocol bits */
/*! @{ */

#define CAMIX_BLK_CTRL_STA_CLUSTER_PCH_CLUSTER_PACTIVE_MASK (0xFFU)
#define CAMIX_BLK_CTRL_STA_CLUSTER_PCH_CLUSTER_PACTIVE_SHIFT (0U)
/*! CLUSTER_PACTIVE - Cluster Pchannel Pactive bits
 *  0b00000000..Indicates the slave is inactive
 *  0b00000001..Indicates the slave is active
 */
#define CAMIX_BLK_CTRL_STA_CLUSTER_PCH_CLUSTER_PACTIVE(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_STA_CLUSTER_PCH_CLUSTER_PACTIVE_SHIFT)) & CAMIX_BLK_CTRL_STA_CLUSTER_PCH_CLUSTER_PACTIVE_MASK)

#define CAMIX_BLK_CTRL_STA_CLUSTER_PCH_CLUSTER_PSTATE_MASK (0x7F00U)
#define CAMIX_BLK_CTRL_STA_CLUSTER_PCH_CLUSTER_PSTATE_SHIFT (8U)
/*! CLUSTER_PSTATE - Cluster Pchannel PSTATE bits */
#define CAMIX_BLK_CTRL_STA_CLUSTER_PCH_CLUSTER_PSTATE(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_STA_CLUSTER_PCH_CLUSTER_PSTATE_SHIFT)) & CAMIX_BLK_CTRL_STA_CLUSTER_PCH_CLUSTER_PSTATE_MASK)
/*! @} */

/*! @name STA_CORE_0_1_PCH - Core 0 and Core 1 Pchannel protocol bits */
/*! @{ */

#define CAMIX_BLK_CTRL_STA_CORE_0_1_PCH_CORE0_PACTIVE_MASK (0x1FU)
#define CAMIX_BLK_CTRL_STA_CORE_0_1_PCH_CORE0_PACTIVE_SHIFT (0U)
/*! CORE0_PACTIVE - Core0 Pchannel Pactive bits
 *  0b00000..Indicates the slave is inactive
 *  0b00001..Indicates the slave is active
 */
#define CAMIX_BLK_CTRL_STA_CORE_0_1_PCH_CORE0_PACTIVE(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_STA_CORE_0_1_PCH_CORE0_PACTIVE_SHIFT)) & CAMIX_BLK_CTRL_STA_CORE_0_1_PCH_CORE0_PACTIVE_MASK)

#define CAMIX_BLK_CTRL_STA_CORE_0_1_PCH_CORE0_PSTATE_MASK (0x3F00U)
#define CAMIX_BLK_CTRL_STA_CORE_0_1_PCH_CORE0_PSTATE_SHIFT (8U)
/*! CORE0_PSTATE - Core0 Pchannel PSTATE bits */
#define CAMIX_BLK_CTRL_STA_CORE_0_1_PCH_CORE0_PSTATE(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_STA_CORE_0_1_PCH_CORE0_PSTATE_SHIFT)) & CAMIX_BLK_CTRL_STA_CORE_0_1_PCH_CORE0_PSTATE_MASK)

#define CAMIX_BLK_CTRL_STA_CORE_0_1_PCH_CORE1_PACTIVE_MASK (0x1F0000U)
#define CAMIX_BLK_CTRL_STA_CORE_0_1_PCH_CORE1_PACTIVE_SHIFT (16U)
/*! CORE1_PACTIVE - Core1 Pchannel Pactive bits
 *  0b00000..Indicates the slave is inactive
 *  0b00001..Indicates the slave is active
 */
#define CAMIX_BLK_CTRL_STA_CORE_0_1_PCH_CORE1_PACTIVE(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_STA_CORE_0_1_PCH_CORE1_PACTIVE_SHIFT)) & CAMIX_BLK_CTRL_STA_CORE_0_1_PCH_CORE1_PACTIVE_MASK)

#define CAMIX_BLK_CTRL_STA_CORE_0_1_PCH_CORE1_PSTATE_MASK (0x3F000000U)
#define CAMIX_BLK_CTRL_STA_CORE_0_1_PCH_CORE1_PSTATE_SHIFT (24U)
/*! CORE1_PSTATE - Core1 Pchannel PSTATE bits */
#define CAMIX_BLK_CTRL_STA_CORE_0_1_PCH_CORE1_PSTATE(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_STA_CORE_0_1_PCH_CORE1_PSTATE_SHIFT)) & CAMIX_BLK_CTRL_STA_CORE_0_1_PCH_CORE1_PSTATE_MASK)
/*! @} */

/*! @name STA_CORE_2_3_PCH - Core 0 and Core 1 Pchannel protocol bits */
/*! @{ */

#define CAMIX_BLK_CTRL_STA_CORE_2_3_PCH_CORE2_PACTIVE_MASK (0x1FU)
#define CAMIX_BLK_CTRL_STA_CORE_2_3_PCH_CORE2_PACTIVE_SHIFT (0U)
/*! CORE2_PACTIVE - Core2 Pchannel Pactive bits
 *  0b00000..Indicates the slave is inactive
 *  0b00001..Indicates the slave is active
 */
#define CAMIX_BLK_CTRL_STA_CORE_2_3_PCH_CORE2_PACTIVE(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_STA_CORE_2_3_PCH_CORE2_PACTIVE_SHIFT)) & CAMIX_BLK_CTRL_STA_CORE_2_3_PCH_CORE2_PACTIVE_MASK)

#define CAMIX_BLK_CTRL_STA_CORE_2_3_PCH_CORE2_PSTATE_MASK (0x3F00U)
#define CAMIX_BLK_CTRL_STA_CORE_2_3_PCH_CORE2_PSTATE_SHIFT (8U)
/*! CORE2_PSTATE - Core2 Pchannel PSTATE bits */
#define CAMIX_BLK_CTRL_STA_CORE_2_3_PCH_CORE2_PSTATE(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_STA_CORE_2_3_PCH_CORE2_PSTATE_SHIFT)) & CAMIX_BLK_CTRL_STA_CORE_2_3_PCH_CORE2_PSTATE_MASK)

#define CAMIX_BLK_CTRL_STA_CORE_2_3_PCH_CORE3_PACTIVE_MASK (0x1F0000U)
#define CAMIX_BLK_CTRL_STA_CORE_2_3_PCH_CORE3_PACTIVE_SHIFT (16U)
/*! CORE3_PACTIVE - Core3 Pchannel Pactive bits
 *  0b00000..Indicates the slave is inactive
 *  0b00001..Indicates the slave is active
 */
#define CAMIX_BLK_CTRL_STA_CORE_2_3_PCH_CORE3_PACTIVE(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_STA_CORE_2_3_PCH_CORE3_PACTIVE_SHIFT)) & CAMIX_BLK_CTRL_STA_CORE_2_3_PCH_CORE3_PACTIVE_MASK)

#define CAMIX_BLK_CTRL_STA_CORE_2_3_PCH_CORE3_PSTATE_MASK (0x3F000000U)
#define CAMIX_BLK_CTRL_STA_CORE_2_3_PCH_CORE3_PSTATE_SHIFT (24U)
/*! CORE3_PSTATE - Core3 Pchannel PSTATE bits */
#define CAMIX_BLK_CTRL_STA_CORE_2_3_PCH_CORE3_PSTATE(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_STA_CORE_2_3_PCH_CORE3_PSTATE_SHIFT)) & CAMIX_BLK_CTRL_STA_CORE_2_3_PCH_CORE3_PSTATE_MASK)
/*! @} */

/*! @name LPCG_FORCE_ON_OFF_0 - LPCG Force ON OFF CTRL 0 */
/*! @{ */

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_sclk_MASK (0x1U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_sclk_SHIFT (0U)
/*! ipc_clk_sclk - Force ON_OFF of ipc_clk_sclk
 *  0b0..LPCG output clock will be gated when the corresponding force_on_off_sel is high
 *  0b1..LPCG output clock will be ungated when the corresponding force_on_off_sel is high
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_sclk(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_sclk_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_sclk_MASK)

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_arm_a55_apb_MASK (0x2U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_arm_a55_apb_SHIFT (1U)
/*! ipc_clk_arm_a55_apb - Force ON_OFF of ipc_clk_arm_a55_apb
 *  0b0..LPCG output clock will be gated when the corresponding force_on_off_sel is high
 *  0b1..LPCG output clock will be ungated when the corresponding force_on_off_sel is high
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_arm_a55_apb(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_arm_a55_apb_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_arm_a55_apb_MASK)

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_arm_a55_at_MASK (0x4U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_arm_a55_at_SHIFT (2U)
/*! ipc_clk_arm_a55_at - Force ON_OFF of ipc_clk_arm_a55_at
 *  0b0..LPCG output clock will be gated when the corresponding force_on_off_sel is high
 *  0b1..LPCG output clock will be ungated when the corresponding force_on_off_sel is high
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_arm_a55_at(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_arm_a55_at_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_arm_a55_at_MASK)

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_arm_a55_gic_MASK (0x8U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_arm_a55_gic_SHIFT (3U)
/*! ipc_clk_arm_a55_gic - Force ON_OFF of ipc_clk_arm_a55_gic
 *  0b0..LPCG output clock will be gated when the corresponding force_on_off_sel is high
 *  0b1..LPCG output clock will be ungated when the corresponding force_on_off_sel is high
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_arm_a55_gic(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_arm_a55_gic_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_arm_a55_gic_MASK)

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_arm_a55_periph_MASK (0x10U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_arm_a55_periph_SHIFT (4U)
/*! ipc_clk_arm_a55_periph - Force ON_OFF of ipc_clk_arm_a55_periph
 *  0b0..LPCG output clock will be gated when the corresponding force_on_off_sel is high
 *  0b1..LPCG output clock will be ungated when the corresponding force_on_off_sel is high
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_arm_a55_periph(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_arm_a55_periph_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_arm_a55_periph_MASK)

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_arm_a55_p_MASK (0x20U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_arm_a55_p_SHIFT (5U)
/*! ipc_clk_arm_a55_p - Force ON_OFF of ipc_clk_arm_a55_p
 *  0b0..LPCG output clock will be gated when the corresponding force_on_off_sel is high
 *  0b1..LPCG output clock will be ungated when the corresponding force_on_off_sel is high
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_arm_a55_p(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_arm_a55_p_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_arm_a55_p_MASK)

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_coreclk0_MASK (0x40U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_coreclk0_SHIFT (6U)
/*! ipc_clk_coreclk0 - Force ON_OFF of ipc_clk_coreclk0
 *  0b0..LPCG output clock will be gated when the corresponding force_on_off_sel is high
 *  0b1..LPCG output clock will be ungated when the corresponding force_on_off_sel is high
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_coreclk0(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_coreclk0_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_coreclk0_MASK)

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_coreclk1_MASK (0x80U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_coreclk1_SHIFT (7U)
/*! ipc_clk_coreclk1 - Force ON_OFF of ipc_clk_coreclk1
 *  0b0..LPCG output clock will be gated when the corresponding force_on_off_sel is high
 *  0b1..LPCG output clock will be ungated when the corresponding force_on_off_sel is high
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_coreclk1(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_coreclk1_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_coreclk1_MASK)

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_coreclk2_MASK (0x100U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_coreclk2_SHIFT (8U)
/*! ipc_clk_coreclk2 - Force ON_OFF of ipc_clk_coreclk2
 *  0b0..LPCG output clock will be gated when the corresponding force_on_off_sel is high
 *  0b1..LPCG output clock will be ungated when the corresponding force_on_off_sel is high
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_coreclk2(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_coreclk2_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_coreclk2_MASK)

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_coreclk3_MASK (0x200U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_coreclk3_SHIFT (9U)
/*! ipc_clk_coreclk3 - Force ON_OFF of ipc_clk_coreclk3
 *  0b0..LPCG output clock will be gated when the corresponding force_on_off_sel is high
 *  0b1..LPCG output clock will be ungated when the corresponding force_on_off_sel is high
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_coreclk3(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_coreclk3_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_coreclk3_MASK)

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_ssi_clk_MASK (0x400U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_ssi_clk_SHIFT (10U)
/*! ipc_clk_ssi_clk - Force ON_OFF of ipc_clk_ssi_clk
 *  0b0..LPCG output clock will be gated when the corresponding force_on_off_sel is high
 *  0b1..LPCG output clock will be ungated when the corresponding force_on_off_sel is high
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_ssi_clk(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_ssi_clk_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_ssi_clk_MASK)

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_ssi_acp_clk_MASK (0x800U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_ssi_acp_clk_SHIFT (11U)
/*! ipc_clk_ssi_acp_clk - Force ON_OFF of ipc_clk_ssi_acp_clk
 *  0b0..LPCG output clock will be gated when the corresponding force_on_off_sel is high
 *  0b1..LPCG output clock will be ungated when the corresponding force_on_off_sel is high
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_ssi_acp_clk(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_ssi_acp_clk_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_ssi_acp_clk_MASK)

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_trout_ref_MASK (0x1000U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_trout_ref_SHIFT (12U)
/*! ipc_clk_trout_ref - Force ON_OFF of ipc_clk_trout_ref
 *  0b0..LPCG output clock will be gated when the corresponding force_on_off_sel is high
 *  0b1..LPCG output clock will be ungated when the corresponding force_on_off_sel is high
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_trout_ref(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_trout_ref_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_trout_ref_MASK)

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_tsense_MASK (0x2000U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_tsense_SHIFT (13U)
/*! ipc_clk_tsense - Force ON_OFF of ipc_clk_tsense
 *  0b0..LPCG output clock will be gated when the corresponding force_on_off_sel is high
 *  0b1..LPCG output clock will be ungated when the corresponding force_on_off_sel is high
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_tsense(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_tsense_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_tsense_MASK)

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_arm_a55_periph_axi2apb_MASK (0x100000U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_arm_a55_periph_axi2apb_SHIFT (20U)
/*! ipc_clk_arm_a55_periph_axi2apb - Force ON_OFF of ipc_clk_arm_a55_periph_axi2apb
 *  0b0..LPCG output clock will be gated when the corresponding force_on_off_sel is high
 *  0b1..LPCG output clock will be ungated when the corresponding force_on_off_sel is high
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_arm_a55_periph_axi2apb(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_arm_a55_periph_axi2apb_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_arm_a55_periph_axi2apb_MASK)

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_ssi_clk_axi2apb_MASK (0x200000U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_ssi_clk_axi2apb_SHIFT (21U)
/*! ipc_clk_ssi_clk_axi2apb - Force ON_OFF of ipc_clk_ssi_clk_axi2apb
 *  0b0..LPCG output clock will be gated when the corresponding force_on_off_sel is high
 *  0b1..LPCG output clock will be ungated when the corresponding force_on_off_sel is high
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_ssi_clk_axi2apb(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_ssi_clk_axi2apb_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_ssi_clk_axi2apb_MASK)

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_tsense_axi2apb_MASK (0x400000U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_tsense_axi2apb_SHIFT (22U)
/*! ipc_clk_tsense_axi2apb - Force ON_OFF of ipc_clk_tsense_axi2apb
 *  0b0..LPCG output clock will be gated when the corresponding force_on_off_sel is high
 *  0b1..LPCG output clock will be ungated when the corresponding force_on_off_sel is high
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_tsense_axi2apb(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_tsense_axi2apb_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_tsense_axi2apb_MASK)

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_ssi_gic_clk_MASK (0x800000U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_ssi_gic_clk_SHIFT (23U)
/*! ipc_clk_ssi_gic_clk - Force ON_OFF of ipc_clk_ssi_gic_clk
 *  0b0..LPCG output clock will be gated when the corresponding force_on_off_sel is high
 *  0b1..LPCG output clock will be ungated when the corresponding force_on_off_sel is high
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_ssi_gic_clk(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_ssi_gic_clk_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_0_ipc_clk_ssi_gic_clk_MASK)
/*! @} */

/*! @name LPCG_FORCE_ON_OFF_1 - LPCG Force ON OFF CTRL 1 */
/*! @{ */

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_1_ipc_clk_sclk_dft_MASK (0x1U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_1_ipc_clk_sclk_dft_SHIFT (0U)
/*! ipc_clk_sclk_dft - Force ON_OFF of ipc_clk_sclk_dft
 *  0b0..LPCG output clock will be gated when the corresponding force_on_off_sel is high
 *  0b1..LPCG output clock will be ungated when the corresponding force_on_off_sel is high
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_1_ipc_clk_sclk_dft(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_1_ipc_clk_sclk_dft_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_1_ipc_clk_sclk_dft_MASK)

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_1_ipc_clk_arm_a55_apb_dft_MASK (0x2U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_1_ipc_clk_arm_a55_apb_dft_SHIFT (1U)
/*! ipc_clk_arm_a55_apb_dft - Force ON_OFF of ipc_clk_arm_a55_apb_dft
 *  0b0..LPCG output clock will be gated when the corresponding force_on_off_sel is high
 *  0b1..LPCG output clock will be ungated when the corresponding force_on_off_sel is high
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_1_ipc_clk_arm_a55_apb_dft(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_1_ipc_clk_arm_a55_apb_dft_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_1_ipc_clk_arm_a55_apb_dft_MASK)

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_1_ipc_clk_arm_a55_periph_dft_MASK (0x4U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_1_ipc_clk_arm_a55_periph_dft_SHIFT (2U)
/*! ipc_clk_arm_a55_periph_dft - Force ON_OFF of ipc_clk_arm_a55_periph_dft
 *  0b0..LPCG output clock will be gated when the corresponding force_on_off_sel is high
 *  0b1..LPCG output clock will be ungated when the corresponding force_on_off_sel is high
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_1_ipc_clk_arm_a55_periph_dft(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_1_ipc_clk_arm_a55_periph_dft_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_1_ipc_clk_arm_a55_periph_dft_MASK)

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_1_ipc_clk_coreclk0_out_MASK (0x200U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_1_ipc_clk_coreclk0_out_SHIFT (9U)
/*! ipc_clk_coreclk0_out - Force ON_OFF of ipc_clk_coreclk0_out
 *  0b0..LPCG output clock will be gated when the corresponding force_on_off_sel is high
 *  0b1..LPCG output clock will be ungated when the corresponding force_on_off_sel is high
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_1_ipc_clk_coreclk0_out(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_1_ipc_clk_coreclk0_out_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_1_ipc_clk_coreclk0_out_MASK)

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_1_ipc_clk_coreclk1_out_MASK (0x400U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_1_ipc_clk_coreclk1_out_SHIFT (10U)
/*! ipc_clk_coreclk1_out - Force ON_OFF of ipc_clk_coreclk1_out
 *  0b0..LPCG output clock will be gated when the corresponding force_on_off_sel is high
 *  0b1..LPCG output clock will be ungated when the corresponding force_on_off_sel is high
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_1_ipc_clk_coreclk1_out(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_1_ipc_clk_coreclk1_out_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_1_ipc_clk_coreclk1_out_MASK)

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_1_ipc_clk_coreclk2_out_MASK (0x800U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_1_ipc_clk_coreclk2_out_SHIFT (11U)
/*! ipc_clk_coreclk2_out - Force ON_OFF of ipc_clk_coreclk2_out
 *  0b0..LPCG output clock will be gated when the corresponding force_on_off_sel is high
 *  0b1..LPCG output clock will be ungated when the corresponding force_on_off_sel is high
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_1_ipc_clk_coreclk2_out(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_1_ipc_clk_coreclk2_out_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_1_ipc_clk_coreclk2_out_MASK)

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_1_ipc_clk_coreclk3_out_MASK (0x1000U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_1_ipc_clk_coreclk3_out_SHIFT (12U)
/*! ipc_clk_coreclk3_out - Force ON_OFF of ipc_clk_coreclk3_out
 *  0b0..LPCG output clock will be gated when the corresponding force_on_off_sel is high
 *  0b1..LPCG output clock will be ungated when the corresponding force_on_off_sel is high
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_1_ipc_clk_coreclk3_out(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_1_ipc_clk_coreclk3_out_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_1_ipc_clk_coreclk3_out_MASK)
/*! @} */

/*! @name LPCG_FORCE_ON_OFF_SEL_0 - LPCG Force ON OFF CTRL SELECT 0 */
/*! @{ */

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_sclk_MASK (0x1U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_sclk_SHIFT (0U)
/*! ipc_clk_sclk - Force ON_OFF Select of ipc_clk_sclk
 *  0b0..Indicates, the corresponding force_on_off control will not be selected
 *  0b1..Indicates, the corresponding force_on_off control will be selected
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_sclk(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_sclk_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_sclk_MASK)

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_arm_a55_apb_MASK (0x2U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_arm_a55_apb_SHIFT (1U)
/*! ipc_clk_arm_a55_apb - Force ON_OFF Select of ipc_clk_arm_a55_apb
 *  0b0..Indicates, the corresponding force_on_off control will not be selected
 *  0b1..Indicates, the corresponding force_on_off control will be selected
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_arm_a55_apb(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_arm_a55_apb_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_arm_a55_apb_MASK)

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_arm_a55_at_MASK (0x4U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_arm_a55_at_SHIFT (2U)
/*! ipc_clk_arm_a55_at - Force ON_OFF Select of ipc_clk_arm_a55_at
 *  0b0..Indicates, the corresponding force_on_off control will not be selected
 *  0b1..Indicates, the corresponding force_on_off control will be selected
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_arm_a55_at(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_arm_a55_at_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_arm_a55_at_MASK)

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_arm_a55_gic_MASK (0x8U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_arm_a55_gic_SHIFT (3U)
/*! ipc_clk_arm_a55_gic - Force ON_OFF Select of ipc_clk_arm_a55_gic
 *  0b0..Indicates, the corresponding force_on_off control will not be selected
 *  0b1..Indicates, the corresponding force_on_off control will be selected
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_arm_a55_gic(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_arm_a55_gic_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_arm_a55_gic_MASK)

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_arm_a55_periph_MASK (0x10U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_arm_a55_periph_SHIFT (4U)
/*! ipc_clk_arm_a55_periph - Force ON_OFF Select of ipc_clk_arm_a55_periph
 *  0b0..Indicates, the corresponding force_on_off control will not be selected
 *  0b1..Indicates, the corresponding force_on_off control will be selected
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_arm_a55_periph(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_arm_a55_periph_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_arm_a55_periph_MASK)

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_arm_a55_p_MASK (0x20U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_arm_a55_p_SHIFT (5U)
/*! ipc_clk_arm_a55_p - Force ON_OFF Select of ipc_clk_arm_a55_p
 *  0b0..Indicates, the corresponding force_on_off control will not be selected
 *  0b1..Indicates, the corresponding force_on_off control will be selected
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_arm_a55_p(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_arm_a55_p_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_arm_a55_p_MASK)

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_coreclk0_MASK (0x40U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_coreclk0_SHIFT (6U)
/*! ipc_clk_coreclk0 - Force ON_OFF Select of ipc_clk_coreclk0
 *  0b0..Indicates, the corresponding force_on_off control will not be selected
 *  0b1..Indicates, the corresponding force_on_off control will be selected
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_coreclk0(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_coreclk0_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_coreclk0_MASK)

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_coreclk1_MASK (0x80U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_coreclk1_SHIFT (7U)
/*! ipc_clk_coreclk1 - Force ON_OFF Select of ipc_clk_coreclk1
 *  0b0..Indicates, the corresponding force_on_off control will not be selected
 *  0b1..Indicates, the corresponding force_on_off control will be selected
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_coreclk1(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_coreclk1_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_coreclk1_MASK)

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_coreclk2_MASK (0x100U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_coreclk2_SHIFT (8U)
/*! ipc_clk_coreclk2 - Force ON_OFF Select of ipc_clk_coreclk2
 *  0b0..Indicates, the corresponding force_on_off control will not be selected
 *  0b1..Indicates, the corresponding force_on_off control will be selected
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_coreclk2(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_coreclk2_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_coreclk2_MASK)

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_coreclk3_MASK (0x200U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_coreclk3_SHIFT (9U)
/*! ipc_clk_coreclk3 - Force ON_OFF Select of ipc_clk_coreclk3
 *  0b0..Indicates, the corresponding force_on_off control will not be selected
 *  0b1..Indicates, the corresponding force_on_off control will be selected
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_coreclk3(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_coreclk3_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_coreclk3_MASK)

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_ssi_clk_MASK (0x400U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_ssi_clk_SHIFT (10U)
/*! ipc_clk_ssi_clk - Force ON_OFF Select of ipc_clk_ssi_clk
 *  0b0..Indicates, the corresponding force_on_off control will not be selected
 *  0b1..Indicates, the corresponding force_on_off control will be selected
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_ssi_clk(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_ssi_clk_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_ssi_clk_MASK)

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_ssi_acp_clk_MASK (0x800U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_ssi_acp_clk_SHIFT (11U)
/*! ipc_clk_ssi_acp_clk - Force ON_OFF Select of ipc_clk_ssi_acp_clk
 *  0b0..Indicates, the corresponding force_on_off control will not be selected
 *  0b1..Indicates, the corresponding force_on_off control will be selected
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_ssi_acp_clk(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_ssi_acp_clk_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_ssi_acp_clk_MASK)

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_trout_ref_MASK (0x1000U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_trout_ref_SHIFT (12U)
/*! ipc_clk_trout_ref - Force ON_OFF Select of ipc_clk_trout_ref
 *  0b0..Indicates, the corresponding force_on_off control will not be selected
 *  0b1..Indicates, the corresponding force_on_off control will be selected
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_trout_ref(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_trout_ref_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_trout_ref_MASK)

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_tsense_MASK (0x2000U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_tsense_SHIFT (13U)
/*! ipc_clk_tsense - Force ON_OFF Select of ipc_clk_tsense
 *  0b0..Indicates, the corresponding force_on_off control will not be selected
 *  0b1..Indicates, the corresponding force_on_off control will be selected
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_tsense(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_tsense_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_tsense_MASK)

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_arm_a55_periph_axi2apb_MASK (0x100000U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_arm_a55_periph_axi2apb_SHIFT (20U)
/*! ipc_clk_arm_a55_periph_axi2apb - Force ON_OFF Select of ipc_clk_arm_a55_periph_axi2apb
 *  0b0..Indicates, the corresponding force_on_off control will not be selected
 *  0b1..Indicates, the corresponding force_on_off control will be selected
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_arm_a55_periph_axi2apb(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_arm_a55_periph_axi2apb_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_arm_a55_periph_axi2apb_MASK)

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_ssi_clk_axi2apb_MASK (0x200000U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_ssi_clk_axi2apb_SHIFT (21U)
/*! ipc_clk_ssi_clk_axi2apb - Force ON_OFF Select of ipc_clk_ssi_clk_axi2apb
 *  0b0..Indicates, the corresponding force_on_off control will not be selected
 *  0b1..Indicates, the corresponding force_on_off control will be selected
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_ssi_clk_axi2apb(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_ssi_clk_axi2apb_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_ssi_clk_axi2apb_MASK)

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_tsense_axi2apb_MASK (0x400000U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_tsense_axi2apb_SHIFT (22U)
/*! ipc_clk_tsense_axi2apb - Force ON_OFF Select of ipc_clk_tsense_axi2apb
 *  0b0..Indicates, the corresponding force_on_off control will not be selected
 *  0b1..Indicates, the corresponding force_on_off control will be selected
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_tsense_axi2apb(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_tsense_axi2apb_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_tsense_axi2apb_MASK)

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_ssi_gic_clk_MASK (0x800000U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_ssi_gic_clk_SHIFT (23U)
/*! ipc_clk_ssi_gic_clk - Force ON_OFF Select of ipc_clk_ssi_gic_clk
 *  0b0..Indicates, the corresponding force_on_off control will not be selected
 *  0b1..Indicates, the corresponding force_on_off control will be selected
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_ssi_gic_clk(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_ssi_gic_clk_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_0_ipc_clk_ssi_gic_clk_MASK)
/*! @} */

/*! @name LPCG_FORCE_ON_OFF_SEL_1 - LPCG Force ON OFF CTRL SELECT 1 */
/*! @{ */

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_1_ipc_clk_sclk_dft_MASK (0x1U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_1_ipc_clk_sclk_dft_SHIFT (0U)
/*! ipc_clk_sclk_dft - Force ON_OFF Select of ipc_clk_sclk_dft
 *  0b0..Indicates, the corresponding force_on_off control will not be selected
 *  0b1..Indicates, the corresponding force_on_off control will be selected
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_1_ipc_clk_sclk_dft(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_1_ipc_clk_sclk_dft_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_1_ipc_clk_sclk_dft_MASK)

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_1_ipc_clk_arm_a55_apb_dft_MASK (0x2U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_1_ipc_clk_arm_a55_apb_dft_SHIFT (1U)
/*! ipc_clk_arm_a55_apb_dft - Force ON_OFF Select of ipc_clk_arm_a55_apb_dft
 *  0b0..Indicates, the corresponding force_on_off control will not be selected
 *  0b1..Indicates, the corresponding force_on_off control will be selected
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_1_ipc_clk_arm_a55_apb_dft(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_1_ipc_clk_arm_a55_apb_dft_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_1_ipc_clk_arm_a55_apb_dft_MASK)

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_1_ipc_clk_arm_a55_periph_dft_MASK (0x4U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_1_ipc_clk_arm_a55_periph_dft_SHIFT (2U)
/*! ipc_clk_arm_a55_periph_dft - Force ON_OFF Select of ipc_clk_arm_a55_periph_dft
 *  0b0..Indicates, the corresponding force_on_off control will not be selected
 *  0b1..Indicates, the corresponding force_on_off control will be selected
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_1_ipc_clk_arm_a55_periph_dft(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_1_ipc_clk_arm_a55_periph_dft_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_1_ipc_clk_arm_a55_periph_dft_MASK)

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_1_ipc_clk_coreclk0_out_MASK (0x200U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_1_ipc_clk_coreclk0_out_SHIFT (9U)
/*! ipc_clk_coreclk0_out - Force ON_OFF Select of ipc_clk_coreclk0_out
 *  0b0..Indicates, the corresponding force_on_off control will not be selected
 *  0b1..Indicates, the corresponding force_on_off control will be selected
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_1_ipc_clk_coreclk0_out(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_1_ipc_clk_coreclk0_out_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_1_ipc_clk_coreclk0_out_MASK)

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_1_ipc_clk_coreclk1_out_MASK (0x400U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_1_ipc_clk_coreclk1_out_SHIFT (10U)
/*! ipc_clk_coreclk1_out - Force ON_OFF Select of ipc_clk_coreclk1_out
 *  0b0..Indicates, the corresponding force_on_off control will not be selected
 *  0b1..Indicates, the corresponding force_on_off control will be selected
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_1_ipc_clk_coreclk1_out(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_1_ipc_clk_coreclk1_out_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_1_ipc_clk_coreclk1_out_MASK)

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_1_ipc_clk_coreclk2_out_MASK (0x800U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_1_ipc_clk_coreclk2_out_SHIFT (11U)
/*! ipc_clk_coreclk2_out - Force ON_OFF Select of ipc_clk_coreclk2_out
 *  0b0..Indicates, the corresponding force_on_off control will not be selected
 *  0b1..Indicates, the corresponding force_on_off control will be selected
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_1_ipc_clk_coreclk2_out(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_1_ipc_clk_coreclk2_out_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_1_ipc_clk_coreclk2_out_MASK)

#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_1_ipc_clk_coreclk3_out_MASK (0x1000U)
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_1_ipc_clk_coreclk3_out_SHIFT (12U)
/*! ipc_clk_coreclk3_out - Force ON_OFF Select of ipc_clk_coreclk3_out
 *  0b0..Indicates, the corresponding force_on_off control will not be selected
 *  0b1..Indicates, the corresponding force_on_off control will be selected
 */
#define CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_1_ipc_clk_coreclk3_out(x) (((uint32_t)(((uint32_t)(x)) << CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_1_ipc_clk_coreclk3_out_SHIFT)) & CAMIX_BLK_CTRL_LPCG_FORCE_ON_OFF_SEL_1_ipc_clk_coreclk3_out_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group CAMIX_BLK_CTRL_Register_Masks */


/*!
 * @}
 */ /* end of group CAMIX_BLK_CTRL_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* CAMIX_BLK_CTRL_H_ */

