

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Mon Nov 13 18:12:48 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        dft256_optimized1
* Solution:       pipline_only (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1312257|  1312257|  13.123 ms|  13.123 ms|  1312258|  1312258|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+-------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                         |                               |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                 Instance                |             Module            |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------------------------+-------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_dft_Pipeline_VITIS_LOOP_104_2_fu_78  |dft_Pipeline_VITIS_LOOP_104_2  |     5122|     5122|  51.220 us|  51.220 us|  5122|  5122|       no|
        +-----------------------------------------+-------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_101_1  |  1312256|  1312256|      5126|          -|          -|   256|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     25|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    5|     869|   1034|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    114|    -|
|Register         |        -|    -|     151|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    5|    1020|   1173|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    2|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+-------------------------------+---------+----+-----+------+-----+
    |                 Instance                |             Module            | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------------+-------------------------------+---------+----+-----+------+-----+
    |grp_dft_Pipeline_VITIS_LOOP_104_2_fu_78  |dft_Pipeline_VITIS_LOOP_104_2  |        2|   5|  869|  1034|    0|
    +-----------------------------------------+-------------------------------+---------+----+-----+------+-----+
    |Total                                    |                               |        2|   5|  869|  1034|    0|
    +-----------------------------------------+-------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln101_fu_112_p2   |         +|   0|  0|  14|           9|           1|
    |icmp_ln101_fu_106_p2  |      icmp|   0|  0|  11|           9|          10|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  25|          18|          11|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  31|          6|    1|          6|
    |i_fu_48               |   9|          2|    9|         18|
    |imag_output_address0  |  14|          3|    8|         24|
    |imag_output_ce0       |  14|          3|    1|          3|
    |imag_output_we0       |   9|          2|    1|          2|
    |real_output_address0  |  14|          3|    8|         24|
    |real_output_ce0       |  14|          3|    1|          3|
    |real_output_we0       |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 114|         24|   30|         82|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+----+----+-----+-----------+
    |                         Name                         | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                             |   5|   0|    5|          0|
    |bitcast_ln112_reg_177                                 |  32|   0|   32|          0|
    |bitcast_ln115_reg_182                                 |  32|   0|   32|          0|
    |grp_dft_Pipeline_VITIS_LOOP_104_2_fu_78_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_48                                               |   9|   0|    9|          0|
    |imag_output_load_reg_172                              |  32|   0|   32|          0|
    |real_output_load_reg_167                              |  32|   0|   32|          0|
    |trunc_ln107_reg_151                                   |   8|   0|    8|          0|
    +------------------------------------------------------+----+----+-----+-----------+
    |Total                                                 | 151|   0|  151|          0|
    +------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|           dft|  return value|
|real_sample_address0  |  out|    8|   ap_memory|   real_sample|         array|
|real_sample_ce0       |  out|    1|   ap_memory|   real_sample|         array|
|real_sample_q0        |   in|   32|   ap_memory|   real_sample|         array|
|imag_sample_address0  |  out|    8|   ap_memory|   imag_sample|         array|
|imag_sample_ce0       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_q0        |   in|   32|   ap_memory|   imag_sample|         array|
|real_output_address0  |  out|    8|   ap_memory|   real_output|         array|
|real_output_ce0       |  out|    1|   ap_memory|   real_output|         array|
|real_output_we0       |  out|    1|   ap_memory|   real_output|         array|
|real_output_d0        |  out|   32|   ap_memory|   real_output|         array|
|real_output_q0        |   in|   32|   ap_memory|   real_output|         array|
|imag_output_address0  |  out|    8|   ap_memory|   imag_output|         array|
|imag_output_ce0       |  out|    1|   ap_memory|   imag_output|         array|
|imag_output_we0       |  out|    1|   ap_memory|   imag_output|         array|
|imag_output_d0        |  out|   32|   ap_memory|   imag_output|         array|
|imag_output_q0        |   in|   32|   ap_memory|   imag_output|         array|
+----------------------+-----+-----+------------+--------------+--------------+

