Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Oct  9 16:22:59 2025
| Host         : hvm1 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -file reports/25_9_timing.rpt
| Design       : waiz_benchmark
| Device       : 7vx690t-ffg1761
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 402 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 126 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.925        0.000                      0               113023        0.054        0.000                      0               113023        2.150        0.000                       0                 65290  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.925        0.000                      0               113023        0.054        0.000                      0               113023        2.150        0.000                       0                 65290  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 softmax/add/output_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            softmax/multiply_and_store[0].mow/internal_operation/buff0_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 0.883ns (24.683%)  route 2.694ns (75.317%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.619ns = ( 6.619 - 5.000 ) 
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.761     0.761 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.228    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.321 r  clk_IBUF_BUFG_inst/O
                         net (fo=65289, unplaced)     0.584     1.905    softmax/add/CLK
                         FDRE                                         r  softmax/add/output_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     2.138 r  softmax/add/output_data_reg[6]/Q
                         net (fo=6, unplaced)         0.299     2.437    softmax/add/Q[0]
                         LUT2 (Prop_lut2_I0_O)        0.131     2.568 r  softmax/add/buff0_reg_i_286/O
                         net (fo=1, unplaced)         0.000     2.568    softmax/add/buff0_reg_i_286_n_186029
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.293     2.861 r  softmax/add/buff0_reg_i_117/CO[3]
                         net (fo=1, unplaced)         0.000     2.861    softmax/add/buff0_reg_i_117_n_186029
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.915 r  softmax/add/buff0_reg_i_36/CO[3]
                         net (fo=29, unplaced)        0.481     3.396    softmax/add/CO[0]
                         LUT2 (Prop_lut2_I1_O)        0.043     3.439 r  softmax/add/buff0_reg_i_40/O
                         net (fo=112, unplaced)       0.634     4.073    softmax/sel[1]
                         LUT6 (Prop_lut6_I0_O)        0.043     4.116 r  softmax/p_0_out_inferred__5/buff0_reg_i_171/O
                         net (fo=1, unplaced)         0.407     4.523    softmax/p_0_out_inferred__5/buff0_reg_i_171_n_186029
                         LUT6 (Prop_lut6_I1_O)        0.043     4.566 r  softmax/p_0_out_inferred__5/buff0_reg_i_68/O
                         net (fo=1, unplaced)         0.407     4.973    softmax/p_0_out_inferred__5/buff0_reg_i_68_n_186029
                         LUT6 (Prop_lut6_I3_O)        0.043     5.016 r  softmax/p_0_out_inferred__5/buff0_reg_i_15/O
                         net (fo=5, unplaced)         0.466     5.482    softmax/multiply_and_store[0].mow/internal_operation/B[2]
                         DSP48E1                                      r  softmax/multiply_and_store[0].mow/internal_operation/buff0_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
                         IBUF (Prop_ibuf_I_O)         0.654     5.654 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.443     6.097    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     6.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=65289, unplaced)     0.439     6.619    softmax/multiply_and_store[0].mow/internal_operation/CLK
                         DSP48E1                                      r  softmax/multiply_and_store[0].mow/internal_operation/buff0_reg/CLK
                         clock pessimism              0.141     6.760    
                         clock uncertainty           -0.035     6.724    
                         DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.317     6.407    softmax/multiply_and_store[0].mow/internal_operation/buff0_reg
  -------------------------------------------------------------------
                         required time                          6.407    
                         arrival time                          -5.482    
  -------------------------------------------------------------------
                         slack                                  0.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 denselayer1/sum_all/col_trees[10].column_tree/output_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            denselayer1/output_data_reg[10][0]/D
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.168ns (62.646%)  route 0.100ns (37.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.267     0.267 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.498    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.524 r  clk_IBUF_BUFG_inst/O
                         net (fo=65289, unplaced)     0.114     0.638    denselayer1/sum_all/col_trees[10].column_tree/CLK
                         FDRE                                         r  denselayer1/sum_all/col_trees[10].column_tree/output_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104     0.742 f  denselayer1/sum_all/col_trees[10].column_tree/output_data_reg[0]/Q
                         net (fo=2, unplaced)         0.100     0.842    denselayer1/sum_all/col_trees[10].column_tree/accumulator[10]_382[0]
                         LUT1 (Prop_lut1_I0_O)        0.064     0.906 r  denselayer1/sum_all/col_trees[10].column_tree/output_data[10][0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.906    denselayer1/result[10]_55[0]
                         FDCE                                         r  denselayer1/output_data_reg[10][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.678    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.708 r  clk_IBUF_BUFG_inst/O
                         net (fo=65289, unplaced)     0.259     0.967    denselayer1/CLK
                         FDCE                                         r  denselayer1/output_data_reg[10][0]/C
                         clock pessimism             -0.184     0.783    
                         FDCE (Hold_fdce_C_D)         0.069     0.852    denselayer1/output_data_reg[10][0]
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.772         5.000       2.228                denselayer1/INPUT_SIZE_rows[12].OUTPUT_SIZE_cols[60].sa/mow/internal_operation/buff0_reg/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.350         2.500       2.150                denselayer1/INPUT_SIZE_rows[5].OUTPUT_SIZE_cols[16].sa/data_out_reg[18]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.500       2.150                denselayer1/INPUT_SIZE_rows[5].OUTPUT_SIZE_cols[16].sa/data_out_reg[18]/C



