
BTtest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08010000  08010000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007ee4  08010190  08010190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000284  08018074  08018074  00018074  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080182f8  080182f8  00020080  2**0
                  CONTENTS
  4 .ARM          00000008  080182f8  080182f8  000182f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08018300  08018300  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08018300  08018300  00018300  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08018304  08018304  00018304  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  08018308  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005a8  20000080  08018388  00020080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000628  08018388  00020628  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .debug_info   000266bf  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000043a0  00000000  00000000  0004676f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001738  00000000  00000000  0004ab10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000015c0  00000000  00000000  0004c248  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002dcb3  00000000  00000000  0004d808  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ba18  00000000  00000000  0007b4bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010a475  00000000  00000000  00096ed3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001a1348  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000690c  00000000  00000000  001a139c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08010190 <__do_global_dtors_aux>:
 8010190:	b510      	push	{r4, lr}
 8010192:	4c05      	ldr	r4, [pc, #20]	; (80101a8 <__do_global_dtors_aux+0x18>)
 8010194:	7823      	ldrb	r3, [r4, #0]
 8010196:	b933      	cbnz	r3, 80101a6 <__do_global_dtors_aux+0x16>
 8010198:	4b04      	ldr	r3, [pc, #16]	; (80101ac <__do_global_dtors_aux+0x1c>)
 801019a:	b113      	cbz	r3, 80101a2 <__do_global_dtors_aux+0x12>
 801019c:	4804      	ldr	r0, [pc, #16]	; (80101b0 <__do_global_dtors_aux+0x20>)
 801019e:	f3af 8000 	nop.w
 80101a2:	2301      	movs	r3, #1
 80101a4:	7023      	strb	r3, [r4, #0]
 80101a6:	bd10      	pop	{r4, pc}
 80101a8:	20000080 	.word	0x20000080
 80101ac:	00000000 	.word	0x00000000
 80101b0:	0801805c 	.word	0x0801805c

080101b4 <frame_dummy>:
 80101b4:	b508      	push	{r3, lr}
 80101b6:	4b03      	ldr	r3, [pc, #12]	; (80101c4 <frame_dummy+0x10>)
 80101b8:	b11b      	cbz	r3, 80101c2 <frame_dummy+0xe>
 80101ba:	4903      	ldr	r1, [pc, #12]	; (80101c8 <frame_dummy+0x14>)
 80101bc:	4803      	ldr	r0, [pc, #12]	; (80101cc <frame_dummy+0x18>)
 80101be:	f3af 8000 	nop.w
 80101c2:	bd08      	pop	{r3, pc}
 80101c4:	00000000 	.word	0x00000000
 80101c8:	20000084 	.word	0x20000084
 80101cc:	0801805c 	.word	0x0801805c

080101d0 <strlen>:
 80101d0:	4603      	mov	r3, r0
 80101d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80101d6:	2a00      	cmp	r2, #0
 80101d8:	d1fb      	bne.n	80101d2 <strlen+0x2>
 80101da:	1a18      	subs	r0, r3, r0
 80101dc:	3801      	subs	r0, #1
 80101de:	4770      	bx	lr

080101e0 <memchr>:
 80101e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80101e4:	2a10      	cmp	r2, #16
 80101e6:	db2b      	blt.n	8010240 <memchr+0x60>
 80101e8:	f010 0f07 	tst.w	r0, #7
 80101ec:	d008      	beq.n	8010200 <memchr+0x20>
 80101ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80101f2:	3a01      	subs	r2, #1
 80101f4:	428b      	cmp	r3, r1
 80101f6:	d02d      	beq.n	8010254 <memchr+0x74>
 80101f8:	f010 0f07 	tst.w	r0, #7
 80101fc:	b342      	cbz	r2, 8010250 <memchr+0x70>
 80101fe:	d1f6      	bne.n	80101ee <memchr+0xe>
 8010200:	b4f0      	push	{r4, r5, r6, r7}
 8010202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8010206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 801020a:	f022 0407 	bic.w	r4, r2, #7
 801020e:	f07f 0700 	mvns.w	r7, #0
 8010212:	2300      	movs	r3, #0
 8010214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8010218:	3c08      	subs	r4, #8
 801021a:	ea85 0501 	eor.w	r5, r5, r1
 801021e:	ea86 0601 	eor.w	r6, r6, r1
 8010222:	fa85 f547 	uadd8	r5, r5, r7
 8010226:	faa3 f587 	sel	r5, r3, r7
 801022a:	fa86 f647 	uadd8	r6, r6, r7
 801022e:	faa5 f687 	sel	r6, r5, r7
 8010232:	b98e      	cbnz	r6, 8010258 <memchr+0x78>
 8010234:	d1ee      	bne.n	8010214 <memchr+0x34>
 8010236:	bcf0      	pop	{r4, r5, r6, r7}
 8010238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 801023c:	f002 0207 	and.w	r2, r2, #7
 8010240:	b132      	cbz	r2, 8010250 <memchr+0x70>
 8010242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8010246:	3a01      	subs	r2, #1
 8010248:	ea83 0301 	eor.w	r3, r3, r1
 801024c:	b113      	cbz	r3, 8010254 <memchr+0x74>
 801024e:	d1f8      	bne.n	8010242 <memchr+0x62>
 8010250:	2000      	movs	r0, #0
 8010252:	4770      	bx	lr
 8010254:	3801      	subs	r0, #1
 8010256:	4770      	bx	lr
 8010258:	2d00      	cmp	r5, #0
 801025a:	bf06      	itte	eq
 801025c:	4635      	moveq	r5, r6
 801025e:	3803      	subeq	r0, #3
 8010260:	3807      	subne	r0, #7
 8010262:	f015 0f01 	tst.w	r5, #1
 8010266:	d107      	bne.n	8010278 <memchr+0x98>
 8010268:	3001      	adds	r0, #1
 801026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 801026e:	bf02      	ittt	eq
 8010270:	3001      	addeq	r0, #1
 8010272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8010276:	3001      	addeq	r0, #1
 8010278:	bcf0      	pop	{r4, r5, r6, r7}
 801027a:	3801      	subs	r0, #1
 801027c:	4770      	bx	lr
 801027e:	bf00      	nop

08010280 <__aeabi_uldivmod>:
 8010280:	b953      	cbnz	r3, 8010298 <__aeabi_uldivmod+0x18>
 8010282:	b94a      	cbnz	r2, 8010298 <__aeabi_uldivmod+0x18>
 8010284:	2900      	cmp	r1, #0
 8010286:	bf08      	it	eq
 8010288:	2800      	cmpeq	r0, #0
 801028a:	bf1c      	itt	ne
 801028c:	f04f 31ff 	movne.w	r1, #4294967295
 8010290:	f04f 30ff 	movne.w	r0, #4294967295
 8010294:	f000 b96e 	b.w	8010574 <__aeabi_idiv0>
 8010298:	f1ad 0c08 	sub.w	ip, sp, #8
 801029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80102a0:	f000 f806 	bl	80102b0 <__udivmoddi4>
 80102a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80102a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80102ac:	b004      	add	sp, #16
 80102ae:	4770      	bx	lr

080102b0 <__udivmoddi4>:
 80102b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80102b4:	9d08      	ldr	r5, [sp, #32]
 80102b6:	4604      	mov	r4, r0
 80102b8:	468c      	mov	ip, r1
 80102ba:	2b00      	cmp	r3, #0
 80102bc:	f040 8083 	bne.w	80103c6 <__udivmoddi4+0x116>
 80102c0:	428a      	cmp	r2, r1
 80102c2:	4617      	mov	r7, r2
 80102c4:	d947      	bls.n	8010356 <__udivmoddi4+0xa6>
 80102c6:	fab2 f282 	clz	r2, r2
 80102ca:	b142      	cbz	r2, 80102de <__udivmoddi4+0x2e>
 80102cc:	f1c2 0020 	rsb	r0, r2, #32
 80102d0:	fa24 f000 	lsr.w	r0, r4, r0
 80102d4:	4091      	lsls	r1, r2
 80102d6:	4097      	lsls	r7, r2
 80102d8:	ea40 0c01 	orr.w	ip, r0, r1
 80102dc:	4094      	lsls	r4, r2
 80102de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80102e2:	0c23      	lsrs	r3, r4, #16
 80102e4:	fbbc f6f8 	udiv	r6, ip, r8
 80102e8:	fa1f fe87 	uxth.w	lr, r7
 80102ec:	fb08 c116 	mls	r1, r8, r6, ip
 80102f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80102f4:	fb06 f10e 	mul.w	r1, r6, lr
 80102f8:	4299      	cmp	r1, r3
 80102fa:	d909      	bls.n	8010310 <__udivmoddi4+0x60>
 80102fc:	18fb      	adds	r3, r7, r3
 80102fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8010302:	f080 8119 	bcs.w	8010538 <__udivmoddi4+0x288>
 8010306:	4299      	cmp	r1, r3
 8010308:	f240 8116 	bls.w	8010538 <__udivmoddi4+0x288>
 801030c:	3e02      	subs	r6, #2
 801030e:	443b      	add	r3, r7
 8010310:	1a5b      	subs	r3, r3, r1
 8010312:	b2a4      	uxth	r4, r4
 8010314:	fbb3 f0f8 	udiv	r0, r3, r8
 8010318:	fb08 3310 	mls	r3, r8, r0, r3
 801031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8010320:	fb00 fe0e 	mul.w	lr, r0, lr
 8010324:	45a6      	cmp	lr, r4
 8010326:	d909      	bls.n	801033c <__udivmoddi4+0x8c>
 8010328:	193c      	adds	r4, r7, r4
 801032a:	f100 33ff 	add.w	r3, r0, #4294967295
 801032e:	f080 8105 	bcs.w	801053c <__udivmoddi4+0x28c>
 8010332:	45a6      	cmp	lr, r4
 8010334:	f240 8102 	bls.w	801053c <__udivmoddi4+0x28c>
 8010338:	3802      	subs	r0, #2
 801033a:	443c      	add	r4, r7
 801033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8010340:	eba4 040e 	sub.w	r4, r4, lr
 8010344:	2600      	movs	r6, #0
 8010346:	b11d      	cbz	r5, 8010350 <__udivmoddi4+0xa0>
 8010348:	40d4      	lsrs	r4, r2
 801034a:	2300      	movs	r3, #0
 801034c:	e9c5 4300 	strd	r4, r3, [r5]
 8010350:	4631      	mov	r1, r6
 8010352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010356:	b902      	cbnz	r2, 801035a <__udivmoddi4+0xaa>
 8010358:	deff      	udf	#255	; 0xff
 801035a:	fab2 f282 	clz	r2, r2
 801035e:	2a00      	cmp	r2, #0
 8010360:	d150      	bne.n	8010404 <__udivmoddi4+0x154>
 8010362:	1bcb      	subs	r3, r1, r7
 8010364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8010368:	fa1f f887 	uxth.w	r8, r7
 801036c:	2601      	movs	r6, #1
 801036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8010372:	0c21      	lsrs	r1, r4, #16
 8010374:	fb0e 331c 	mls	r3, lr, ip, r3
 8010378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 801037c:	fb08 f30c 	mul.w	r3, r8, ip
 8010380:	428b      	cmp	r3, r1
 8010382:	d907      	bls.n	8010394 <__udivmoddi4+0xe4>
 8010384:	1879      	adds	r1, r7, r1
 8010386:	f10c 30ff 	add.w	r0, ip, #4294967295
 801038a:	d202      	bcs.n	8010392 <__udivmoddi4+0xe2>
 801038c:	428b      	cmp	r3, r1
 801038e:	f200 80e9 	bhi.w	8010564 <__udivmoddi4+0x2b4>
 8010392:	4684      	mov	ip, r0
 8010394:	1ac9      	subs	r1, r1, r3
 8010396:	b2a3      	uxth	r3, r4
 8010398:	fbb1 f0fe 	udiv	r0, r1, lr
 801039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80103a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80103a4:	fb08 f800 	mul.w	r8, r8, r0
 80103a8:	45a0      	cmp	r8, r4
 80103aa:	d907      	bls.n	80103bc <__udivmoddi4+0x10c>
 80103ac:	193c      	adds	r4, r7, r4
 80103ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80103b2:	d202      	bcs.n	80103ba <__udivmoddi4+0x10a>
 80103b4:	45a0      	cmp	r8, r4
 80103b6:	f200 80d9 	bhi.w	801056c <__udivmoddi4+0x2bc>
 80103ba:	4618      	mov	r0, r3
 80103bc:	eba4 0408 	sub.w	r4, r4, r8
 80103c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80103c4:	e7bf      	b.n	8010346 <__udivmoddi4+0x96>
 80103c6:	428b      	cmp	r3, r1
 80103c8:	d909      	bls.n	80103de <__udivmoddi4+0x12e>
 80103ca:	2d00      	cmp	r5, #0
 80103cc:	f000 80b1 	beq.w	8010532 <__udivmoddi4+0x282>
 80103d0:	2600      	movs	r6, #0
 80103d2:	e9c5 0100 	strd	r0, r1, [r5]
 80103d6:	4630      	mov	r0, r6
 80103d8:	4631      	mov	r1, r6
 80103da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80103de:	fab3 f683 	clz	r6, r3
 80103e2:	2e00      	cmp	r6, #0
 80103e4:	d14a      	bne.n	801047c <__udivmoddi4+0x1cc>
 80103e6:	428b      	cmp	r3, r1
 80103e8:	d302      	bcc.n	80103f0 <__udivmoddi4+0x140>
 80103ea:	4282      	cmp	r2, r0
 80103ec:	f200 80b8 	bhi.w	8010560 <__udivmoddi4+0x2b0>
 80103f0:	1a84      	subs	r4, r0, r2
 80103f2:	eb61 0103 	sbc.w	r1, r1, r3
 80103f6:	2001      	movs	r0, #1
 80103f8:	468c      	mov	ip, r1
 80103fa:	2d00      	cmp	r5, #0
 80103fc:	d0a8      	beq.n	8010350 <__udivmoddi4+0xa0>
 80103fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8010402:	e7a5      	b.n	8010350 <__udivmoddi4+0xa0>
 8010404:	f1c2 0320 	rsb	r3, r2, #32
 8010408:	fa20 f603 	lsr.w	r6, r0, r3
 801040c:	4097      	lsls	r7, r2
 801040e:	fa01 f002 	lsl.w	r0, r1, r2
 8010412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8010416:	40d9      	lsrs	r1, r3
 8010418:	4330      	orrs	r0, r6
 801041a:	0c03      	lsrs	r3, r0, #16
 801041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8010420:	fa1f f887 	uxth.w	r8, r7
 8010424:	fb0e 1116 	mls	r1, lr, r6, r1
 8010428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 801042c:	fb06 f108 	mul.w	r1, r6, r8
 8010430:	4299      	cmp	r1, r3
 8010432:	fa04 f402 	lsl.w	r4, r4, r2
 8010436:	d909      	bls.n	801044c <__udivmoddi4+0x19c>
 8010438:	18fb      	adds	r3, r7, r3
 801043a:	f106 3cff 	add.w	ip, r6, #4294967295
 801043e:	f080 808d 	bcs.w	801055c <__udivmoddi4+0x2ac>
 8010442:	4299      	cmp	r1, r3
 8010444:	f240 808a 	bls.w	801055c <__udivmoddi4+0x2ac>
 8010448:	3e02      	subs	r6, #2
 801044a:	443b      	add	r3, r7
 801044c:	1a5b      	subs	r3, r3, r1
 801044e:	b281      	uxth	r1, r0
 8010450:	fbb3 f0fe 	udiv	r0, r3, lr
 8010454:	fb0e 3310 	mls	r3, lr, r0, r3
 8010458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 801045c:	fb00 f308 	mul.w	r3, r0, r8
 8010460:	428b      	cmp	r3, r1
 8010462:	d907      	bls.n	8010474 <__udivmoddi4+0x1c4>
 8010464:	1879      	adds	r1, r7, r1
 8010466:	f100 3cff 	add.w	ip, r0, #4294967295
 801046a:	d273      	bcs.n	8010554 <__udivmoddi4+0x2a4>
 801046c:	428b      	cmp	r3, r1
 801046e:	d971      	bls.n	8010554 <__udivmoddi4+0x2a4>
 8010470:	3802      	subs	r0, #2
 8010472:	4439      	add	r1, r7
 8010474:	1acb      	subs	r3, r1, r3
 8010476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 801047a:	e778      	b.n	801036e <__udivmoddi4+0xbe>
 801047c:	f1c6 0c20 	rsb	ip, r6, #32
 8010480:	fa03 f406 	lsl.w	r4, r3, r6
 8010484:	fa22 f30c 	lsr.w	r3, r2, ip
 8010488:	431c      	orrs	r4, r3
 801048a:	fa20 f70c 	lsr.w	r7, r0, ip
 801048e:	fa01 f306 	lsl.w	r3, r1, r6
 8010492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8010496:	fa21 f10c 	lsr.w	r1, r1, ip
 801049a:	431f      	orrs	r7, r3
 801049c:	0c3b      	lsrs	r3, r7, #16
 801049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80104a2:	fa1f f884 	uxth.w	r8, r4
 80104a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80104aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80104ae:	fb09 fa08 	mul.w	sl, r9, r8
 80104b2:	458a      	cmp	sl, r1
 80104b4:	fa02 f206 	lsl.w	r2, r2, r6
 80104b8:	fa00 f306 	lsl.w	r3, r0, r6
 80104bc:	d908      	bls.n	80104d0 <__udivmoddi4+0x220>
 80104be:	1861      	adds	r1, r4, r1
 80104c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80104c4:	d248      	bcs.n	8010558 <__udivmoddi4+0x2a8>
 80104c6:	458a      	cmp	sl, r1
 80104c8:	d946      	bls.n	8010558 <__udivmoddi4+0x2a8>
 80104ca:	f1a9 0902 	sub.w	r9, r9, #2
 80104ce:	4421      	add	r1, r4
 80104d0:	eba1 010a 	sub.w	r1, r1, sl
 80104d4:	b2bf      	uxth	r7, r7
 80104d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80104da:	fb0e 1110 	mls	r1, lr, r0, r1
 80104de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80104e2:	fb00 f808 	mul.w	r8, r0, r8
 80104e6:	45b8      	cmp	r8, r7
 80104e8:	d907      	bls.n	80104fa <__udivmoddi4+0x24a>
 80104ea:	19e7      	adds	r7, r4, r7
 80104ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80104f0:	d22e      	bcs.n	8010550 <__udivmoddi4+0x2a0>
 80104f2:	45b8      	cmp	r8, r7
 80104f4:	d92c      	bls.n	8010550 <__udivmoddi4+0x2a0>
 80104f6:	3802      	subs	r0, #2
 80104f8:	4427      	add	r7, r4
 80104fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80104fe:	eba7 0708 	sub.w	r7, r7, r8
 8010502:	fba0 8902 	umull	r8, r9, r0, r2
 8010506:	454f      	cmp	r7, r9
 8010508:	46c6      	mov	lr, r8
 801050a:	4649      	mov	r1, r9
 801050c:	d31a      	bcc.n	8010544 <__udivmoddi4+0x294>
 801050e:	d017      	beq.n	8010540 <__udivmoddi4+0x290>
 8010510:	b15d      	cbz	r5, 801052a <__udivmoddi4+0x27a>
 8010512:	ebb3 020e 	subs.w	r2, r3, lr
 8010516:	eb67 0701 	sbc.w	r7, r7, r1
 801051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 801051e:	40f2      	lsrs	r2, r6
 8010520:	ea4c 0202 	orr.w	r2, ip, r2
 8010524:	40f7      	lsrs	r7, r6
 8010526:	e9c5 2700 	strd	r2, r7, [r5]
 801052a:	2600      	movs	r6, #0
 801052c:	4631      	mov	r1, r6
 801052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010532:	462e      	mov	r6, r5
 8010534:	4628      	mov	r0, r5
 8010536:	e70b      	b.n	8010350 <__udivmoddi4+0xa0>
 8010538:	4606      	mov	r6, r0
 801053a:	e6e9      	b.n	8010310 <__udivmoddi4+0x60>
 801053c:	4618      	mov	r0, r3
 801053e:	e6fd      	b.n	801033c <__udivmoddi4+0x8c>
 8010540:	4543      	cmp	r3, r8
 8010542:	d2e5      	bcs.n	8010510 <__udivmoddi4+0x260>
 8010544:	ebb8 0e02 	subs.w	lr, r8, r2
 8010548:	eb69 0104 	sbc.w	r1, r9, r4
 801054c:	3801      	subs	r0, #1
 801054e:	e7df      	b.n	8010510 <__udivmoddi4+0x260>
 8010550:	4608      	mov	r0, r1
 8010552:	e7d2      	b.n	80104fa <__udivmoddi4+0x24a>
 8010554:	4660      	mov	r0, ip
 8010556:	e78d      	b.n	8010474 <__udivmoddi4+0x1c4>
 8010558:	4681      	mov	r9, r0
 801055a:	e7b9      	b.n	80104d0 <__udivmoddi4+0x220>
 801055c:	4666      	mov	r6, ip
 801055e:	e775      	b.n	801044c <__udivmoddi4+0x19c>
 8010560:	4630      	mov	r0, r6
 8010562:	e74a      	b.n	80103fa <__udivmoddi4+0x14a>
 8010564:	f1ac 0c02 	sub.w	ip, ip, #2
 8010568:	4439      	add	r1, r7
 801056a:	e713      	b.n	8010394 <__udivmoddi4+0xe4>
 801056c:	3802      	subs	r0, #2
 801056e:	443c      	add	r4, r7
 8010570:	e724      	b.n	80103bc <__udivmoddi4+0x10c>
 8010572:	bf00      	nop

08010574 <__aeabi_idiv0>:
 8010574:	4770      	bx	lr
 8010576:	bf00      	nop

08010578 <MX_BlueNRG_MS_Init>:
  PRINT_CSV("%02ld:%02ld:%02ld.%03ld", (long)(ms/(60*60*1000)%24), (long)(ms/(60*1000)%60), (long)((ms/1000)%60), (long)(ms%1000));
}
#endif

void MX_BlueNRG_MS_Init(void)
{
 8010578:	b5b0      	push	{r4, r5, r7, lr}
 801057a:	b092      	sub	sp, #72	; 0x48
 801057c:	af06      	add	r7, sp, #24

  /* USER CODE BEGIN SV */

	const char *name = "test";
 801057e:	4b7a      	ldr	r3, [pc, #488]	; (8010768 <MX_BlueNRG_MS_Init+0x1f0>)
 8010580:	62fb      	str	r3, [r7, #44]	; 0x2c

	uint8_t POTATO_UUID[] = {0x11,0x22,0x33,0x44,0x55,0x66,0x77,0x88,0x99,0xAA,0xBB,0xCC,0xDD,0xEE,0xFF,0x00};
 8010582:	4b7a      	ldr	r3, [pc, #488]	; (801076c <MX_BlueNRG_MS_Init+0x1f4>)
 8010584:	f107 041c 	add.w	r4, r7, #28
 8010588:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801058a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint8_t SERVER_BDADDR[] = {0x01,0x02,0x03,0x04,0x05,0x06};
 801058e:	4a78      	ldr	r2, [pc, #480]	; (8010770 <MX_BlueNRG_MS_Init+0x1f8>)
 8010590:	f107 0314 	add.w	r3, r7, #20
 8010594:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010598:	6018      	str	r0, [r3, #0]
 801059a:	3304      	adds	r3, #4
 801059c:	8019      	strh	r1, [r3, #0]
	uint8_t bdaddr[BDADDR_SIZE];

	uint16_t service_handle, dev_name_char_handle, appearance_char_handle;

	hci_init(user_notify,NULL);
 801059e:	2100      	movs	r1, #0
 80105a0:	4874      	ldr	r0, [pc, #464]	; (8010774 <MX_BlueNRG_MS_Init+0x1fc>)
 80105a2:	f006 f9d1 	bl	8016948 <hci_init>
	hci_reset();
 80105a6:	f006 f913 	bl	80167d0 <hci_reset>
	HAL_Delay(200);
 80105aa:	20c8      	movs	r0, #200	; 0xc8
 80105ac:	f001 fba2 	bl	8011cf4 <HAL_Delay>

	BLUENRG_memcpy(bdaddr, SERVER_BDADDR, sizeof(SERVER_BDADDR));
 80105b0:	f107 030c 	add.w	r3, r7, #12
 80105b4:	f107 0214 	add.w	r2, r7, #20
 80105b8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80105bc:	6018      	str	r0, [r3, #0]
 80105be:	3304      	adds	r3, #4
 80105c0:	8019      	strh	r1, [r3, #0]

	aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET, CONFIG_DATA_PUBADDR_LEN, bdaddr);
 80105c2:	f107 030c 	add.w	r3, r7, #12
 80105c6:	461a      	mov	r2, r3
 80105c8:	2106      	movs	r1, #6
 80105ca:	2000      	movs	r0, #0
 80105cc:	f006 f899 	bl	8016702 <aci_hal_write_config_data>

	aci_gatt_init();
 80105d0:	f005 fe84 	bl	80162dc <aci_gatt_init>

	aci_gap_init_IDB05A1(GAP_PERIPHERAL_ROLE_IDB05A1, 0, 0x07, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 80105d4:	f107 020a 	add.w	r2, r7, #10
 80105d8:	1dbb      	adds	r3, r7, #6
 80105da:	9301      	str	r3, [sp, #4]
 80105dc:	f107 0308 	add.w	r3, r7, #8
 80105e0:	9300      	str	r3, [sp, #0]
 80105e2:	4613      	mov	r3, r2
 80105e4:	2207      	movs	r2, #7
 80105e6:	2100      	movs	r1, #0
 80105e8:	2001      	movs	r0, #1
 80105ea:	f005 fd38 	bl	801605e <aci_gap_init_IDB05A1>

	aci_gatt_update_char_value(service_handle, dev_name_char_handle, 0, strlen(name), name);
 80105ee:	897c      	ldrh	r4, [r7, #10]
 80105f0:	893d      	ldrh	r5, [r7, #8]
 80105f2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80105f4:	f7ff fdec 	bl	80101d0 <strlen>
 80105f8:	4603      	mov	r3, r0
 80105fa:	b2da      	uxtb	r2, r3
 80105fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80105fe:	9300      	str	r3, [sp, #0]
 8010600:	4613      	mov	r3, r2
 8010602:	2200      	movs	r2, #0
 8010604:	4629      	mov	r1, r5
 8010606:	4620      	mov	r0, r4
 8010608:	f005 ffe9 	bl	80165de <aci_gatt_update_char_value>

	aci_gatt_add_serv(UUID_TYPE_128, POTATO_UUID, PRIMARY_SERVICE, 30, &(POTATO_Context.POTATO_Svc_Hdle));
 801060c:	f107 011c 	add.w	r1, r7, #28
 8010610:	4b59      	ldr	r3, [pc, #356]	; (8010778 <MX_BlueNRG_MS_Init+0x200>)
 8010612:	9300      	str	r3, [sp, #0]
 8010614:	231e      	movs	r3, #30
 8010616:	2201      	movs	r2, #1
 8010618:	2002      	movs	r0, #2
 801061a:	f005 fe82 	bl	8016322 <aci_gatt_add_serv>

	POTATO_UUID[15] = 0x01;
 801061e:	2301      	movs	r3, #1
 8010620:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	aci_gatt_add_char(POTATO_Context.POTATO_Svc_Hdle, UUID_TYPE_128, POTATO_UUID, 31,
 8010624:	4b54      	ldr	r3, [pc, #336]	; (8010778 <MX_BlueNRG_MS_Init+0x200>)
 8010626:	8818      	ldrh	r0, [r3, #0]
 8010628:	f107 021c 	add.w	r2, r7, #28
 801062c:	4b53      	ldr	r3, [pc, #332]	; (801077c <MX_BlueNRG_MS_Init+0x204>)
 801062e:	9305      	str	r3, [sp, #20]
 8010630:	2301      	movs	r3, #1
 8010632:	9304      	str	r3, [sp, #16]
 8010634:	230a      	movs	r3, #10
 8010636:	9303      	str	r3, [sp, #12]
 8010638:	2301      	movs	r3, #1
 801063a:	9302      	str	r3, [sp, #8]
 801063c:	2300      	movs	r3, #0
 801063e:	9301      	str	r3, [sp, #4]
 8010640:	2306      	movs	r3, #6
 8010642:	9300      	str	r3, [sp, #0]
 8010644:	231f      	movs	r3, #31
 8010646:	2102      	movs	r1, #2
 8010648:	f005 fef7 	bl	801643a <aci_gatt_add_char>
					  CHAR_PROP_WRITE_WITHOUT_RESP|CHAR_PROP_READ,
					  ATTR_PERMISSION_NONE, GATT_NOTIFY_ATTRIBUTE_WRITE, 10, 1, &(POTATO_Context.POTATO_SSID_Hdle));

	POTATO_UUID[15] = 0x02;
 801064c:	2302      	movs	r3, #2
 801064e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	aci_gatt_add_char(POTATO_Context.POTATO_Svc_Hdle, UUID_TYPE_128, POTATO_UUID, 31,
 8010652:	4b49      	ldr	r3, [pc, #292]	; (8010778 <MX_BlueNRG_MS_Init+0x200>)
 8010654:	8818      	ldrh	r0, [r3, #0]
 8010656:	f107 021c 	add.w	r2, r7, #28
 801065a:	4b49      	ldr	r3, [pc, #292]	; (8010780 <MX_BlueNRG_MS_Init+0x208>)
 801065c:	9305      	str	r3, [sp, #20]
 801065e:	2301      	movs	r3, #1
 8010660:	9304      	str	r3, [sp, #16]
 8010662:	230a      	movs	r3, #10
 8010664:	9303      	str	r3, [sp, #12]
 8010666:	2301      	movs	r3, #1
 8010668:	9302      	str	r3, [sp, #8]
 801066a:	2300      	movs	r3, #0
 801066c:	9301      	str	r3, [sp, #4]
 801066e:	2306      	movs	r3, #6
 8010670:	9300      	str	r3, [sp, #0]
 8010672:	231f      	movs	r3, #31
 8010674:	2102      	movs	r1, #2
 8010676:	f005 fee0 	bl	801643a <aci_gatt_add_char>
					  CHAR_PROP_WRITE_WITHOUT_RESP|CHAR_PROP_READ,
					  ATTR_PERMISSION_NONE, GATT_NOTIFY_ATTRIBUTE_WRITE, 10, 1, &(POTATO_Context.POTATO_PW_Hdle));

	POTATO_UUID[15] = 0x03;
 801067a:	2303      	movs	r3, #3
 801067c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	aci_gatt_add_char(POTATO_Context.POTATO_Svc_Hdle, UUID_TYPE_128, POTATO_UUID, 31,
 8010680:	4b3d      	ldr	r3, [pc, #244]	; (8010778 <MX_BlueNRG_MS_Init+0x200>)
 8010682:	8818      	ldrh	r0, [r3, #0]
 8010684:	f107 021c 	add.w	r2, r7, #28
 8010688:	4b3e      	ldr	r3, [pc, #248]	; (8010784 <MX_BlueNRG_MS_Init+0x20c>)
 801068a:	9305      	str	r3, [sp, #20]
 801068c:	2301      	movs	r3, #1
 801068e:	9304      	str	r3, [sp, #16]
 8010690:	230a      	movs	r3, #10
 8010692:	9303      	str	r3, [sp, #12]
 8010694:	2301      	movs	r3, #1
 8010696:	9302      	str	r3, [sp, #8]
 8010698:	2300      	movs	r3, #0
 801069a:	9301      	str	r3, [sp, #4]
 801069c:	2306      	movs	r3, #6
 801069e:	9300      	str	r3, [sp, #0]
 80106a0:	231f      	movs	r3, #31
 80106a2:	2102      	movs	r1, #2
 80106a4:	f005 fec9 	bl	801643a <aci_gatt_add_char>
					  CHAR_PROP_WRITE_WITHOUT_RESP|CHAR_PROP_READ,
					  ATTR_PERMISSION_NONE, GATT_NOTIFY_ATTRIBUTE_WRITE, 10, 1, &(POTATO_Context.POTATO_NAME_Hdle));

	POTATO_UUID[15] = 0x04;
 80106a8:	2304      	movs	r3, #4
 80106aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	aci_gatt_add_char(POTATO_Context.POTATO_Svc_Hdle, UUID_TYPE_128, POTATO_UUID, 4,
 80106ae:	4b32      	ldr	r3, [pc, #200]	; (8010778 <MX_BlueNRG_MS_Init+0x200>)
 80106b0:	8818      	ldrh	r0, [r3, #0]
 80106b2:	f107 021c 	add.w	r2, r7, #28
 80106b6:	4b34      	ldr	r3, [pc, #208]	; (8010788 <MX_BlueNRG_MS_Init+0x210>)
 80106b8:	9305      	str	r3, [sp, #20]
 80106ba:	2301      	movs	r3, #1
 80106bc:	9304      	str	r3, [sp, #16]
 80106be:	230a      	movs	r3, #10
 80106c0:	9303      	str	r3, [sp, #12]
 80106c2:	2301      	movs	r3, #1
 80106c4:	9302      	str	r3, [sp, #8]
 80106c6:	2300      	movs	r3, #0
 80106c8:	9301      	str	r3, [sp, #4]
 80106ca:	2306      	movs	r3, #6
 80106cc:	9300      	str	r3, [sp, #0]
 80106ce:	2304      	movs	r3, #4
 80106d0:	2102      	movs	r1, #2
 80106d2:	f005 feb2 	bl	801643a <aci_gatt_add_char>
					  CHAR_PROP_WRITE_WITHOUT_RESP|CHAR_PROP_READ,
					  ATTR_PERMISSION_NONE, GATT_NOTIFY_ATTRIBUTE_WRITE, 10, 1, &(POTATO_Context.POTATO_IP_Hdle));

	POTATO_UUID[15] = 0x05;
 80106d6:	2305      	movs	r3, #5
 80106d8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	aci_gatt_add_char(POTATO_Context.POTATO_Svc_Hdle, UUID_TYPE_128, POTATO_UUID, 1,
 80106dc:	4b26      	ldr	r3, [pc, #152]	; (8010778 <MX_BlueNRG_MS_Init+0x200>)
 80106de:	8818      	ldrh	r0, [r3, #0]
 80106e0:	f107 021c 	add.w	r2, r7, #28
 80106e4:	4b29      	ldr	r3, [pc, #164]	; (801078c <MX_BlueNRG_MS_Init+0x214>)
 80106e6:	9305      	str	r3, [sp, #20]
 80106e8:	2301      	movs	r3, #1
 80106ea:	9304      	str	r3, [sp, #16]
 80106ec:	230a      	movs	r3, #10
 80106ee:	9303      	str	r3, [sp, #12]
 80106f0:	2301      	movs	r3, #1
 80106f2:	9302      	str	r3, [sp, #8]
 80106f4:	2300      	movs	r3, #0
 80106f6:	9301      	str	r3, [sp, #4]
 80106f8:	2306      	movs	r3, #6
 80106fa:	9300      	str	r3, [sp, #0]
 80106fc:	2301      	movs	r3, #1
 80106fe:	2102      	movs	r1, #2
 8010700:	f005 fe9b 	bl	801643a <aci_gatt_add_char>
					  CHAR_PROP_WRITE_WITHOUT_RESP|CHAR_PROP_READ,
					  ATTR_PERMISSION_NONE, GATT_NOTIFY_ATTRIBUTE_WRITE, 10, 1, &(POTATO_Context.POTATO_OP_Hdle));

	POTATO_UUID[15] = 0x06;
 8010704:	2306      	movs	r3, #6
 8010706:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	aci_gatt_add_char(POTATO_Context.POTATO_Svc_Hdle, UUID_TYPE_128, POTATO_UUID, 2,
 801070a:	4b1b      	ldr	r3, [pc, #108]	; (8010778 <MX_BlueNRG_MS_Init+0x200>)
 801070c:	8818      	ldrh	r0, [r3, #0]
 801070e:	f107 021c 	add.w	r2, r7, #28
 8010712:	4b1f      	ldr	r3, [pc, #124]	; (8010790 <MX_BlueNRG_MS_Init+0x218>)
 8010714:	9305      	str	r3, [sp, #20]
 8010716:	2301      	movs	r3, #1
 8010718:	9304      	str	r3, [sp, #16]
 801071a:	230a      	movs	r3, #10
 801071c:	9303      	str	r3, [sp, #12]
 801071e:	2301      	movs	r3, #1
 8010720:	9302      	str	r3, [sp, #8]
 8010722:	2300      	movs	r3, #0
 8010724:	9301      	str	r3, [sp, #4]
 8010726:	2306      	movs	r3, #6
 8010728:	9300      	str	r3, [sp, #0]
 801072a:	2302      	movs	r3, #2
 801072c:	2102      	movs	r1, #2
 801072e:	f005 fe84 	bl	801643a <aci_gatt_add_char>
					  CHAR_PROP_WRITE_WITHOUT_RESP|CHAR_PROP_READ,
					  ATTR_PERMISSION_NONE, GATT_NOTIFY_ATTRIBUTE_WRITE, 10, 1, &(POTATO_Context.POTATO_Save_Hdle));

	POTATO_UUID[15] = 0x07;
 8010732:	2307      	movs	r3, #7
 8010734:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	aci_gatt_add_char(POTATO_Context.POTATO_Svc_Hdle, UUID_TYPE_128, POTATO_UUID, 5,
 8010738:	4b0f      	ldr	r3, [pc, #60]	; (8010778 <MX_BlueNRG_MS_Init+0x200>)
 801073a:	8818      	ldrh	r0, [r3, #0]
 801073c:	f107 021c 	add.w	r2, r7, #28
 8010740:	4b14      	ldr	r3, [pc, #80]	; (8010794 <MX_BlueNRG_MS_Init+0x21c>)
 8010742:	9305      	str	r3, [sp, #20]
 8010744:	2301      	movs	r3, #1
 8010746:	9304      	str	r3, [sp, #16]
 8010748:	230a      	movs	r3, #10
 801074a:	9303      	str	r3, [sp, #12]
 801074c:	2304      	movs	r3, #4
 801074e:	9302      	str	r3, [sp, #8]
 8010750:	2300      	movs	r3, #0
 8010752:	9301      	str	r3, [sp, #4]
 8010754:	2306      	movs	r3, #6
 8010756:	9300      	str	r3, [sp, #0]
 8010758:	2305      	movs	r3, #5
 801075a:	2102      	movs	r1, #2
 801075c:	f005 fe6d 	bl	801643a <aci_gatt_add_char>


  /* USER CODE BEGIN BlueNRG_MS_Init_PostTreatment */

  /* USER CODE END BlueNRG_MS_Init_PostTreatment */
}
 8010760:	bf00      	nop
 8010762:	3730      	adds	r7, #48	; 0x30
 8010764:	46bd      	mov	sp, r7
 8010766:	bdb0      	pop	{r4, r5, r7, pc}
 8010768:	08018074 	.word	0x08018074
 801076c:	0801807c 	.word	0x0801807c
 8010770:	0801808c 	.word	0x0801808c
 8010774:	08010999 	.word	0x08010999
 8010778:	20000494 	.word	0x20000494
 801077c:	20000496 	.word	0x20000496
 8010780:	20000498 	.word	0x20000498
 8010784:	2000049a 	.word	0x2000049a
 8010788:	2000049c 	.word	0x2000049c
 801078c:	2000049e 	.word	0x2000049e
 8010790:	200004a0 	.word	0x200004a0
 8010794:	200004a2 	.word	0x200004a2

08010798 <MX_BlueNRG_MS_Process>:

/*
 * BlueNRG-MS background task
 */
void MX_BlueNRG_MS_Process(void)
{
 8010798:	b580      	push	{r7, lr}
 801079a:	b08a      	sub	sp, #40	; 0x28
 801079c:	af08      	add	r7, sp, #32
  /* USER CODE BEGIN BlueNRG_MS_Process_PreTreatment */

	tBleStatus ret;

	ret = aci_gap_set_discoverable(ADV_IND, 0, 0, PUBLIC_ADDR, NO_WHITE_LIST_USE, sizeof(local_name), local_name, 0, NULL, 0, 0);
 801079e:	2300      	movs	r3, #0
 80107a0:	9306      	str	r3, [sp, #24]
 80107a2:	2300      	movs	r3, #0
 80107a4:	9305      	str	r3, [sp, #20]
 80107a6:	2300      	movs	r3, #0
 80107a8:	9304      	str	r3, [sp, #16]
 80107aa:	2300      	movs	r3, #0
 80107ac:	9303      	str	r3, [sp, #12]
 80107ae:	4b0a      	ldr	r3, [pc, #40]	; (80107d8 <MX_BlueNRG_MS_Process+0x40>)
 80107b0:	9302      	str	r3, [sp, #8]
 80107b2:	2308      	movs	r3, #8
 80107b4:	9301      	str	r3, [sp, #4]
 80107b6:	2300      	movs	r3, #0
 80107b8:	9300      	str	r3, [sp, #0]
 80107ba:	2300      	movs	r3, #0
 80107bc:	2200      	movs	r2, #0
 80107be:	2100      	movs	r1, #0
 80107c0:	2000      	movs	r0, #0
 80107c2:	f005 fc9c 	bl	80160fe <aci_gap_set_discoverable>
 80107c6:	4603      	mov	r3, r0
 80107c8:	71fb      	strb	r3, [r7, #7]

	hci_user_evt_proc();
 80107ca:	f006 fa39 	bl	8016c40 <hci_user_evt_proc>
  //hci_user_evt_proc();

  /* USER CODE BEGIN BlueNRG_MS_Process_PostTreatment */

  /* USER CODE END BlueNRG_MS_Process_PostTreatment */
}
 80107ce:	bf00      	nop
 80107d0:	3708      	adds	r7, #8
 80107d2:	46bd      	mov	sp, r7
 80107d4:	bd80      	pop	{r7, pc}
 80107d6:	bf00      	nop
 80107d8:	08018210 	.word	0x08018210

080107dc <Read_Request_CB>:
{
	printf("testCB called");
}

void Read_Request_CB(uint16_t handle)
{
 80107dc:	b580      	push	{r7, lr}
 80107de:	b082      	sub	sp, #8
 80107e0:	af00      	add	r7, sp, #0
 80107e2:	4603      	mov	r3, r0
 80107e4:	80fb      	strh	r3, [r7, #6]
	printf("Read_Request_CB");
 80107e6:	4803      	ldr	r0, [pc, #12]	; (80107f4 <Read_Request_CB+0x18>)
 80107e8:	f006 fe72 	bl	80174d0 <iprintf>
}
 80107ec:	bf00      	nop
 80107ee:	3708      	adds	r7, #8
 80107f0:	46bd      	mov	sp, r7
 80107f2:	bd80      	pop	{r7, pc}
 80107f4:	080180b8 	.word	0x080180b8

080107f8 <receiveData>:
 * @param  data_buffer : pointer to store in received data
 * @param  Nb_bytes : number of bytes to be received
 * @retval None
 */
void receiveData(uint8_t* data_buffer, uint8_t Nb_bytes)
{
 80107f8:	b580      	push	{r7, lr}
 80107fa:	b084      	sub	sp, #16
 80107fc:	af00      	add	r7, sp, #0
 80107fe:	6078      	str	r0, [r7, #4]
 8010800:	460b      	mov	r3, r1
 8010802:	70fb      	strb	r3, [r7, #3]
  BSP_LED_Toggle(LED2);
 8010804:	2000      	movs	r0, #0
 8010806:	f001 f8f1 	bl	80119ec <BSP_LED_Toggle>

  for(int i = 0; i < Nb_bytes; i++) {
 801080a:	2300      	movs	r3, #0
 801080c:	60fb      	str	r3, [r7, #12]
 801080e:	e009      	b.n	8010824 <receiveData+0x2c>
    printf("%c", data_buffer[i]);
 8010810:	68fb      	ldr	r3, [r7, #12]
 8010812:	687a      	ldr	r2, [r7, #4]
 8010814:	4413      	add	r3, r2
 8010816:	781b      	ldrb	r3, [r3, #0]
 8010818:	4618      	mov	r0, r3
 801081a:	f006 fe71 	bl	8017500 <putchar>
  for(int i = 0; i < Nb_bytes; i++) {
 801081e:	68fb      	ldr	r3, [r7, #12]
 8010820:	3301      	adds	r3, #1
 8010822:	60fb      	str	r3, [r7, #12]
 8010824:	78fb      	ldrb	r3, [r7, #3]
 8010826:	68fa      	ldr	r2, [r7, #12]
 8010828:	429a      	cmp	r2, r3
 801082a:	dbf1      	blt.n	8010810 <receiveData+0x18>
  }
  fflush(stdout);
 801082c:	4b04      	ldr	r3, [pc, #16]	; (8010840 <receiveData+0x48>)
 801082e:	681b      	ldr	r3, [r3, #0]
 8010830:	689b      	ldr	r3, [r3, #8]
 8010832:	4618      	mov	r0, r3
 8010834:	f006 fc5c 	bl	80170f0 <fflush>
}
 8010838:	bf00      	nop
 801083a:	3710      	adds	r7, #16
 801083c:	46bd      	mov	sp, r7
 801083e:	bd80      	pop	{r7, pc}
 8010840:	2000001c 	.word	0x2000001c

08010844 <Attribute_Modified_CB>:
 * @param  data_length : size of the modified attribute data
 * @param  att_data : pointer to the modified attribute data
 * @retval None
 */
void Attribute_Modified_CB(uint16_t handle, uint8_t data_length, uint8_t *att_data)
{
 8010844:	b580      	push	{r7, lr}
 8010846:	b082      	sub	sp, #8
 8010848:	af00      	add	r7, sp, #0
 801084a:	4603      	mov	r3, r0
 801084c:	603a      	str	r2, [r7, #0]
 801084e:	80fb      	strh	r3, [r7, #6]
 8010850:	460b      	mov	r3, r1
 8010852:	717b      	strb	r3, [r7, #5]
	printf("Attribute_Modified_CB\n");
 8010854:	480f      	ldr	r0, [pc, #60]	; (8010894 <Attribute_Modified_CB+0x50>)
 8010856:	f006 fed7 	bl	8017608 <puts>
  if(handle == RXCharHandle + 1){
 801085a:	88fa      	ldrh	r2, [r7, #6]
 801085c:	4b0e      	ldr	r3, [pc, #56]	; (8010898 <Attribute_Modified_CB+0x54>)
 801085e:	881b      	ldrh	r3, [r3, #0]
 8010860:	3301      	adds	r3, #1
 8010862:	429a      	cmp	r2, r3
 8010864:	d105      	bne.n	8010872 <Attribute_Modified_CB+0x2e>
    receiveData(att_data, data_length);
 8010866:	797b      	ldrb	r3, [r7, #5]
 8010868:	4619      	mov	r1, r3
 801086a:	6838      	ldr	r0, [r7, #0]
 801086c:	f7ff ffc4 	bl	80107f8 <receiveData>
  } else if (handle == TXCharHandle + 2) {
    if(att_data[0] == 0x01)
      notification_enabled = TRUE;
  }
}
 8010870:	e00c      	b.n	801088c <Attribute_Modified_CB+0x48>
  } else if (handle == TXCharHandle + 2) {
 8010872:	88fa      	ldrh	r2, [r7, #6]
 8010874:	4b09      	ldr	r3, [pc, #36]	; (801089c <Attribute_Modified_CB+0x58>)
 8010876:	881b      	ldrh	r3, [r3, #0]
 8010878:	3302      	adds	r3, #2
 801087a:	429a      	cmp	r2, r3
 801087c:	d106      	bne.n	801088c <Attribute_Modified_CB+0x48>
    if(att_data[0] == 0x01)
 801087e:	683b      	ldr	r3, [r7, #0]
 8010880:	781b      	ldrb	r3, [r3, #0]
 8010882:	2b01      	cmp	r3, #1
 8010884:	d102      	bne.n	801088c <Attribute_Modified_CB+0x48>
      notification_enabled = TRUE;
 8010886:	4b06      	ldr	r3, [pc, #24]	; (80108a0 <Attribute_Modified_CB+0x5c>)
 8010888:	2201      	movs	r2, #1
 801088a:	701a      	strb	r2, [r3, #0]
}
 801088c:	bf00      	nop
 801088e:	3708      	adds	r7, #8
 8010890:	46bd      	mov	sp, r7
 8010892:	bd80      	pop	{r7, pc}
 8010894:	08018150 	.word	0x08018150
 8010898:	200004ac 	.word	0x200004ac
 801089c:	200004a8 	.word	0x200004a8
 80108a0:	200000a2 	.word	0x200000a2

080108a4 <GAP_ConnectionComplete_CB>:
 * @param  addr : Address of peer device
 * @param  handle : Connection handle
 * @retval None
 */
void GAP_ConnectionComplete_CB(uint8_t addr[6], uint16_t handle)
{
 80108a4:	b580      	push	{r7, lr}
 80108a6:	b084      	sub	sp, #16
 80108a8:	af00      	add	r7, sp, #0
 80108aa:	6078      	str	r0, [r7, #4]
 80108ac:	460b      	mov	r3, r1
 80108ae:	807b      	strh	r3, [r7, #2]
  connected = TRUE;
 80108b0:	4b11      	ldr	r3, [pc, #68]	; (80108f8 <GAP_ConnectionComplete_CB+0x54>)
 80108b2:	2201      	movs	r2, #1
 80108b4:	601a      	str	r2, [r3, #0]
  connection_handle = handle;
 80108b6:	4a11      	ldr	r2, [pc, #68]	; (80108fc <GAP_ConnectionComplete_CB+0x58>)
 80108b8:	887b      	ldrh	r3, [r7, #2]
 80108ba:	8013      	strh	r3, [r2, #0]

  printf("Connected to device:");
 80108bc:	4810      	ldr	r0, [pc, #64]	; (8010900 <GAP_ConnectionComplete_CB+0x5c>)
 80108be:	f006 fe07 	bl	80174d0 <iprintf>
  for(int i = 5; i > 0; i--){
 80108c2:	2305      	movs	r3, #5
 80108c4:	60fb      	str	r3, [r7, #12]
 80108c6:	e00a      	b.n	80108de <GAP_ConnectionComplete_CB+0x3a>
    printf("%02X-", addr[i]);
 80108c8:	68fb      	ldr	r3, [r7, #12]
 80108ca:	687a      	ldr	r2, [r7, #4]
 80108cc:	4413      	add	r3, r2
 80108ce:	781b      	ldrb	r3, [r3, #0]
 80108d0:	4619      	mov	r1, r3
 80108d2:	480c      	ldr	r0, [pc, #48]	; (8010904 <GAP_ConnectionComplete_CB+0x60>)
 80108d4:	f006 fdfc 	bl	80174d0 <iprintf>
  for(int i = 5; i > 0; i--){
 80108d8:	68fb      	ldr	r3, [r7, #12]
 80108da:	3b01      	subs	r3, #1
 80108dc:	60fb      	str	r3, [r7, #12]
 80108de:	68fb      	ldr	r3, [r7, #12]
 80108e0:	2b00      	cmp	r3, #0
 80108e2:	dcf1      	bgt.n	80108c8 <GAP_ConnectionComplete_CB+0x24>
  }
  printf("%02X\n", addr[0]);
 80108e4:	687b      	ldr	r3, [r7, #4]
 80108e6:	781b      	ldrb	r3, [r3, #0]
 80108e8:	4619      	mov	r1, r3
 80108ea:	4807      	ldr	r0, [pc, #28]	; (8010908 <GAP_ConnectionComplete_CB+0x64>)
 80108ec:	f006 fdf0 	bl	80174d0 <iprintf>
}
 80108f0:	bf00      	nop
 80108f2:	3710      	adds	r7, #16
 80108f4:	46bd      	mov	sp, r7
 80108f6:	bd80      	pop	{r7, pc}
 80108f8:	2000009c 	.word	0x2000009c
 80108fc:	200000a0 	.word	0x200000a0
 8010900:	08018168 	.word	0x08018168
 8010904:	08018180 	.word	0x08018180
 8010908:	08018188 	.word	0x08018188

0801090c <GAP_DisconnectionComplete_CB>:
 * @brief  This function is called when the peer device get disconnected.
 * @param  None
 * @retval None
 */
void GAP_DisconnectionComplete_CB(void)
{
 801090c:	b580      	push	{r7, lr}
 801090e:	af00      	add	r7, sp, #0
  connected = FALSE;
 8010910:	4b0c      	ldr	r3, [pc, #48]	; (8010944 <GAP_DisconnectionComplete_CB+0x38>)
 8010912:	2200      	movs	r2, #0
 8010914:	601a      	str	r2, [r3, #0]

  printf("Disconnected\n");
 8010916:	480c      	ldr	r0, [pc, #48]	; (8010948 <GAP_DisconnectionComplete_CB+0x3c>)
 8010918:	f006 fe76 	bl	8017608 <puts>
  /* Make the device connectable again. */
  set_connectable = TRUE;
 801091c:	4b0b      	ldr	r3, [pc, #44]	; (801094c <GAP_DisconnectionComplete_CB+0x40>)
 801091e:	2201      	movs	r2, #1
 8010920:	701a      	strb	r2, [r3, #0]
  notification_enabled = FALSE;
 8010922:	4b0b      	ldr	r3, [pc, #44]	; (8010950 <GAP_DisconnectionComplete_CB+0x44>)
 8010924:	2200      	movs	r2, #0
 8010926:	701a      	strb	r2, [r3, #0]
  start_read_tx_char_handle = FALSE;
 8010928:	4b0a      	ldr	r3, [pc, #40]	; (8010954 <GAP_DisconnectionComplete_CB+0x48>)
 801092a:	2200      	movs	r2, #0
 801092c:	701a      	strb	r2, [r3, #0]
  start_read_rx_char_handle = FALSE;
 801092e:	4b0a      	ldr	r3, [pc, #40]	; (8010958 <GAP_DisconnectionComplete_CB+0x4c>)
 8010930:	2200      	movs	r2, #0
 8010932:	701a      	strb	r2, [r3, #0]
  end_read_tx_char_handle = FALSE;
 8010934:	4b09      	ldr	r3, [pc, #36]	; (801095c <GAP_DisconnectionComplete_CB+0x50>)
 8010936:	2200      	movs	r2, #0
 8010938:	701a      	strb	r2, [r3, #0]
  end_read_rx_char_handle = FALSE;
 801093a:	4b09      	ldr	r3, [pc, #36]	; (8010960 <GAP_DisconnectionComplete_CB+0x54>)
 801093c:	2200      	movs	r2, #0
 801093e:	701a      	strb	r2, [r3, #0]
}
 8010940:	bf00      	nop
 8010942:	bd80      	pop	{r7, pc}
 8010944:	2000009c 	.word	0x2000009c
 8010948:	08018190 	.word	0x08018190
 801094c:	20000002 	.word	0x20000002
 8010950:	200000a2 	.word	0x200000a2
 8010954:	200000a3 	.word	0x200000a3
 8010958:	200000a4 	.word	0x200000a4
 801095c:	200000a5 	.word	0x200000a5
 8010960:	200000a6 	.word	0x200000a6

08010964 <GATT_Notification_CB>:
 * @param  attr_len    Length of attribute value in the notification
 * @param  attr_value  Attribute value in the notification
 * @retval None
 */
void GATT_Notification_CB(uint16_t attr_handle, uint8_t attr_len, uint8_t *attr_value)
{
 8010964:	b580      	push	{r7, lr}
 8010966:	b082      	sub	sp, #8
 8010968:	af00      	add	r7, sp, #0
 801096a:	4603      	mov	r3, r0
 801096c:	603a      	str	r2, [r7, #0]
 801096e:	80fb      	strh	r3, [r7, #6]
 8010970:	460b      	mov	r3, r1
 8010972:	717b      	strb	r3, [r7, #5]
  if (attr_handle == tx_handle+1) {
 8010974:	88fa      	ldrh	r2, [r7, #6]
 8010976:	4b07      	ldr	r3, [pc, #28]	; (8010994 <GATT_Notification_CB+0x30>)
 8010978:	881b      	ldrh	r3, [r3, #0]
 801097a:	3301      	adds	r3, #1
 801097c:	429a      	cmp	r2, r3
 801097e:	d104      	bne.n	801098a <GATT_Notification_CB+0x26>
    receiveData(attr_value, attr_len);
 8010980:	797b      	ldrb	r3, [r7, #5]
 8010982:	4619      	mov	r1, r3
 8010984:	6838      	ldr	r0, [r7, #0]
 8010986:	f7ff ff37 	bl	80107f8 <receiveData>
  }
}
 801098a:	bf00      	nop
 801098c:	3708      	adds	r7, #8
 801098e:	46bd      	mov	sp, r7
 8010990:	bd80      	pop	{r7, pc}
 8010992:	bf00      	nop
 8010994:	200004a4 	.word	0x200004a4

08010998 <user_notify>:
 *         parsed.
 * @param  pData  Pointer to the ACI packet
 * @retval None
 */
void user_notify(void * pData)
{
 8010998:	b580      	push	{r7, lr}
 801099a:	b08c      	sub	sp, #48	; 0x30
 801099c:	af00      	add	r7, sp, #0
 801099e:	6078      	str	r0, [r7, #4]
  hci_uart_pckt *hci_pckt = pData;
 80109a0:	687b      	ldr	r3, [r7, #4]
 80109a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* obtain event packet */
  hci_event_pckt *event_pckt = (hci_event_pckt*)hci_pckt->data;
 80109a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80109a6:	3301      	adds	r3, #1
 80109a8:	62bb      	str	r3, [r7, #40]	; 0x28

  if(hci_pckt->type != HCI_EVENT_PKT)
 80109aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80109ac:	781b      	ldrb	r3, [r3, #0]
 80109ae:	2b04      	cmp	r3, #4
 80109b0:	f040 80f3 	bne.w	8010b9a <user_notify+0x202>
    return;

  switch(event_pckt->evt){
 80109b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80109b6:	781b      	ldrb	r3, [r3, #0]
 80109b8:	2bff      	cmp	r3, #255	; 0xff
 80109ba:	d021      	beq.n	8010a00 <user_notify+0x68>
 80109bc:	2bff      	cmp	r3, #255	; 0xff
 80109be:	f300 80f1 	bgt.w	8010ba4 <user_notify+0x20c>
 80109c2:	2b05      	cmp	r3, #5
 80109c4:	d002      	beq.n	80109cc <user_notify+0x34>
 80109c6:	2b3e      	cmp	r3, #62	; 0x3e
 80109c8:	d003      	beq.n	80109d2 <user_notify+0x3a>
 80109ca:	e0eb      	b.n	8010ba4 <user_notify+0x20c>

  case EVT_DISCONN_COMPLETE:
    {
      GAP_DisconnectionComplete_CB();
 80109cc:	f7ff ff9e 	bl	801090c <GAP_DisconnectionComplete_CB>
    }
    break;
 80109d0:	e0e8      	b.n	8010ba4 <user_notify+0x20c>

  case EVT_LE_META_EVENT:
    {
      evt_le_meta_event *evt = (void *)event_pckt->data;
 80109d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80109d4:	3302      	adds	r3, #2
 80109d6:	60fb      	str	r3, [r7, #12]

      switch(evt->subevent){
 80109d8:	68fb      	ldr	r3, [r7, #12]
 80109da:	781b      	ldrb	r3, [r3, #0]
 80109dc:	2b01      	cmp	r3, #1
 80109de:	f040 80de 	bne.w	8010b9e <user_notify+0x206>
      case EVT_LE_CONN_COMPLETE:
        {
          evt_le_connection_complete *cc = (void *)evt->data;
 80109e2:	68fb      	ldr	r3, [r7, #12]
 80109e4:	3301      	adds	r3, #1
 80109e6:	60bb      	str	r3, [r7, #8]
          GAP_ConnectionComplete_CB(cc->peer_bdaddr, cc->handle);
 80109e8:	68bb      	ldr	r3, [r7, #8]
 80109ea:	1d5a      	adds	r2, r3, #5
 80109ec:	68bb      	ldr	r3, [r7, #8]
 80109ee:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80109f2:	b29b      	uxth	r3, r3
 80109f4:	4619      	mov	r1, r3
 80109f6:	4610      	mov	r0, r2
 80109f8:	f7ff ff54 	bl	80108a4 <GAP_ConnectionComplete_CB>
        }
        break;
 80109fc:	bf00      	nop
      }
    }
    break;
 80109fe:	e0ce      	b.n	8010b9e <user_notify+0x206>

  case EVT_VENDOR:
    {
      evt_blue_aci *blue_evt = (void*)event_pckt->data;
 8010a00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010a02:	3302      	adds	r3, #2
 8010a04:	627b      	str	r3, [r7, #36]	; 0x24
      switch(blue_evt->ecode){
 8010a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010a08:	881b      	ldrh	r3, [r3, #0]
 8010a0a:	b29b      	uxth	r3, r3
 8010a0c:	f6a3 4301 	subw	r3, r3, #3073	; 0xc01
 8010a10:	2b13      	cmp	r3, #19
 8010a12:	f200 80c6 	bhi.w	8010ba2 <user_notify+0x20a>
 8010a16:	a201      	add	r2, pc, #4	; (adr r2, 8010a1c <user_notify+0x84>)
 8010a18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010a1c:	08010a81 	.word	0x08010a81
 8010a20:	08010ba3 	.word	0x08010ba3
 8010a24:	08010ba3 	.word	0x08010ba3
 8010a28:	08010ba3 	.word	0x08010ba3
 8010a2c:	08010ba3 	.word	0x08010ba3
 8010a30:	08010ba3 	.word	0x08010ba3
 8010a34:	08010ba3 	.word	0x08010ba3
 8010a38:	08010ba3 	.word	0x08010ba3
 8010a3c:	08010ba3 	.word	0x08010ba3
 8010a40:	08010ba3 	.word	0x08010ba3
 8010a44:	08010ba3 	.word	0x08010ba3
 8010a48:	08010ba3 	.word	0x08010ba3
 8010a4c:	08010ba3 	.word	0x08010ba3
 8010a50:	08010ba3 	.word	0x08010ba3
 8010a54:	08010ac7 	.word	0x08010ac7
 8010a58:	08010b53 	.word	0x08010b53
 8010a5c:	08010ba3 	.word	0x08010ba3
 8010a60:	08010ae9 	.word	0x08010ae9
 8010a64:	08010ba3 	.word	0x08010ba3
 8010a68:	08010a6d 	.word	0x08010a6d


      case EVT_BLUE_GATT_READ_PERMIT_REQ:
      {
    	  evt_gatt_read_permit_req *evt = (void *) blue_evt->data;
 8010a6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010a6e:	3302      	adds	r3, #2
 8010a70:	623b      	str	r3, [r7, #32]
    	  Read_Request_CB(evt->attr_handle);
 8010a72:	6a3b      	ldr	r3, [r7, #32]
 8010a74:	885b      	ldrh	r3, [r3, #2]
 8010a76:	b29b      	uxth	r3, r3
 8010a78:	4618      	mov	r0, r3
 8010a7a:	f7ff feaf 	bl	80107dc <Read_Request_CB>
      }
      break;
 8010a7e:	e08b      	b.n	8010b98 <user_notify+0x200>


      case EVT_BLUE_GATT_ATTRIBUTE_MODIFIED:
        {
        	printf("EVT_BLUE_GATT_ATTRIBUTE_MODIFIED\n");
 8010a80:	484a      	ldr	r0, [pc, #296]	; (8010bac <user_notify+0x214>)
 8010a82:	f006 fdc1 	bl	8017608 <puts>
          if (bnrg_expansion_board == IDB05A1) {
 8010a86:	4b4a      	ldr	r3, [pc, #296]	; (8010bb0 <user_notify+0x218>)
 8010a88:	781b      	ldrb	r3, [r3, #0]
 8010a8a:	2b01      	cmp	r3, #1
 8010a8c:	d10d      	bne.n	8010aaa <user_notify+0x112>
            evt_gatt_attr_modified_IDB05A1 *evt = (evt_gatt_attr_modified_IDB05A1*)blue_evt->data;
 8010a8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010a90:	3302      	adds	r3, #2
 8010a92:	613b      	str	r3, [r7, #16]
            Attribute_Modified_CB(evt->attr_handle, evt->data_length, evt->att_data);
 8010a94:	693b      	ldr	r3, [r7, #16]
 8010a96:	885b      	ldrh	r3, [r3, #2]
 8010a98:	b298      	uxth	r0, r3
 8010a9a:	693b      	ldr	r3, [r7, #16]
 8010a9c:	7919      	ldrb	r1, [r3, #4]
 8010a9e:	693b      	ldr	r3, [r7, #16]
 8010aa0:	3307      	adds	r3, #7
 8010aa2:	461a      	mov	r2, r3
 8010aa4:	f7ff fece 	bl	8010844 <Attribute_Modified_CB>
            evt_gatt_attr_modified_IDB04A1 *evt = (evt_gatt_attr_modified_IDB04A1*)blue_evt->data;
            Attribute_Modified_CB(evt->attr_handle, evt->data_length, evt->att_data);
          }

        }
        break;
 8010aa8:	e076      	b.n	8010b98 <user_notify+0x200>
            evt_gatt_attr_modified_IDB04A1 *evt = (evt_gatt_attr_modified_IDB04A1*)blue_evt->data;
 8010aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010aac:	3302      	adds	r3, #2
 8010aae:	617b      	str	r3, [r7, #20]
            Attribute_Modified_CB(evt->attr_handle, evt->data_length, evt->att_data);
 8010ab0:	697b      	ldr	r3, [r7, #20]
 8010ab2:	885b      	ldrh	r3, [r3, #2]
 8010ab4:	b298      	uxth	r0, r3
 8010ab6:	697b      	ldr	r3, [r7, #20]
 8010ab8:	7919      	ldrb	r1, [r3, #4]
 8010aba:	697b      	ldr	r3, [r7, #20]
 8010abc:	3305      	adds	r3, #5
 8010abe:	461a      	mov	r2, r3
 8010ac0:	f7ff fec0 	bl	8010844 <Attribute_Modified_CB>
        break;
 8010ac4:	e068      	b.n	8010b98 <user_notify+0x200>
      case EVT_BLUE_GATT_NOTIFICATION:
        {
          evt_gatt_attr_notification *evt = (evt_gatt_attr_notification*)blue_evt->data;
 8010ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010ac8:	3302      	adds	r3, #2
 8010aca:	61bb      	str	r3, [r7, #24]
          GATT_Notification_CB(evt->attr_handle, evt->event_data_length - 2, evt->attr_value);
 8010acc:	69bb      	ldr	r3, [r7, #24]
 8010ace:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8010ad2:	b298      	uxth	r0, r3
 8010ad4:	69bb      	ldr	r3, [r7, #24]
 8010ad6:	789b      	ldrb	r3, [r3, #2]
 8010ad8:	3b02      	subs	r3, #2
 8010ada:	b2d9      	uxtb	r1, r3
 8010adc:	69bb      	ldr	r3, [r7, #24]
 8010ade:	3305      	adds	r3, #5
 8010ae0:	461a      	mov	r2, r3
 8010ae2:	f7ff ff3f 	bl	8010964 <GATT_Notification_CB>
        }
        break;
 8010ae6:	e057      	b.n	8010b98 <user_notify+0x200>
      case EVT_BLUE_GATT_DISC_READ_CHAR_BY_UUID_RESP:
        if(BLE_Role == CLIENT) {
 8010ae8:	4b32      	ldr	r3, [pc, #200]	; (8010bb4 <user_notify+0x21c>)
 8010aea:	781b      	ldrb	r3, [r3, #0]
 8010aec:	2b00      	cmp	r3, #0
 8010aee:	d150      	bne.n	8010b92 <user_notify+0x1fa>
          PRINTF("EVT_BLUE_GATT_DISC_READ_CHAR_BY_UUID_RESP\n");

          evt_gatt_disc_read_char_by_uuid_resp *resp = (void*)blue_evt->data;
 8010af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010af2:	3302      	adds	r3, #2
 8010af4:	61fb      	str	r3, [r7, #28]

          if (start_read_tx_char_handle && !end_read_tx_char_handle)
 8010af6:	4b30      	ldr	r3, [pc, #192]	; (8010bb8 <user_notify+0x220>)
 8010af8:	781b      	ldrb	r3, [r3, #0]
 8010afa:	b2db      	uxtb	r3, r3
 8010afc:	2b00      	cmp	r3, #0
 8010afe:	d011      	beq.n	8010b24 <user_notify+0x18c>
 8010b00:	4b2e      	ldr	r3, [pc, #184]	; (8010bbc <user_notify+0x224>)
 8010b02:	781b      	ldrb	r3, [r3, #0]
 8010b04:	b2db      	uxtb	r3, r3
 8010b06:	2b00      	cmp	r3, #0
 8010b08:	d10c      	bne.n	8010b24 <user_notify+0x18c>
          {
            tx_handle = resp->attr_handle;
 8010b0a:	69fb      	ldr	r3, [r7, #28]
 8010b0c:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8010b10:	b29a      	uxth	r2, r3
 8010b12:	4b2b      	ldr	r3, [pc, #172]	; (8010bc0 <user_notify+0x228>)
 8010b14:	801a      	strh	r2, [r3, #0]
            printf("TX Char Handle %04X\n", tx_handle);
 8010b16:	4b2a      	ldr	r3, [pc, #168]	; (8010bc0 <user_notify+0x228>)
 8010b18:	881b      	ldrh	r3, [r3, #0]
 8010b1a:	4619      	mov	r1, r3
 8010b1c:	4829      	ldr	r0, [pc, #164]	; (8010bc4 <user_notify+0x22c>)
 8010b1e:	f006 fcd7 	bl	80174d0 <iprintf>
          {
            rx_handle = resp->attr_handle;
            printf("RX Char Handle %04X\n", rx_handle);
          }
        }
        break;
 8010b22:	e036      	b.n	8010b92 <user_notify+0x1fa>
          else if (start_read_rx_char_handle && !end_read_rx_char_handle)
 8010b24:	4b28      	ldr	r3, [pc, #160]	; (8010bc8 <user_notify+0x230>)
 8010b26:	781b      	ldrb	r3, [r3, #0]
 8010b28:	b2db      	uxtb	r3, r3
 8010b2a:	2b00      	cmp	r3, #0
 8010b2c:	d031      	beq.n	8010b92 <user_notify+0x1fa>
 8010b2e:	4b27      	ldr	r3, [pc, #156]	; (8010bcc <user_notify+0x234>)
 8010b30:	781b      	ldrb	r3, [r3, #0]
 8010b32:	b2db      	uxtb	r3, r3
 8010b34:	2b00      	cmp	r3, #0
 8010b36:	d12c      	bne.n	8010b92 <user_notify+0x1fa>
            rx_handle = resp->attr_handle;
 8010b38:	69fb      	ldr	r3, [r7, #28]
 8010b3a:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8010b3e:	b29a      	uxth	r2, r3
 8010b40:	4b23      	ldr	r3, [pc, #140]	; (8010bd0 <user_notify+0x238>)
 8010b42:	801a      	strh	r2, [r3, #0]
            printf("RX Char Handle %04X\n", rx_handle);
 8010b44:	4b22      	ldr	r3, [pc, #136]	; (8010bd0 <user_notify+0x238>)
 8010b46:	881b      	ldrh	r3, [r3, #0]
 8010b48:	4619      	mov	r1, r3
 8010b4a:	4822      	ldr	r0, [pc, #136]	; (8010bd4 <user_notify+0x23c>)
 8010b4c:	f006 fcc0 	bl	80174d0 <iprintf>
        break;
 8010b50:	e01f      	b.n	8010b92 <user_notify+0x1fa>

      case EVT_BLUE_GATT_PROCEDURE_COMPLETE:
        if(BLE_Role == CLIENT) {
 8010b52:	4b18      	ldr	r3, [pc, #96]	; (8010bb4 <user_notify+0x21c>)
 8010b54:	781b      	ldrb	r3, [r3, #0]
 8010b56:	2b00      	cmp	r3, #0
 8010b58:	d11d      	bne.n	8010b96 <user_notify+0x1fe>
          /* Wait for gatt procedure complete event trigger related to Discovery Charac by UUID */
          //evt_gatt_procedure_complete *pr = (void*)blue_evt->data;

          if (start_read_tx_char_handle && !end_read_tx_char_handle)
 8010b5a:	4b17      	ldr	r3, [pc, #92]	; (8010bb8 <user_notify+0x220>)
 8010b5c:	781b      	ldrb	r3, [r3, #0]
 8010b5e:	b2db      	uxtb	r3, r3
 8010b60:	2b00      	cmp	r3, #0
 8010b62:	d008      	beq.n	8010b76 <user_notify+0x1de>
 8010b64:	4b15      	ldr	r3, [pc, #84]	; (8010bbc <user_notify+0x224>)
 8010b66:	781b      	ldrb	r3, [r3, #0]
 8010b68:	b2db      	uxtb	r3, r3
 8010b6a:	2b00      	cmp	r3, #0
 8010b6c:	d103      	bne.n	8010b76 <user_notify+0x1de>
          {
            end_read_tx_char_handle = TRUE;
 8010b6e:	4b13      	ldr	r3, [pc, #76]	; (8010bbc <user_notify+0x224>)
 8010b70:	2201      	movs	r2, #1
 8010b72:	701a      	strb	r2, [r3, #0]
          else if (start_read_rx_char_handle && !end_read_rx_char_handle)
          {
            end_read_rx_char_handle = TRUE;
          }
        }
        break;
 8010b74:	e00f      	b.n	8010b96 <user_notify+0x1fe>
          else if (start_read_rx_char_handle && !end_read_rx_char_handle)
 8010b76:	4b14      	ldr	r3, [pc, #80]	; (8010bc8 <user_notify+0x230>)
 8010b78:	781b      	ldrb	r3, [r3, #0]
 8010b7a:	b2db      	uxtb	r3, r3
 8010b7c:	2b00      	cmp	r3, #0
 8010b7e:	d00a      	beq.n	8010b96 <user_notify+0x1fe>
 8010b80:	4b12      	ldr	r3, [pc, #72]	; (8010bcc <user_notify+0x234>)
 8010b82:	781b      	ldrb	r3, [r3, #0]
 8010b84:	b2db      	uxtb	r3, r3
 8010b86:	2b00      	cmp	r3, #0
 8010b88:	d105      	bne.n	8010b96 <user_notify+0x1fe>
            end_read_rx_char_handle = TRUE;
 8010b8a:	4b10      	ldr	r3, [pc, #64]	; (8010bcc <user_notify+0x234>)
 8010b8c:	2201      	movs	r2, #1
 8010b8e:	701a      	strb	r2, [r3, #0]
        break;
 8010b90:	e001      	b.n	8010b96 <user_notify+0x1fe>
        break;
 8010b92:	bf00      	nop
 8010b94:	e005      	b.n	8010ba2 <user_notify+0x20a>
        break;
 8010b96:	bf00      	nop
      }
    }
    break;
 8010b98:	e003      	b.n	8010ba2 <user_notify+0x20a>
    return;
 8010b9a:	bf00      	nop
 8010b9c:	e002      	b.n	8010ba4 <user_notify+0x20c>
    break;
 8010b9e:	bf00      	nop
 8010ba0:	e000      	b.n	8010ba4 <user_notify+0x20c>
    break;
 8010ba2:	bf00      	nop
  }
}
 8010ba4:	3730      	adds	r7, #48	; 0x30
 8010ba6:	46bd      	mov	sp, r7
 8010ba8:	bd80      	pop	{r7, pc}
 8010baa:	bf00      	nop
 8010bac:	080181a0 	.word	0x080181a0
 8010bb0:	20000000 	.word	0x20000000
 8010bb4:	20000001 	.word	0x20000001
 8010bb8:	200000a3 	.word	0x200000a3
 8010bbc:	200000a5 	.word	0x200000a5
 8010bc0:	200004a4 	.word	0x200004a4
 8010bc4:	080181c4 	.word	0x080181c4
 8010bc8:	200000a4 	.word	0x200000a4
 8010bcc:	200000a6 	.word	0x200000a6
 8010bd0:	200004a6 	.word	0x200004a6
 8010bd4:	080181dc 	.word	0x080181dc

08010bd8 <HCI_TL_SPI_Init>:
 *
 * @param  void* Pointer to configuration struct
 * @retval int32_t Status
 */
int32_t HCI_TL_SPI_Init(void* pConf)
{
 8010bd8:	b580      	push	{r7, lr}
 8010bda:	b088      	sub	sp, #32
 8010bdc:	af00      	add	r7, sp, #0
 8010bde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;

  __HAL_RCC_GPIOA_CLK_ENABLE();
 8010be0:	4b1e      	ldr	r3, [pc, #120]	; (8010c5c <HCI_TL_SPI_Init+0x84>)
 8010be2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010be4:	4a1d      	ldr	r2, [pc, #116]	; (8010c5c <HCI_TL_SPI_Init+0x84>)
 8010be6:	f043 0301 	orr.w	r3, r3, #1
 8010bea:	64d3      	str	r3, [r2, #76]	; 0x4c
 8010bec:	4b1b      	ldr	r3, [pc, #108]	; (8010c5c <HCI_TL_SPI_Init+0x84>)
 8010bee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010bf0:	f003 0301 	and.w	r3, r3, #1
 8010bf4:	60bb      	str	r3, [r7, #8]
 8010bf6:	68bb      	ldr	r3, [r7, #8]

  /* Configure EXTI Line */
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
 8010bf8:	2340      	movs	r3, #64	; 0x40
 8010bfa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8010bfc:	4b18      	ldr	r3, [pc, #96]	; (8010c60 <HCI_TL_SPI_Init+0x88>)
 8010bfe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010c00:	2300      	movs	r3, #0
 8010c02:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_PORT, &GPIO_InitStruct);
 8010c04:	f107 030c 	add.w	r3, r7, #12
 8010c08:	4619      	mov	r1, r3
 8010c0a:	4816      	ldr	r0, [pc, #88]	; (8010c64 <HCI_TL_SPI_Init+0x8c>)
 8010c0c:	f002 f9ee 	bl	8012fec <HAL_GPIO_Init>

  /* Configure RESET Line */
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 8010c10:	f44f 7380 	mov.w	r3, #256	; 0x100
 8010c14:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8010c16:	2301      	movs	r3, #1
 8010c18:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010c1a:	2300      	movs	r3, #0
 8010c1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010c1e:	2300      	movs	r3, #0
 8010c20:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_RST_PORT, &GPIO_InitStruct);
 8010c22:	f107 030c 	add.w	r3, r7, #12
 8010c26:	4619      	mov	r1, r3
 8010c28:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8010c2c:	f002 f9de 	bl	8012fec <HAL_GPIO_Init>

  /* Configure CS */
  GPIO_InitStruct.Pin = HCI_TL_SPI_CS_PIN ;
 8010c30:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8010c34:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8010c36:	2301      	movs	r3, #1
 8010c38:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010c3a:	2300      	movs	r3, #0
 8010c3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010c3e:	2300      	movs	r3, #0
 8010c40:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_SPI_CS_PORT, &GPIO_InitStruct);
 8010c42:	f107 030c 	add.w	r3, r7, #12
 8010c46:	4619      	mov	r1, r3
 8010c48:	4807      	ldr	r0, [pc, #28]	; (8010c68 <HCI_TL_SPI_Init+0x90>)
 8010c4a:	f002 f9cf 	bl	8012fec <HAL_GPIO_Init>

  return BSP_SPI3_Init();
 8010c4e:	f000 fee3 	bl	8011a18 <BSP_SPI3_Init>
 8010c52:	4603      	mov	r3, r0
}
 8010c54:	4618      	mov	r0, r3
 8010c56:	3720      	adds	r7, #32
 8010c58:	46bd      	mov	sp, r7
 8010c5a:	bd80      	pop	{r7, pc}
 8010c5c:	40021000 	.word	0x40021000
 8010c60:	10110000 	.word	0x10110000
 8010c64:	48001000 	.word	0x48001000
 8010c68:	48000c00 	.word	0x48000c00

08010c6c <HCI_TL_SPI_DeInit>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_DeInit(void)
{
 8010c6c:	b580      	push	{r7, lr}
 8010c6e:	af00      	add	r7, sp, #0
  HAL_GPIO_DeInit(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN);
 8010c70:	2140      	movs	r1, #64	; 0x40
 8010c72:	4808      	ldr	r0, [pc, #32]	; (8010c94 <HCI_TL_SPI_DeInit+0x28>)
 8010c74:	f002 fb64 	bl	8013340 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN);
 8010c78:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8010c7c:	4806      	ldr	r0, [pc, #24]	; (8010c98 <HCI_TL_SPI_DeInit+0x2c>)
 8010c7e:	f002 fb5f 	bl	8013340 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_RST_PORT, HCI_TL_RST_PIN);
 8010c82:	f44f 7180 	mov.w	r1, #256	; 0x100
 8010c86:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8010c8a:	f002 fb59 	bl	8013340 <HAL_GPIO_DeInit>
  return 0;
 8010c8e:	2300      	movs	r3, #0
}
 8010c90:	4618      	mov	r0, r3
 8010c92:	bd80      	pop	{r7, pc}
 8010c94:	48001000 	.word	0x48001000
 8010c98:	48000c00 	.word	0x48000c00

08010c9c <HCI_TL_SPI_Reset>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_Reset(void)
{
 8010c9c:	b580      	push	{r7, lr}
 8010c9e:	af00      	add	r7, sp, #0
  // Deselect CS PIN for BlueNRG to avoid spurious commands
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8010ca0:	2201      	movs	r2, #1
 8010ca2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8010ca6:	480d      	ldr	r0, [pc, #52]	; (8010cdc <HCI_TL_SPI_Reset+0x40>)
 8010ca8:	f002 fc56 	bl	8013558 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_RESET);
 8010cac:	2200      	movs	r2, #0
 8010cae:	f44f 7180 	mov.w	r1, #256	; 0x100
 8010cb2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8010cb6:	f002 fc4f 	bl	8013558 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8010cba:	2005      	movs	r0, #5
 8010cbc:	f001 f81a 	bl	8011cf4 <HAL_Delay>
  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_SET);
 8010cc0:	2201      	movs	r2, #1
 8010cc2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8010cc6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8010cca:	f002 fc45 	bl	8013558 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8010cce:	2005      	movs	r0, #5
 8010cd0:	f001 f810 	bl	8011cf4 <HAL_Delay>
  return 0;
 8010cd4:	2300      	movs	r3, #0
}
 8010cd6:	4618      	mov	r0, r3
 8010cd8:	bd80      	pop	{r7, pc}
 8010cda:	bf00      	nop
 8010cdc:	48000c00 	.word	0x48000c00

08010ce0 <HCI_TL_SPI_Receive>:
 * @param  buffer : Buffer where data from SPI are stored
 * @param  size   : Buffer size
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Receive(uint8_t* buffer, uint16_t size)
{
 8010ce0:	b580      	push	{r7, lr}
 8010ce2:	b088      	sub	sp, #32
 8010ce4:	af00      	add	r7, sp, #0
 8010ce6:	6078      	str	r0, [r7, #4]
 8010ce8:	460b      	mov	r3, r1
 8010cea:	807b      	strh	r3, [r7, #2]
  uint16_t byte_count;
  uint8_t len = 0;
 8010cec:	2300      	movs	r3, #0
 8010cee:	777b      	strb	r3, [r7, #29]
  uint8_t char_ff = 0xff;
 8010cf0:	23ff      	movs	r3, #255	; 0xff
 8010cf2:	773b      	strb	r3, [r7, #28]
  volatile uint8_t read_char;

  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 8010cf4:	4a26      	ldr	r2, [pc, #152]	; (8010d90 <HCI_TL_SPI_Receive+0xb0>)
 8010cf6:	f107 0314 	add.w	r3, r7, #20
 8010cfa:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010cfe:	6018      	str	r0, [r3, #0]
 8010d00:	3304      	adds	r3, #4
 8010d02:	7019      	strb	r1, [r3, #0]
  uint8_t header_slave[HEADER_SIZE];

  /* CS reset */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 8010d04:	2200      	movs	r2, #0
 8010d06:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8010d0a:	4822      	ldr	r0, [pc, #136]	; (8010d94 <HCI_TL_SPI_Receive+0xb4>)
 8010d0c:	f002 fc24 	bl	8013558 <HAL_GPIO_WritePin>

  /* Read the header */
  BSP_SPI3_SendRecv(header_master, header_slave, HEADER_SIZE);
 8010d10:	f107 010c 	add.w	r1, r7, #12
 8010d14:	f107 0314 	add.w	r3, r7, #20
 8010d18:	2205      	movs	r2, #5
 8010d1a:	4618      	mov	r0, r3
 8010d1c:	f000 feac 	bl	8011a78 <BSP_SPI3_SendRecv>

  if(header_slave[0] == 0x02)
 8010d20:	7b3b      	ldrb	r3, [r7, #12]
 8010d22:	2b02      	cmp	r3, #2
 8010d24:	d129      	bne.n	8010d7a <HCI_TL_SPI_Receive+0x9a>
  {
    /* device is ready */
    byte_count = (header_slave[4] << 8)| header_slave[3];
 8010d26:	7c3b      	ldrb	r3, [r7, #16]
 8010d28:	021b      	lsls	r3, r3, #8
 8010d2a:	b21a      	sxth	r2, r3
 8010d2c:	7bfb      	ldrb	r3, [r7, #15]
 8010d2e:	b21b      	sxth	r3, r3
 8010d30:	4313      	orrs	r3, r2
 8010d32:	b21b      	sxth	r3, r3
 8010d34:	83fb      	strh	r3, [r7, #30]

    if(byte_count > 0)
 8010d36:	8bfb      	ldrh	r3, [r7, #30]
 8010d38:	2b00      	cmp	r3, #0
 8010d3a:	d01e      	beq.n	8010d7a <HCI_TL_SPI_Receive+0x9a>
    {
      /* avoid to read more data than the size of the buffer */
      if (byte_count > size){
 8010d3c:	8bfa      	ldrh	r2, [r7, #30]
 8010d3e:	887b      	ldrh	r3, [r7, #2]
 8010d40:	429a      	cmp	r2, r3
 8010d42:	d901      	bls.n	8010d48 <HCI_TL_SPI_Receive+0x68>
        byte_count = size;
 8010d44:	887b      	ldrh	r3, [r7, #2]
 8010d46:	83fb      	strh	r3, [r7, #30]
      }

      for(len = 0; len < byte_count; len++)
 8010d48:	2300      	movs	r3, #0
 8010d4a:	777b      	strb	r3, [r7, #29]
 8010d4c:	e010      	b.n	8010d70 <HCI_TL_SPI_Receive+0x90>
      {
        BSP_SPI3_SendRecv(&char_ff, (uint8_t*)&read_char, 1);
 8010d4e:	f107 011b 	add.w	r1, r7, #27
 8010d52:	f107 031c 	add.w	r3, r7, #28
 8010d56:	2201      	movs	r2, #1
 8010d58:	4618      	mov	r0, r3
 8010d5a:	f000 fe8d 	bl	8011a78 <BSP_SPI3_SendRecv>
        buffer[len] = read_char;
 8010d5e:	7f7b      	ldrb	r3, [r7, #29]
 8010d60:	687a      	ldr	r2, [r7, #4]
 8010d62:	4413      	add	r3, r2
 8010d64:	7efa      	ldrb	r2, [r7, #27]
 8010d66:	b2d2      	uxtb	r2, r2
 8010d68:	701a      	strb	r2, [r3, #0]
      for(len = 0; len < byte_count; len++)
 8010d6a:	7f7b      	ldrb	r3, [r7, #29]
 8010d6c:	3301      	adds	r3, #1
 8010d6e:	777b      	strb	r3, [r7, #29]
 8010d70:	7f7b      	ldrb	r3, [r7, #29]
 8010d72:	b29b      	uxth	r3, r3
 8010d74:	8bfa      	ldrh	r2, [r7, #30]
 8010d76:	429a      	cmp	r2, r3
 8010d78:	d8e9      	bhi.n	8010d4e <HCI_TL_SPI_Receive+0x6e>
      }
    }
  }
  /* Release CS line */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8010d7a:	2201      	movs	r2, #1
 8010d7c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8010d80:	4804      	ldr	r0, [pc, #16]	; (8010d94 <HCI_TL_SPI_Receive+0xb4>)
 8010d82:	f002 fbe9 	bl	8013558 <HAL_GPIO_WritePin>
    }
    PRINT_CSV("\n");
  }
#endif

  return len;
 8010d86:	7f7b      	ldrb	r3, [r7, #29]
}
 8010d88:	4618      	mov	r0, r3
 8010d8a:	3720      	adds	r7, #32
 8010d8c:	46bd      	mov	sp, r7
 8010d8e:	bd80      	pop	{r7, pc}
 8010d90:	080181f4 	.word	0x080181f4
 8010d94:	48000c00 	.word	0x48000c00

08010d98 <HCI_TL_SPI_Send>:
 * @param  buffer : data buffer to be written
 * @param  size   : size of first data buffer to be written
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Send(uint8_t* buffer, uint16_t size)
{
 8010d98:	b580      	push	{r7, lr}
 8010d9a:	b088      	sub	sp, #32
 8010d9c:	af00      	add	r7, sp, #0
 8010d9e:	6078      	str	r0, [r7, #4]
 8010da0:	460b      	mov	r3, r1
 8010da2:	807b      	strh	r3, [r7, #2]
  int32_t result;

  uint8_t header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 8010da4:	4a24      	ldr	r2, [pc, #144]	; (8010e38 <HCI_TL_SPI_Send+0xa0>)
 8010da6:	f107 0310 	add.w	r3, r7, #16
 8010daa:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010dae:	6018      	str	r0, [r3, #0]
 8010db0:	3304      	adds	r3, #4
 8010db2:	7019      	strb	r1, [r3, #0]
  uint8_t header_slave[HEADER_SIZE];

  static uint8_t read_char_buf[MAX_BUFFER_SIZE];
  uint32_t tickstart = HAL_GetTick();
 8010db4:	f000 ff92 	bl	8011cdc <HAL_GetTick>
 8010db8:	61b8      	str	r0, [r7, #24]

  do
  {
    result = 0;
 8010dba:	2300      	movs	r3, #0
 8010dbc:	61fb      	str	r3, [r7, #28]

    /* CS reset */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 8010dbe:	2200      	movs	r2, #0
 8010dc0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8010dc4:	481d      	ldr	r0, [pc, #116]	; (8010e3c <HCI_TL_SPI_Send+0xa4>)
 8010dc6:	f002 fbc7 	bl	8013558 <HAL_GPIO_WritePin>

    /* Read header */
    BSP_SPI3_SendRecv(header_master, header_slave, HEADER_SIZE);
 8010dca:	f107 0108 	add.w	r1, r7, #8
 8010dce:	f107 0310 	add.w	r3, r7, #16
 8010dd2:	2205      	movs	r2, #5
 8010dd4:	4618      	mov	r0, r3
 8010dd6:	f000 fe4f 	bl	8011a78 <BSP_SPI3_SendRecv>

    if(header_slave[0] == 0x02)
 8010dda:	7a3b      	ldrb	r3, [r7, #8]
 8010ddc:	2b02      	cmp	r3, #2
 8010dde:	d10f      	bne.n	8010e00 <HCI_TL_SPI_Send+0x68>
    {
      /* SPI is ready */
      if(header_slave[1] >= size)
 8010de0:	7a7b      	ldrb	r3, [r7, #9]
 8010de2:	b29b      	uxth	r3, r3
 8010de4:	887a      	ldrh	r2, [r7, #2]
 8010de6:	429a      	cmp	r2, r3
 8010de8:	d806      	bhi.n	8010df8 <HCI_TL_SPI_Send+0x60>
      {
        BSP_SPI3_SendRecv(buffer, read_char_buf, size);
 8010dea:	887b      	ldrh	r3, [r7, #2]
 8010dec:	461a      	mov	r2, r3
 8010dee:	4914      	ldr	r1, [pc, #80]	; (8010e40 <HCI_TL_SPI_Send+0xa8>)
 8010df0:	6878      	ldr	r0, [r7, #4]
 8010df2:	f000 fe41 	bl	8011a78 <BSP_SPI3_SendRecv>
 8010df6:	e006      	b.n	8010e06 <HCI_TL_SPI_Send+0x6e>
      }
      else
      {
        /* Buffer is too small */
        result = -2;
 8010df8:	f06f 0301 	mvn.w	r3, #1
 8010dfc:	61fb      	str	r3, [r7, #28]
 8010dfe:	e002      	b.n	8010e06 <HCI_TL_SPI_Send+0x6e>
      }
    } else {
      /* SPI is not ready */
      result = -1;
 8010e00:	f04f 33ff 	mov.w	r3, #4294967295
 8010e04:	61fb      	str	r3, [r7, #28]
    }

    /* Release CS line */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8010e06:	2201      	movs	r2, #1
 8010e08:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8010e0c:	480b      	ldr	r0, [pc, #44]	; (8010e3c <HCI_TL_SPI_Send+0xa4>)
 8010e0e:	f002 fba3 	bl	8013558 <HAL_GPIO_WritePin>

    if((HAL_GetTick() - tickstart) > TIMEOUT_DURATION)
 8010e12:	f000 ff63 	bl	8011cdc <HAL_GetTick>
 8010e16:	4602      	mov	r2, r0
 8010e18:	69bb      	ldr	r3, [r7, #24]
 8010e1a:	1ad3      	subs	r3, r2, r3
 8010e1c:	2b0f      	cmp	r3, #15
 8010e1e:	d903      	bls.n	8010e28 <HCI_TL_SPI_Send+0x90>
    {
      result = -3;
 8010e20:	f06f 0302 	mvn.w	r3, #2
 8010e24:	61fb      	str	r3, [r7, #28]
      break;
 8010e26:	e002      	b.n	8010e2e <HCI_TL_SPI_Send+0x96>
    }
  } while(result < 0);
 8010e28:	69fb      	ldr	r3, [r7, #28]
 8010e2a:	2b00      	cmp	r3, #0
 8010e2c:	dbc5      	blt.n	8010dba <HCI_TL_SPI_Send+0x22>

  return result;
 8010e2e:	69fb      	ldr	r3, [r7, #28]
}
 8010e30:	4618      	mov	r0, r3
 8010e32:	3720      	adds	r7, #32
 8010e34:	46bd      	mov	sp, r7
 8010e36:	bd80      	pop	{r7, pc}
 8010e38:	080181fc 	.word	0x080181fc
 8010e3c:	48000c00 	.word	0x48000c00
 8010e40:	200000a8 	.word	0x200000a8

08010e44 <IsDataAvailable>:
 *
 * @param  None
 * @retval int32_t: 1 if data are present, 0 otherwise
 */
static int32_t IsDataAvailable(void)
{
 8010e44:	b580      	push	{r7, lr}
 8010e46:	af00      	add	r7, sp, #0
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 8010e48:	2140      	movs	r1, #64	; 0x40
 8010e4a:	4805      	ldr	r0, [pc, #20]	; (8010e60 <IsDataAvailable+0x1c>)
 8010e4c:	f002 fb6c 	bl	8013528 <HAL_GPIO_ReadPin>
 8010e50:	4603      	mov	r3, r0
 8010e52:	2b01      	cmp	r3, #1
 8010e54:	bf0c      	ite	eq
 8010e56:	2301      	moveq	r3, #1
 8010e58:	2300      	movne	r3, #0
 8010e5a:	b2db      	uxtb	r3, r3
}
 8010e5c:	4618      	mov	r0, r3
 8010e5e:	bd80      	pop	{r7, pc}
 8010e60:	48001000 	.word	0x48001000

08010e64 <hci_tl_lowlevel_init>:
 *
 * @param  None
 * @retval None
 */
void hci_tl_lowlevel_init(void)
{
 8010e64:	b580      	push	{r7, lr}
 8010e66:	b088      	sub	sp, #32
 8010e68:	af00      	add	r7, sp, #0

  /* USER CODE END hci_tl_lowlevel_init 1 */
  tHciIO fops;

  /* Register IO bus services */
  fops.Init    = HCI_TL_SPI_Init;
 8010e6a:	4b12      	ldr	r3, [pc, #72]	; (8010eb4 <hci_tl_lowlevel_init+0x50>)
 8010e6c:	607b      	str	r3, [r7, #4]
  fops.DeInit  = HCI_TL_SPI_DeInit;
 8010e6e:	4b12      	ldr	r3, [pc, #72]	; (8010eb8 <hci_tl_lowlevel_init+0x54>)
 8010e70:	60bb      	str	r3, [r7, #8]
  fops.Send    = HCI_TL_SPI_Send;
 8010e72:	4b12      	ldr	r3, [pc, #72]	; (8010ebc <hci_tl_lowlevel_init+0x58>)
 8010e74:	617b      	str	r3, [r7, #20]
  fops.Receive = HCI_TL_SPI_Receive;
 8010e76:	4b12      	ldr	r3, [pc, #72]	; (8010ec0 <hci_tl_lowlevel_init+0x5c>)
 8010e78:	613b      	str	r3, [r7, #16]
  fops.Reset   = HCI_TL_SPI_Reset;
 8010e7a:	4b12      	ldr	r3, [pc, #72]	; (8010ec4 <hci_tl_lowlevel_init+0x60>)
 8010e7c:	60fb      	str	r3, [r7, #12]
  fops.GetTick = BSP_GetTick;
 8010e7e:	4b12      	ldr	r3, [pc, #72]	; (8010ec8 <hci_tl_lowlevel_init+0x64>)
 8010e80:	61fb      	str	r3, [r7, #28]

  hci_register_io_bus (&fops);
 8010e82:	1d3b      	adds	r3, r7, #4
 8010e84:	4618      	mov	r0, r3
 8010e86:	f005 fda1 	bl	80169cc <hci_register_io_bus>
  /* USER CODE BEGIN hci_tl_lowlevel_init 2 */

  /* USER CODE END hci_tl_lowlevel_init 2 */

  /* Register event irq handler */
  HAL_EXTI_GetHandle(&hexti6, EXTI_LINE_6);
 8010e8a:	4910      	ldr	r1, [pc, #64]	; (8010ecc <hci_tl_lowlevel_init+0x68>)
 8010e8c:	4810      	ldr	r0, [pc, #64]	; (8010ed0 <hci_tl_lowlevel_init+0x6c>)
 8010e8e:	f002 f869 	bl	8012f64 <HAL_EXTI_GetHandle>
  HAL_EXTI_RegisterCallback(&hexti6, HAL_EXTI_COMMON_CB_ID, hci_tl_lowlevel_isr);
 8010e92:	4a10      	ldr	r2, [pc, #64]	; (8010ed4 <hci_tl_lowlevel_init+0x70>)
 8010e94:	2100      	movs	r1, #0
 8010e96:	480e      	ldr	r0, [pc, #56]	; (8010ed0 <hci_tl_lowlevel_init+0x6c>)
 8010e98:	f002 f84a 	bl	8012f30 <HAL_EXTI_RegisterCallback>
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8010e9c:	2200      	movs	r2, #0
 8010e9e:	2100      	movs	r1, #0
 8010ea0:	2017      	movs	r0, #23
 8010ea2:	f001 ffce 	bl	8012e42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8010ea6:	2017      	movs	r0, #23
 8010ea8:	f001 ffe7 	bl	8012e7a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN hci_tl_lowlevel_init 3 */

  /* USER CODE END hci_tl_lowlevel_init 3 */

}
 8010eac:	bf00      	nop
 8010eae:	3720      	adds	r7, #32
 8010eb0:	46bd      	mov	sp, r7
 8010eb2:	bd80      	pop	{r7, pc}
 8010eb4:	08010bd9 	.word	0x08010bd9
 8010eb8:	08010c6d 	.word	0x08010c6d
 8010ebc:	08010d99 	.word	0x08010d99
 8010ec0:	08010ce1 	.word	0x08010ce1
 8010ec4:	08010c9d 	.word	0x08010c9d
 8010ec8:	08011ab9 	.word	0x08011ab9
 8010ecc:	16000006 	.word	0x16000006
 8010ed0:	200004b0 	.word	0x200004b0
 8010ed4:	08010ed9 	.word	0x08010ed9

08010ed8 <hci_tl_lowlevel_isr>:
  *
  * @param  None
  * @retval None
  */
void hci_tl_lowlevel_isr(void)
{
 8010ed8:	b580      	push	{r7, lr}
 8010eda:	af00      	add	r7, sp, #0
  /* Call hci_notify_asynch_evt() */
  while(IsDataAvailable())
 8010edc:	e005      	b.n	8010eea <hci_tl_lowlevel_isr+0x12>
  {
    if (hci_notify_asynch_evt(NULL))
 8010ede:	2000      	movs	r0, #0
 8010ee0:	f005 feda 	bl	8016c98 <hci_notify_asynch_evt>
 8010ee4:	4603      	mov	r3, r0
 8010ee6:	2b00      	cmp	r3, #0
 8010ee8:	d105      	bne.n	8010ef6 <hci_tl_lowlevel_isr+0x1e>
  while(IsDataAvailable())
 8010eea:	f7ff ffab 	bl	8010e44 <IsDataAvailable>
 8010eee:	4603      	mov	r3, r0
 8010ef0:	2b00      	cmp	r3, #0
 8010ef2:	d1f4      	bne.n	8010ede <hci_tl_lowlevel_isr+0x6>
 8010ef4:	e000      	b.n	8010ef8 <hci_tl_lowlevel_isr+0x20>
    {
      return;
 8010ef6:	bf00      	nop
  }

  /* USER CODE BEGIN hci_tl_lowlevel_isr */

  /* USER CODE END hci_tl_lowlevel_isr */
}
 8010ef8:	bd80      	pop	{r7, pc}
	...

08010efc <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void _write(int file, char *ptr, int len)
{
 8010efc:	b580      	push	{r7, lr}
 8010efe:	b084      	sub	sp, #16
 8010f00:	af00      	add	r7, sp, #0
 8010f02:	60f8      	str	r0, [r7, #12]
 8010f04:	60b9      	str	r1, [r7, #8]
 8010f06:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart1, ptr, len, 500);
 8010f08:	687b      	ldr	r3, [r7, #4]
 8010f0a:	b29a      	uxth	r2, r3
 8010f0c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8010f10:	68b9      	ldr	r1, [r7, #8]
 8010f12:	4803      	ldr	r0, [pc, #12]	; (8010f20 <_write+0x24>)
 8010f14:	f004 fc1e 	bl	8015754 <HAL_UART_Transmit>
}
 8010f18:	bf00      	nop
 8010f1a:	3710      	adds	r7, #16
 8010f1c:	46bd      	mov	sp, r7
 8010f1e:	bd80      	pop	{r7, pc}
 8010f20:	2000051c 	.word	0x2000051c

08010f24 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8010f24:	b580      	push	{r7, lr}
 8010f26:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8010f28:	f000 fe70 	bl	8011c0c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8010f2c:	f000 f810 	bl	8010f50 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8010f30:	f000 f906 	bl	8011140 <MX_GPIO_Init>
  MX_ADC1_Init();
 8010f34:	f000 f85e 	bl	8010ff4 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8010f38:	f000 f8d2 	bl	80110e0 <MX_USART1_UART_Init>
  MX_BlueNRG_MS_Init();
 8010f3c:	f7ff fb1c 	bl	8010578 <MX_BlueNRG_MS_Init>
  /* USER CODE BEGIN 2 */
  printf("while start\n");
 8010f40:	4802      	ldr	r0, [pc, #8]	; (8010f4c <main+0x28>)
 8010f42:	f006 fb61 	bl	8017608 <puts>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

  MX_BlueNRG_MS_Process();
 8010f46:	f7ff fc27 	bl	8010798 <MX_BlueNRG_MS_Process>
 8010f4a:	e7fc      	b.n	8010f46 <main+0x22>
 8010f4c:	08018204 	.word	0x08018204

08010f50 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8010f50:	b580      	push	{r7, lr}
 8010f52:	b096      	sub	sp, #88	; 0x58
 8010f54:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8010f56:	f107 0314 	add.w	r3, r7, #20
 8010f5a:	2244      	movs	r2, #68	; 0x44
 8010f5c:	2100      	movs	r1, #0
 8010f5e:	4618      	mov	r0, r3
 8010f60:	f006 fa03 	bl	801736a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8010f64:	463b      	mov	r3, r7
 8010f66:	2200      	movs	r2, #0
 8010f68:	601a      	str	r2, [r3, #0]
 8010f6a:	605a      	str	r2, [r3, #4]
 8010f6c:	609a      	str	r2, [r3, #8]
 8010f6e:	60da      	str	r2, [r3, #12]
 8010f70:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8010f72:	f44f 7000 	mov.w	r0, #512	; 0x200
 8010f76:	f002 fb53 	bl	8013620 <HAL_PWREx_ControlVoltageScaling>
 8010f7a:	4603      	mov	r3, r0
 8010f7c:	2b00      	cmp	r3, #0
 8010f7e:	d001      	beq.n	8010f84 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8010f80:	f000 fac0 	bl	8011504 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8010f84:	2310      	movs	r3, #16
 8010f86:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8010f88:	2301      	movs	r3, #1
 8010f8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8010f8c:	2300      	movs	r3, #0
 8010f8e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8010f90:	2360      	movs	r3, #96	; 0x60
 8010f92:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8010f94:	2302      	movs	r3, #2
 8010f96:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8010f98:	2301      	movs	r3, #1
 8010f9a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8010f9c:	2301      	movs	r3, #1
 8010f9e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8010fa0:	2328      	movs	r3, #40	; 0x28
 8010fa2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8010fa4:	2307      	movs	r3, #7
 8010fa6:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8010fa8:	2302      	movs	r3, #2
 8010faa:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8010fac:	2302      	movs	r3, #2
 8010fae:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8010fb0:	f107 0314 	add.w	r3, r7, #20
 8010fb4:	4618      	mov	r0, r3
 8010fb6:	f002 fb89 	bl	80136cc <HAL_RCC_OscConfig>
 8010fba:	4603      	mov	r3, r0
 8010fbc:	2b00      	cmp	r3, #0
 8010fbe:	d001      	beq.n	8010fc4 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8010fc0:	f000 faa0 	bl	8011504 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8010fc4:	230f      	movs	r3, #15
 8010fc6:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8010fc8:	2303      	movs	r3, #3
 8010fca:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8010fcc:	2300      	movs	r3, #0
 8010fce:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8010fd0:	2300      	movs	r3, #0
 8010fd2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8010fd4:	2300      	movs	r3, #0
 8010fd6:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8010fd8:	463b      	mov	r3, r7
 8010fda:	2104      	movs	r1, #4
 8010fdc:	4618      	mov	r0, r3
 8010fde:	f002 ff5b 	bl	8013e98 <HAL_RCC_ClockConfig>
 8010fe2:	4603      	mov	r3, r0
 8010fe4:	2b00      	cmp	r3, #0
 8010fe6:	d001      	beq.n	8010fec <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8010fe8:	f000 fa8c 	bl	8011504 <Error_Handler>
  }
}
 8010fec:	bf00      	nop
 8010fee:	3758      	adds	r7, #88	; 0x58
 8010ff0:	46bd      	mov	sp, r7
 8010ff2:	bd80      	pop	{r7, pc}

08010ff4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8010ff4:	b580      	push	{r7, lr}
 8010ff6:	b08a      	sub	sp, #40	; 0x28
 8010ff8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8010ffa:	f107 031c 	add.w	r3, r7, #28
 8010ffe:	2200      	movs	r2, #0
 8011000:	601a      	str	r2, [r3, #0]
 8011002:	605a      	str	r2, [r3, #4]
 8011004:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8011006:	1d3b      	adds	r3, r7, #4
 8011008:	2200      	movs	r2, #0
 801100a:	601a      	str	r2, [r3, #0]
 801100c:	605a      	str	r2, [r3, #4]
 801100e:	609a      	str	r2, [r3, #8]
 8011010:	60da      	str	r2, [r3, #12]
 8011012:	611a      	str	r2, [r3, #16]
 8011014:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8011016:	4b2f      	ldr	r3, [pc, #188]	; (80110d4 <MX_ADC1_Init+0xe0>)
 8011018:	4a2f      	ldr	r2, [pc, #188]	; (80110d8 <MX_ADC1_Init+0xe4>)
 801101a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 801101c:	4b2d      	ldr	r3, [pc, #180]	; (80110d4 <MX_ADC1_Init+0xe0>)
 801101e:	2200      	movs	r2, #0
 8011020:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8011022:	4b2c      	ldr	r3, [pc, #176]	; (80110d4 <MX_ADC1_Init+0xe0>)
 8011024:	2200      	movs	r2, #0
 8011026:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8011028:	4b2a      	ldr	r3, [pc, #168]	; (80110d4 <MX_ADC1_Init+0xe0>)
 801102a:	2200      	movs	r2, #0
 801102c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 801102e:	4b29      	ldr	r3, [pc, #164]	; (80110d4 <MX_ADC1_Init+0xe0>)
 8011030:	2200      	movs	r2, #0
 8011032:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8011034:	4b27      	ldr	r3, [pc, #156]	; (80110d4 <MX_ADC1_Init+0xe0>)
 8011036:	2204      	movs	r2, #4
 8011038:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 801103a:	4b26      	ldr	r3, [pc, #152]	; (80110d4 <MX_ADC1_Init+0xe0>)
 801103c:	2200      	movs	r2, #0
 801103e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8011040:	4b24      	ldr	r3, [pc, #144]	; (80110d4 <MX_ADC1_Init+0xe0>)
 8011042:	2200      	movs	r2, #0
 8011044:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8011046:	4b23      	ldr	r3, [pc, #140]	; (80110d4 <MX_ADC1_Init+0xe0>)
 8011048:	2201      	movs	r2, #1
 801104a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 801104c:	4b21      	ldr	r3, [pc, #132]	; (80110d4 <MX_ADC1_Init+0xe0>)
 801104e:	2200      	movs	r2, #0
 8011050:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8011054:	4b1f      	ldr	r3, [pc, #124]	; (80110d4 <MX_ADC1_Init+0xe0>)
 8011056:	2200      	movs	r2, #0
 8011058:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 801105a:	4b1e      	ldr	r3, [pc, #120]	; (80110d4 <MX_ADC1_Init+0xe0>)
 801105c:	2200      	movs	r2, #0
 801105e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8011060:	4b1c      	ldr	r3, [pc, #112]	; (80110d4 <MX_ADC1_Init+0xe0>)
 8011062:	2200      	movs	r2, #0
 8011064:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8011068:	4b1a      	ldr	r3, [pc, #104]	; (80110d4 <MX_ADC1_Init+0xe0>)
 801106a:	2200      	movs	r2, #0
 801106c:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 801106e:	4b19      	ldr	r3, [pc, #100]	; (80110d4 <MX_ADC1_Init+0xe0>)
 8011070:	2200      	movs	r2, #0
 8011072:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8011076:	4817      	ldr	r0, [pc, #92]	; (80110d4 <MX_ADC1_Init+0xe0>)
 8011078:	f000 ffec 	bl	8012054 <HAL_ADC_Init>
 801107c:	4603      	mov	r3, r0
 801107e:	2b00      	cmp	r3, #0
 8011080:	d001      	beq.n	8011086 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8011082:	f000 fa3f 	bl	8011504 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8011086:	2300      	movs	r3, #0
 8011088:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 801108a:	f107 031c 	add.w	r3, r7, #28
 801108e:	4619      	mov	r1, r3
 8011090:	4810      	ldr	r0, [pc, #64]	; (80110d4 <MX_ADC1_Init+0xe0>)
 8011092:	f001 fd4b 	bl	8012b2c <HAL_ADCEx_MultiModeConfigChannel>
 8011096:	4603      	mov	r3, r0
 8011098:	2b00      	cmp	r3, #0
 801109a:	d001      	beq.n	80110a0 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 801109c:	f000 fa32 	bl	8011504 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80110a0:	4b0e      	ldr	r3, [pc, #56]	; (80110dc <MX_ADC1_Init+0xe8>)
 80110a2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80110a4:	2306      	movs	r3, #6
 80110a6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80110a8:	2300      	movs	r3, #0
 80110aa:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80110ac:	237f      	movs	r3, #127	; 0x7f
 80110ae:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80110b0:	2304      	movs	r3, #4
 80110b2:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80110b4:	2300      	movs	r3, #0
 80110b6:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80110b8:	1d3b      	adds	r3, r7, #4
 80110ba:	4619      	mov	r1, r3
 80110bc:	4805      	ldr	r0, [pc, #20]	; (80110d4 <MX_ADC1_Init+0xe0>)
 80110be:	f001 f91f 	bl	8012300 <HAL_ADC_ConfigChannel>
 80110c2:	4603      	mov	r3, r0
 80110c4:	2b00      	cmp	r3, #0
 80110c6:	d001      	beq.n	80110cc <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 80110c8:	f000 fa1c 	bl	8011504 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80110cc:	bf00      	nop
 80110ce:	3728      	adds	r7, #40	; 0x28
 80110d0:	46bd      	mov	sp, r7
 80110d2:	bd80      	pop	{r7, pc}
 80110d4:	200004b8 	.word	0x200004b8
 80110d8:	50040000 	.word	0x50040000
 80110dc:	04300002 	.word	0x04300002

080110e0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80110e0:	b580      	push	{r7, lr}
 80110e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80110e4:	4b14      	ldr	r3, [pc, #80]	; (8011138 <MX_USART1_UART_Init+0x58>)
 80110e6:	4a15      	ldr	r2, [pc, #84]	; (801113c <MX_USART1_UART_Init+0x5c>)
 80110e8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80110ea:	4b13      	ldr	r3, [pc, #76]	; (8011138 <MX_USART1_UART_Init+0x58>)
 80110ec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80110f0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80110f2:	4b11      	ldr	r3, [pc, #68]	; (8011138 <MX_USART1_UART_Init+0x58>)
 80110f4:	2200      	movs	r2, #0
 80110f6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80110f8:	4b0f      	ldr	r3, [pc, #60]	; (8011138 <MX_USART1_UART_Init+0x58>)
 80110fa:	2200      	movs	r2, #0
 80110fc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80110fe:	4b0e      	ldr	r3, [pc, #56]	; (8011138 <MX_USART1_UART_Init+0x58>)
 8011100:	2200      	movs	r2, #0
 8011102:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8011104:	4b0c      	ldr	r3, [pc, #48]	; (8011138 <MX_USART1_UART_Init+0x58>)
 8011106:	220c      	movs	r2, #12
 8011108:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 801110a:	4b0b      	ldr	r3, [pc, #44]	; (8011138 <MX_USART1_UART_Init+0x58>)
 801110c:	2200      	movs	r2, #0
 801110e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8011110:	4b09      	ldr	r3, [pc, #36]	; (8011138 <MX_USART1_UART_Init+0x58>)
 8011112:	2200      	movs	r2, #0
 8011114:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8011116:	4b08      	ldr	r3, [pc, #32]	; (8011138 <MX_USART1_UART_Init+0x58>)
 8011118:	2200      	movs	r2, #0
 801111a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 801111c:	4b06      	ldr	r3, [pc, #24]	; (8011138 <MX_USART1_UART_Init+0x58>)
 801111e:	2200      	movs	r2, #0
 8011120:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8011122:	4805      	ldr	r0, [pc, #20]	; (8011138 <MX_USART1_UART_Init+0x58>)
 8011124:	f004 fac8 	bl	80156b8 <HAL_UART_Init>
 8011128:	4603      	mov	r3, r0
 801112a:	2b00      	cmp	r3, #0
 801112c:	d001      	beq.n	8011132 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 801112e:	f000 f9e9 	bl	8011504 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8011132:	bf00      	nop
 8011134:	bd80      	pop	{r7, pc}
 8011136:	bf00      	nop
 8011138:	2000051c 	.word	0x2000051c
 801113c:	40013800 	.word	0x40013800

08011140 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8011140:	b580      	push	{r7, lr}
 8011142:	b08a      	sub	sp, #40	; 0x28
 8011144:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8011146:	f107 0314 	add.w	r3, r7, #20
 801114a:	2200      	movs	r2, #0
 801114c:	601a      	str	r2, [r3, #0]
 801114e:	605a      	str	r2, [r3, #4]
 8011150:	609a      	str	r2, [r3, #8]
 8011152:	60da      	str	r2, [r3, #12]
 8011154:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8011156:	4bba      	ldr	r3, [pc, #744]	; (8011440 <MX_GPIO_Init+0x300>)
 8011158:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801115a:	4ab9      	ldr	r2, [pc, #740]	; (8011440 <MX_GPIO_Init+0x300>)
 801115c:	f043 0310 	orr.w	r3, r3, #16
 8011160:	64d3      	str	r3, [r2, #76]	; 0x4c
 8011162:	4bb7      	ldr	r3, [pc, #732]	; (8011440 <MX_GPIO_Init+0x300>)
 8011164:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011166:	f003 0310 	and.w	r3, r3, #16
 801116a:	613b      	str	r3, [r7, #16]
 801116c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 801116e:	4bb4      	ldr	r3, [pc, #720]	; (8011440 <MX_GPIO_Init+0x300>)
 8011170:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011172:	4ab3      	ldr	r2, [pc, #716]	; (8011440 <MX_GPIO_Init+0x300>)
 8011174:	f043 0304 	orr.w	r3, r3, #4
 8011178:	64d3      	str	r3, [r2, #76]	; 0x4c
 801117a:	4bb1      	ldr	r3, [pc, #708]	; (8011440 <MX_GPIO_Init+0x300>)
 801117c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801117e:	f003 0304 	and.w	r3, r3, #4
 8011182:	60fb      	str	r3, [r7, #12]
 8011184:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8011186:	4bae      	ldr	r3, [pc, #696]	; (8011440 <MX_GPIO_Init+0x300>)
 8011188:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801118a:	4aad      	ldr	r2, [pc, #692]	; (8011440 <MX_GPIO_Init+0x300>)
 801118c:	f043 0301 	orr.w	r3, r3, #1
 8011190:	64d3      	str	r3, [r2, #76]	; 0x4c
 8011192:	4bab      	ldr	r3, [pc, #684]	; (8011440 <MX_GPIO_Init+0x300>)
 8011194:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011196:	f003 0301 	and.w	r3, r3, #1
 801119a:	60bb      	str	r3, [r7, #8]
 801119c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 801119e:	4ba8      	ldr	r3, [pc, #672]	; (8011440 <MX_GPIO_Init+0x300>)
 80111a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80111a2:	4aa7      	ldr	r2, [pc, #668]	; (8011440 <MX_GPIO_Init+0x300>)
 80111a4:	f043 0302 	orr.w	r3, r3, #2
 80111a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80111aa:	4ba5      	ldr	r3, [pc, #660]	; (8011440 <MX_GPIO_Init+0x300>)
 80111ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80111ae:	f003 0302 	and.w	r3, r3, #2
 80111b2:	607b      	str	r3, [r7, #4]
 80111b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80111b6:	4ba2      	ldr	r3, [pc, #648]	; (8011440 <MX_GPIO_Init+0x300>)
 80111b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80111ba:	4aa1      	ldr	r2, [pc, #644]	; (8011440 <MX_GPIO_Init+0x300>)
 80111bc:	f043 0308 	orr.w	r3, r3, #8
 80111c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80111c2:	4b9f      	ldr	r3, [pc, #636]	; (8011440 <MX_GPIO_Init+0x300>)
 80111c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80111c6:	f003 0308 	and.w	r3, r3, #8
 80111ca:	603b      	str	r3, [r7, #0]
 80111cc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 80111ce:	2200      	movs	r2, #0
 80111d0:	f44f 718a 	mov.w	r1, #276	; 0x114
 80111d4:	489b      	ldr	r0, [pc, #620]	; (8011444 <MX_GPIO_Init+0x304>)
 80111d6:	f002 f9bf 	bl	8013558 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 80111da:	2200      	movs	r2, #0
 80111dc:	f248 1104 	movw	r1, #33028	; 0x8104
 80111e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80111e4:	f002 f9b8 	bl	8013558 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|SPSGRF_915_SDN_Pin
 80111e8:	2200      	movs	r2, #0
 80111ea:	f24b 0114 	movw	r1, #45076	; 0xb014
 80111ee:	4896      	ldr	r0, [pc, #600]	; (8011448 <MX_GPIO_Init+0x308>)
 80111f0:	f002 f9b2 	bl	8013558 <HAL_GPIO_WritePin>
                          |ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 80111f4:	2200      	movs	r2, #0
 80111f6:	f241 0181 	movw	r1, #4225	; 0x1081
 80111fa:	4894      	ldr	r0, [pc, #592]	; (801144c <MX_GPIO_Init+0x30c>)
 80111fc:	f002 f9ac 	bl	8013558 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 8011200:	2201      	movs	r2, #1
 8011202:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8011206:	4891      	ldr	r0, [pc, #580]	; (801144c <MX_GPIO_Init+0x30c>)
 8011208:	f002 f9a6 	bl	8013558 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 801120c:	2200      	movs	r2, #0
 801120e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8011212:	488f      	ldr	r0, [pc, #572]	; (8011450 <MX_GPIO_Init+0x310>)
 8011214:	f002 f9a0 	bl	8013558 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 8011218:	2201      	movs	r2, #1
 801121a:	2120      	movs	r1, #32
 801121c:	488a      	ldr	r0, [pc, #552]	; (8011448 <MX_GPIO_Init+0x308>)
 801121e:	f002 f99b 	bl	8013558 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 8011222:	2201      	movs	r2, #1
 8011224:	2101      	movs	r1, #1
 8011226:	4887      	ldr	r0, [pc, #540]	; (8011444 <MX_GPIO_Init+0x304>)
 8011228:	f002 f996 	bl	8013558 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 801122c:	f240 1315 	movw	r3, #277	; 0x115
 8011230:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8011232:	2301      	movs	r3, #1
 8011234:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011236:	2300      	movs	r3, #0
 8011238:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801123a:	2300      	movs	r3, #0
 801123c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 801123e:	f107 0314 	add.w	r3, r7, #20
 8011242:	4619      	mov	r1, r3
 8011244:	487f      	ldr	r0, [pc, #508]	; (8011444 <MX_GPIO_Init+0x304>)
 8011246:	f001 fed1 	bl	8012fec <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 801124a:	236a      	movs	r3, #106	; 0x6a
 801124c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 801124e:	4b81      	ldr	r3, [pc, #516]	; (8011454 <MX_GPIO_Init+0x314>)
 8011250:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011252:	2300      	movs	r3, #0
 8011254:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8011256:	f107 0314 	add.w	r3, r7, #20
 801125a:	4619      	mov	r1, r3
 801125c:	4879      	ldr	r0, [pc, #484]	; (8011444 <MX_GPIO_Init+0x304>)
 801125e:	f001 fec5 	bl	8012fec <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8011262:	2303      	movs	r3, #3
 8011264:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011266:	2302      	movs	r3, #2
 8011268:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 801126a:	2300      	movs	r3, #0
 801126c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801126e:	2303      	movs	r3, #3
 8011270:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8011272:	2308      	movs	r3, #8
 8011274:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8011276:	f107 0314 	add.w	r3, r7, #20
 801127a:	4619      	mov	r1, r3
 801127c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8011280:	f001 feb4 	bl	8012fec <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 8011284:	f248 1304 	movw	r3, #33028	; 0x8104
 8011288:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 801128a:	2301      	movs	r3, #1
 801128c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 801128e:	2300      	movs	r3, #0
 8011290:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8011292:	2300      	movs	r3, #0
 8011294:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8011296:	f107 0314 	add.w	r3, r7, #20
 801129a:	4619      	mov	r1, r3
 801129c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80112a0:	f001 fea4 	bl	8012fec <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 80112a4:	2308      	movs	r3, #8
 80112a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80112a8:	2302      	movs	r3, #2
 80112aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80112ac:	2300      	movs	r3, #0
 80112ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80112b0:	2300      	movs	r3, #0
 80112b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80112b4:	2301      	movs	r3, #1
 80112b6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 80112b8:	f107 0314 	add.w	r3, r7, #20
 80112bc:	4619      	mov	r1, r3
 80112be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80112c2:	f001 fe93 	bl	8012fec <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 80112c6:	23e0      	movs	r3, #224	; 0xe0
 80112c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80112ca:	2302      	movs	r3, #2
 80112cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80112ce:	2300      	movs	r3, #0
 80112d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80112d2:	2303      	movs	r3, #3
 80112d4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80112d6:	2305      	movs	r3, #5
 80112d8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80112da:	f107 0314 	add.w	r3, r7, #20
 80112de:	4619      	mov	r1, r3
 80112e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80112e4:	f001 fe82 	bl	8012fec <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 80112e8:	2301      	movs	r3, #1
 80112ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80112ec:	4b59      	ldr	r3, [pc, #356]	; (8011454 <MX_GPIO_Init+0x314>)
 80112ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80112f0:	2300      	movs	r3, #0
 80112f2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 80112f4:	f107 0314 	add.w	r3, r7, #20
 80112f8:	4619      	mov	r1, r3
 80112fa:	4853      	ldr	r0, [pc, #332]	; (8011448 <MX_GPIO_Init+0x308>)
 80112fc:	f001 fe76 	bl	8012fec <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin SPSGRF_915_SDN_Pin
                           ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|SPSGRF_915_SDN_Pin
 8011300:	f24b 0334 	movw	r3, #45108	; 0xb034
 8011304:	617b      	str	r3, [r7, #20]
                          |ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8011306:	2301      	movs	r3, #1
 8011308:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 801130a:	2300      	movs	r3, #0
 801130c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801130e:	2300      	movs	r3, #0
 8011310:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8011312:	f107 0314 	add.w	r3, r7, #20
 8011316:	4619      	mov	r1, r3
 8011318:	484b      	ldr	r0, [pc, #300]	; (8011448 <MX_GPIO_Init+0x308>)
 801131a:	f001 fe67 	bl	8012fec <HAL_GPIO_Init>

  /*Configure GPIO pins : DFSDM1_DATIN2_Pin DFSDM1_CKOUT_Pin */
  GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 801131e:	f44f 7320 	mov.w	r3, #640	; 0x280
 8011322:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011324:	2302      	movs	r3, #2
 8011326:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011328:	2300      	movs	r3, #0
 801132a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801132c:	2300      	movs	r3, #0
 801132e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8011330:	2306      	movs	r3, #6
 8011332:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8011334:	f107 0314 	add.w	r3, r7, #20
 8011338:	4619      	mov	r1, r3
 801133a:	4842      	ldr	r0, [pc, #264]	; (8011444 <MX_GPIO_Init+0x304>)
 801133c:	f001 fe56 	bl	8012fec <HAL_GPIO_Init>

  /*Configure GPIO pins : QUADSPI_CLK_Pin QUADSPI_NCS_Pin OQUADSPI_BK1_IO0_Pin QUADSPI_BK1_IO1_Pin
                           QUAD_SPI_BK1_IO2_Pin QUAD_SPI_BK1_IO3_Pin */
  GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 8011340:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8011344:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011346:	2302      	movs	r3, #2
 8011348:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 801134a:	2300      	movs	r3, #0
 801134c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801134e:	2303      	movs	r3, #3
 8011350:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8011352:	230a      	movs	r3, #10
 8011354:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8011356:	f107 0314 	add.w	r3, r7, #20
 801135a:	4619      	mov	r1, r3
 801135c:	4839      	ldr	r0, [pc, #228]	; (8011444 <MX_GPIO_Init+0x304>)
 801135e:	f001 fe45 	bl	8012fec <HAL_GPIO_Init>

  /*Configure GPIO pins : INTERNAL_I2C2_SCL_Pin INTERNAL_I2C2_SDA_Pin */
  GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 8011362:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8011366:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8011368:	2312      	movs	r3, #18
 801136a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 801136c:	2300      	movs	r3, #0
 801136e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8011370:	2303      	movs	r3, #3
 8011372:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8011374:	2304      	movs	r3, #4
 8011376:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8011378:	f107 0314 	add.w	r3, r7, #20
 801137c:	4619      	mov	r1, r3
 801137e:	4832      	ldr	r0, [pc, #200]	; (8011448 <MX_GPIO_Init+0x308>)
 8011380:	f001 fe34 	bl	8012fec <HAL_GPIO_Init>

  /*Configure GPIO pins : INTERNAL_UART3_TX_Pin INTERNAL_UART3_RX_Pin */
  GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 8011384:	f44f 7340 	mov.w	r3, #768	; 0x300
 8011388:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801138a:	2302      	movs	r3, #2
 801138c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 801138e:	2300      	movs	r3, #0
 8011390:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8011392:	2303      	movs	r3, #3
 8011394:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8011396:	2307      	movs	r3, #7
 8011398:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 801139a:	f107 0314 	add.w	r3, r7, #20
 801139e:	4619      	mov	r1, r3
 80113a0:	482a      	ldr	r0, [pc, #168]	; (801144c <MX_GPIO_Init+0x30c>)
 80113a2:	f001 fe23 	bl	8012fec <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 80113a6:	f64c 4304 	movw	r3, #52228	; 0xcc04
 80113aa:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80113ac:	4b29      	ldr	r3, [pc, #164]	; (8011454 <MX_GPIO_Init+0x314>)
 80113ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80113b0:	2300      	movs	r3, #0
 80113b2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80113b4:	f107 0314 	add.w	r3, r7, #20
 80113b8:	4619      	mov	r1, r3
 80113ba:	4824      	ldr	r0, [pc, #144]	; (801144c <MX_GPIO_Init+0x30c>)
 80113bc:	f001 fe16 	bl	8012fec <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 80113c0:	f243 0381 	movw	r3, #12417	; 0x3081
 80113c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80113c6:	2301      	movs	r3, #1
 80113c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80113ca:	2300      	movs	r3, #0
 80113cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80113ce:	2300      	movs	r3, #0
 80113d0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80113d2:	f107 0314 	add.w	r3, r7, #20
 80113d6:	4619      	mov	r1, r3
 80113d8:	481c      	ldr	r0, [pc, #112]	; (801144c <MX_GPIO_Init+0x30c>)
 80113da:	f001 fe07 	bl	8012fec <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 80113de:	f44f 7310 	mov.w	r3, #576	; 0x240
 80113e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80113e4:	2301      	movs	r3, #1
 80113e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80113e8:	2300      	movs	r3, #0
 80113ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80113ec:	2300      	movs	r3, #0
 80113ee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80113f0:	f107 0314 	add.w	r3, r7, #20
 80113f4:	4619      	mov	r1, r3
 80113f6:	4816      	ldr	r0, [pc, #88]	; (8011450 <MX_GPIO_Init+0x310>)
 80113f8:	f001 fdf8 	bl	8012fec <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 80113fc:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8011400:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8011402:	4b14      	ldr	r3, [pc, #80]	; (8011454 <MX_GPIO_Init+0x314>)
 8011404:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011406:	2300      	movs	r3, #0
 8011408:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 801140a:	f107 0314 	add.w	r3, r7, #20
 801140e:	4619      	mov	r1, r3
 8011410:	480f      	ldr	r0, [pc, #60]	; (8011450 <MX_GPIO_Init+0x310>)
 8011412:	f001 fdeb 	bl	8012fec <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8011416:	f44f 7300 	mov.w	r3, #512	; 0x200
 801141a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 801141c:	2300      	movs	r3, #0
 801141e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011420:	2300      	movs	r3, #0
 8011422:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8011424:	f107 0314 	add.w	r3, r7, #20
 8011428:	4619      	mov	r1, r3
 801142a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 801142e:	f001 fddd 	bl	8012fec <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_ID_Pin USB_OTG_FS_DM_Pin USB_OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8011432:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8011436:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011438:	2302      	movs	r3, #2
 801143a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 801143c:	2300      	movs	r3, #0
 801143e:	e00b      	b.n	8011458 <MX_GPIO_Init+0x318>
 8011440:	40021000 	.word	0x40021000
 8011444:	48001000 	.word	0x48001000
 8011448:	48000400 	.word	0x48000400
 801144c:	48000c00 	.word	0x48000c00
 8011450:	48000800 	.word	0x48000800
 8011454:	10110000 	.word	0x10110000
 8011458:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801145a:	2303      	movs	r3, #3
 801145c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 801145e:	230a      	movs	r3, #10
 8011460:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8011462:	f107 0314 	add.w	r3, r7, #20
 8011466:	4619      	mov	r1, r3
 8011468:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 801146c:	f001 fdbe 	bl	8012fec <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 8011470:	2302      	movs	r3, #2
 8011472:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011474:	2302      	movs	r3, #2
 8011476:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011478:	2300      	movs	r3, #0
 801147a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801147c:	2303      	movs	r3, #3
 801147e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8011480:	2305      	movs	r3, #5
 8011482:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8011484:	f107 0314 	add.w	r3, r7, #20
 8011488:	4619      	mov	r1, r3
 801148a:	481c      	ldr	r0, [pc, #112]	; (80114fc <MX_GPIO_Init+0x3bc>)
 801148c:	f001 fdae 	bl	8012fec <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8011490:	2378      	movs	r3, #120	; 0x78
 8011492:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011494:	2302      	movs	r3, #2
 8011496:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011498:	2300      	movs	r3, #0
 801149a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801149c:	2303      	movs	r3, #3
 801149e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80114a0:	2307      	movs	r3, #7
 80114a2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80114a4:	f107 0314 	add.w	r3, r7, #20
 80114a8:	4619      	mov	r1, r3
 80114aa:	4814      	ldr	r0, [pc, #80]	; (80114fc <MX_GPIO_Init+0x3bc>)
 80114ac:	f001 fd9e 	bl	8012fec <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 80114b0:	f44f 7340 	mov.w	r3, #768	; 0x300
 80114b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80114b6:	2312      	movs	r3, #18
 80114b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80114ba:	2300      	movs	r3, #0
 80114bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80114be:	2303      	movs	r3, #3
 80114c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80114c2:	2304      	movs	r3, #4
 80114c4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80114c6:	f107 0314 	add.w	r3, r7, #20
 80114ca:	4619      	mov	r1, r3
 80114cc:	480c      	ldr	r0, [pc, #48]	; (8011500 <MX_GPIO_Init+0x3c0>)
 80114ce:	f001 fd8d 	bl	8012fec <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80114d2:	2200      	movs	r2, #0
 80114d4:	2100      	movs	r1, #0
 80114d6:	2017      	movs	r0, #23
 80114d8:	f001 fcb3 	bl	8012e42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80114dc:	2017      	movs	r0, #23
 80114de:	f001 fccc 	bl	8012e7a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80114e2:	2200      	movs	r2, #0
 80114e4:	2100      	movs	r1, #0
 80114e6:	2028      	movs	r0, #40	; 0x28
 80114e8:	f001 fcab 	bl	8012e42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80114ec:	2028      	movs	r0, #40	; 0x28
 80114ee:	f001 fcc4 	bl	8012e7a <HAL_NVIC_EnableIRQ>

}
 80114f2:	bf00      	nop
 80114f4:	3728      	adds	r7, #40	; 0x28
 80114f6:	46bd      	mov	sp, r7
 80114f8:	bd80      	pop	{r7, pc}
 80114fa:	bf00      	nop
 80114fc:	48000c00 	.word	0x48000c00
 8011500:	48000400 	.word	0x48000400

08011504 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8011504:	b480      	push	{r7}
 8011506:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8011508:	b672      	cpsid	i
}
 801150a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 801150c:	e7fe      	b.n	801150c <Error_Handler+0x8>
	...

08011510 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8011510:	b480      	push	{r7}
 8011512:	b083      	sub	sp, #12
 8011514:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8011516:	4b0f      	ldr	r3, [pc, #60]	; (8011554 <HAL_MspInit+0x44>)
 8011518:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 801151a:	4a0e      	ldr	r2, [pc, #56]	; (8011554 <HAL_MspInit+0x44>)
 801151c:	f043 0301 	orr.w	r3, r3, #1
 8011520:	6613      	str	r3, [r2, #96]	; 0x60
 8011522:	4b0c      	ldr	r3, [pc, #48]	; (8011554 <HAL_MspInit+0x44>)
 8011524:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8011526:	f003 0301 	and.w	r3, r3, #1
 801152a:	607b      	str	r3, [r7, #4]
 801152c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 801152e:	4b09      	ldr	r3, [pc, #36]	; (8011554 <HAL_MspInit+0x44>)
 8011530:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011532:	4a08      	ldr	r2, [pc, #32]	; (8011554 <HAL_MspInit+0x44>)
 8011534:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8011538:	6593      	str	r3, [r2, #88]	; 0x58
 801153a:	4b06      	ldr	r3, [pc, #24]	; (8011554 <HAL_MspInit+0x44>)
 801153c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801153e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8011542:	603b      	str	r3, [r7, #0]
 8011544:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8011546:	bf00      	nop
 8011548:	370c      	adds	r7, #12
 801154a:	46bd      	mov	sp, r7
 801154c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011550:	4770      	bx	lr
 8011552:	bf00      	nop
 8011554:	40021000 	.word	0x40021000

08011558 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8011558:	b580      	push	{r7, lr}
 801155a:	b0ae      	sub	sp, #184	; 0xb8
 801155c:	af00      	add	r7, sp, #0
 801155e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8011560:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8011564:	2200      	movs	r2, #0
 8011566:	601a      	str	r2, [r3, #0]
 8011568:	605a      	str	r2, [r3, #4]
 801156a:	609a      	str	r2, [r3, #8]
 801156c:	60da      	str	r2, [r3, #12]
 801156e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8011570:	f107 031c 	add.w	r3, r7, #28
 8011574:	2288      	movs	r2, #136	; 0x88
 8011576:	2100      	movs	r1, #0
 8011578:	4618      	mov	r0, r3
 801157a:	f005 fef6 	bl	801736a <memset>
  if(hadc->Instance==ADC1)
 801157e:	687b      	ldr	r3, [r7, #4]
 8011580:	681b      	ldr	r3, [r3, #0]
 8011582:	4a42      	ldr	r2, [pc, #264]	; (801168c <HAL_ADC_MspInit+0x134>)
 8011584:	4293      	cmp	r3, r2
 8011586:	d17d      	bne.n	8011684 <HAL_ADC_MspInit+0x12c>
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8011588:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801158c:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 801158e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8011592:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8011596:	2301      	movs	r3, #1
 8011598:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 801159a:	2301      	movs	r3, #1
 801159c:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 801159e:	2318      	movs	r3, #24
 80115a0:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80115a2:	2307      	movs	r3, #7
 80115a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80115a6:	2302      	movs	r3, #2
 80115a8:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80115aa:	2302      	movs	r3, #2
 80115ac:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80115ae:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80115b2:	63bb      	str	r3, [r7, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80115b4:	f107 031c 	add.w	r3, r7, #28
 80115b8:	4618      	mov	r0, r3
 80115ba:	f002 fe73 	bl	80142a4 <HAL_RCCEx_PeriphCLKConfig>
 80115be:	4603      	mov	r3, r0
 80115c0:	2b00      	cmp	r3, #0
 80115c2:	d001      	beq.n	80115c8 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 80115c4:	f7ff ff9e 	bl	8011504 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80115c8:	4b31      	ldr	r3, [pc, #196]	; (8011690 <HAL_ADC_MspInit+0x138>)
 80115ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80115cc:	4a30      	ldr	r2, [pc, #192]	; (8011690 <HAL_ADC_MspInit+0x138>)
 80115ce:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80115d2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80115d4:	4b2e      	ldr	r3, [pc, #184]	; (8011690 <HAL_ADC_MspInit+0x138>)
 80115d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80115d8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80115dc:	61bb      	str	r3, [r7, #24]
 80115de:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80115e0:	4b2b      	ldr	r3, [pc, #172]	; (8011690 <HAL_ADC_MspInit+0x138>)
 80115e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80115e4:	4a2a      	ldr	r2, [pc, #168]	; (8011690 <HAL_ADC_MspInit+0x138>)
 80115e6:	f043 0304 	orr.w	r3, r3, #4
 80115ea:	64d3      	str	r3, [r2, #76]	; 0x4c
 80115ec:	4b28      	ldr	r3, [pc, #160]	; (8011690 <HAL_ADC_MspInit+0x138>)
 80115ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80115f0:	f003 0304 	and.w	r3, r3, #4
 80115f4:	617b      	str	r3, [r7, #20]
 80115f6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80115f8:	4b25      	ldr	r3, [pc, #148]	; (8011690 <HAL_ADC_MspInit+0x138>)
 80115fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80115fc:	4a24      	ldr	r2, [pc, #144]	; (8011690 <HAL_ADC_MspInit+0x138>)
 80115fe:	f043 0301 	orr.w	r3, r3, #1
 8011602:	64d3      	str	r3, [r2, #76]	; 0x4c
 8011604:	4b22      	ldr	r3, [pc, #136]	; (8011690 <HAL_ADC_MspInit+0x138>)
 8011606:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011608:	f003 0301 	and.w	r3, r3, #1
 801160c:	613b      	str	r3, [r7, #16]
 801160e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8011610:	4b1f      	ldr	r3, [pc, #124]	; (8011690 <HAL_ADC_MspInit+0x138>)
 8011612:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011614:	4a1e      	ldr	r2, [pc, #120]	; (8011690 <HAL_ADC_MspInit+0x138>)
 8011616:	f043 0302 	orr.w	r3, r3, #2
 801161a:	64d3      	str	r3, [r2, #76]	; 0x4c
 801161c:	4b1c      	ldr	r3, [pc, #112]	; (8011690 <HAL_ADC_MspInit+0x138>)
 801161e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011620:	f003 0302 	and.w	r3, r3, #2
 8011624:	60fb      	str	r3, [r7, #12]
 8011626:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC1_IN9
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8011628:	233f      	movs	r3, #63	; 0x3f
 801162a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
                          |ARD_A1_Pin|ARD_A0_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 801162e:	230b      	movs	r3, #11
 8011630:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011634:	2300      	movs	r3, #0
 8011636:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 801163a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 801163e:	4619      	mov	r1, r3
 8011640:	4814      	ldr	r0, [pc, #80]	; (8011694 <HAL_ADC_MspInit+0x13c>)
 8011642:	f001 fcd3 	bl	8012fec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARD_D7_Pin;
 8011646:	2310      	movs	r3, #16
 8011648:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 801164c:	230b      	movs	r3, #11
 801164e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011652:	2300      	movs	r3, #0
 8011654:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 8011658:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 801165c:	4619      	mov	r1, r3
 801165e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8011662:	f001 fcc3 	bl	8012fec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARD_D6_Pin;
 8011666:	2302      	movs	r3, #2
 8011668:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 801166c:	230b      	movs	r3, #11
 801166e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011672:	2300      	movs	r3, #0
 8011674:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8011678:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 801167c:	4619      	mov	r1, r3
 801167e:	4806      	ldr	r0, [pc, #24]	; (8011698 <HAL_ADC_MspInit+0x140>)
 8011680:	f001 fcb4 	bl	8012fec <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8011684:	bf00      	nop
 8011686:	37b8      	adds	r7, #184	; 0xb8
 8011688:	46bd      	mov	sp, r7
 801168a:	bd80      	pop	{r7, pc}
 801168c:	50040000 	.word	0x50040000
 8011690:	40021000 	.word	0x40021000
 8011694:	48000800 	.word	0x48000800
 8011698:	48000400 	.word	0x48000400

0801169c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 801169c:	b580      	push	{r7, lr}
 801169e:	b0ac      	sub	sp, #176	; 0xb0
 80116a0:	af00      	add	r7, sp, #0
 80116a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80116a4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80116a8:	2200      	movs	r2, #0
 80116aa:	601a      	str	r2, [r3, #0]
 80116ac:	605a      	str	r2, [r3, #4]
 80116ae:	609a      	str	r2, [r3, #8]
 80116b0:	60da      	str	r2, [r3, #12]
 80116b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80116b4:	f107 0314 	add.w	r3, r7, #20
 80116b8:	2288      	movs	r2, #136	; 0x88
 80116ba:	2100      	movs	r1, #0
 80116bc:	4618      	mov	r0, r3
 80116be:	f005 fe54 	bl	801736a <memset>
  if(huart->Instance==USART1)
 80116c2:	687b      	ldr	r3, [r7, #4]
 80116c4:	681b      	ldr	r3, [r3, #0]
 80116c6:	4a21      	ldr	r2, [pc, #132]	; (801174c <HAL_UART_MspInit+0xb0>)
 80116c8:	4293      	cmp	r3, r2
 80116ca:	d13a      	bne.n	8011742 <HAL_UART_MspInit+0xa6>
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80116cc:	2301      	movs	r3, #1
 80116ce:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80116d0:	2300      	movs	r3, #0
 80116d2:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80116d4:	f107 0314 	add.w	r3, r7, #20
 80116d8:	4618      	mov	r0, r3
 80116da:	f002 fde3 	bl	80142a4 <HAL_RCCEx_PeriphCLKConfig>
 80116de:	4603      	mov	r3, r0
 80116e0:	2b00      	cmp	r3, #0
 80116e2:	d001      	beq.n	80116e8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80116e4:	f7ff ff0e 	bl	8011504 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80116e8:	4b19      	ldr	r3, [pc, #100]	; (8011750 <HAL_UART_MspInit+0xb4>)
 80116ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80116ec:	4a18      	ldr	r2, [pc, #96]	; (8011750 <HAL_UART_MspInit+0xb4>)
 80116ee:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80116f2:	6613      	str	r3, [r2, #96]	; 0x60
 80116f4:	4b16      	ldr	r3, [pc, #88]	; (8011750 <HAL_UART_MspInit+0xb4>)
 80116f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80116f8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80116fc:	613b      	str	r3, [r7, #16]
 80116fe:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8011700:	4b13      	ldr	r3, [pc, #76]	; (8011750 <HAL_UART_MspInit+0xb4>)
 8011702:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011704:	4a12      	ldr	r2, [pc, #72]	; (8011750 <HAL_UART_MspInit+0xb4>)
 8011706:	f043 0302 	orr.w	r3, r3, #2
 801170a:	64d3      	str	r3, [r2, #76]	; 0x4c
 801170c:	4b10      	ldr	r3, [pc, #64]	; (8011750 <HAL_UART_MspInit+0xb4>)
 801170e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011710:	f003 0302 	and.w	r3, r3, #2
 8011714:	60fb      	str	r3, [r7, #12]
 8011716:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 8011718:	23c0      	movs	r3, #192	; 0xc0
 801171a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801171e:	2302      	movs	r3, #2
 8011720:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011724:	2300      	movs	r3, #0
 8011726:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801172a:	2303      	movs	r3, #3
 801172c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8011730:	2307      	movs	r3, #7
 8011732:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8011736:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 801173a:	4619      	mov	r1, r3
 801173c:	4805      	ldr	r0, [pc, #20]	; (8011754 <HAL_UART_MspInit+0xb8>)
 801173e:	f001 fc55 	bl	8012fec <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8011742:	bf00      	nop
 8011744:	37b0      	adds	r7, #176	; 0xb0
 8011746:	46bd      	mov	sp, r7
 8011748:	bd80      	pop	{r7, pc}
 801174a:	bf00      	nop
 801174c:	40013800 	.word	0x40013800
 8011750:	40021000 	.word	0x40021000
 8011754:	48000400 	.word	0x48000400

08011758 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8011758:	b480      	push	{r7}
 801175a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 801175c:	e7fe      	b.n	801175c <NMI_Handler+0x4>

0801175e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 801175e:	b480      	push	{r7}
 8011760:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8011762:	e7fe      	b.n	8011762 <HardFault_Handler+0x4>

08011764 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8011764:	b480      	push	{r7}
 8011766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8011768:	e7fe      	b.n	8011768 <MemManage_Handler+0x4>

0801176a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 801176a:	b480      	push	{r7}
 801176c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 801176e:	e7fe      	b.n	801176e <BusFault_Handler+0x4>

08011770 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8011770:	b480      	push	{r7}
 8011772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8011774:	e7fe      	b.n	8011774 <UsageFault_Handler+0x4>

08011776 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8011776:	b480      	push	{r7}
 8011778:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 801177a:	bf00      	nop
 801177c:	46bd      	mov	sp, r7
 801177e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011782:	4770      	bx	lr

08011784 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8011784:	b480      	push	{r7}
 8011786:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8011788:	bf00      	nop
 801178a:	46bd      	mov	sp, r7
 801178c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011790:	4770      	bx	lr

08011792 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8011792:	b480      	push	{r7}
 8011794:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8011796:	bf00      	nop
 8011798:	46bd      	mov	sp, r7
 801179a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801179e:	4770      	bx	lr

080117a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80117a0:	b580      	push	{r7, lr}
 80117a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80117a4:	f000 fa86 	bl	8011cb4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80117a8:	bf00      	nop
 80117aa:	bd80      	pop	{r7, pc}

080117ac <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80117ac:	b580      	push	{r7, lr}
 80117ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 80117b0:	2020      	movs	r0, #32
 80117b2:	f001 ff03 	bl	80135bc <HAL_GPIO_EXTI_IRQHandler>
  HAL_EXTI_IRQHandler(&H_EXTI_6);
 80117b6:	4806      	ldr	r0, [pc, #24]	; (80117d0 <EXTI9_5_IRQHandler+0x24>)
 80117b8:	f001 fbe8 	bl	8012f8c <HAL_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 80117bc:	2080      	movs	r0, #128	; 0x80
 80117be:	f001 fefd 	bl	80135bc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 80117c2:	f44f 7080 	mov.w	r0, #256	; 0x100
 80117c6:	f001 fef9 	bl	80135bc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80117ca:	bf00      	nop
 80117cc:	bd80      	pop	{r7, pc}
 80117ce:	bf00      	nop
 80117d0:	200004b0 	.word	0x200004b0

080117d4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80117d4:	b580      	push	{r7, lr}
 80117d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 80117d8:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80117dc:	f001 feee 	bl	80135bc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 80117e0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80117e4:	f001 feea 	bl	80135bc <HAL_GPIO_EXTI_IRQHandler>
  HAL_EXTI_IRQHandler(&H_EXTI_13);
 80117e8:	4806      	ldr	r0, [pc, #24]	; (8011804 <EXTI15_10_IRQHandler+0x30>)
 80117ea:	f001 fbcf 	bl	8012f8c <HAL_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 80117ee:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80117f2:	f001 fee3 	bl	80135bc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 80117f6:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80117fa:	f001 fedf 	bl	80135bc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80117fe:	bf00      	nop
 8011800:	bd80      	pop	{r7, pc}
 8011802:	bf00      	nop
 8011804:	2000000c 	.word	0x2000000c

08011808 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8011808:	b580      	push	{r7, lr}
 801180a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 801180c:	4802      	ldr	r0, [pc, #8]	; (8011818 <SPI3_IRQHandler+0x10>)
 801180e:	f003 fcc5 	bl	801519c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8011812:	bf00      	nop
 8011814:	bd80      	pop	{r7, pc}
 8011816:	bf00      	nop
 8011818:	200005a0 	.word	0x200005a0

0801181c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 801181c:	b580      	push	{r7, lr}
 801181e:	b086      	sub	sp, #24
 8011820:	af00      	add	r7, sp, #0
 8011822:	60f8      	str	r0, [r7, #12]
 8011824:	60b9      	str	r1, [r7, #8]
 8011826:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8011828:	2300      	movs	r3, #0
 801182a:	617b      	str	r3, [r7, #20]
 801182c:	e00a      	b.n	8011844 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 801182e:	f3af 8000 	nop.w
 8011832:	4601      	mov	r1, r0
 8011834:	68bb      	ldr	r3, [r7, #8]
 8011836:	1c5a      	adds	r2, r3, #1
 8011838:	60ba      	str	r2, [r7, #8]
 801183a:	b2ca      	uxtb	r2, r1
 801183c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 801183e:	697b      	ldr	r3, [r7, #20]
 8011840:	3301      	adds	r3, #1
 8011842:	617b      	str	r3, [r7, #20]
 8011844:	697a      	ldr	r2, [r7, #20]
 8011846:	687b      	ldr	r3, [r7, #4]
 8011848:	429a      	cmp	r2, r3
 801184a:	dbf0      	blt.n	801182e <_read+0x12>
	}

return len;
 801184c:	687b      	ldr	r3, [r7, #4]
}
 801184e:	4618      	mov	r0, r3
 8011850:	3718      	adds	r7, #24
 8011852:	46bd      	mov	sp, r7
 8011854:	bd80      	pop	{r7, pc}

08011856 <_close>:
	}
	return len;
}

int _close(int file)
{
 8011856:	b480      	push	{r7}
 8011858:	b083      	sub	sp, #12
 801185a:	af00      	add	r7, sp, #0
 801185c:	6078      	str	r0, [r7, #4]
	return -1;
 801185e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8011862:	4618      	mov	r0, r3
 8011864:	370c      	adds	r7, #12
 8011866:	46bd      	mov	sp, r7
 8011868:	f85d 7b04 	ldr.w	r7, [sp], #4
 801186c:	4770      	bx	lr

0801186e <_fstat>:


int _fstat(int file, struct stat *st)
{
 801186e:	b480      	push	{r7}
 8011870:	b083      	sub	sp, #12
 8011872:	af00      	add	r7, sp, #0
 8011874:	6078      	str	r0, [r7, #4]
 8011876:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8011878:	683b      	ldr	r3, [r7, #0]
 801187a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 801187e:	605a      	str	r2, [r3, #4]
	return 0;
 8011880:	2300      	movs	r3, #0
}
 8011882:	4618      	mov	r0, r3
 8011884:	370c      	adds	r7, #12
 8011886:	46bd      	mov	sp, r7
 8011888:	f85d 7b04 	ldr.w	r7, [sp], #4
 801188c:	4770      	bx	lr

0801188e <_isatty>:

int _isatty(int file)
{
 801188e:	b480      	push	{r7}
 8011890:	b083      	sub	sp, #12
 8011892:	af00      	add	r7, sp, #0
 8011894:	6078      	str	r0, [r7, #4]
	return 1;
 8011896:	2301      	movs	r3, #1
}
 8011898:	4618      	mov	r0, r3
 801189a:	370c      	adds	r7, #12
 801189c:	46bd      	mov	sp, r7
 801189e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118a2:	4770      	bx	lr

080118a4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80118a4:	b480      	push	{r7}
 80118a6:	b085      	sub	sp, #20
 80118a8:	af00      	add	r7, sp, #0
 80118aa:	60f8      	str	r0, [r7, #12]
 80118ac:	60b9      	str	r1, [r7, #8]
 80118ae:	607a      	str	r2, [r7, #4]
	return 0;
 80118b0:	2300      	movs	r3, #0
}
 80118b2:	4618      	mov	r0, r3
 80118b4:	3714      	adds	r7, #20
 80118b6:	46bd      	mov	sp, r7
 80118b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118bc:	4770      	bx	lr
	...

080118c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80118c0:	b580      	push	{r7, lr}
 80118c2:	b086      	sub	sp, #24
 80118c4:	af00      	add	r7, sp, #0
 80118c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80118c8:	4a14      	ldr	r2, [pc, #80]	; (801191c <_sbrk+0x5c>)
 80118ca:	4b15      	ldr	r3, [pc, #84]	; (8011920 <_sbrk+0x60>)
 80118cc:	1ad3      	subs	r3, r2, r3
 80118ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80118d0:	697b      	ldr	r3, [r7, #20]
 80118d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80118d4:	4b13      	ldr	r3, [pc, #76]	; (8011924 <_sbrk+0x64>)
 80118d6:	681b      	ldr	r3, [r3, #0]
 80118d8:	2b00      	cmp	r3, #0
 80118da:	d102      	bne.n	80118e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80118dc:	4b11      	ldr	r3, [pc, #68]	; (8011924 <_sbrk+0x64>)
 80118de:	4a12      	ldr	r2, [pc, #72]	; (8011928 <_sbrk+0x68>)
 80118e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80118e2:	4b10      	ldr	r3, [pc, #64]	; (8011924 <_sbrk+0x64>)
 80118e4:	681a      	ldr	r2, [r3, #0]
 80118e6:	687b      	ldr	r3, [r7, #4]
 80118e8:	4413      	add	r3, r2
 80118ea:	693a      	ldr	r2, [r7, #16]
 80118ec:	429a      	cmp	r2, r3
 80118ee:	d207      	bcs.n	8011900 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80118f0:	f005 fb36 	bl	8016f60 <__errno>
 80118f4:	4603      	mov	r3, r0
 80118f6:	220c      	movs	r2, #12
 80118f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80118fa:	f04f 33ff 	mov.w	r3, #4294967295
 80118fe:	e009      	b.n	8011914 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8011900:	4b08      	ldr	r3, [pc, #32]	; (8011924 <_sbrk+0x64>)
 8011902:	681b      	ldr	r3, [r3, #0]
 8011904:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8011906:	4b07      	ldr	r3, [pc, #28]	; (8011924 <_sbrk+0x64>)
 8011908:	681a      	ldr	r2, [r3, #0]
 801190a:	687b      	ldr	r3, [r7, #4]
 801190c:	4413      	add	r3, r2
 801190e:	4a05      	ldr	r2, [pc, #20]	; (8011924 <_sbrk+0x64>)
 8011910:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8011912:	68fb      	ldr	r3, [r7, #12]
}
 8011914:	4618      	mov	r0, r3
 8011916:	3718      	adds	r7, #24
 8011918:	46bd      	mov	sp, r7
 801191a:	bd80      	pop	{r7, pc}
 801191c:	20018000 	.word	0x20018000
 8011920:	00000400 	.word	0x00000400
 8011924:	200001a8 	.word	0x200001a8
 8011928:	20000628 	.word	0x20000628

0801192c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 801192c:	b480      	push	{r7}
 801192e:	af00      	add	r7, sp, #0
#if defined(USER_VECT_TAB_ADDRESS)
  /* Configure the Vector Table location -------------------------------------*/
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
 8011930:	4b16      	ldr	r3, [pc, #88]	; (801198c <SystemInit+0x60>)
 8011932:	4a17      	ldr	r2, [pc, #92]	; (8011990 <SystemInit+0x64>)
 8011934:	609a      	str	r2, [r3, #8]
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8011936:	4b15      	ldr	r3, [pc, #84]	; (801198c <SystemInit+0x60>)
 8011938:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801193c:	4a13      	ldr	r2, [pc, #76]	; (801198c <SystemInit+0x60>)
 801193e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8011942:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8011946:	4b13      	ldr	r3, [pc, #76]	; (8011994 <SystemInit+0x68>)
 8011948:	681b      	ldr	r3, [r3, #0]
 801194a:	4a12      	ldr	r2, [pc, #72]	; (8011994 <SystemInit+0x68>)
 801194c:	f043 0301 	orr.w	r3, r3, #1
 8011950:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8011952:	4b10      	ldr	r3, [pc, #64]	; (8011994 <SystemInit+0x68>)
 8011954:	2200      	movs	r2, #0
 8011956:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8011958:	4b0e      	ldr	r3, [pc, #56]	; (8011994 <SystemInit+0x68>)
 801195a:	681b      	ldr	r3, [r3, #0]
 801195c:	4a0d      	ldr	r2, [pc, #52]	; (8011994 <SystemInit+0x68>)
 801195e:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8011962:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8011966:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8011968:	4b0a      	ldr	r3, [pc, #40]	; (8011994 <SystemInit+0x68>)
 801196a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 801196e:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8011970:	4b08      	ldr	r3, [pc, #32]	; (8011994 <SystemInit+0x68>)
 8011972:	681b      	ldr	r3, [r3, #0]
 8011974:	4a07      	ldr	r2, [pc, #28]	; (8011994 <SystemInit+0x68>)
 8011976:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 801197a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 801197c:	4b05      	ldr	r3, [pc, #20]	; (8011994 <SystemInit+0x68>)
 801197e:	2200      	movs	r2, #0
 8011980:	619a      	str	r2, [r3, #24]
}
 8011982:	bf00      	nop
 8011984:	46bd      	mov	sp, r7
 8011986:	f85d 7b04 	ldr.w	r7, [sp], #4
 801198a:	4770      	bx	lr
 801198c:	e000ed00 	.word	0xe000ed00
 8011990:	08010000 	.word	0x08010000
 8011994:	40021000 	.word	0x40021000

08011998 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8011998:	f8df d034 	ldr.w	sp, [pc, #52]	; 80119d0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 801199c:	f7ff ffc6 	bl	801192c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80119a0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80119a2:	e003      	b.n	80119ac <LoopCopyDataInit>

080119a4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80119a4:	4b0b      	ldr	r3, [pc, #44]	; (80119d4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80119a6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80119a8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80119aa:	3104      	adds	r1, #4

080119ac <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80119ac:	480a      	ldr	r0, [pc, #40]	; (80119d8 <LoopForever+0xa>)
	ldr	r3, =_edata
 80119ae:	4b0b      	ldr	r3, [pc, #44]	; (80119dc <LoopForever+0xe>)
	adds	r2, r0, r1
 80119b0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80119b2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80119b4:	d3f6      	bcc.n	80119a4 <CopyDataInit>
	ldr	r2, =_sbss
 80119b6:	4a0a      	ldr	r2, [pc, #40]	; (80119e0 <LoopForever+0x12>)
	b	LoopFillZerobss
 80119b8:	e002      	b.n	80119c0 <LoopFillZerobss>

080119ba <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80119ba:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80119bc:	f842 3b04 	str.w	r3, [r2], #4

080119c0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80119c0:	4b08      	ldr	r3, [pc, #32]	; (80119e4 <LoopForever+0x16>)
	cmp	r2, r3
 80119c2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80119c4:	d3f9      	bcc.n	80119ba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80119c6:	f005 fc9b 	bl	8017300 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80119ca:	f7ff faab 	bl	8010f24 <main>

080119ce <LoopForever>:

LoopForever:
    b LoopForever
 80119ce:	e7fe      	b.n	80119ce <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80119d0:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80119d4:	08018308 	.word	0x08018308
	ldr	r0, =_sdata
 80119d8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80119dc:	20000080 	.word	0x20000080
	ldr	r2, =_sbss
 80119e0:	20000080 	.word	0x20000080
	ldr	r3, = _ebss
 80119e4:	20000628 	.word	0x20000628

080119e8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80119e8:	e7fe      	b.n	80119e8 <ADC1_2_IRQHandler>
	...

080119ec <BSP_LED_Toggle>:
 *              @arg  LED3
 *              @arg  LED4
 * @retval HAL status
 */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 80119ec:	b580      	push	{r7, lr}
 80119ee:	b082      	sub	sp, #8
 80119f0:	af00      	add	r7, sp, #0
 80119f2:	4603      	mov	r3, r0
 80119f4:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 80119f6:	79fb      	ldrb	r3, [r7, #7]
 80119f8:	4a06      	ldr	r2, [pc, #24]	; (8011a14 <BSP_LED_Toggle+0x28>)
 80119fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80119fe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8011a02:	4611      	mov	r1, r2
 8011a04:	4618      	mov	r0, r3
 8011a06:	f001 fdbf 	bl	8013588 <HAL_GPIO_TogglePin>

  return BSP_ERROR_NONE;
 8011a0a:	2300      	movs	r3, #0
}
 8011a0c:	4618      	mov	r0, r3
 8011a0e:	3708      	adds	r7, #8
 8011a10:	46bd      	mov	sp, r7
 8011a12:	bd80      	pop	{r7, pc}
 8011a14:	20000008 	.word	0x20000008

08011a18 <BSP_SPI3_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI3_Init(void)
{
 8011a18:	b580      	push	{r7, lr}
 8011a1a:	b082      	sub	sp, #8
 8011a1c:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8011a1e:	2300      	movs	r3, #0
 8011a20:	607b      	str	r3, [r7, #4]

  hspi3.Instance  = SPI3;
 8011a22:	4b12      	ldr	r3, [pc, #72]	; (8011a6c <BSP_SPI3_Init+0x54>)
 8011a24:	4a12      	ldr	r2, [pc, #72]	; (8011a70 <BSP_SPI3_Init+0x58>)
 8011a26:	601a      	str	r2, [r3, #0]

  if(SPI3InitCounter++ == 0)
 8011a28:	4b12      	ldr	r3, [pc, #72]	; (8011a74 <BSP_SPI3_Init+0x5c>)
 8011a2a:	681b      	ldr	r3, [r3, #0]
 8011a2c:	1c5a      	adds	r2, r3, #1
 8011a2e:	4911      	ldr	r1, [pc, #68]	; (8011a74 <BSP_SPI3_Init+0x5c>)
 8011a30:	600a      	str	r2, [r1, #0]
 8011a32:	2b00      	cmp	r3, #0
 8011a34:	d114      	bne.n	8011a60 <BSP_SPI3_Init+0x48>
  {
    if (HAL_SPI_GetState(&hspi3) == HAL_SPI_STATE_RESET)
 8011a36:	480d      	ldr	r0, [pc, #52]	; (8011a6c <BSP_SPI3_Init+0x54>)
 8011a38:	f003 fcba 	bl	80153b0 <HAL_SPI_GetState>
 8011a3c:	4603      	mov	r3, r0
 8011a3e:	2b00      	cmp	r3, #0
 8011a40:	d10e      	bne.n	8011a60 <BSP_SPI3_Init+0x48>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
        /* Init the SPI Msp */
        SPI3_MspInit(&hspi3);
 8011a42:	480a      	ldr	r0, [pc, #40]	; (8011a6c <BSP_SPI3_Init+0x54>)
 8011a44:	f000 f882 	bl	8011b4c <SPI3_MspInit>
            {
                return BSP_ERROR_MSP_FAILURE;
            }
        }
#endif
        if(ret == BSP_ERROR_NONE)
 8011a48:	687b      	ldr	r3, [r7, #4]
 8011a4a:	2b00      	cmp	r3, #0
 8011a4c:	d108      	bne.n	8011a60 <BSP_SPI3_Init+0x48>
        {
            /* Init the SPI */
            if (MX_SPI3_Init(&hspi3) != HAL_OK)
 8011a4e:	4807      	ldr	r0, [pc, #28]	; (8011a6c <BSP_SPI3_Init+0x54>)
 8011a50:	f000 f83a 	bl	8011ac8 <MX_SPI3_Init>
 8011a54:	4603      	mov	r3, r0
 8011a56:	2b00      	cmp	r3, #0
 8011a58:	d002      	beq.n	8011a60 <BSP_SPI3_Init+0x48>
            {
                ret = BSP_ERROR_BUS_FAILURE;
 8011a5a:	f06f 0307 	mvn.w	r3, #7
 8011a5e:	607b      	str	r3, [r7, #4]
            }
        }
    }
  }

  return ret;
 8011a60:	687b      	ldr	r3, [r7, #4]
}
 8011a62:	4618      	mov	r0, r3
 8011a64:	3708      	adds	r7, #8
 8011a66:	46bd      	mov	sp, r7
 8011a68:	bd80      	pop	{r7, pc}
 8011a6a:	bf00      	nop
 8011a6c:	200005a0 	.word	0x200005a0
 8011a70:	40003c00 	.word	0x40003c00
 8011a74:	200001ac 	.word	0x200001ac

08011a78 <BSP_SPI3_SendRecv>:
  * @param  pData: Pointer to data buffer to send/receive
  * @param  Length: Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI3_SendRecv(uint8_t *pTxData, uint8_t *pRxData, uint16_t Length)
{
 8011a78:	b580      	push	{r7, lr}
 8011a7a:	b088      	sub	sp, #32
 8011a7c:	af02      	add	r7, sp, #8
 8011a7e:	60f8      	str	r0, [r7, #12]
 8011a80:	60b9      	str	r1, [r7, #8]
 8011a82:	4613      	mov	r3, r2
 8011a84:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8011a86:	2300      	movs	r3, #0
 8011a88:	617b      	str	r3, [r7, #20]

  if(HAL_SPI_TransmitReceive(&hspi3, pTxData, pRxData, Length, BUS_SPI3_POLL_TIMEOUT) != HAL_OK)
 8011a8a:	88fb      	ldrh	r3, [r7, #6]
 8011a8c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8011a90:	9200      	str	r2, [sp, #0]
 8011a92:	68ba      	ldr	r2, [r7, #8]
 8011a94:	68f9      	ldr	r1, [r7, #12]
 8011a96:	4807      	ldr	r0, [pc, #28]	; (8011ab4 <BSP_SPI3_SendRecv+0x3c>)
 8011a98:	f003 f96d 	bl	8014d76 <HAL_SPI_TransmitReceive>
 8011a9c:	4603      	mov	r3, r0
 8011a9e:	2b00      	cmp	r3, #0
 8011aa0:	d002      	beq.n	8011aa8 <BSP_SPI3_SendRecv+0x30>
  {
      ret = BSP_ERROR_UNKNOWN_FAILURE;
 8011aa2:	f06f 0305 	mvn.w	r3, #5
 8011aa6:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8011aa8:	697b      	ldr	r3, [r7, #20]
}
 8011aaa:	4618      	mov	r0, r3
 8011aac:	3718      	adds	r7, #24
 8011aae:	46bd      	mov	sp, r7
 8011ab0:	bd80      	pop	{r7, pc}
 8011ab2:	bf00      	nop
 8011ab4:	200005a0 	.word	0x200005a0

08011ab8 <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 8011ab8:	b580      	push	{r7, lr}
 8011aba:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8011abc:	f000 f90e 	bl	8011cdc <HAL_GetTick>
 8011ac0:	4603      	mov	r3, r0
}
 8011ac2:	4618      	mov	r0, r3
 8011ac4:	bd80      	pop	{r7, pc}
	...

08011ac8 <MX_SPI3_Init>:

/* SPI3 init function */

__weak HAL_StatusTypeDef MX_SPI3_Init(SPI_HandleTypeDef* hspi)
{
 8011ac8:	b580      	push	{r7, lr}
 8011aca:	b084      	sub	sp, #16
 8011acc:	af00      	add	r7, sp, #0
 8011ace:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8011ad0:	2300      	movs	r3, #0
 8011ad2:	73fb      	strb	r3, [r7, #15]

  hspi->Instance = SPI3;
 8011ad4:	687b      	ldr	r3, [r7, #4]
 8011ad6:	4a1c      	ldr	r2, [pc, #112]	; (8011b48 <MX_SPI3_Init+0x80>)
 8011ad8:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 8011ada:	687b      	ldr	r3, [r7, #4]
 8011adc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8011ae0:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 8011ae2:	687b      	ldr	r3, [r7, #4]
 8011ae4:	2200      	movs	r2, #0
 8011ae6:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 8011ae8:	687b      	ldr	r3, [r7, #4]
 8011aea:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8011aee:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8011af0:	687b      	ldr	r3, [r7, #4]
 8011af2:	2200      	movs	r2, #0
 8011af4:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 8011af6:	687b      	ldr	r3, [r7, #4]
 8011af8:	2200      	movs	r2, #0
 8011afa:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 8011afc:	687b      	ldr	r3, [r7, #4]
 8011afe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8011b02:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8011b04:	687b      	ldr	r3, [r7, #4]
 8011b06:	2238      	movs	r2, #56	; 0x38
 8011b08:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 8011b0a:	687b      	ldr	r3, [r7, #4]
 8011b0c:	2200      	movs	r2, #0
 8011b0e:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 8011b10:	687b      	ldr	r3, [r7, #4]
 8011b12:	2200      	movs	r2, #0
 8011b14:	625a      	str	r2, [r3, #36]	; 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8011b16:	687b      	ldr	r3, [r7, #4]
 8011b18:	2200      	movs	r2, #0
 8011b1a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi->Init.CRCPolynomial = 7;
 8011b1c:	687b      	ldr	r3, [r7, #4]
 8011b1e:	2207      	movs	r2, #7
 8011b20:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8011b22:	687b      	ldr	r3, [r7, #4]
 8011b24:	2200      	movs	r2, #0
 8011b26:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8011b28:	687b      	ldr	r3, [r7, #4]
 8011b2a:	2208      	movs	r2, #8
 8011b2c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(hspi) != HAL_OK)
 8011b2e:	6878      	ldr	r0, [r7, #4]
 8011b30:	f003 f874 	bl	8014c1c <HAL_SPI_Init>
 8011b34:	4603      	mov	r3, r0
 8011b36:	2b00      	cmp	r3, #0
 8011b38:	d001      	beq.n	8011b3e <MX_SPI3_Init+0x76>
  {
    ret = HAL_ERROR;
 8011b3a:	2301      	movs	r3, #1
 8011b3c:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8011b3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8011b40:	4618      	mov	r0, r3
 8011b42:	3710      	adds	r7, #16
 8011b44:	46bd      	mov	sp, r7
 8011b46:	bd80      	pop	{r7, pc}
 8011b48:	40003c00 	.word	0x40003c00

08011b4c <SPI3_MspInit>:

static void SPI3_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8011b4c:	b580      	push	{r7, lr}
 8011b4e:	b08a      	sub	sp, #40	; 0x28
 8011b50:	af00      	add	r7, sp, #0
 8011b52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8011b54:	4b2b      	ldr	r3, [pc, #172]	; (8011c04 <SPI3_MspInit+0xb8>)
 8011b56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011b58:	4a2a      	ldr	r2, [pc, #168]	; (8011c04 <SPI3_MspInit+0xb8>)
 8011b5a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011b5e:	6593      	str	r3, [r2, #88]	; 0x58
 8011b60:	4b28      	ldr	r3, [pc, #160]	; (8011c04 <SPI3_MspInit+0xb8>)
 8011b62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011b64:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8011b68:	613b      	str	r3, [r7, #16]
 8011b6a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8011b6c:	4b25      	ldr	r3, [pc, #148]	; (8011c04 <SPI3_MspInit+0xb8>)
 8011b6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011b70:	4a24      	ldr	r2, [pc, #144]	; (8011c04 <SPI3_MspInit+0xb8>)
 8011b72:	f043 0304 	orr.w	r3, r3, #4
 8011b76:	64d3      	str	r3, [r2, #76]	; 0x4c
 8011b78:	4b22      	ldr	r3, [pc, #136]	; (8011c04 <SPI3_MspInit+0xb8>)
 8011b7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011b7c:	f003 0304 	and.w	r3, r3, #4
 8011b80:	60fb      	str	r3, [r7, #12]
 8011b82:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = BUS_SPI3_SCK_GPIO_PIN;
 8011b84:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011b88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011b8a:	2302      	movs	r3, #2
 8011b8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011b8e:	2300      	movs	r3, #0
 8011b90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8011b92:	2303      	movs	r3, #3
 8011b94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI3_SCK_GPIO_AF;
 8011b96:	2306      	movs	r3, #6
 8011b98:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI3_SCK_GPIO_PORT, &GPIO_InitStruct);
 8011b9a:	f107 0314 	add.w	r3, r7, #20
 8011b9e:	4619      	mov	r1, r3
 8011ba0:	4819      	ldr	r0, [pc, #100]	; (8011c08 <SPI3_MspInit+0xbc>)
 8011ba2:	f001 fa23 	bl	8012fec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI3_MISO_GPIO_PIN;
 8011ba6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011baa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011bac:	2302      	movs	r3, #2
 8011bae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011bb0:	2300      	movs	r3, #0
 8011bb2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8011bb4:	2303      	movs	r3, #3
 8011bb6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI3_MISO_GPIO_AF;
 8011bb8:	2306      	movs	r3, #6
 8011bba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI3_MISO_GPIO_PORT, &GPIO_InitStruct);
 8011bbc:	f107 0314 	add.w	r3, r7, #20
 8011bc0:	4619      	mov	r1, r3
 8011bc2:	4811      	ldr	r0, [pc, #68]	; (8011c08 <SPI3_MspInit+0xbc>)
 8011bc4:	f001 fa12 	bl	8012fec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI3_MOSI_GPIO_PIN;
 8011bc8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011bcc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011bce:	2302      	movs	r3, #2
 8011bd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011bd2:	2300      	movs	r3, #0
 8011bd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8011bd6:	2303      	movs	r3, #3
 8011bd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI3_MOSI_GPIO_AF;
 8011bda:	2306      	movs	r3, #6
 8011bdc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI3_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8011bde:	f107 0314 	add.w	r3, r7, #20
 8011be2:	4619      	mov	r1, r3
 8011be4:	4808      	ldr	r0, [pc, #32]	; (8011c08 <SPI3_MspInit+0xbc>)
 8011be6:	f001 fa01 	bl	8012fec <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8011bea:	2200      	movs	r2, #0
 8011bec:	2100      	movs	r1, #0
 8011bee:	2033      	movs	r0, #51	; 0x33
 8011bf0:	f001 f927 	bl	8012e42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8011bf4:	2033      	movs	r0, #51	; 0x33
 8011bf6:	f001 f940 	bl	8012e7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
}
 8011bfa:	bf00      	nop
 8011bfc:	3728      	adds	r7, #40	; 0x28
 8011bfe:	46bd      	mov	sp, r7
 8011c00:	bd80      	pop	{r7, pc}
 8011c02:	bf00      	nop
 8011c04:	40021000 	.word	0x40021000
 8011c08:	48000800 	.word	0x48000800

08011c0c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8011c0c:	b580      	push	{r7, lr}
 8011c0e:	b082      	sub	sp, #8
 8011c10:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8011c12:	2300      	movs	r3, #0
 8011c14:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8011c16:	2003      	movs	r0, #3
 8011c18:	f001 f908 	bl	8012e2c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8011c1c:	2000      	movs	r0, #0
 8011c1e:	f000 f80d 	bl	8011c3c <HAL_InitTick>
 8011c22:	4603      	mov	r3, r0
 8011c24:	2b00      	cmp	r3, #0
 8011c26:	d002      	beq.n	8011c2e <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8011c28:	2301      	movs	r3, #1
 8011c2a:	71fb      	strb	r3, [r7, #7]
 8011c2c:	e001      	b.n	8011c32 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8011c2e:	f7ff fc6f 	bl	8011510 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8011c32:	79fb      	ldrb	r3, [r7, #7]
}
 8011c34:	4618      	mov	r0, r3
 8011c36:	3708      	adds	r7, #8
 8011c38:	46bd      	mov	sp, r7
 8011c3a:	bd80      	pop	{r7, pc}

08011c3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8011c3c:	b580      	push	{r7, lr}
 8011c3e:	b084      	sub	sp, #16
 8011c40:	af00      	add	r7, sp, #0
 8011c42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8011c44:	2300      	movs	r3, #0
 8011c46:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8011c48:	4b17      	ldr	r3, [pc, #92]	; (8011ca8 <HAL_InitTick+0x6c>)
 8011c4a:	781b      	ldrb	r3, [r3, #0]
 8011c4c:	2b00      	cmp	r3, #0
 8011c4e:	d023      	beq.n	8011c98 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8011c50:	4b16      	ldr	r3, [pc, #88]	; (8011cac <HAL_InitTick+0x70>)
 8011c52:	681a      	ldr	r2, [r3, #0]
 8011c54:	4b14      	ldr	r3, [pc, #80]	; (8011ca8 <HAL_InitTick+0x6c>)
 8011c56:	781b      	ldrb	r3, [r3, #0]
 8011c58:	4619      	mov	r1, r3
 8011c5a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8011c5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8011c62:	fbb2 f3f3 	udiv	r3, r2, r3
 8011c66:	4618      	mov	r0, r3
 8011c68:	f001 f915 	bl	8012e96 <HAL_SYSTICK_Config>
 8011c6c:	4603      	mov	r3, r0
 8011c6e:	2b00      	cmp	r3, #0
 8011c70:	d10f      	bne.n	8011c92 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8011c72:	687b      	ldr	r3, [r7, #4]
 8011c74:	2b0f      	cmp	r3, #15
 8011c76:	d809      	bhi.n	8011c8c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8011c78:	2200      	movs	r2, #0
 8011c7a:	6879      	ldr	r1, [r7, #4]
 8011c7c:	f04f 30ff 	mov.w	r0, #4294967295
 8011c80:	f001 f8df 	bl	8012e42 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8011c84:	4a0a      	ldr	r2, [pc, #40]	; (8011cb0 <HAL_InitTick+0x74>)
 8011c86:	687b      	ldr	r3, [r7, #4]
 8011c88:	6013      	str	r3, [r2, #0]
 8011c8a:	e007      	b.n	8011c9c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8011c8c:	2301      	movs	r3, #1
 8011c8e:	73fb      	strb	r3, [r7, #15]
 8011c90:	e004      	b.n	8011c9c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8011c92:	2301      	movs	r3, #1
 8011c94:	73fb      	strb	r3, [r7, #15]
 8011c96:	e001      	b.n	8011c9c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8011c98:	2301      	movs	r3, #1
 8011c9a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8011c9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8011c9e:	4618      	mov	r0, r3
 8011ca0:	3710      	adds	r7, #16
 8011ca2:	46bd      	mov	sp, r7
 8011ca4:	bd80      	pop	{r7, pc}
 8011ca6:	bf00      	nop
 8011ca8:	20000018 	.word	0x20000018
 8011cac:	20000004 	.word	0x20000004
 8011cb0:	20000014 	.word	0x20000014

08011cb4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8011cb4:	b480      	push	{r7}
 8011cb6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8011cb8:	4b06      	ldr	r3, [pc, #24]	; (8011cd4 <HAL_IncTick+0x20>)
 8011cba:	781b      	ldrb	r3, [r3, #0]
 8011cbc:	461a      	mov	r2, r3
 8011cbe:	4b06      	ldr	r3, [pc, #24]	; (8011cd8 <HAL_IncTick+0x24>)
 8011cc0:	681b      	ldr	r3, [r3, #0]
 8011cc2:	4413      	add	r3, r2
 8011cc4:	4a04      	ldr	r2, [pc, #16]	; (8011cd8 <HAL_IncTick+0x24>)
 8011cc6:	6013      	str	r3, [r2, #0]
}
 8011cc8:	bf00      	nop
 8011cca:	46bd      	mov	sp, r7
 8011ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cd0:	4770      	bx	lr
 8011cd2:	bf00      	nop
 8011cd4:	20000018 	.word	0x20000018
 8011cd8:	20000604 	.word	0x20000604

08011cdc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8011cdc:	b480      	push	{r7}
 8011cde:	af00      	add	r7, sp, #0
  return uwTick;
 8011ce0:	4b03      	ldr	r3, [pc, #12]	; (8011cf0 <HAL_GetTick+0x14>)
 8011ce2:	681b      	ldr	r3, [r3, #0]
}
 8011ce4:	4618      	mov	r0, r3
 8011ce6:	46bd      	mov	sp, r7
 8011ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cec:	4770      	bx	lr
 8011cee:	bf00      	nop
 8011cf0:	20000604 	.word	0x20000604

08011cf4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8011cf4:	b580      	push	{r7, lr}
 8011cf6:	b084      	sub	sp, #16
 8011cf8:	af00      	add	r7, sp, #0
 8011cfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8011cfc:	f7ff ffee 	bl	8011cdc <HAL_GetTick>
 8011d00:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8011d02:	687b      	ldr	r3, [r7, #4]
 8011d04:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8011d06:	68fb      	ldr	r3, [r7, #12]
 8011d08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011d0c:	d005      	beq.n	8011d1a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8011d0e:	4b0a      	ldr	r3, [pc, #40]	; (8011d38 <HAL_Delay+0x44>)
 8011d10:	781b      	ldrb	r3, [r3, #0]
 8011d12:	461a      	mov	r2, r3
 8011d14:	68fb      	ldr	r3, [r7, #12]
 8011d16:	4413      	add	r3, r2
 8011d18:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8011d1a:	bf00      	nop
 8011d1c:	f7ff ffde 	bl	8011cdc <HAL_GetTick>
 8011d20:	4602      	mov	r2, r0
 8011d22:	68bb      	ldr	r3, [r7, #8]
 8011d24:	1ad3      	subs	r3, r2, r3
 8011d26:	68fa      	ldr	r2, [r7, #12]
 8011d28:	429a      	cmp	r2, r3
 8011d2a:	d8f7      	bhi.n	8011d1c <HAL_Delay+0x28>
  {
  }
}
 8011d2c:	bf00      	nop
 8011d2e:	bf00      	nop
 8011d30:	3710      	adds	r7, #16
 8011d32:	46bd      	mov	sp, r7
 8011d34:	bd80      	pop	{r7, pc}
 8011d36:	bf00      	nop
 8011d38:	20000018 	.word	0x20000018

08011d3c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8011d3c:	b480      	push	{r7}
 8011d3e:	b083      	sub	sp, #12
 8011d40:	af00      	add	r7, sp, #0
 8011d42:	6078      	str	r0, [r7, #4]
 8011d44:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8011d46:	687b      	ldr	r3, [r7, #4]
 8011d48:	689b      	ldr	r3, [r3, #8]
 8011d4a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8011d4e:	683b      	ldr	r3, [r7, #0]
 8011d50:	431a      	orrs	r2, r3
 8011d52:	687b      	ldr	r3, [r7, #4]
 8011d54:	609a      	str	r2, [r3, #8]
}
 8011d56:	bf00      	nop
 8011d58:	370c      	adds	r7, #12
 8011d5a:	46bd      	mov	sp, r7
 8011d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d60:	4770      	bx	lr

08011d62 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8011d62:	b480      	push	{r7}
 8011d64:	b083      	sub	sp, #12
 8011d66:	af00      	add	r7, sp, #0
 8011d68:	6078      	str	r0, [r7, #4]
 8011d6a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8011d6c:	687b      	ldr	r3, [r7, #4]
 8011d6e:	689b      	ldr	r3, [r3, #8]
 8011d70:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8011d74:	683b      	ldr	r3, [r7, #0]
 8011d76:	431a      	orrs	r2, r3
 8011d78:	687b      	ldr	r3, [r7, #4]
 8011d7a:	609a      	str	r2, [r3, #8]
}
 8011d7c:	bf00      	nop
 8011d7e:	370c      	adds	r7, #12
 8011d80:	46bd      	mov	sp, r7
 8011d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d86:	4770      	bx	lr

08011d88 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8011d88:	b480      	push	{r7}
 8011d8a:	b083      	sub	sp, #12
 8011d8c:	af00      	add	r7, sp, #0
 8011d8e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8011d90:	687b      	ldr	r3, [r7, #4]
 8011d92:	689b      	ldr	r3, [r3, #8]
 8011d94:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8011d98:	4618      	mov	r0, r3
 8011d9a:	370c      	adds	r7, #12
 8011d9c:	46bd      	mov	sp, r7
 8011d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011da2:	4770      	bx	lr

08011da4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8011da4:	b480      	push	{r7}
 8011da6:	b087      	sub	sp, #28
 8011da8:	af00      	add	r7, sp, #0
 8011daa:	60f8      	str	r0, [r7, #12]
 8011dac:	60b9      	str	r1, [r7, #8]
 8011dae:	607a      	str	r2, [r7, #4]
 8011db0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8011db2:	68fb      	ldr	r3, [r7, #12]
 8011db4:	3360      	adds	r3, #96	; 0x60
 8011db6:	461a      	mov	r2, r3
 8011db8:	68bb      	ldr	r3, [r7, #8]
 8011dba:	009b      	lsls	r3, r3, #2
 8011dbc:	4413      	add	r3, r2
 8011dbe:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8011dc0:	697b      	ldr	r3, [r7, #20]
 8011dc2:	681a      	ldr	r2, [r3, #0]
 8011dc4:	4b08      	ldr	r3, [pc, #32]	; (8011de8 <LL_ADC_SetOffset+0x44>)
 8011dc6:	4013      	ands	r3, r2
 8011dc8:	687a      	ldr	r2, [r7, #4]
 8011dca:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8011dce:	683a      	ldr	r2, [r7, #0]
 8011dd0:	430a      	orrs	r2, r1
 8011dd2:	4313      	orrs	r3, r2
 8011dd4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8011dd8:	697b      	ldr	r3, [r7, #20]
 8011dda:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8011ddc:	bf00      	nop
 8011dde:	371c      	adds	r7, #28
 8011de0:	46bd      	mov	sp, r7
 8011de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011de6:	4770      	bx	lr
 8011de8:	03fff000 	.word	0x03fff000

08011dec <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8011dec:	b480      	push	{r7}
 8011dee:	b085      	sub	sp, #20
 8011df0:	af00      	add	r7, sp, #0
 8011df2:	6078      	str	r0, [r7, #4]
 8011df4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8011df6:	687b      	ldr	r3, [r7, #4]
 8011df8:	3360      	adds	r3, #96	; 0x60
 8011dfa:	461a      	mov	r2, r3
 8011dfc:	683b      	ldr	r3, [r7, #0]
 8011dfe:	009b      	lsls	r3, r3, #2
 8011e00:	4413      	add	r3, r2
 8011e02:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8011e04:	68fb      	ldr	r3, [r7, #12]
 8011e06:	681b      	ldr	r3, [r3, #0]
 8011e08:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8011e0c:	4618      	mov	r0, r3
 8011e0e:	3714      	adds	r7, #20
 8011e10:	46bd      	mov	sp, r7
 8011e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e16:	4770      	bx	lr

08011e18 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8011e18:	b480      	push	{r7}
 8011e1a:	b087      	sub	sp, #28
 8011e1c:	af00      	add	r7, sp, #0
 8011e1e:	60f8      	str	r0, [r7, #12]
 8011e20:	60b9      	str	r1, [r7, #8]
 8011e22:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8011e24:	68fb      	ldr	r3, [r7, #12]
 8011e26:	3360      	adds	r3, #96	; 0x60
 8011e28:	461a      	mov	r2, r3
 8011e2a:	68bb      	ldr	r3, [r7, #8]
 8011e2c:	009b      	lsls	r3, r3, #2
 8011e2e:	4413      	add	r3, r2
 8011e30:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8011e32:	697b      	ldr	r3, [r7, #20]
 8011e34:	681b      	ldr	r3, [r3, #0]
 8011e36:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8011e3a:	687b      	ldr	r3, [r7, #4]
 8011e3c:	431a      	orrs	r2, r3
 8011e3e:	697b      	ldr	r3, [r7, #20]
 8011e40:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8011e42:	bf00      	nop
 8011e44:	371c      	adds	r7, #28
 8011e46:	46bd      	mov	sp, r7
 8011e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e4c:	4770      	bx	lr

08011e4e <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8011e4e:	b480      	push	{r7}
 8011e50:	b087      	sub	sp, #28
 8011e52:	af00      	add	r7, sp, #0
 8011e54:	60f8      	str	r0, [r7, #12]
 8011e56:	60b9      	str	r1, [r7, #8]
 8011e58:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8011e5a:	68fb      	ldr	r3, [r7, #12]
 8011e5c:	3330      	adds	r3, #48	; 0x30
 8011e5e:	461a      	mov	r2, r3
 8011e60:	68bb      	ldr	r3, [r7, #8]
 8011e62:	0a1b      	lsrs	r3, r3, #8
 8011e64:	009b      	lsls	r3, r3, #2
 8011e66:	f003 030c 	and.w	r3, r3, #12
 8011e6a:	4413      	add	r3, r2
 8011e6c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8011e6e:	697b      	ldr	r3, [r7, #20]
 8011e70:	681a      	ldr	r2, [r3, #0]
 8011e72:	68bb      	ldr	r3, [r7, #8]
 8011e74:	f003 031f 	and.w	r3, r3, #31
 8011e78:	211f      	movs	r1, #31
 8011e7a:	fa01 f303 	lsl.w	r3, r1, r3
 8011e7e:	43db      	mvns	r3, r3
 8011e80:	401a      	ands	r2, r3
 8011e82:	687b      	ldr	r3, [r7, #4]
 8011e84:	0e9b      	lsrs	r3, r3, #26
 8011e86:	f003 011f 	and.w	r1, r3, #31
 8011e8a:	68bb      	ldr	r3, [r7, #8]
 8011e8c:	f003 031f 	and.w	r3, r3, #31
 8011e90:	fa01 f303 	lsl.w	r3, r1, r3
 8011e94:	431a      	orrs	r2, r3
 8011e96:	697b      	ldr	r3, [r7, #20]
 8011e98:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8011e9a:	bf00      	nop
 8011e9c:	371c      	adds	r7, #28
 8011e9e:	46bd      	mov	sp, r7
 8011ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ea4:	4770      	bx	lr

08011ea6 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8011ea6:	b480      	push	{r7}
 8011ea8:	b087      	sub	sp, #28
 8011eaa:	af00      	add	r7, sp, #0
 8011eac:	60f8      	str	r0, [r7, #12]
 8011eae:	60b9      	str	r1, [r7, #8]
 8011eb0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8011eb2:	68fb      	ldr	r3, [r7, #12]
 8011eb4:	3314      	adds	r3, #20
 8011eb6:	461a      	mov	r2, r3
 8011eb8:	68bb      	ldr	r3, [r7, #8]
 8011eba:	0e5b      	lsrs	r3, r3, #25
 8011ebc:	009b      	lsls	r3, r3, #2
 8011ebe:	f003 0304 	and.w	r3, r3, #4
 8011ec2:	4413      	add	r3, r2
 8011ec4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8011ec6:	697b      	ldr	r3, [r7, #20]
 8011ec8:	681a      	ldr	r2, [r3, #0]
 8011eca:	68bb      	ldr	r3, [r7, #8]
 8011ecc:	0d1b      	lsrs	r3, r3, #20
 8011ece:	f003 031f 	and.w	r3, r3, #31
 8011ed2:	2107      	movs	r1, #7
 8011ed4:	fa01 f303 	lsl.w	r3, r1, r3
 8011ed8:	43db      	mvns	r3, r3
 8011eda:	401a      	ands	r2, r3
 8011edc:	68bb      	ldr	r3, [r7, #8]
 8011ede:	0d1b      	lsrs	r3, r3, #20
 8011ee0:	f003 031f 	and.w	r3, r3, #31
 8011ee4:	6879      	ldr	r1, [r7, #4]
 8011ee6:	fa01 f303 	lsl.w	r3, r1, r3
 8011eea:	431a      	orrs	r2, r3
 8011eec:	697b      	ldr	r3, [r7, #20]
 8011eee:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8011ef0:	bf00      	nop
 8011ef2:	371c      	adds	r7, #28
 8011ef4:	46bd      	mov	sp, r7
 8011ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011efa:	4770      	bx	lr

08011efc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8011efc:	b480      	push	{r7}
 8011efe:	b085      	sub	sp, #20
 8011f00:	af00      	add	r7, sp, #0
 8011f02:	60f8      	str	r0, [r7, #12]
 8011f04:	60b9      	str	r1, [r7, #8]
 8011f06:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8011f08:	68fb      	ldr	r3, [r7, #12]
 8011f0a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8011f0e:	68bb      	ldr	r3, [r7, #8]
 8011f10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8011f14:	43db      	mvns	r3, r3
 8011f16:	401a      	ands	r2, r3
 8011f18:	687b      	ldr	r3, [r7, #4]
 8011f1a:	f003 0318 	and.w	r3, r3, #24
 8011f1e:	4908      	ldr	r1, [pc, #32]	; (8011f40 <LL_ADC_SetChannelSingleDiff+0x44>)
 8011f20:	40d9      	lsrs	r1, r3
 8011f22:	68bb      	ldr	r3, [r7, #8]
 8011f24:	400b      	ands	r3, r1
 8011f26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8011f2a:	431a      	orrs	r2, r3
 8011f2c:	68fb      	ldr	r3, [r7, #12]
 8011f2e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8011f32:	bf00      	nop
 8011f34:	3714      	adds	r7, #20
 8011f36:	46bd      	mov	sp, r7
 8011f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f3c:	4770      	bx	lr
 8011f3e:	bf00      	nop
 8011f40:	0007ffff 	.word	0x0007ffff

08011f44 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8011f44:	b480      	push	{r7}
 8011f46:	b083      	sub	sp, #12
 8011f48:	af00      	add	r7, sp, #0
 8011f4a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8011f4c:	687b      	ldr	r3, [r7, #4]
 8011f4e:	689b      	ldr	r3, [r3, #8]
 8011f50:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8011f54:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8011f58:	687a      	ldr	r2, [r7, #4]
 8011f5a:	6093      	str	r3, [r2, #8]
}
 8011f5c:	bf00      	nop
 8011f5e:	370c      	adds	r7, #12
 8011f60:	46bd      	mov	sp, r7
 8011f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f66:	4770      	bx	lr

08011f68 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8011f68:	b480      	push	{r7}
 8011f6a:	b083      	sub	sp, #12
 8011f6c:	af00      	add	r7, sp, #0
 8011f6e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8011f70:	687b      	ldr	r3, [r7, #4]
 8011f72:	689b      	ldr	r3, [r3, #8]
 8011f74:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8011f78:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8011f7c:	d101      	bne.n	8011f82 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8011f7e:	2301      	movs	r3, #1
 8011f80:	e000      	b.n	8011f84 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8011f82:	2300      	movs	r3, #0
}
 8011f84:	4618      	mov	r0, r3
 8011f86:	370c      	adds	r7, #12
 8011f88:	46bd      	mov	sp, r7
 8011f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f8e:	4770      	bx	lr

08011f90 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8011f90:	b480      	push	{r7}
 8011f92:	b083      	sub	sp, #12
 8011f94:	af00      	add	r7, sp, #0
 8011f96:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8011f98:	687b      	ldr	r3, [r7, #4]
 8011f9a:	689b      	ldr	r3, [r3, #8]
 8011f9c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8011fa0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8011fa4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8011fa8:	687b      	ldr	r3, [r7, #4]
 8011faa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8011fac:	bf00      	nop
 8011fae:	370c      	adds	r7, #12
 8011fb0:	46bd      	mov	sp, r7
 8011fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fb6:	4770      	bx	lr

08011fb8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8011fb8:	b480      	push	{r7}
 8011fba:	b083      	sub	sp, #12
 8011fbc:	af00      	add	r7, sp, #0
 8011fbe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8011fc0:	687b      	ldr	r3, [r7, #4]
 8011fc2:	689b      	ldr	r3, [r3, #8]
 8011fc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8011fc8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8011fcc:	d101      	bne.n	8011fd2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8011fce:	2301      	movs	r3, #1
 8011fd0:	e000      	b.n	8011fd4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8011fd2:	2300      	movs	r3, #0
}
 8011fd4:	4618      	mov	r0, r3
 8011fd6:	370c      	adds	r7, #12
 8011fd8:	46bd      	mov	sp, r7
 8011fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fde:	4770      	bx	lr

08011fe0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8011fe0:	b480      	push	{r7}
 8011fe2:	b083      	sub	sp, #12
 8011fe4:	af00      	add	r7, sp, #0
 8011fe6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8011fe8:	687b      	ldr	r3, [r7, #4]
 8011fea:	689b      	ldr	r3, [r3, #8]
 8011fec:	f003 0301 	and.w	r3, r3, #1
 8011ff0:	2b01      	cmp	r3, #1
 8011ff2:	d101      	bne.n	8011ff8 <LL_ADC_IsEnabled+0x18>
 8011ff4:	2301      	movs	r3, #1
 8011ff6:	e000      	b.n	8011ffa <LL_ADC_IsEnabled+0x1a>
 8011ff8:	2300      	movs	r3, #0
}
 8011ffa:	4618      	mov	r0, r3
 8011ffc:	370c      	adds	r7, #12
 8011ffe:	46bd      	mov	sp, r7
 8012000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012004:	4770      	bx	lr

08012006 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8012006:	b480      	push	{r7}
 8012008:	b083      	sub	sp, #12
 801200a:	af00      	add	r7, sp, #0
 801200c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 801200e:	687b      	ldr	r3, [r7, #4]
 8012010:	689b      	ldr	r3, [r3, #8]
 8012012:	f003 0304 	and.w	r3, r3, #4
 8012016:	2b04      	cmp	r3, #4
 8012018:	d101      	bne.n	801201e <LL_ADC_REG_IsConversionOngoing+0x18>
 801201a:	2301      	movs	r3, #1
 801201c:	e000      	b.n	8012020 <LL_ADC_REG_IsConversionOngoing+0x1a>
 801201e:	2300      	movs	r3, #0
}
 8012020:	4618      	mov	r0, r3
 8012022:	370c      	adds	r7, #12
 8012024:	46bd      	mov	sp, r7
 8012026:	f85d 7b04 	ldr.w	r7, [sp], #4
 801202a:	4770      	bx	lr

0801202c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 801202c:	b480      	push	{r7}
 801202e:	b083      	sub	sp, #12
 8012030:	af00      	add	r7, sp, #0
 8012032:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8012034:	687b      	ldr	r3, [r7, #4]
 8012036:	689b      	ldr	r3, [r3, #8]
 8012038:	f003 0308 	and.w	r3, r3, #8
 801203c:	2b08      	cmp	r3, #8
 801203e:	d101      	bne.n	8012044 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8012040:	2301      	movs	r3, #1
 8012042:	e000      	b.n	8012046 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8012044:	2300      	movs	r3, #0
}
 8012046:	4618      	mov	r0, r3
 8012048:	370c      	adds	r7, #12
 801204a:	46bd      	mov	sp, r7
 801204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012050:	4770      	bx	lr
	...

08012054 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8012054:	b590      	push	{r4, r7, lr}
 8012056:	b089      	sub	sp, #36	; 0x24
 8012058:	af00      	add	r7, sp, #0
 801205a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 801205c:	2300      	movs	r3, #0
 801205e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8012060:	2300      	movs	r3, #0
 8012062:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8012064:	687b      	ldr	r3, [r7, #4]
 8012066:	2b00      	cmp	r3, #0
 8012068:	d101      	bne.n	801206e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 801206a:	2301      	movs	r3, #1
 801206c:	e136      	b.n	80122dc <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 801206e:	687b      	ldr	r3, [r7, #4]
 8012070:	691b      	ldr	r3, [r3, #16]
 8012072:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8012074:	687b      	ldr	r3, [r7, #4]
 8012076:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012078:	2b00      	cmp	r3, #0
 801207a:	d109      	bne.n	8012090 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 801207c:	6878      	ldr	r0, [r7, #4]
 801207e:	f7ff fa6b 	bl	8011558 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8012082:	687b      	ldr	r3, [r7, #4]
 8012084:	2200      	movs	r2, #0
 8012086:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8012088:	687b      	ldr	r3, [r7, #4]
 801208a:	2200      	movs	r2, #0
 801208c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8012090:	687b      	ldr	r3, [r7, #4]
 8012092:	681b      	ldr	r3, [r3, #0]
 8012094:	4618      	mov	r0, r3
 8012096:	f7ff ff67 	bl	8011f68 <LL_ADC_IsDeepPowerDownEnabled>
 801209a:	4603      	mov	r3, r0
 801209c:	2b00      	cmp	r3, #0
 801209e:	d004      	beq.n	80120aa <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80120a0:	687b      	ldr	r3, [r7, #4]
 80120a2:	681b      	ldr	r3, [r3, #0]
 80120a4:	4618      	mov	r0, r3
 80120a6:	f7ff ff4d 	bl	8011f44 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80120aa:	687b      	ldr	r3, [r7, #4]
 80120ac:	681b      	ldr	r3, [r3, #0]
 80120ae:	4618      	mov	r0, r3
 80120b0:	f7ff ff82 	bl	8011fb8 <LL_ADC_IsInternalRegulatorEnabled>
 80120b4:	4603      	mov	r3, r0
 80120b6:	2b00      	cmp	r3, #0
 80120b8:	d115      	bne.n	80120e6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80120ba:	687b      	ldr	r3, [r7, #4]
 80120bc:	681b      	ldr	r3, [r3, #0]
 80120be:	4618      	mov	r0, r3
 80120c0:	f7ff ff66 	bl	8011f90 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80120c4:	4b87      	ldr	r3, [pc, #540]	; (80122e4 <HAL_ADC_Init+0x290>)
 80120c6:	681b      	ldr	r3, [r3, #0]
 80120c8:	099b      	lsrs	r3, r3, #6
 80120ca:	4a87      	ldr	r2, [pc, #540]	; (80122e8 <HAL_ADC_Init+0x294>)
 80120cc:	fba2 2303 	umull	r2, r3, r2, r3
 80120d0:	099b      	lsrs	r3, r3, #6
 80120d2:	3301      	adds	r3, #1
 80120d4:	005b      	lsls	r3, r3, #1
 80120d6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80120d8:	e002      	b.n	80120e0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80120da:	68bb      	ldr	r3, [r7, #8]
 80120dc:	3b01      	subs	r3, #1
 80120de:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80120e0:	68bb      	ldr	r3, [r7, #8]
 80120e2:	2b00      	cmp	r3, #0
 80120e4:	d1f9      	bne.n	80120da <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80120e6:	687b      	ldr	r3, [r7, #4]
 80120e8:	681b      	ldr	r3, [r3, #0]
 80120ea:	4618      	mov	r0, r3
 80120ec:	f7ff ff64 	bl	8011fb8 <LL_ADC_IsInternalRegulatorEnabled>
 80120f0:	4603      	mov	r3, r0
 80120f2:	2b00      	cmp	r3, #0
 80120f4:	d10d      	bne.n	8012112 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80120f6:	687b      	ldr	r3, [r7, #4]
 80120f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80120fa:	f043 0210 	orr.w	r2, r3, #16
 80120fe:	687b      	ldr	r3, [r7, #4]
 8012100:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8012102:	687b      	ldr	r3, [r7, #4]
 8012104:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012106:	f043 0201 	orr.w	r2, r3, #1
 801210a:	687b      	ldr	r3, [r7, #4]
 801210c:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 801210e:	2301      	movs	r3, #1
 8012110:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8012112:	687b      	ldr	r3, [r7, #4]
 8012114:	681b      	ldr	r3, [r3, #0]
 8012116:	4618      	mov	r0, r3
 8012118:	f7ff ff75 	bl	8012006 <LL_ADC_REG_IsConversionOngoing>
 801211c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 801211e:	687b      	ldr	r3, [r7, #4]
 8012120:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012122:	f003 0310 	and.w	r3, r3, #16
 8012126:	2b00      	cmp	r3, #0
 8012128:	f040 80cf 	bne.w	80122ca <HAL_ADC_Init+0x276>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 801212c:	697b      	ldr	r3, [r7, #20]
 801212e:	2b00      	cmp	r3, #0
 8012130:	f040 80cb 	bne.w	80122ca <HAL_ADC_Init+0x276>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8012134:	687b      	ldr	r3, [r7, #4]
 8012136:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012138:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 801213c:	f043 0202 	orr.w	r2, r3, #2
 8012140:	687b      	ldr	r3, [r7, #4]
 8012142:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8012144:	687b      	ldr	r3, [r7, #4]
 8012146:	681b      	ldr	r3, [r3, #0]
 8012148:	4618      	mov	r0, r3
 801214a:	f7ff ff49 	bl	8011fe0 <LL_ADC_IsEnabled>
 801214e:	4603      	mov	r3, r0
 8012150:	2b00      	cmp	r3, #0
 8012152:	d115      	bne.n	8012180 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8012154:	4865      	ldr	r0, [pc, #404]	; (80122ec <HAL_ADC_Init+0x298>)
 8012156:	f7ff ff43 	bl	8011fe0 <LL_ADC_IsEnabled>
 801215a:	4604      	mov	r4, r0
 801215c:	4864      	ldr	r0, [pc, #400]	; (80122f0 <HAL_ADC_Init+0x29c>)
 801215e:	f7ff ff3f 	bl	8011fe0 <LL_ADC_IsEnabled>
 8012162:	4603      	mov	r3, r0
 8012164:	431c      	orrs	r4, r3
 8012166:	4863      	ldr	r0, [pc, #396]	; (80122f4 <HAL_ADC_Init+0x2a0>)
 8012168:	f7ff ff3a 	bl	8011fe0 <LL_ADC_IsEnabled>
 801216c:	4603      	mov	r3, r0
 801216e:	4323      	orrs	r3, r4
 8012170:	2b00      	cmp	r3, #0
 8012172:	d105      	bne.n	8012180 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8012174:	687b      	ldr	r3, [r7, #4]
 8012176:	685b      	ldr	r3, [r3, #4]
 8012178:	4619      	mov	r1, r3
 801217a:	485f      	ldr	r0, [pc, #380]	; (80122f8 <HAL_ADC_Init+0x2a4>)
 801217c:	f7ff fdde 	bl	8011d3c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8012180:	687b      	ldr	r3, [r7, #4]
 8012182:	7e5b      	ldrb	r3, [r3, #25]
 8012184:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8012186:	687b      	ldr	r3, [r7, #4]
 8012188:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 801218a:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 801218c:	687b      	ldr	r3, [r7, #4]
 801218e:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8012190:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8012192:	687b      	ldr	r3, [r7, #4]
 8012194:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8012196:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8012198:	687b      	ldr	r3, [r7, #4]
 801219a:	f893 3020 	ldrb.w	r3, [r3, #32]
 801219e:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80121a0:	4313      	orrs	r3, r2
 80121a2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80121a4:	687b      	ldr	r3, [r7, #4]
 80121a6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80121aa:	2b01      	cmp	r3, #1
 80121ac:	d106      	bne.n	80121bc <HAL_ADC_Init+0x168>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80121ae:	687b      	ldr	r3, [r7, #4]
 80121b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80121b2:	3b01      	subs	r3, #1
 80121b4:	045b      	lsls	r3, r3, #17
 80121b6:	69ba      	ldr	r2, [r7, #24]
 80121b8:	4313      	orrs	r3, r2
 80121ba:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80121bc:	687b      	ldr	r3, [r7, #4]
 80121be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80121c0:	2b00      	cmp	r3, #0
 80121c2:	d009      	beq.n	80121d8 <HAL_ADC_Init+0x184>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80121c4:	687b      	ldr	r3, [r7, #4]
 80121c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80121c8:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80121cc:	687b      	ldr	r3, [r7, #4]
 80121ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80121d0:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80121d2:	69ba      	ldr	r2, [r7, #24]
 80121d4:	4313      	orrs	r3, r2
 80121d6:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80121d8:	687b      	ldr	r3, [r7, #4]
 80121da:	681b      	ldr	r3, [r3, #0]
 80121dc:	68da      	ldr	r2, [r3, #12]
 80121de:	4b47      	ldr	r3, [pc, #284]	; (80122fc <HAL_ADC_Init+0x2a8>)
 80121e0:	4013      	ands	r3, r2
 80121e2:	687a      	ldr	r2, [r7, #4]
 80121e4:	6812      	ldr	r2, [r2, #0]
 80121e6:	69b9      	ldr	r1, [r7, #24]
 80121e8:	430b      	orrs	r3, r1
 80121ea:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80121ec:	687b      	ldr	r3, [r7, #4]
 80121ee:	681b      	ldr	r3, [r3, #0]
 80121f0:	4618      	mov	r0, r3
 80121f2:	f7ff ff08 	bl	8012006 <LL_ADC_REG_IsConversionOngoing>
 80121f6:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80121f8:	687b      	ldr	r3, [r7, #4]
 80121fa:	681b      	ldr	r3, [r3, #0]
 80121fc:	4618      	mov	r0, r3
 80121fe:	f7ff ff15 	bl	801202c <LL_ADC_INJ_IsConversionOngoing>
 8012202:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8012204:	693b      	ldr	r3, [r7, #16]
 8012206:	2b00      	cmp	r3, #0
 8012208:	d13d      	bne.n	8012286 <HAL_ADC_Init+0x232>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 801220a:	68fb      	ldr	r3, [r7, #12]
 801220c:	2b00      	cmp	r3, #0
 801220e:	d13a      	bne.n	8012286 <HAL_ADC_Init+0x232>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8012210:	687b      	ldr	r3, [r7, #4]
 8012212:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8012214:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8012216:	687b      	ldr	r3, [r7, #4]
 8012218:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801221c:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 801221e:	4313      	orrs	r3, r2
 8012220:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8012222:	687b      	ldr	r3, [r7, #4]
 8012224:	681b      	ldr	r3, [r3, #0]
 8012226:	68db      	ldr	r3, [r3, #12]
 8012228:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 801222c:	f023 0302 	bic.w	r3, r3, #2
 8012230:	687a      	ldr	r2, [r7, #4]
 8012232:	6812      	ldr	r2, [r2, #0]
 8012234:	69b9      	ldr	r1, [r7, #24]
 8012236:	430b      	orrs	r3, r1
 8012238:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 801223a:	687b      	ldr	r3, [r7, #4]
 801223c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8012240:	2b01      	cmp	r3, #1
 8012242:	d118      	bne.n	8012276 <HAL_ADC_Init+0x222>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8012244:	687b      	ldr	r3, [r7, #4]
 8012246:	681b      	ldr	r3, [r3, #0]
 8012248:	691b      	ldr	r3, [r3, #16]
 801224a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 801224e:	f023 0304 	bic.w	r3, r3, #4
 8012252:	687a      	ldr	r2, [r7, #4]
 8012254:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8012256:	687a      	ldr	r2, [r7, #4]
 8012258:	6c12      	ldr	r2, [r2, #64]	; 0x40
 801225a:	4311      	orrs	r1, r2
 801225c:	687a      	ldr	r2, [r7, #4]
 801225e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8012260:	4311      	orrs	r1, r2
 8012262:	687a      	ldr	r2, [r7, #4]
 8012264:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8012266:	430a      	orrs	r2, r1
 8012268:	431a      	orrs	r2, r3
 801226a:	687b      	ldr	r3, [r7, #4]
 801226c:	681b      	ldr	r3, [r3, #0]
 801226e:	f042 0201 	orr.w	r2, r2, #1
 8012272:	611a      	str	r2, [r3, #16]
 8012274:	e007      	b.n	8012286 <HAL_ADC_Init+0x232>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8012276:	687b      	ldr	r3, [r7, #4]
 8012278:	681b      	ldr	r3, [r3, #0]
 801227a:	691a      	ldr	r2, [r3, #16]
 801227c:	687b      	ldr	r3, [r7, #4]
 801227e:	681b      	ldr	r3, [r3, #0]
 8012280:	f022 0201 	bic.w	r2, r2, #1
 8012284:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8012286:	687b      	ldr	r3, [r7, #4]
 8012288:	691b      	ldr	r3, [r3, #16]
 801228a:	2b01      	cmp	r3, #1
 801228c:	d10c      	bne.n	80122a8 <HAL_ADC_Init+0x254>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 801228e:	687b      	ldr	r3, [r7, #4]
 8012290:	681b      	ldr	r3, [r3, #0]
 8012292:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012294:	f023 010f 	bic.w	r1, r3, #15
 8012298:	687b      	ldr	r3, [r7, #4]
 801229a:	69db      	ldr	r3, [r3, #28]
 801229c:	1e5a      	subs	r2, r3, #1
 801229e:	687b      	ldr	r3, [r7, #4]
 80122a0:	681b      	ldr	r3, [r3, #0]
 80122a2:	430a      	orrs	r2, r1
 80122a4:	631a      	str	r2, [r3, #48]	; 0x30
 80122a6:	e007      	b.n	80122b8 <HAL_ADC_Init+0x264>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80122a8:	687b      	ldr	r3, [r7, #4]
 80122aa:	681b      	ldr	r3, [r3, #0]
 80122ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80122ae:	687b      	ldr	r3, [r7, #4]
 80122b0:	681b      	ldr	r3, [r3, #0]
 80122b2:	f022 020f 	bic.w	r2, r2, #15
 80122b6:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80122b8:	687b      	ldr	r3, [r7, #4]
 80122ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80122bc:	f023 0303 	bic.w	r3, r3, #3
 80122c0:	f043 0201 	orr.w	r2, r3, #1
 80122c4:	687b      	ldr	r3, [r7, #4]
 80122c6:	655a      	str	r2, [r3, #84]	; 0x54
 80122c8:	e007      	b.n	80122da <HAL_ADC_Init+0x286>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80122ca:	687b      	ldr	r3, [r7, #4]
 80122cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80122ce:	f043 0210 	orr.w	r2, r3, #16
 80122d2:	687b      	ldr	r3, [r7, #4]
 80122d4:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80122d6:	2301      	movs	r3, #1
 80122d8:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80122da:	7ffb      	ldrb	r3, [r7, #31]
}
 80122dc:	4618      	mov	r0, r3
 80122de:	3724      	adds	r7, #36	; 0x24
 80122e0:	46bd      	mov	sp, r7
 80122e2:	bd90      	pop	{r4, r7, pc}
 80122e4:	20000004 	.word	0x20000004
 80122e8:	053e2d63 	.word	0x053e2d63
 80122ec:	50040000 	.word	0x50040000
 80122f0:	50040100 	.word	0x50040100
 80122f4:	50040200 	.word	0x50040200
 80122f8:	50040300 	.word	0x50040300
 80122fc:	fff0c007 	.word	0xfff0c007

08012300 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8012300:	b580      	push	{r7, lr}
 8012302:	b0b6      	sub	sp, #216	; 0xd8
 8012304:	af00      	add	r7, sp, #0
 8012306:	6078      	str	r0, [r7, #4]
 8012308:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 801230a:	2300      	movs	r3, #0
 801230c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8012310:	2300      	movs	r3, #0
 8012312:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8012314:	687b      	ldr	r3, [r7, #4]
 8012316:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 801231a:	2b01      	cmp	r3, #1
 801231c:	d101      	bne.n	8012322 <HAL_ADC_ConfigChannel+0x22>
 801231e:	2302      	movs	r3, #2
 8012320:	e3c7      	b.n	8012ab2 <HAL_ADC_ConfigChannel+0x7b2>
 8012322:	687b      	ldr	r3, [r7, #4]
 8012324:	2201      	movs	r2, #1
 8012326:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 801232a:	687b      	ldr	r3, [r7, #4]
 801232c:	681b      	ldr	r3, [r3, #0]
 801232e:	4618      	mov	r0, r3
 8012330:	f7ff fe69 	bl	8012006 <LL_ADC_REG_IsConversionOngoing>
 8012334:	4603      	mov	r3, r0
 8012336:	2b00      	cmp	r3, #0
 8012338:	f040 83a8 	bne.w	8012a8c <HAL_ADC_ConfigChannel+0x78c>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 801233c:	683b      	ldr	r3, [r7, #0]
 801233e:	685b      	ldr	r3, [r3, #4]
 8012340:	2b05      	cmp	r3, #5
 8012342:	d824      	bhi.n	801238e <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8012344:	683b      	ldr	r3, [r7, #0]
 8012346:	685b      	ldr	r3, [r3, #4]
 8012348:	3b02      	subs	r3, #2
 801234a:	2b03      	cmp	r3, #3
 801234c:	d81b      	bhi.n	8012386 <HAL_ADC_ConfigChannel+0x86>
 801234e:	a201      	add	r2, pc, #4	; (adr r2, 8012354 <HAL_ADC_ConfigChannel+0x54>)
 8012350:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012354:	08012365 	.word	0x08012365
 8012358:	0801236d 	.word	0x0801236d
 801235c:	08012375 	.word	0x08012375
 8012360:	0801237d 	.word	0x0801237d
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8012364:	683b      	ldr	r3, [r7, #0]
 8012366:	220c      	movs	r2, #12
 8012368:	605a      	str	r2, [r3, #4]
          break;
 801236a:	e011      	b.n	8012390 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 801236c:	683b      	ldr	r3, [r7, #0]
 801236e:	2212      	movs	r2, #18
 8012370:	605a      	str	r2, [r3, #4]
          break;
 8012372:	e00d      	b.n	8012390 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8012374:	683b      	ldr	r3, [r7, #0]
 8012376:	2218      	movs	r2, #24
 8012378:	605a      	str	r2, [r3, #4]
          break;
 801237a:	e009      	b.n	8012390 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 801237c:	683b      	ldr	r3, [r7, #0]
 801237e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8012382:	605a      	str	r2, [r3, #4]
          break;
 8012384:	e004      	b.n	8012390 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8012386:	683b      	ldr	r3, [r7, #0]
 8012388:	2206      	movs	r2, #6
 801238a:	605a      	str	r2, [r3, #4]
          break;
 801238c:	e000      	b.n	8012390 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 801238e:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8012390:	687b      	ldr	r3, [r7, #4]
 8012392:	6818      	ldr	r0, [r3, #0]
 8012394:	683b      	ldr	r3, [r7, #0]
 8012396:	6859      	ldr	r1, [r3, #4]
 8012398:	683b      	ldr	r3, [r7, #0]
 801239a:	681b      	ldr	r3, [r3, #0]
 801239c:	461a      	mov	r2, r3
 801239e:	f7ff fd56 	bl	8011e4e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80123a2:	687b      	ldr	r3, [r7, #4]
 80123a4:	681b      	ldr	r3, [r3, #0]
 80123a6:	4618      	mov	r0, r3
 80123a8:	f7ff fe2d 	bl	8012006 <LL_ADC_REG_IsConversionOngoing>
 80123ac:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80123b0:	687b      	ldr	r3, [r7, #4]
 80123b2:	681b      	ldr	r3, [r3, #0]
 80123b4:	4618      	mov	r0, r3
 80123b6:	f7ff fe39 	bl	801202c <LL_ADC_INJ_IsConversionOngoing>
 80123ba:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80123be:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80123c2:	2b00      	cmp	r3, #0
 80123c4:	f040 81a6 	bne.w	8012714 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80123c8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80123cc:	2b00      	cmp	r3, #0
 80123ce:	f040 81a1 	bne.w	8012714 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80123d2:	687b      	ldr	r3, [r7, #4]
 80123d4:	6818      	ldr	r0, [r3, #0]
 80123d6:	683b      	ldr	r3, [r7, #0]
 80123d8:	6819      	ldr	r1, [r3, #0]
 80123da:	683b      	ldr	r3, [r7, #0]
 80123dc:	689b      	ldr	r3, [r3, #8]
 80123de:	461a      	mov	r2, r3
 80123e0:	f7ff fd61 	bl	8011ea6 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80123e4:	683b      	ldr	r3, [r7, #0]
 80123e6:	695a      	ldr	r2, [r3, #20]
 80123e8:	687b      	ldr	r3, [r7, #4]
 80123ea:	681b      	ldr	r3, [r3, #0]
 80123ec:	68db      	ldr	r3, [r3, #12]
 80123ee:	08db      	lsrs	r3, r3, #3
 80123f0:	f003 0303 	and.w	r3, r3, #3
 80123f4:	005b      	lsls	r3, r3, #1
 80123f6:	fa02 f303 	lsl.w	r3, r2, r3
 80123fa:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80123fe:	683b      	ldr	r3, [r7, #0]
 8012400:	691b      	ldr	r3, [r3, #16]
 8012402:	2b04      	cmp	r3, #4
 8012404:	d00a      	beq.n	801241c <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8012406:	687b      	ldr	r3, [r7, #4]
 8012408:	6818      	ldr	r0, [r3, #0]
 801240a:	683b      	ldr	r3, [r7, #0]
 801240c:	6919      	ldr	r1, [r3, #16]
 801240e:	683b      	ldr	r3, [r7, #0]
 8012410:	681a      	ldr	r2, [r3, #0]
 8012412:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8012416:	f7ff fcc5 	bl	8011da4 <LL_ADC_SetOffset>
 801241a:	e17b      	b.n	8012714 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 801241c:	687b      	ldr	r3, [r7, #4]
 801241e:	681b      	ldr	r3, [r3, #0]
 8012420:	2100      	movs	r1, #0
 8012422:	4618      	mov	r0, r3
 8012424:	f7ff fce2 	bl	8011dec <LL_ADC_GetOffsetChannel>
 8012428:	4603      	mov	r3, r0
 801242a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801242e:	2b00      	cmp	r3, #0
 8012430:	d10a      	bne.n	8012448 <HAL_ADC_ConfigChannel+0x148>
 8012432:	687b      	ldr	r3, [r7, #4]
 8012434:	681b      	ldr	r3, [r3, #0]
 8012436:	2100      	movs	r1, #0
 8012438:	4618      	mov	r0, r3
 801243a:	f7ff fcd7 	bl	8011dec <LL_ADC_GetOffsetChannel>
 801243e:	4603      	mov	r3, r0
 8012440:	0e9b      	lsrs	r3, r3, #26
 8012442:	f003 021f 	and.w	r2, r3, #31
 8012446:	e01e      	b.n	8012486 <HAL_ADC_ConfigChannel+0x186>
 8012448:	687b      	ldr	r3, [r7, #4]
 801244a:	681b      	ldr	r3, [r3, #0]
 801244c:	2100      	movs	r1, #0
 801244e:	4618      	mov	r0, r3
 8012450:	f7ff fccc 	bl	8011dec <LL_ADC_GetOffsetChannel>
 8012454:	4603      	mov	r3, r0
 8012456:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801245a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 801245e:	fa93 f3a3 	rbit	r3, r3
 8012462:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8012466:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 801246a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 801246e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8012472:	2b00      	cmp	r3, #0
 8012474:	d101      	bne.n	801247a <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 8012476:	2320      	movs	r3, #32
 8012478:	e004      	b.n	8012484 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 801247a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 801247e:	fab3 f383 	clz	r3, r3
 8012482:	b2db      	uxtb	r3, r3
 8012484:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8012486:	683b      	ldr	r3, [r7, #0]
 8012488:	681b      	ldr	r3, [r3, #0]
 801248a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801248e:	2b00      	cmp	r3, #0
 8012490:	d105      	bne.n	801249e <HAL_ADC_ConfigChannel+0x19e>
 8012492:	683b      	ldr	r3, [r7, #0]
 8012494:	681b      	ldr	r3, [r3, #0]
 8012496:	0e9b      	lsrs	r3, r3, #26
 8012498:	f003 031f 	and.w	r3, r3, #31
 801249c:	e018      	b.n	80124d0 <HAL_ADC_ConfigChannel+0x1d0>
 801249e:	683b      	ldr	r3, [r7, #0]
 80124a0:	681b      	ldr	r3, [r3, #0]
 80124a2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80124a6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80124aa:	fa93 f3a3 	rbit	r3, r3
 80124ae:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80124b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80124b6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80124ba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80124be:	2b00      	cmp	r3, #0
 80124c0:	d101      	bne.n	80124c6 <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 80124c2:	2320      	movs	r3, #32
 80124c4:	e004      	b.n	80124d0 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 80124c6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80124ca:	fab3 f383 	clz	r3, r3
 80124ce:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80124d0:	429a      	cmp	r2, r3
 80124d2:	d106      	bne.n	80124e2 <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80124d4:	687b      	ldr	r3, [r7, #4]
 80124d6:	681b      	ldr	r3, [r3, #0]
 80124d8:	2200      	movs	r2, #0
 80124da:	2100      	movs	r1, #0
 80124dc:	4618      	mov	r0, r3
 80124de:	f7ff fc9b 	bl	8011e18 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80124e2:	687b      	ldr	r3, [r7, #4]
 80124e4:	681b      	ldr	r3, [r3, #0]
 80124e6:	2101      	movs	r1, #1
 80124e8:	4618      	mov	r0, r3
 80124ea:	f7ff fc7f 	bl	8011dec <LL_ADC_GetOffsetChannel>
 80124ee:	4603      	mov	r3, r0
 80124f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80124f4:	2b00      	cmp	r3, #0
 80124f6:	d10a      	bne.n	801250e <HAL_ADC_ConfigChannel+0x20e>
 80124f8:	687b      	ldr	r3, [r7, #4]
 80124fa:	681b      	ldr	r3, [r3, #0]
 80124fc:	2101      	movs	r1, #1
 80124fe:	4618      	mov	r0, r3
 8012500:	f7ff fc74 	bl	8011dec <LL_ADC_GetOffsetChannel>
 8012504:	4603      	mov	r3, r0
 8012506:	0e9b      	lsrs	r3, r3, #26
 8012508:	f003 021f 	and.w	r2, r3, #31
 801250c:	e01e      	b.n	801254c <HAL_ADC_ConfigChannel+0x24c>
 801250e:	687b      	ldr	r3, [r7, #4]
 8012510:	681b      	ldr	r3, [r3, #0]
 8012512:	2101      	movs	r1, #1
 8012514:	4618      	mov	r0, r3
 8012516:	f7ff fc69 	bl	8011dec <LL_ADC_GetOffsetChannel>
 801251a:	4603      	mov	r3, r0
 801251c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8012520:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8012524:	fa93 f3a3 	rbit	r3, r3
 8012528:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 801252c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8012530:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8012534:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8012538:	2b00      	cmp	r3, #0
 801253a:	d101      	bne.n	8012540 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 801253c:	2320      	movs	r3, #32
 801253e:	e004      	b.n	801254a <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 8012540:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8012544:	fab3 f383 	clz	r3, r3
 8012548:	b2db      	uxtb	r3, r3
 801254a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 801254c:	683b      	ldr	r3, [r7, #0]
 801254e:	681b      	ldr	r3, [r3, #0]
 8012550:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8012554:	2b00      	cmp	r3, #0
 8012556:	d105      	bne.n	8012564 <HAL_ADC_ConfigChannel+0x264>
 8012558:	683b      	ldr	r3, [r7, #0]
 801255a:	681b      	ldr	r3, [r3, #0]
 801255c:	0e9b      	lsrs	r3, r3, #26
 801255e:	f003 031f 	and.w	r3, r3, #31
 8012562:	e018      	b.n	8012596 <HAL_ADC_ConfigChannel+0x296>
 8012564:	683b      	ldr	r3, [r7, #0]
 8012566:	681b      	ldr	r3, [r3, #0]
 8012568:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801256c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8012570:	fa93 f3a3 	rbit	r3, r3
 8012574:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8012578:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 801257c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8012580:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8012584:	2b00      	cmp	r3, #0
 8012586:	d101      	bne.n	801258c <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8012588:	2320      	movs	r3, #32
 801258a:	e004      	b.n	8012596 <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 801258c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8012590:	fab3 f383 	clz	r3, r3
 8012594:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8012596:	429a      	cmp	r2, r3
 8012598:	d106      	bne.n	80125a8 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 801259a:	687b      	ldr	r3, [r7, #4]
 801259c:	681b      	ldr	r3, [r3, #0]
 801259e:	2200      	movs	r2, #0
 80125a0:	2101      	movs	r1, #1
 80125a2:	4618      	mov	r0, r3
 80125a4:	f7ff fc38 	bl	8011e18 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80125a8:	687b      	ldr	r3, [r7, #4]
 80125aa:	681b      	ldr	r3, [r3, #0]
 80125ac:	2102      	movs	r1, #2
 80125ae:	4618      	mov	r0, r3
 80125b0:	f7ff fc1c 	bl	8011dec <LL_ADC_GetOffsetChannel>
 80125b4:	4603      	mov	r3, r0
 80125b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80125ba:	2b00      	cmp	r3, #0
 80125bc:	d10a      	bne.n	80125d4 <HAL_ADC_ConfigChannel+0x2d4>
 80125be:	687b      	ldr	r3, [r7, #4]
 80125c0:	681b      	ldr	r3, [r3, #0]
 80125c2:	2102      	movs	r1, #2
 80125c4:	4618      	mov	r0, r3
 80125c6:	f7ff fc11 	bl	8011dec <LL_ADC_GetOffsetChannel>
 80125ca:	4603      	mov	r3, r0
 80125cc:	0e9b      	lsrs	r3, r3, #26
 80125ce:	f003 021f 	and.w	r2, r3, #31
 80125d2:	e01e      	b.n	8012612 <HAL_ADC_ConfigChannel+0x312>
 80125d4:	687b      	ldr	r3, [r7, #4]
 80125d6:	681b      	ldr	r3, [r3, #0]
 80125d8:	2102      	movs	r1, #2
 80125da:	4618      	mov	r0, r3
 80125dc:	f7ff fc06 	bl	8011dec <LL_ADC_GetOffsetChannel>
 80125e0:	4603      	mov	r3, r0
 80125e2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80125e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80125ea:	fa93 f3a3 	rbit	r3, r3
 80125ee:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 80125f2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80125f6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 80125fa:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80125fe:	2b00      	cmp	r3, #0
 8012600:	d101      	bne.n	8012606 <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 8012602:	2320      	movs	r3, #32
 8012604:	e004      	b.n	8012610 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8012606:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 801260a:	fab3 f383 	clz	r3, r3
 801260e:	b2db      	uxtb	r3, r3
 8012610:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8012612:	683b      	ldr	r3, [r7, #0]
 8012614:	681b      	ldr	r3, [r3, #0]
 8012616:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801261a:	2b00      	cmp	r3, #0
 801261c:	d105      	bne.n	801262a <HAL_ADC_ConfigChannel+0x32a>
 801261e:	683b      	ldr	r3, [r7, #0]
 8012620:	681b      	ldr	r3, [r3, #0]
 8012622:	0e9b      	lsrs	r3, r3, #26
 8012624:	f003 031f 	and.w	r3, r3, #31
 8012628:	e016      	b.n	8012658 <HAL_ADC_ConfigChannel+0x358>
 801262a:	683b      	ldr	r3, [r7, #0]
 801262c:	681b      	ldr	r3, [r3, #0]
 801262e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8012632:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8012636:	fa93 f3a3 	rbit	r3, r3
 801263a:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 801263c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 801263e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8012642:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8012646:	2b00      	cmp	r3, #0
 8012648:	d101      	bne.n	801264e <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 801264a:	2320      	movs	r3, #32
 801264c:	e004      	b.n	8012658 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 801264e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8012652:	fab3 f383 	clz	r3, r3
 8012656:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8012658:	429a      	cmp	r2, r3
 801265a:	d106      	bne.n	801266a <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 801265c:	687b      	ldr	r3, [r7, #4]
 801265e:	681b      	ldr	r3, [r3, #0]
 8012660:	2200      	movs	r2, #0
 8012662:	2102      	movs	r1, #2
 8012664:	4618      	mov	r0, r3
 8012666:	f7ff fbd7 	bl	8011e18 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 801266a:	687b      	ldr	r3, [r7, #4]
 801266c:	681b      	ldr	r3, [r3, #0]
 801266e:	2103      	movs	r1, #3
 8012670:	4618      	mov	r0, r3
 8012672:	f7ff fbbb 	bl	8011dec <LL_ADC_GetOffsetChannel>
 8012676:	4603      	mov	r3, r0
 8012678:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801267c:	2b00      	cmp	r3, #0
 801267e:	d10a      	bne.n	8012696 <HAL_ADC_ConfigChannel+0x396>
 8012680:	687b      	ldr	r3, [r7, #4]
 8012682:	681b      	ldr	r3, [r3, #0]
 8012684:	2103      	movs	r1, #3
 8012686:	4618      	mov	r0, r3
 8012688:	f7ff fbb0 	bl	8011dec <LL_ADC_GetOffsetChannel>
 801268c:	4603      	mov	r3, r0
 801268e:	0e9b      	lsrs	r3, r3, #26
 8012690:	f003 021f 	and.w	r2, r3, #31
 8012694:	e017      	b.n	80126c6 <HAL_ADC_ConfigChannel+0x3c6>
 8012696:	687b      	ldr	r3, [r7, #4]
 8012698:	681b      	ldr	r3, [r3, #0]
 801269a:	2103      	movs	r1, #3
 801269c:	4618      	mov	r0, r3
 801269e:	f7ff fba5 	bl	8011dec <LL_ADC_GetOffsetChannel>
 80126a2:	4603      	mov	r3, r0
 80126a4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80126a6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80126a8:	fa93 f3a3 	rbit	r3, r3
 80126ac:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80126ae:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80126b0:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 80126b2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80126b4:	2b00      	cmp	r3, #0
 80126b6:	d101      	bne.n	80126bc <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 80126b8:	2320      	movs	r3, #32
 80126ba:	e003      	b.n	80126c4 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 80126bc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80126be:	fab3 f383 	clz	r3, r3
 80126c2:	b2db      	uxtb	r3, r3
 80126c4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80126c6:	683b      	ldr	r3, [r7, #0]
 80126c8:	681b      	ldr	r3, [r3, #0]
 80126ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80126ce:	2b00      	cmp	r3, #0
 80126d0:	d105      	bne.n	80126de <HAL_ADC_ConfigChannel+0x3de>
 80126d2:	683b      	ldr	r3, [r7, #0]
 80126d4:	681b      	ldr	r3, [r3, #0]
 80126d6:	0e9b      	lsrs	r3, r3, #26
 80126d8:	f003 031f 	and.w	r3, r3, #31
 80126dc:	e011      	b.n	8012702 <HAL_ADC_ConfigChannel+0x402>
 80126de:	683b      	ldr	r3, [r7, #0]
 80126e0:	681b      	ldr	r3, [r3, #0]
 80126e2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80126e4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80126e6:	fa93 f3a3 	rbit	r3, r3
 80126ea:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80126ec:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80126ee:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 80126f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80126f2:	2b00      	cmp	r3, #0
 80126f4:	d101      	bne.n	80126fa <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 80126f6:	2320      	movs	r3, #32
 80126f8:	e003      	b.n	8012702 <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 80126fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80126fc:	fab3 f383 	clz	r3, r3
 8012700:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8012702:	429a      	cmp	r2, r3
 8012704:	d106      	bne.n	8012714 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8012706:	687b      	ldr	r3, [r7, #4]
 8012708:	681b      	ldr	r3, [r3, #0]
 801270a:	2200      	movs	r2, #0
 801270c:	2103      	movs	r1, #3
 801270e:	4618      	mov	r0, r3
 8012710:	f7ff fb82 	bl	8011e18 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8012714:	687b      	ldr	r3, [r7, #4]
 8012716:	681b      	ldr	r3, [r3, #0]
 8012718:	4618      	mov	r0, r3
 801271a:	f7ff fc61 	bl	8011fe0 <LL_ADC_IsEnabled>
 801271e:	4603      	mov	r3, r0
 8012720:	2b00      	cmp	r3, #0
 8012722:	f040 813f 	bne.w	80129a4 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8012726:	687b      	ldr	r3, [r7, #4]
 8012728:	6818      	ldr	r0, [r3, #0]
 801272a:	683b      	ldr	r3, [r7, #0]
 801272c:	6819      	ldr	r1, [r3, #0]
 801272e:	683b      	ldr	r3, [r7, #0]
 8012730:	68db      	ldr	r3, [r3, #12]
 8012732:	461a      	mov	r2, r3
 8012734:	f7ff fbe2 	bl	8011efc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8012738:	683b      	ldr	r3, [r7, #0]
 801273a:	68db      	ldr	r3, [r3, #12]
 801273c:	4a8e      	ldr	r2, [pc, #568]	; (8012978 <HAL_ADC_ConfigChannel+0x678>)
 801273e:	4293      	cmp	r3, r2
 8012740:	f040 8130 	bne.w	80129a4 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8012744:	687b      	ldr	r3, [r7, #4]
 8012746:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8012748:	683b      	ldr	r3, [r7, #0]
 801274a:	681b      	ldr	r3, [r3, #0]
 801274c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8012750:	2b00      	cmp	r3, #0
 8012752:	d10b      	bne.n	801276c <HAL_ADC_ConfigChannel+0x46c>
 8012754:	683b      	ldr	r3, [r7, #0]
 8012756:	681b      	ldr	r3, [r3, #0]
 8012758:	0e9b      	lsrs	r3, r3, #26
 801275a:	3301      	adds	r3, #1
 801275c:	f003 031f 	and.w	r3, r3, #31
 8012760:	2b09      	cmp	r3, #9
 8012762:	bf94      	ite	ls
 8012764:	2301      	movls	r3, #1
 8012766:	2300      	movhi	r3, #0
 8012768:	b2db      	uxtb	r3, r3
 801276a:	e019      	b.n	80127a0 <HAL_ADC_ConfigChannel+0x4a0>
 801276c:	683b      	ldr	r3, [r7, #0]
 801276e:	681b      	ldr	r3, [r3, #0]
 8012770:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8012772:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8012774:	fa93 f3a3 	rbit	r3, r3
 8012778:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 801277a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801277c:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 801277e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8012780:	2b00      	cmp	r3, #0
 8012782:	d101      	bne.n	8012788 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8012784:	2320      	movs	r3, #32
 8012786:	e003      	b.n	8012790 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8012788:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801278a:	fab3 f383 	clz	r3, r3
 801278e:	b2db      	uxtb	r3, r3
 8012790:	3301      	adds	r3, #1
 8012792:	f003 031f 	and.w	r3, r3, #31
 8012796:	2b09      	cmp	r3, #9
 8012798:	bf94      	ite	ls
 801279a:	2301      	movls	r3, #1
 801279c:	2300      	movhi	r3, #0
 801279e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80127a0:	2b00      	cmp	r3, #0
 80127a2:	d079      	beq.n	8012898 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80127a4:	683b      	ldr	r3, [r7, #0]
 80127a6:	681b      	ldr	r3, [r3, #0]
 80127a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80127ac:	2b00      	cmp	r3, #0
 80127ae:	d107      	bne.n	80127c0 <HAL_ADC_ConfigChannel+0x4c0>
 80127b0:	683b      	ldr	r3, [r7, #0]
 80127b2:	681b      	ldr	r3, [r3, #0]
 80127b4:	0e9b      	lsrs	r3, r3, #26
 80127b6:	3301      	adds	r3, #1
 80127b8:	069b      	lsls	r3, r3, #26
 80127ba:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80127be:	e015      	b.n	80127ec <HAL_ADC_ConfigChannel+0x4ec>
 80127c0:	683b      	ldr	r3, [r7, #0]
 80127c2:	681b      	ldr	r3, [r3, #0]
 80127c4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80127c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80127c8:	fa93 f3a3 	rbit	r3, r3
 80127cc:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80127ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80127d0:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80127d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80127d4:	2b00      	cmp	r3, #0
 80127d6:	d101      	bne.n	80127dc <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 80127d8:	2320      	movs	r3, #32
 80127da:	e003      	b.n	80127e4 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 80127dc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80127de:	fab3 f383 	clz	r3, r3
 80127e2:	b2db      	uxtb	r3, r3
 80127e4:	3301      	adds	r3, #1
 80127e6:	069b      	lsls	r3, r3, #26
 80127e8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80127ec:	683b      	ldr	r3, [r7, #0]
 80127ee:	681b      	ldr	r3, [r3, #0]
 80127f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80127f4:	2b00      	cmp	r3, #0
 80127f6:	d109      	bne.n	801280c <HAL_ADC_ConfigChannel+0x50c>
 80127f8:	683b      	ldr	r3, [r7, #0]
 80127fa:	681b      	ldr	r3, [r3, #0]
 80127fc:	0e9b      	lsrs	r3, r3, #26
 80127fe:	3301      	adds	r3, #1
 8012800:	f003 031f 	and.w	r3, r3, #31
 8012804:	2101      	movs	r1, #1
 8012806:	fa01 f303 	lsl.w	r3, r1, r3
 801280a:	e017      	b.n	801283c <HAL_ADC_ConfigChannel+0x53c>
 801280c:	683b      	ldr	r3, [r7, #0]
 801280e:	681b      	ldr	r3, [r3, #0]
 8012810:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8012812:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012814:	fa93 f3a3 	rbit	r3, r3
 8012818:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 801281a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801281c:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 801281e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8012820:	2b00      	cmp	r3, #0
 8012822:	d101      	bne.n	8012828 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8012824:	2320      	movs	r3, #32
 8012826:	e003      	b.n	8012830 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 8012828:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801282a:	fab3 f383 	clz	r3, r3
 801282e:	b2db      	uxtb	r3, r3
 8012830:	3301      	adds	r3, #1
 8012832:	f003 031f 	and.w	r3, r3, #31
 8012836:	2101      	movs	r1, #1
 8012838:	fa01 f303 	lsl.w	r3, r1, r3
 801283c:	ea42 0103 	orr.w	r1, r2, r3
 8012840:	683b      	ldr	r3, [r7, #0]
 8012842:	681b      	ldr	r3, [r3, #0]
 8012844:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8012848:	2b00      	cmp	r3, #0
 801284a:	d10a      	bne.n	8012862 <HAL_ADC_ConfigChannel+0x562>
 801284c:	683b      	ldr	r3, [r7, #0]
 801284e:	681b      	ldr	r3, [r3, #0]
 8012850:	0e9b      	lsrs	r3, r3, #26
 8012852:	3301      	adds	r3, #1
 8012854:	f003 021f 	and.w	r2, r3, #31
 8012858:	4613      	mov	r3, r2
 801285a:	005b      	lsls	r3, r3, #1
 801285c:	4413      	add	r3, r2
 801285e:	051b      	lsls	r3, r3, #20
 8012860:	e018      	b.n	8012894 <HAL_ADC_ConfigChannel+0x594>
 8012862:	683b      	ldr	r3, [r7, #0]
 8012864:	681b      	ldr	r3, [r3, #0]
 8012866:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8012868:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801286a:	fa93 f3a3 	rbit	r3, r3
 801286e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8012870:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012872:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8012874:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012876:	2b00      	cmp	r3, #0
 8012878:	d101      	bne.n	801287e <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 801287a:	2320      	movs	r3, #32
 801287c:	e003      	b.n	8012886 <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 801287e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012880:	fab3 f383 	clz	r3, r3
 8012884:	b2db      	uxtb	r3, r3
 8012886:	3301      	adds	r3, #1
 8012888:	f003 021f 	and.w	r2, r3, #31
 801288c:	4613      	mov	r3, r2
 801288e:	005b      	lsls	r3, r3, #1
 8012890:	4413      	add	r3, r2
 8012892:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8012894:	430b      	orrs	r3, r1
 8012896:	e080      	b.n	801299a <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8012898:	683b      	ldr	r3, [r7, #0]
 801289a:	681b      	ldr	r3, [r3, #0]
 801289c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80128a0:	2b00      	cmp	r3, #0
 80128a2:	d107      	bne.n	80128b4 <HAL_ADC_ConfigChannel+0x5b4>
 80128a4:	683b      	ldr	r3, [r7, #0]
 80128a6:	681b      	ldr	r3, [r3, #0]
 80128a8:	0e9b      	lsrs	r3, r3, #26
 80128aa:	3301      	adds	r3, #1
 80128ac:	069b      	lsls	r3, r3, #26
 80128ae:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80128b2:	e015      	b.n	80128e0 <HAL_ADC_ConfigChannel+0x5e0>
 80128b4:	683b      	ldr	r3, [r7, #0]
 80128b6:	681b      	ldr	r3, [r3, #0]
 80128b8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80128ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80128bc:	fa93 f3a3 	rbit	r3, r3
 80128c0:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80128c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80128c4:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80128c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80128c8:	2b00      	cmp	r3, #0
 80128ca:	d101      	bne.n	80128d0 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 80128cc:	2320      	movs	r3, #32
 80128ce:	e003      	b.n	80128d8 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 80128d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80128d2:	fab3 f383 	clz	r3, r3
 80128d6:	b2db      	uxtb	r3, r3
 80128d8:	3301      	adds	r3, #1
 80128da:	069b      	lsls	r3, r3, #26
 80128dc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80128e0:	683b      	ldr	r3, [r7, #0]
 80128e2:	681b      	ldr	r3, [r3, #0]
 80128e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80128e8:	2b00      	cmp	r3, #0
 80128ea:	d109      	bne.n	8012900 <HAL_ADC_ConfigChannel+0x600>
 80128ec:	683b      	ldr	r3, [r7, #0]
 80128ee:	681b      	ldr	r3, [r3, #0]
 80128f0:	0e9b      	lsrs	r3, r3, #26
 80128f2:	3301      	adds	r3, #1
 80128f4:	f003 031f 	and.w	r3, r3, #31
 80128f8:	2101      	movs	r1, #1
 80128fa:	fa01 f303 	lsl.w	r3, r1, r3
 80128fe:	e017      	b.n	8012930 <HAL_ADC_ConfigChannel+0x630>
 8012900:	683b      	ldr	r3, [r7, #0]
 8012902:	681b      	ldr	r3, [r3, #0]
 8012904:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8012906:	6a3b      	ldr	r3, [r7, #32]
 8012908:	fa93 f3a3 	rbit	r3, r3
 801290c:	61fb      	str	r3, [r7, #28]
  return result;
 801290e:	69fb      	ldr	r3, [r7, #28]
 8012910:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8012912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012914:	2b00      	cmp	r3, #0
 8012916:	d101      	bne.n	801291c <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8012918:	2320      	movs	r3, #32
 801291a:	e003      	b.n	8012924 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 801291c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801291e:	fab3 f383 	clz	r3, r3
 8012922:	b2db      	uxtb	r3, r3
 8012924:	3301      	adds	r3, #1
 8012926:	f003 031f 	and.w	r3, r3, #31
 801292a:	2101      	movs	r1, #1
 801292c:	fa01 f303 	lsl.w	r3, r1, r3
 8012930:	ea42 0103 	orr.w	r1, r2, r3
 8012934:	683b      	ldr	r3, [r7, #0]
 8012936:	681b      	ldr	r3, [r3, #0]
 8012938:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801293c:	2b00      	cmp	r3, #0
 801293e:	d10d      	bne.n	801295c <HAL_ADC_ConfigChannel+0x65c>
 8012940:	683b      	ldr	r3, [r7, #0]
 8012942:	681b      	ldr	r3, [r3, #0]
 8012944:	0e9b      	lsrs	r3, r3, #26
 8012946:	3301      	adds	r3, #1
 8012948:	f003 021f 	and.w	r2, r3, #31
 801294c:	4613      	mov	r3, r2
 801294e:	005b      	lsls	r3, r3, #1
 8012950:	4413      	add	r3, r2
 8012952:	3b1e      	subs	r3, #30
 8012954:	051b      	lsls	r3, r3, #20
 8012956:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 801295a:	e01d      	b.n	8012998 <HAL_ADC_ConfigChannel+0x698>
 801295c:	683b      	ldr	r3, [r7, #0]
 801295e:	681b      	ldr	r3, [r3, #0]
 8012960:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8012962:	697b      	ldr	r3, [r7, #20]
 8012964:	fa93 f3a3 	rbit	r3, r3
 8012968:	613b      	str	r3, [r7, #16]
  return result;
 801296a:	693b      	ldr	r3, [r7, #16]
 801296c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 801296e:	69bb      	ldr	r3, [r7, #24]
 8012970:	2b00      	cmp	r3, #0
 8012972:	d103      	bne.n	801297c <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8012974:	2320      	movs	r3, #32
 8012976:	e005      	b.n	8012984 <HAL_ADC_ConfigChannel+0x684>
 8012978:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 801297c:	69bb      	ldr	r3, [r7, #24]
 801297e:	fab3 f383 	clz	r3, r3
 8012982:	b2db      	uxtb	r3, r3
 8012984:	3301      	adds	r3, #1
 8012986:	f003 021f 	and.w	r2, r3, #31
 801298a:	4613      	mov	r3, r2
 801298c:	005b      	lsls	r3, r3, #1
 801298e:	4413      	add	r3, r2
 8012990:	3b1e      	subs	r3, #30
 8012992:	051b      	lsls	r3, r3, #20
 8012994:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8012998:	430b      	orrs	r3, r1
 801299a:	683a      	ldr	r2, [r7, #0]
 801299c:	6892      	ldr	r2, [r2, #8]
 801299e:	4619      	mov	r1, r3
 80129a0:	f7ff fa81 	bl	8011ea6 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80129a4:	683b      	ldr	r3, [r7, #0]
 80129a6:	681a      	ldr	r2, [r3, #0]
 80129a8:	4b44      	ldr	r3, [pc, #272]	; (8012abc <HAL_ADC_ConfigChannel+0x7bc>)
 80129aa:	4013      	ands	r3, r2
 80129ac:	2b00      	cmp	r3, #0
 80129ae:	d07a      	beq.n	8012aa6 <HAL_ADC_ConfigChannel+0x7a6>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80129b0:	4843      	ldr	r0, [pc, #268]	; (8012ac0 <HAL_ADC_ConfigChannel+0x7c0>)
 80129b2:	f7ff f9e9 	bl	8011d88 <LL_ADC_GetCommonPathInternalCh>
 80129b6:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80129ba:	683b      	ldr	r3, [r7, #0]
 80129bc:	681b      	ldr	r3, [r3, #0]
 80129be:	4a41      	ldr	r2, [pc, #260]	; (8012ac4 <HAL_ADC_ConfigChannel+0x7c4>)
 80129c0:	4293      	cmp	r3, r2
 80129c2:	d12c      	bne.n	8012a1e <HAL_ADC_ConfigChannel+0x71e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80129c4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80129c8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80129cc:	2b00      	cmp	r3, #0
 80129ce:	d126      	bne.n	8012a1e <HAL_ADC_ConfigChannel+0x71e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80129d0:	687b      	ldr	r3, [r7, #4]
 80129d2:	681b      	ldr	r3, [r3, #0]
 80129d4:	4a3c      	ldr	r2, [pc, #240]	; (8012ac8 <HAL_ADC_ConfigChannel+0x7c8>)
 80129d6:	4293      	cmp	r3, r2
 80129d8:	d004      	beq.n	80129e4 <HAL_ADC_ConfigChannel+0x6e4>
 80129da:	687b      	ldr	r3, [r7, #4]
 80129dc:	681b      	ldr	r3, [r3, #0]
 80129de:	4a3b      	ldr	r2, [pc, #236]	; (8012acc <HAL_ADC_ConfigChannel+0x7cc>)
 80129e0:	4293      	cmp	r3, r2
 80129e2:	d15d      	bne.n	8012aa0 <HAL_ADC_ConfigChannel+0x7a0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80129e4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80129e8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80129ec:	4619      	mov	r1, r3
 80129ee:	4834      	ldr	r0, [pc, #208]	; (8012ac0 <HAL_ADC_ConfigChannel+0x7c0>)
 80129f0:	f7ff f9b7 	bl	8011d62 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80129f4:	4b36      	ldr	r3, [pc, #216]	; (8012ad0 <HAL_ADC_ConfigChannel+0x7d0>)
 80129f6:	681b      	ldr	r3, [r3, #0]
 80129f8:	099b      	lsrs	r3, r3, #6
 80129fa:	4a36      	ldr	r2, [pc, #216]	; (8012ad4 <HAL_ADC_ConfigChannel+0x7d4>)
 80129fc:	fba2 2303 	umull	r2, r3, r2, r3
 8012a00:	099b      	lsrs	r3, r3, #6
 8012a02:	1c5a      	adds	r2, r3, #1
 8012a04:	4613      	mov	r3, r2
 8012a06:	005b      	lsls	r3, r3, #1
 8012a08:	4413      	add	r3, r2
 8012a0a:	009b      	lsls	r3, r3, #2
 8012a0c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8012a0e:	e002      	b.n	8012a16 <HAL_ADC_ConfigChannel+0x716>
          {
            wait_loop_index--;
 8012a10:	68fb      	ldr	r3, [r7, #12]
 8012a12:	3b01      	subs	r3, #1
 8012a14:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8012a16:	68fb      	ldr	r3, [r7, #12]
 8012a18:	2b00      	cmp	r3, #0
 8012a1a:	d1f9      	bne.n	8012a10 <HAL_ADC_ConfigChannel+0x710>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8012a1c:	e040      	b.n	8012aa0 <HAL_ADC_ConfigChannel+0x7a0>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8012a1e:	683b      	ldr	r3, [r7, #0]
 8012a20:	681b      	ldr	r3, [r3, #0]
 8012a22:	4a2d      	ldr	r2, [pc, #180]	; (8012ad8 <HAL_ADC_ConfigChannel+0x7d8>)
 8012a24:	4293      	cmp	r3, r2
 8012a26:	d118      	bne.n	8012a5a <HAL_ADC_ConfigChannel+0x75a>
 8012a28:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8012a2c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8012a30:	2b00      	cmp	r3, #0
 8012a32:	d112      	bne.n	8012a5a <HAL_ADC_ConfigChannel+0x75a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8012a34:	687b      	ldr	r3, [r7, #4]
 8012a36:	681b      	ldr	r3, [r3, #0]
 8012a38:	4a23      	ldr	r2, [pc, #140]	; (8012ac8 <HAL_ADC_ConfigChannel+0x7c8>)
 8012a3a:	4293      	cmp	r3, r2
 8012a3c:	d004      	beq.n	8012a48 <HAL_ADC_ConfigChannel+0x748>
 8012a3e:	687b      	ldr	r3, [r7, #4]
 8012a40:	681b      	ldr	r3, [r3, #0]
 8012a42:	4a22      	ldr	r2, [pc, #136]	; (8012acc <HAL_ADC_ConfigChannel+0x7cc>)
 8012a44:	4293      	cmp	r3, r2
 8012a46:	d12d      	bne.n	8012aa4 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8012a48:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8012a4c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8012a50:	4619      	mov	r1, r3
 8012a52:	481b      	ldr	r0, [pc, #108]	; (8012ac0 <HAL_ADC_ConfigChannel+0x7c0>)
 8012a54:	f7ff f985 	bl	8011d62 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8012a58:	e024      	b.n	8012aa4 <HAL_ADC_ConfigChannel+0x7a4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8012a5a:	683b      	ldr	r3, [r7, #0]
 8012a5c:	681b      	ldr	r3, [r3, #0]
 8012a5e:	4a1f      	ldr	r2, [pc, #124]	; (8012adc <HAL_ADC_ConfigChannel+0x7dc>)
 8012a60:	4293      	cmp	r3, r2
 8012a62:	d120      	bne.n	8012aa6 <HAL_ADC_ConfigChannel+0x7a6>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8012a64:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8012a68:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8012a6c:	2b00      	cmp	r3, #0
 8012a6e:	d11a      	bne.n	8012aa6 <HAL_ADC_ConfigChannel+0x7a6>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8012a70:	687b      	ldr	r3, [r7, #4]
 8012a72:	681b      	ldr	r3, [r3, #0]
 8012a74:	4a14      	ldr	r2, [pc, #80]	; (8012ac8 <HAL_ADC_ConfigChannel+0x7c8>)
 8012a76:	4293      	cmp	r3, r2
 8012a78:	d115      	bne.n	8012aa6 <HAL_ADC_ConfigChannel+0x7a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8012a7a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8012a7e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8012a82:	4619      	mov	r1, r3
 8012a84:	480e      	ldr	r0, [pc, #56]	; (8012ac0 <HAL_ADC_ConfigChannel+0x7c0>)
 8012a86:	f7ff f96c 	bl	8011d62 <LL_ADC_SetCommonPathInternalCh>
 8012a8a:	e00c      	b.n	8012aa6 <HAL_ADC_ConfigChannel+0x7a6>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8012a8c:	687b      	ldr	r3, [r7, #4]
 8012a8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012a90:	f043 0220 	orr.w	r2, r3, #32
 8012a94:	687b      	ldr	r3, [r7, #4]
 8012a96:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8012a98:	2301      	movs	r3, #1
 8012a9a:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8012a9e:	e002      	b.n	8012aa6 <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8012aa0:	bf00      	nop
 8012aa2:	e000      	b.n	8012aa6 <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8012aa4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8012aa6:	687b      	ldr	r3, [r7, #4]
 8012aa8:	2200      	movs	r2, #0
 8012aaa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8012aae:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8012ab2:	4618      	mov	r0, r3
 8012ab4:	37d8      	adds	r7, #216	; 0xd8
 8012ab6:	46bd      	mov	sp, r7
 8012ab8:	bd80      	pop	{r7, pc}
 8012aba:	bf00      	nop
 8012abc:	80080000 	.word	0x80080000
 8012ac0:	50040300 	.word	0x50040300
 8012ac4:	c7520000 	.word	0xc7520000
 8012ac8:	50040000 	.word	0x50040000
 8012acc:	50040200 	.word	0x50040200
 8012ad0:	20000004 	.word	0x20000004
 8012ad4:	053e2d63 	.word	0x053e2d63
 8012ad8:	cb840000 	.word	0xcb840000
 8012adc:	80000001 	.word	0x80000001

08012ae0 <LL_ADC_IsEnabled>:
{
 8012ae0:	b480      	push	{r7}
 8012ae2:	b083      	sub	sp, #12
 8012ae4:	af00      	add	r7, sp, #0
 8012ae6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8012ae8:	687b      	ldr	r3, [r7, #4]
 8012aea:	689b      	ldr	r3, [r3, #8]
 8012aec:	f003 0301 	and.w	r3, r3, #1
 8012af0:	2b01      	cmp	r3, #1
 8012af2:	d101      	bne.n	8012af8 <LL_ADC_IsEnabled+0x18>
 8012af4:	2301      	movs	r3, #1
 8012af6:	e000      	b.n	8012afa <LL_ADC_IsEnabled+0x1a>
 8012af8:	2300      	movs	r3, #0
}
 8012afa:	4618      	mov	r0, r3
 8012afc:	370c      	adds	r7, #12
 8012afe:	46bd      	mov	sp, r7
 8012b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b04:	4770      	bx	lr

08012b06 <LL_ADC_REG_IsConversionOngoing>:
{
 8012b06:	b480      	push	{r7}
 8012b08:	b083      	sub	sp, #12
 8012b0a:	af00      	add	r7, sp, #0
 8012b0c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8012b0e:	687b      	ldr	r3, [r7, #4]
 8012b10:	689b      	ldr	r3, [r3, #8]
 8012b12:	f003 0304 	and.w	r3, r3, #4
 8012b16:	2b04      	cmp	r3, #4
 8012b18:	d101      	bne.n	8012b1e <LL_ADC_REG_IsConversionOngoing+0x18>
 8012b1a:	2301      	movs	r3, #1
 8012b1c:	e000      	b.n	8012b20 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8012b1e:	2300      	movs	r3, #0
}
 8012b20:	4618      	mov	r0, r3
 8012b22:	370c      	adds	r7, #12
 8012b24:	46bd      	mov	sp, r7
 8012b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b2a:	4770      	bx	lr

08012b2c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8012b2c:	b590      	push	{r4, r7, lr}
 8012b2e:	b09f      	sub	sp, #124	; 0x7c
 8012b30:	af00      	add	r7, sp, #0
 8012b32:	6078      	str	r0, [r7, #4]
 8012b34:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8012b36:	2300      	movs	r3, #0
 8012b38:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8012b3c:	687b      	ldr	r3, [r7, #4]
 8012b3e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8012b42:	2b01      	cmp	r3, #1
 8012b44:	d101      	bne.n	8012b4a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8012b46:	2302      	movs	r3, #2
 8012b48:	e093      	b.n	8012c72 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8012b4a:	687b      	ldr	r3, [r7, #4]
 8012b4c:	2201      	movs	r2, #1
 8012b4e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8012b52:	2300      	movs	r3, #0
 8012b54:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8012b56:	2300      	movs	r3, #0
 8012b58:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8012b5a:	687b      	ldr	r3, [r7, #4]
 8012b5c:	681b      	ldr	r3, [r3, #0]
 8012b5e:	4a47      	ldr	r2, [pc, #284]	; (8012c7c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8012b60:	4293      	cmp	r3, r2
 8012b62:	d102      	bne.n	8012b6a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8012b64:	4b46      	ldr	r3, [pc, #280]	; (8012c80 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8012b66:	60bb      	str	r3, [r7, #8]
 8012b68:	e001      	b.n	8012b6e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8012b6a:	2300      	movs	r3, #0
 8012b6c:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8012b6e:	68bb      	ldr	r3, [r7, #8]
 8012b70:	2b00      	cmp	r3, #0
 8012b72:	d10b      	bne.n	8012b8c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8012b74:	687b      	ldr	r3, [r7, #4]
 8012b76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012b78:	f043 0220 	orr.w	r2, r3, #32
 8012b7c:	687b      	ldr	r3, [r7, #4]
 8012b7e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8012b80:	687b      	ldr	r3, [r7, #4]
 8012b82:	2200      	movs	r2, #0
 8012b84:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8012b88:	2301      	movs	r3, #1
 8012b8a:	e072      	b.n	8012c72 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8012b8c:	68bb      	ldr	r3, [r7, #8]
 8012b8e:	4618      	mov	r0, r3
 8012b90:	f7ff ffb9 	bl	8012b06 <LL_ADC_REG_IsConversionOngoing>
 8012b94:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8012b96:	687b      	ldr	r3, [r7, #4]
 8012b98:	681b      	ldr	r3, [r3, #0]
 8012b9a:	4618      	mov	r0, r3
 8012b9c:	f7ff ffb3 	bl	8012b06 <LL_ADC_REG_IsConversionOngoing>
 8012ba0:	4603      	mov	r3, r0
 8012ba2:	2b00      	cmp	r3, #0
 8012ba4:	d154      	bne.n	8012c50 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8012ba6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8012ba8:	2b00      	cmp	r3, #0
 8012baa:	d151      	bne.n	8012c50 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8012bac:	4b35      	ldr	r3, [pc, #212]	; (8012c84 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8012bae:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8012bb0:	683b      	ldr	r3, [r7, #0]
 8012bb2:	681b      	ldr	r3, [r3, #0]
 8012bb4:	2b00      	cmp	r3, #0
 8012bb6:	d02c      	beq.n	8012c12 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8012bb8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8012bba:	689b      	ldr	r3, [r3, #8]
 8012bbc:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8012bc0:	683b      	ldr	r3, [r7, #0]
 8012bc2:	6859      	ldr	r1, [r3, #4]
 8012bc4:	687b      	ldr	r3, [r7, #4]
 8012bc6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8012bca:	035b      	lsls	r3, r3, #13
 8012bcc:	430b      	orrs	r3, r1
 8012bce:	431a      	orrs	r2, r3
 8012bd0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8012bd2:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8012bd4:	4829      	ldr	r0, [pc, #164]	; (8012c7c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8012bd6:	f7ff ff83 	bl	8012ae0 <LL_ADC_IsEnabled>
 8012bda:	4604      	mov	r4, r0
 8012bdc:	4828      	ldr	r0, [pc, #160]	; (8012c80 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8012bde:	f7ff ff7f 	bl	8012ae0 <LL_ADC_IsEnabled>
 8012be2:	4603      	mov	r3, r0
 8012be4:	431c      	orrs	r4, r3
 8012be6:	4828      	ldr	r0, [pc, #160]	; (8012c88 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8012be8:	f7ff ff7a 	bl	8012ae0 <LL_ADC_IsEnabled>
 8012bec:	4603      	mov	r3, r0
 8012bee:	4323      	orrs	r3, r4
 8012bf0:	2b00      	cmp	r3, #0
 8012bf2:	d137      	bne.n	8012c64 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8012bf4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8012bf6:	689b      	ldr	r3, [r3, #8]
 8012bf8:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8012bfc:	f023 030f 	bic.w	r3, r3, #15
 8012c00:	683a      	ldr	r2, [r7, #0]
 8012c02:	6811      	ldr	r1, [r2, #0]
 8012c04:	683a      	ldr	r2, [r7, #0]
 8012c06:	6892      	ldr	r2, [r2, #8]
 8012c08:	430a      	orrs	r2, r1
 8012c0a:	431a      	orrs	r2, r3
 8012c0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8012c0e:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8012c10:	e028      	b.n	8012c64 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8012c12:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8012c14:	689b      	ldr	r3, [r3, #8]
 8012c16:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8012c1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8012c1c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8012c1e:	4817      	ldr	r0, [pc, #92]	; (8012c7c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8012c20:	f7ff ff5e 	bl	8012ae0 <LL_ADC_IsEnabled>
 8012c24:	4604      	mov	r4, r0
 8012c26:	4816      	ldr	r0, [pc, #88]	; (8012c80 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8012c28:	f7ff ff5a 	bl	8012ae0 <LL_ADC_IsEnabled>
 8012c2c:	4603      	mov	r3, r0
 8012c2e:	431c      	orrs	r4, r3
 8012c30:	4815      	ldr	r0, [pc, #84]	; (8012c88 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8012c32:	f7ff ff55 	bl	8012ae0 <LL_ADC_IsEnabled>
 8012c36:	4603      	mov	r3, r0
 8012c38:	4323      	orrs	r3, r4
 8012c3a:	2b00      	cmp	r3, #0
 8012c3c:	d112      	bne.n	8012c64 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8012c3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8012c40:	689b      	ldr	r3, [r3, #8]
 8012c42:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8012c46:	f023 030f 	bic.w	r3, r3, #15
 8012c4a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8012c4c:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8012c4e:	e009      	b.n	8012c64 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8012c50:	687b      	ldr	r3, [r7, #4]
 8012c52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012c54:	f043 0220 	orr.w	r2, r3, #32
 8012c58:	687b      	ldr	r3, [r7, #4]
 8012c5a:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8012c5c:	2301      	movs	r3, #1
 8012c5e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8012c62:	e000      	b.n	8012c66 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8012c64:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8012c66:	687b      	ldr	r3, [r7, #4]
 8012c68:	2200      	movs	r2, #0
 8012c6a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8012c6e:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8012c72:	4618      	mov	r0, r3
 8012c74:	377c      	adds	r7, #124	; 0x7c
 8012c76:	46bd      	mov	sp, r7
 8012c78:	bd90      	pop	{r4, r7, pc}
 8012c7a:	bf00      	nop
 8012c7c:	50040000 	.word	0x50040000
 8012c80:	50040100 	.word	0x50040100
 8012c84:	50040300 	.word	0x50040300
 8012c88:	50040200 	.word	0x50040200

08012c8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8012c8c:	b480      	push	{r7}
 8012c8e:	b085      	sub	sp, #20
 8012c90:	af00      	add	r7, sp, #0
 8012c92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8012c94:	687b      	ldr	r3, [r7, #4]
 8012c96:	f003 0307 	and.w	r3, r3, #7
 8012c9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8012c9c:	4b0c      	ldr	r3, [pc, #48]	; (8012cd0 <__NVIC_SetPriorityGrouping+0x44>)
 8012c9e:	68db      	ldr	r3, [r3, #12]
 8012ca0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8012ca2:	68ba      	ldr	r2, [r7, #8]
 8012ca4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8012ca8:	4013      	ands	r3, r2
 8012caa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8012cac:	68fb      	ldr	r3, [r7, #12]
 8012cae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8012cb0:	68bb      	ldr	r3, [r7, #8]
 8012cb2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8012cb4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8012cb8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8012cbc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8012cbe:	4a04      	ldr	r2, [pc, #16]	; (8012cd0 <__NVIC_SetPriorityGrouping+0x44>)
 8012cc0:	68bb      	ldr	r3, [r7, #8]
 8012cc2:	60d3      	str	r3, [r2, #12]
}
 8012cc4:	bf00      	nop
 8012cc6:	3714      	adds	r7, #20
 8012cc8:	46bd      	mov	sp, r7
 8012cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cce:	4770      	bx	lr
 8012cd0:	e000ed00 	.word	0xe000ed00

08012cd4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8012cd4:	b480      	push	{r7}
 8012cd6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8012cd8:	4b04      	ldr	r3, [pc, #16]	; (8012cec <__NVIC_GetPriorityGrouping+0x18>)
 8012cda:	68db      	ldr	r3, [r3, #12]
 8012cdc:	0a1b      	lsrs	r3, r3, #8
 8012cde:	f003 0307 	and.w	r3, r3, #7
}
 8012ce2:	4618      	mov	r0, r3
 8012ce4:	46bd      	mov	sp, r7
 8012ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cea:	4770      	bx	lr
 8012cec:	e000ed00 	.word	0xe000ed00

08012cf0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8012cf0:	b480      	push	{r7}
 8012cf2:	b083      	sub	sp, #12
 8012cf4:	af00      	add	r7, sp, #0
 8012cf6:	4603      	mov	r3, r0
 8012cf8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8012cfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8012cfe:	2b00      	cmp	r3, #0
 8012d00:	db0b      	blt.n	8012d1a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8012d02:	79fb      	ldrb	r3, [r7, #7]
 8012d04:	f003 021f 	and.w	r2, r3, #31
 8012d08:	4907      	ldr	r1, [pc, #28]	; (8012d28 <__NVIC_EnableIRQ+0x38>)
 8012d0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8012d0e:	095b      	lsrs	r3, r3, #5
 8012d10:	2001      	movs	r0, #1
 8012d12:	fa00 f202 	lsl.w	r2, r0, r2
 8012d16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8012d1a:	bf00      	nop
 8012d1c:	370c      	adds	r7, #12
 8012d1e:	46bd      	mov	sp, r7
 8012d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d24:	4770      	bx	lr
 8012d26:	bf00      	nop
 8012d28:	e000e100 	.word	0xe000e100

08012d2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8012d2c:	b480      	push	{r7}
 8012d2e:	b083      	sub	sp, #12
 8012d30:	af00      	add	r7, sp, #0
 8012d32:	4603      	mov	r3, r0
 8012d34:	6039      	str	r1, [r7, #0]
 8012d36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8012d38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8012d3c:	2b00      	cmp	r3, #0
 8012d3e:	db0a      	blt.n	8012d56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8012d40:	683b      	ldr	r3, [r7, #0]
 8012d42:	b2da      	uxtb	r2, r3
 8012d44:	490c      	ldr	r1, [pc, #48]	; (8012d78 <__NVIC_SetPriority+0x4c>)
 8012d46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8012d4a:	0112      	lsls	r2, r2, #4
 8012d4c:	b2d2      	uxtb	r2, r2
 8012d4e:	440b      	add	r3, r1
 8012d50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8012d54:	e00a      	b.n	8012d6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8012d56:	683b      	ldr	r3, [r7, #0]
 8012d58:	b2da      	uxtb	r2, r3
 8012d5a:	4908      	ldr	r1, [pc, #32]	; (8012d7c <__NVIC_SetPriority+0x50>)
 8012d5c:	79fb      	ldrb	r3, [r7, #7]
 8012d5e:	f003 030f 	and.w	r3, r3, #15
 8012d62:	3b04      	subs	r3, #4
 8012d64:	0112      	lsls	r2, r2, #4
 8012d66:	b2d2      	uxtb	r2, r2
 8012d68:	440b      	add	r3, r1
 8012d6a:	761a      	strb	r2, [r3, #24]
}
 8012d6c:	bf00      	nop
 8012d6e:	370c      	adds	r7, #12
 8012d70:	46bd      	mov	sp, r7
 8012d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d76:	4770      	bx	lr
 8012d78:	e000e100 	.word	0xe000e100
 8012d7c:	e000ed00 	.word	0xe000ed00

08012d80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8012d80:	b480      	push	{r7}
 8012d82:	b089      	sub	sp, #36	; 0x24
 8012d84:	af00      	add	r7, sp, #0
 8012d86:	60f8      	str	r0, [r7, #12]
 8012d88:	60b9      	str	r1, [r7, #8]
 8012d8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8012d8c:	68fb      	ldr	r3, [r7, #12]
 8012d8e:	f003 0307 	and.w	r3, r3, #7
 8012d92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8012d94:	69fb      	ldr	r3, [r7, #28]
 8012d96:	f1c3 0307 	rsb	r3, r3, #7
 8012d9a:	2b04      	cmp	r3, #4
 8012d9c:	bf28      	it	cs
 8012d9e:	2304      	movcs	r3, #4
 8012da0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8012da2:	69fb      	ldr	r3, [r7, #28]
 8012da4:	3304      	adds	r3, #4
 8012da6:	2b06      	cmp	r3, #6
 8012da8:	d902      	bls.n	8012db0 <NVIC_EncodePriority+0x30>
 8012daa:	69fb      	ldr	r3, [r7, #28]
 8012dac:	3b03      	subs	r3, #3
 8012dae:	e000      	b.n	8012db2 <NVIC_EncodePriority+0x32>
 8012db0:	2300      	movs	r3, #0
 8012db2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8012db4:	f04f 32ff 	mov.w	r2, #4294967295
 8012db8:	69bb      	ldr	r3, [r7, #24]
 8012dba:	fa02 f303 	lsl.w	r3, r2, r3
 8012dbe:	43da      	mvns	r2, r3
 8012dc0:	68bb      	ldr	r3, [r7, #8]
 8012dc2:	401a      	ands	r2, r3
 8012dc4:	697b      	ldr	r3, [r7, #20]
 8012dc6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8012dc8:	f04f 31ff 	mov.w	r1, #4294967295
 8012dcc:	697b      	ldr	r3, [r7, #20]
 8012dce:	fa01 f303 	lsl.w	r3, r1, r3
 8012dd2:	43d9      	mvns	r1, r3
 8012dd4:	687b      	ldr	r3, [r7, #4]
 8012dd6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8012dd8:	4313      	orrs	r3, r2
         );
}
 8012dda:	4618      	mov	r0, r3
 8012ddc:	3724      	adds	r7, #36	; 0x24
 8012dde:	46bd      	mov	sp, r7
 8012de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012de4:	4770      	bx	lr
	...

08012de8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8012de8:	b580      	push	{r7, lr}
 8012dea:	b082      	sub	sp, #8
 8012dec:	af00      	add	r7, sp, #0
 8012dee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8012df0:	687b      	ldr	r3, [r7, #4]
 8012df2:	3b01      	subs	r3, #1
 8012df4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8012df8:	d301      	bcc.n	8012dfe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8012dfa:	2301      	movs	r3, #1
 8012dfc:	e00f      	b.n	8012e1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8012dfe:	4a0a      	ldr	r2, [pc, #40]	; (8012e28 <SysTick_Config+0x40>)
 8012e00:	687b      	ldr	r3, [r7, #4]
 8012e02:	3b01      	subs	r3, #1
 8012e04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8012e06:	210f      	movs	r1, #15
 8012e08:	f04f 30ff 	mov.w	r0, #4294967295
 8012e0c:	f7ff ff8e 	bl	8012d2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8012e10:	4b05      	ldr	r3, [pc, #20]	; (8012e28 <SysTick_Config+0x40>)
 8012e12:	2200      	movs	r2, #0
 8012e14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8012e16:	4b04      	ldr	r3, [pc, #16]	; (8012e28 <SysTick_Config+0x40>)
 8012e18:	2207      	movs	r2, #7
 8012e1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8012e1c:	2300      	movs	r3, #0
}
 8012e1e:	4618      	mov	r0, r3
 8012e20:	3708      	adds	r7, #8
 8012e22:	46bd      	mov	sp, r7
 8012e24:	bd80      	pop	{r7, pc}
 8012e26:	bf00      	nop
 8012e28:	e000e010 	.word	0xe000e010

08012e2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8012e2c:	b580      	push	{r7, lr}
 8012e2e:	b082      	sub	sp, #8
 8012e30:	af00      	add	r7, sp, #0
 8012e32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8012e34:	6878      	ldr	r0, [r7, #4]
 8012e36:	f7ff ff29 	bl	8012c8c <__NVIC_SetPriorityGrouping>
}
 8012e3a:	bf00      	nop
 8012e3c:	3708      	adds	r7, #8
 8012e3e:	46bd      	mov	sp, r7
 8012e40:	bd80      	pop	{r7, pc}

08012e42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8012e42:	b580      	push	{r7, lr}
 8012e44:	b086      	sub	sp, #24
 8012e46:	af00      	add	r7, sp, #0
 8012e48:	4603      	mov	r3, r0
 8012e4a:	60b9      	str	r1, [r7, #8]
 8012e4c:	607a      	str	r2, [r7, #4]
 8012e4e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8012e50:	2300      	movs	r3, #0
 8012e52:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8012e54:	f7ff ff3e 	bl	8012cd4 <__NVIC_GetPriorityGrouping>
 8012e58:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8012e5a:	687a      	ldr	r2, [r7, #4]
 8012e5c:	68b9      	ldr	r1, [r7, #8]
 8012e5e:	6978      	ldr	r0, [r7, #20]
 8012e60:	f7ff ff8e 	bl	8012d80 <NVIC_EncodePriority>
 8012e64:	4602      	mov	r2, r0
 8012e66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012e6a:	4611      	mov	r1, r2
 8012e6c:	4618      	mov	r0, r3
 8012e6e:	f7ff ff5d 	bl	8012d2c <__NVIC_SetPriority>
}
 8012e72:	bf00      	nop
 8012e74:	3718      	adds	r7, #24
 8012e76:	46bd      	mov	sp, r7
 8012e78:	bd80      	pop	{r7, pc}

08012e7a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8012e7a:	b580      	push	{r7, lr}
 8012e7c:	b082      	sub	sp, #8
 8012e7e:	af00      	add	r7, sp, #0
 8012e80:	4603      	mov	r3, r0
 8012e82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8012e84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8012e88:	4618      	mov	r0, r3
 8012e8a:	f7ff ff31 	bl	8012cf0 <__NVIC_EnableIRQ>
}
 8012e8e:	bf00      	nop
 8012e90:	3708      	adds	r7, #8
 8012e92:	46bd      	mov	sp, r7
 8012e94:	bd80      	pop	{r7, pc}

08012e96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8012e96:	b580      	push	{r7, lr}
 8012e98:	b082      	sub	sp, #8
 8012e9a:	af00      	add	r7, sp, #0
 8012e9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8012e9e:	6878      	ldr	r0, [r7, #4]
 8012ea0:	f7ff ffa2 	bl	8012de8 <SysTick_Config>
 8012ea4:	4603      	mov	r3, r0
}
 8012ea6:	4618      	mov	r0, r3
 8012ea8:	3708      	adds	r7, #8
 8012eaa:	46bd      	mov	sp, r7
 8012eac:	bd80      	pop	{r7, pc}

08012eae <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8012eae:	b580      	push	{r7, lr}
 8012eb0:	b084      	sub	sp, #16
 8012eb2:	af00      	add	r7, sp, #0
 8012eb4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8012eb6:	2300      	movs	r3, #0
 8012eb8:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8012eba:	687b      	ldr	r3, [r7, #4]
 8012ebc:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8012ec0:	b2db      	uxtb	r3, r3
 8012ec2:	2b02      	cmp	r3, #2
 8012ec4:	d005      	beq.n	8012ed2 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8012ec6:	687b      	ldr	r3, [r7, #4]
 8012ec8:	2204      	movs	r2, #4
 8012eca:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8012ecc:	2301      	movs	r3, #1
 8012ece:	73fb      	strb	r3, [r7, #15]
 8012ed0:	e029      	b.n	8012f26 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8012ed2:	687b      	ldr	r3, [r7, #4]
 8012ed4:	681b      	ldr	r3, [r3, #0]
 8012ed6:	681a      	ldr	r2, [r3, #0]
 8012ed8:	687b      	ldr	r3, [r7, #4]
 8012eda:	681b      	ldr	r3, [r3, #0]
 8012edc:	f022 020e 	bic.w	r2, r2, #14
 8012ee0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8012ee2:	687b      	ldr	r3, [r7, #4]
 8012ee4:	681b      	ldr	r3, [r3, #0]
 8012ee6:	681a      	ldr	r2, [r3, #0]
 8012ee8:	687b      	ldr	r3, [r7, #4]
 8012eea:	681b      	ldr	r3, [r3, #0]
 8012eec:	f022 0201 	bic.w	r2, r2, #1
 8012ef0:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8012ef2:	687b      	ldr	r3, [r7, #4]
 8012ef4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8012ef6:	f003 021c 	and.w	r2, r3, #28
 8012efa:	687b      	ldr	r3, [r7, #4]
 8012efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012efe:	2101      	movs	r1, #1
 8012f00:	fa01 f202 	lsl.w	r2, r1, r2
 8012f04:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8012f06:	687b      	ldr	r3, [r7, #4]
 8012f08:	2201      	movs	r2, #1
 8012f0a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8012f0e:	687b      	ldr	r3, [r7, #4]
 8012f10:	2200      	movs	r2, #0
 8012f12:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8012f16:	687b      	ldr	r3, [r7, #4]
 8012f18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012f1a:	2b00      	cmp	r3, #0
 8012f1c:	d003      	beq.n	8012f26 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8012f1e:	687b      	ldr	r3, [r7, #4]
 8012f20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012f22:	6878      	ldr	r0, [r7, #4]
 8012f24:	4798      	blx	r3
    }
  }
  return status;
 8012f26:	7bfb      	ldrb	r3, [r7, #15]
}
 8012f28:	4618      	mov	r0, r3
 8012f2a:	3710      	adds	r7, #16
 8012f2c:	46bd      	mov	sp, r7
 8012f2e:	bd80      	pop	{r7, pc}

08012f30 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8012f30:	b480      	push	{r7}
 8012f32:	b087      	sub	sp, #28
 8012f34:	af00      	add	r7, sp, #0
 8012f36:	60f8      	str	r0, [r7, #12]
 8012f38:	460b      	mov	r3, r1
 8012f3a:	607a      	str	r2, [r7, #4]
 8012f3c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8012f3e:	2300      	movs	r3, #0
 8012f40:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 8012f42:	7afb      	ldrb	r3, [r7, #11]
 8012f44:	2b00      	cmp	r3, #0
 8012f46:	d103      	bne.n	8012f50 <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8012f48:	68fb      	ldr	r3, [r7, #12]
 8012f4a:	687a      	ldr	r2, [r7, #4]
 8012f4c:	605a      	str	r2, [r3, #4]
      break;
 8012f4e:	e002      	b.n	8012f56 <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 8012f50:	2301      	movs	r3, #1
 8012f52:	75fb      	strb	r3, [r7, #23]
      break;
 8012f54:	bf00      	nop
  }

  return status;
 8012f56:	7dfb      	ldrb	r3, [r7, #23]
}
 8012f58:	4618      	mov	r0, r3
 8012f5a:	371c      	adds	r7, #28
 8012f5c:	46bd      	mov	sp, r7
 8012f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f62:	4770      	bx	lr

08012f64 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8012f64:	b480      	push	{r7}
 8012f66:	b083      	sub	sp, #12
 8012f68:	af00      	add	r7, sp, #0
 8012f6a:	6078      	str	r0, [r7, #4]
 8012f6c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8012f6e:	687b      	ldr	r3, [r7, #4]
 8012f70:	2b00      	cmp	r3, #0
 8012f72:	d101      	bne.n	8012f78 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8012f74:	2301      	movs	r3, #1
 8012f76:	e003      	b.n	8012f80 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8012f78:	687b      	ldr	r3, [r7, #4]
 8012f7a:	683a      	ldr	r2, [r7, #0]
 8012f7c:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8012f7e:	2300      	movs	r3, #0
  }
}
 8012f80:	4618      	mov	r0, r3
 8012f82:	370c      	adds	r7, #12
 8012f84:	46bd      	mov	sp, r7
 8012f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f8a:	4770      	bx	lr

08012f8c <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8012f8c:	b580      	push	{r7, lr}
 8012f8e:	b086      	sub	sp, #24
 8012f90:	af00      	add	r7, sp, #0
 8012f92:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8012f94:	687b      	ldr	r3, [r7, #4]
 8012f96:	681b      	ldr	r3, [r3, #0]
 8012f98:	0c1b      	lsrs	r3, r3, #16
 8012f9a:	f003 0301 	and.w	r3, r3, #1
 8012f9e:	617b      	str	r3, [r7, #20]
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8012fa0:	687b      	ldr	r3, [r7, #4]
 8012fa2:	681b      	ldr	r3, [r3, #0]
 8012fa4:	f003 031f 	and.w	r3, r3, #31
 8012fa8:	2201      	movs	r2, #1
 8012faa:	fa02 f303 	lsl.w	r3, r2, r3
 8012fae:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 8012fb0:	697b      	ldr	r3, [r7, #20]
 8012fb2:	015a      	lsls	r2, r3, #5
 8012fb4:	4b0c      	ldr	r3, [pc, #48]	; (8012fe8 <HAL_EXTI_IRQHandler+0x5c>)
 8012fb6:	4413      	add	r3, r2
 8012fb8:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8012fba:	68fb      	ldr	r3, [r7, #12]
 8012fbc:	681b      	ldr	r3, [r3, #0]
 8012fbe:	693a      	ldr	r2, [r7, #16]
 8012fc0:	4013      	ands	r3, r2
 8012fc2:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 8012fc4:	68bb      	ldr	r3, [r7, #8]
 8012fc6:	2b00      	cmp	r3, #0
 8012fc8:	d009      	beq.n	8012fde <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8012fca:	68fb      	ldr	r3, [r7, #12]
 8012fcc:	693a      	ldr	r2, [r7, #16]
 8012fce:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8012fd0:	687b      	ldr	r3, [r7, #4]
 8012fd2:	685b      	ldr	r3, [r3, #4]
 8012fd4:	2b00      	cmp	r3, #0
 8012fd6:	d002      	beq.n	8012fde <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8012fd8:	687b      	ldr	r3, [r7, #4]
 8012fda:	685b      	ldr	r3, [r3, #4]
 8012fdc:	4798      	blx	r3
    }
  }
}
 8012fde:	bf00      	nop
 8012fe0:	3718      	adds	r7, #24
 8012fe2:	46bd      	mov	sp, r7
 8012fe4:	bd80      	pop	{r7, pc}
 8012fe6:	bf00      	nop
 8012fe8:	40010414 	.word	0x40010414

08012fec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8012fec:	b480      	push	{r7}
 8012fee:	b087      	sub	sp, #28
 8012ff0:	af00      	add	r7, sp, #0
 8012ff2:	6078      	str	r0, [r7, #4]
 8012ff4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8012ff6:	2300      	movs	r3, #0
 8012ff8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8012ffa:	e17f      	b.n	80132fc <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8012ffc:	683b      	ldr	r3, [r7, #0]
 8012ffe:	681a      	ldr	r2, [r3, #0]
 8013000:	2101      	movs	r1, #1
 8013002:	697b      	ldr	r3, [r7, #20]
 8013004:	fa01 f303 	lsl.w	r3, r1, r3
 8013008:	4013      	ands	r3, r2
 801300a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 801300c:	68fb      	ldr	r3, [r7, #12]
 801300e:	2b00      	cmp	r3, #0
 8013010:	f000 8171 	beq.w	80132f6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8013014:	683b      	ldr	r3, [r7, #0]
 8013016:	685b      	ldr	r3, [r3, #4]
 8013018:	2b01      	cmp	r3, #1
 801301a:	d00b      	beq.n	8013034 <HAL_GPIO_Init+0x48>
 801301c:	683b      	ldr	r3, [r7, #0]
 801301e:	685b      	ldr	r3, [r3, #4]
 8013020:	2b02      	cmp	r3, #2
 8013022:	d007      	beq.n	8013034 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8013024:	683b      	ldr	r3, [r7, #0]
 8013026:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8013028:	2b11      	cmp	r3, #17
 801302a:	d003      	beq.n	8013034 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 801302c:	683b      	ldr	r3, [r7, #0]
 801302e:	685b      	ldr	r3, [r3, #4]
 8013030:	2b12      	cmp	r3, #18
 8013032:	d130      	bne.n	8013096 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8013034:	687b      	ldr	r3, [r7, #4]
 8013036:	689b      	ldr	r3, [r3, #8]
 8013038:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 801303a:	697b      	ldr	r3, [r7, #20]
 801303c:	005b      	lsls	r3, r3, #1
 801303e:	2203      	movs	r2, #3
 8013040:	fa02 f303 	lsl.w	r3, r2, r3
 8013044:	43db      	mvns	r3, r3
 8013046:	693a      	ldr	r2, [r7, #16]
 8013048:	4013      	ands	r3, r2
 801304a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 801304c:	683b      	ldr	r3, [r7, #0]
 801304e:	68da      	ldr	r2, [r3, #12]
 8013050:	697b      	ldr	r3, [r7, #20]
 8013052:	005b      	lsls	r3, r3, #1
 8013054:	fa02 f303 	lsl.w	r3, r2, r3
 8013058:	693a      	ldr	r2, [r7, #16]
 801305a:	4313      	orrs	r3, r2
 801305c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 801305e:	687b      	ldr	r3, [r7, #4]
 8013060:	693a      	ldr	r2, [r7, #16]
 8013062:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8013064:	687b      	ldr	r3, [r7, #4]
 8013066:	685b      	ldr	r3, [r3, #4]
 8013068:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 801306a:	2201      	movs	r2, #1
 801306c:	697b      	ldr	r3, [r7, #20]
 801306e:	fa02 f303 	lsl.w	r3, r2, r3
 8013072:	43db      	mvns	r3, r3
 8013074:	693a      	ldr	r2, [r7, #16]
 8013076:	4013      	ands	r3, r2
 8013078:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 801307a:	683b      	ldr	r3, [r7, #0]
 801307c:	685b      	ldr	r3, [r3, #4]
 801307e:	091b      	lsrs	r3, r3, #4
 8013080:	f003 0201 	and.w	r2, r3, #1
 8013084:	697b      	ldr	r3, [r7, #20]
 8013086:	fa02 f303 	lsl.w	r3, r2, r3
 801308a:	693a      	ldr	r2, [r7, #16]
 801308c:	4313      	orrs	r3, r2
 801308e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8013090:	687b      	ldr	r3, [r7, #4]
 8013092:	693a      	ldr	r2, [r7, #16]
 8013094:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8013096:	683b      	ldr	r3, [r7, #0]
 8013098:	685b      	ldr	r3, [r3, #4]
 801309a:	f003 0303 	and.w	r3, r3, #3
 801309e:	2b03      	cmp	r3, #3
 80130a0:	d118      	bne.n	80130d4 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80130a2:	687b      	ldr	r3, [r7, #4]
 80130a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80130a6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80130a8:	2201      	movs	r2, #1
 80130aa:	697b      	ldr	r3, [r7, #20]
 80130ac:	fa02 f303 	lsl.w	r3, r2, r3
 80130b0:	43db      	mvns	r3, r3
 80130b2:	693a      	ldr	r2, [r7, #16]
 80130b4:	4013      	ands	r3, r2
 80130b6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 80130b8:	683b      	ldr	r3, [r7, #0]
 80130ba:	685b      	ldr	r3, [r3, #4]
 80130bc:	08db      	lsrs	r3, r3, #3
 80130be:	f003 0201 	and.w	r2, r3, #1
 80130c2:	697b      	ldr	r3, [r7, #20]
 80130c4:	fa02 f303 	lsl.w	r3, r2, r3
 80130c8:	693a      	ldr	r2, [r7, #16]
 80130ca:	4313      	orrs	r3, r2
 80130cc:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80130ce:	687b      	ldr	r3, [r7, #4]
 80130d0:	693a      	ldr	r2, [r7, #16]
 80130d2:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80130d4:	687b      	ldr	r3, [r7, #4]
 80130d6:	68db      	ldr	r3, [r3, #12]
 80130d8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80130da:	697b      	ldr	r3, [r7, #20]
 80130dc:	005b      	lsls	r3, r3, #1
 80130de:	2203      	movs	r2, #3
 80130e0:	fa02 f303 	lsl.w	r3, r2, r3
 80130e4:	43db      	mvns	r3, r3
 80130e6:	693a      	ldr	r2, [r7, #16]
 80130e8:	4013      	ands	r3, r2
 80130ea:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80130ec:	683b      	ldr	r3, [r7, #0]
 80130ee:	689a      	ldr	r2, [r3, #8]
 80130f0:	697b      	ldr	r3, [r7, #20]
 80130f2:	005b      	lsls	r3, r3, #1
 80130f4:	fa02 f303 	lsl.w	r3, r2, r3
 80130f8:	693a      	ldr	r2, [r7, #16]
 80130fa:	4313      	orrs	r3, r2
 80130fc:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80130fe:	687b      	ldr	r3, [r7, #4]
 8013100:	693a      	ldr	r2, [r7, #16]
 8013102:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8013104:	683b      	ldr	r3, [r7, #0]
 8013106:	685b      	ldr	r3, [r3, #4]
 8013108:	2b02      	cmp	r3, #2
 801310a:	d003      	beq.n	8013114 <HAL_GPIO_Init+0x128>
 801310c:	683b      	ldr	r3, [r7, #0]
 801310e:	685b      	ldr	r3, [r3, #4]
 8013110:	2b12      	cmp	r3, #18
 8013112:	d123      	bne.n	801315c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8013114:	697b      	ldr	r3, [r7, #20]
 8013116:	08da      	lsrs	r2, r3, #3
 8013118:	687b      	ldr	r3, [r7, #4]
 801311a:	3208      	adds	r2, #8
 801311c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013120:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8013122:	697b      	ldr	r3, [r7, #20]
 8013124:	f003 0307 	and.w	r3, r3, #7
 8013128:	009b      	lsls	r3, r3, #2
 801312a:	220f      	movs	r2, #15
 801312c:	fa02 f303 	lsl.w	r3, r2, r3
 8013130:	43db      	mvns	r3, r3
 8013132:	693a      	ldr	r2, [r7, #16]
 8013134:	4013      	ands	r3, r2
 8013136:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8013138:	683b      	ldr	r3, [r7, #0]
 801313a:	691a      	ldr	r2, [r3, #16]
 801313c:	697b      	ldr	r3, [r7, #20]
 801313e:	f003 0307 	and.w	r3, r3, #7
 8013142:	009b      	lsls	r3, r3, #2
 8013144:	fa02 f303 	lsl.w	r3, r2, r3
 8013148:	693a      	ldr	r2, [r7, #16]
 801314a:	4313      	orrs	r3, r2
 801314c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 801314e:	697b      	ldr	r3, [r7, #20]
 8013150:	08da      	lsrs	r2, r3, #3
 8013152:	687b      	ldr	r3, [r7, #4]
 8013154:	3208      	adds	r2, #8
 8013156:	6939      	ldr	r1, [r7, #16]
 8013158:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 801315c:	687b      	ldr	r3, [r7, #4]
 801315e:	681b      	ldr	r3, [r3, #0]
 8013160:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8013162:	697b      	ldr	r3, [r7, #20]
 8013164:	005b      	lsls	r3, r3, #1
 8013166:	2203      	movs	r2, #3
 8013168:	fa02 f303 	lsl.w	r3, r2, r3
 801316c:	43db      	mvns	r3, r3
 801316e:	693a      	ldr	r2, [r7, #16]
 8013170:	4013      	ands	r3, r2
 8013172:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8013174:	683b      	ldr	r3, [r7, #0]
 8013176:	685b      	ldr	r3, [r3, #4]
 8013178:	f003 0203 	and.w	r2, r3, #3
 801317c:	697b      	ldr	r3, [r7, #20]
 801317e:	005b      	lsls	r3, r3, #1
 8013180:	fa02 f303 	lsl.w	r3, r2, r3
 8013184:	693a      	ldr	r2, [r7, #16]
 8013186:	4313      	orrs	r3, r2
 8013188:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 801318a:	687b      	ldr	r3, [r7, #4]
 801318c:	693a      	ldr	r2, [r7, #16]
 801318e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8013190:	683b      	ldr	r3, [r7, #0]
 8013192:	685b      	ldr	r3, [r3, #4]
 8013194:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8013198:	2b00      	cmp	r3, #0
 801319a:	f000 80ac 	beq.w	80132f6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 801319e:	4b5f      	ldr	r3, [pc, #380]	; (801331c <HAL_GPIO_Init+0x330>)
 80131a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80131a2:	4a5e      	ldr	r2, [pc, #376]	; (801331c <HAL_GPIO_Init+0x330>)
 80131a4:	f043 0301 	orr.w	r3, r3, #1
 80131a8:	6613      	str	r3, [r2, #96]	; 0x60
 80131aa:	4b5c      	ldr	r3, [pc, #368]	; (801331c <HAL_GPIO_Init+0x330>)
 80131ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80131ae:	f003 0301 	and.w	r3, r3, #1
 80131b2:	60bb      	str	r3, [r7, #8]
 80131b4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80131b6:	4a5a      	ldr	r2, [pc, #360]	; (8013320 <HAL_GPIO_Init+0x334>)
 80131b8:	697b      	ldr	r3, [r7, #20]
 80131ba:	089b      	lsrs	r3, r3, #2
 80131bc:	3302      	adds	r3, #2
 80131be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80131c2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80131c4:	697b      	ldr	r3, [r7, #20]
 80131c6:	f003 0303 	and.w	r3, r3, #3
 80131ca:	009b      	lsls	r3, r3, #2
 80131cc:	220f      	movs	r2, #15
 80131ce:	fa02 f303 	lsl.w	r3, r2, r3
 80131d2:	43db      	mvns	r3, r3
 80131d4:	693a      	ldr	r2, [r7, #16]
 80131d6:	4013      	ands	r3, r2
 80131d8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80131da:	687b      	ldr	r3, [r7, #4]
 80131dc:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80131e0:	d025      	beq.n	801322e <HAL_GPIO_Init+0x242>
 80131e2:	687b      	ldr	r3, [r7, #4]
 80131e4:	4a4f      	ldr	r2, [pc, #316]	; (8013324 <HAL_GPIO_Init+0x338>)
 80131e6:	4293      	cmp	r3, r2
 80131e8:	d01f      	beq.n	801322a <HAL_GPIO_Init+0x23e>
 80131ea:	687b      	ldr	r3, [r7, #4]
 80131ec:	4a4e      	ldr	r2, [pc, #312]	; (8013328 <HAL_GPIO_Init+0x33c>)
 80131ee:	4293      	cmp	r3, r2
 80131f0:	d019      	beq.n	8013226 <HAL_GPIO_Init+0x23a>
 80131f2:	687b      	ldr	r3, [r7, #4]
 80131f4:	4a4d      	ldr	r2, [pc, #308]	; (801332c <HAL_GPIO_Init+0x340>)
 80131f6:	4293      	cmp	r3, r2
 80131f8:	d013      	beq.n	8013222 <HAL_GPIO_Init+0x236>
 80131fa:	687b      	ldr	r3, [r7, #4]
 80131fc:	4a4c      	ldr	r2, [pc, #304]	; (8013330 <HAL_GPIO_Init+0x344>)
 80131fe:	4293      	cmp	r3, r2
 8013200:	d00d      	beq.n	801321e <HAL_GPIO_Init+0x232>
 8013202:	687b      	ldr	r3, [r7, #4]
 8013204:	4a4b      	ldr	r2, [pc, #300]	; (8013334 <HAL_GPIO_Init+0x348>)
 8013206:	4293      	cmp	r3, r2
 8013208:	d007      	beq.n	801321a <HAL_GPIO_Init+0x22e>
 801320a:	687b      	ldr	r3, [r7, #4]
 801320c:	4a4a      	ldr	r2, [pc, #296]	; (8013338 <HAL_GPIO_Init+0x34c>)
 801320e:	4293      	cmp	r3, r2
 8013210:	d101      	bne.n	8013216 <HAL_GPIO_Init+0x22a>
 8013212:	2306      	movs	r3, #6
 8013214:	e00c      	b.n	8013230 <HAL_GPIO_Init+0x244>
 8013216:	2307      	movs	r3, #7
 8013218:	e00a      	b.n	8013230 <HAL_GPIO_Init+0x244>
 801321a:	2305      	movs	r3, #5
 801321c:	e008      	b.n	8013230 <HAL_GPIO_Init+0x244>
 801321e:	2304      	movs	r3, #4
 8013220:	e006      	b.n	8013230 <HAL_GPIO_Init+0x244>
 8013222:	2303      	movs	r3, #3
 8013224:	e004      	b.n	8013230 <HAL_GPIO_Init+0x244>
 8013226:	2302      	movs	r3, #2
 8013228:	e002      	b.n	8013230 <HAL_GPIO_Init+0x244>
 801322a:	2301      	movs	r3, #1
 801322c:	e000      	b.n	8013230 <HAL_GPIO_Init+0x244>
 801322e:	2300      	movs	r3, #0
 8013230:	697a      	ldr	r2, [r7, #20]
 8013232:	f002 0203 	and.w	r2, r2, #3
 8013236:	0092      	lsls	r2, r2, #2
 8013238:	4093      	lsls	r3, r2
 801323a:	693a      	ldr	r2, [r7, #16]
 801323c:	4313      	orrs	r3, r2
 801323e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8013240:	4937      	ldr	r1, [pc, #220]	; (8013320 <HAL_GPIO_Init+0x334>)
 8013242:	697b      	ldr	r3, [r7, #20]
 8013244:	089b      	lsrs	r3, r3, #2
 8013246:	3302      	adds	r3, #2
 8013248:	693a      	ldr	r2, [r7, #16]
 801324a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 801324e:	4b3b      	ldr	r3, [pc, #236]	; (801333c <HAL_GPIO_Init+0x350>)
 8013250:	681b      	ldr	r3, [r3, #0]
 8013252:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8013254:	68fb      	ldr	r3, [r7, #12]
 8013256:	43db      	mvns	r3, r3
 8013258:	693a      	ldr	r2, [r7, #16]
 801325a:	4013      	ands	r3, r2
 801325c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 801325e:	683b      	ldr	r3, [r7, #0]
 8013260:	685b      	ldr	r3, [r3, #4]
 8013262:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8013266:	2b00      	cmp	r3, #0
 8013268:	d003      	beq.n	8013272 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 801326a:	693a      	ldr	r2, [r7, #16]
 801326c:	68fb      	ldr	r3, [r7, #12]
 801326e:	4313      	orrs	r3, r2
 8013270:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8013272:	4a32      	ldr	r2, [pc, #200]	; (801333c <HAL_GPIO_Init+0x350>)
 8013274:	693b      	ldr	r3, [r7, #16]
 8013276:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8013278:	4b30      	ldr	r3, [pc, #192]	; (801333c <HAL_GPIO_Init+0x350>)
 801327a:	685b      	ldr	r3, [r3, #4]
 801327c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 801327e:	68fb      	ldr	r3, [r7, #12]
 8013280:	43db      	mvns	r3, r3
 8013282:	693a      	ldr	r2, [r7, #16]
 8013284:	4013      	ands	r3, r2
 8013286:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8013288:	683b      	ldr	r3, [r7, #0]
 801328a:	685b      	ldr	r3, [r3, #4]
 801328c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8013290:	2b00      	cmp	r3, #0
 8013292:	d003      	beq.n	801329c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8013294:	693a      	ldr	r2, [r7, #16]
 8013296:	68fb      	ldr	r3, [r7, #12]
 8013298:	4313      	orrs	r3, r2
 801329a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 801329c:	4a27      	ldr	r2, [pc, #156]	; (801333c <HAL_GPIO_Init+0x350>)
 801329e:	693b      	ldr	r3, [r7, #16]
 80132a0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80132a2:	4b26      	ldr	r3, [pc, #152]	; (801333c <HAL_GPIO_Init+0x350>)
 80132a4:	689b      	ldr	r3, [r3, #8]
 80132a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80132a8:	68fb      	ldr	r3, [r7, #12]
 80132aa:	43db      	mvns	r3, r3
 80132ac:	693a      	ldr	r2, [r7, #16]
 80132ae:	4013      	ands	r3, r2
 80132b0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80132b2:	683b      	ldr	r3, [r7, #0]
 80132b4:	685b      	ldr	r3, [r3, #4]
 80132b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80132ba:	2b00      	cmp	r3, #0
 80132bc:	d003      	beq.n	80132c6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80132be:	693a      	ldr	r2, [r7, #16]
 80132c0:	68fb      	ldr	r3, [r7, #12]
 80132c2:	4313      	orrs	r3, r2
 80132c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80132c6:	4a1d      	ldr	r2, [pc, #116]	; (801333c <HAL_GPIO_Init+0x350>)
 80132c8:	693b      	ldr	r3, [r7, #16]
 80132ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80132cc:	4b1b      	ldr	r3, [pc, #108]	; (801333c <HAL_GPIO_Init+0x350>)
 80132ce:	68db      	ldr	r3, [r3, #12]
 80132d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80132d2:	68fb      	ldr	r3, [r7, #12]
 80132d4:	43db      	mvns	r3, r3
 80132d6:	693a      	ldr	r2, [r7, #16]
 80132d8:	4013      	ands	r3, r2
 80132da:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80132dc:	683b      	ldr	r3, [r7, #0]
 80132de:	685b      	ldr	r3, [r3, #4]
 80132e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80132e4:	2b00      	cmp	r3, #0
 80132e6:	d003      	beq.n	80132f0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80132e8:	693a      	ldr	r2, [r7, #16]
 80132ea:	68fb      	ldr	r3, [r7, #12]
 80132ec:	4313      	orrs	r3, r2
 80132ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80132f0:	4a12      	ldr	r2, [pc, #72]	; (801333c <HAL_GPIO_Init+0x350>)
 80132f2:	693b      	ldr	r3, [r7, #16]
 80132f4:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80132f6:	697b      	ldr	r3, [r7, #20]
 80132f8:	3301      	adds	r3, #1
 80132fa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80132fc:	683b      	ldr	r3, [r7, #0]
 80132fe:	681a      	ldr	r2, [r3, #0]
 8013300:	697b      	ldr	r3, [r7, #20]
 8013302:	fa22 f303 	lsr.w	r3, r2, r3
 8013306:	2b00      	cmp	r3, #0
 8013308:	f47f ae78 	bne.w	8012ffc <HAL_GPIO_Init+0x10>
  }
}
 801330c:	bf00      	nop
 801330e:	bf00      	nop
 8013310:	371c      	adds	r7, #28
 8013312:	46bd      	mov	sp, r7
 8013314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013318:	4770      	bx	lr
 801331a:	bf00      	nop
 801331c:	40021000 	.word	0x40021000
 8013320:	40010000 	.word	0x40010000
 8013324:	48000400 	.word	0x48000400
 8013328:	48000800 	.word	0x48000800
 801332c:	48000c00 	.word	0x48000c00
 8013330:	48001000 	.word	0x48001000
 8013334:	48001400 	.word	0x48001400
 8013338:	48001800 	.word	0x48001800
 801333c:	40010400 	.word	0x40010400

08013340 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8013340:	b480      	push	{r7}
 8013342:	b087      	sub	sp, #28
 8013344:	af00      	add	r7, sp, #0
 8013346:	6078      	str	r0, [r7, #4]
 8013348:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 801334a:	2300      	movs	r3, #0
 801334c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 801334e:	e0cd      	b.n	80134ec <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8013350:	2201      	movs	r2, #1
 8013352:	697b      	ldr	r3, [r7, #20]
 8013354:	fa02 f303 	lsl.w	r3, r2, r3
 8013358:	683a      	ldr	r2, [r7, #0]
 801335a:	4013      	ands	r3, r2
 801335c:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 801335e:	693b      	ldr	r3, [r7, #16]
 8013360:	2b00      	cmp	r3, #0
 8013362:	f000 80c0 	beq.w	80134e6 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8013366:	4a68      	ldr	r2, [pc, #416]	; (8013508 <HAL_GPIO_DeInit+0x1c8>)
 8013368:	697b      	ldr	r3, [r7, #20]
 801336a:	089b      	lsrs	r3, r3, #2
 801336c:	3302      	adds	r3, #2
 801336e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013372:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8013374:	697b      	ldr	r3, [r7, #20]
 8013376:	f003 0303 	and.w	r3, r3, #3
 801337a:	009b      	lsls	r3, r3, #2
 801337c:	220f      	movs	r2, #15
 801337e:	fa02 f303 	lsl.w	r3, r2, r3
 8013382:	68fa      	ldr	r2, [r7, #12]
 8013384:	4013      	ands	r3, r2
 8013386:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8013388:	687b      	ldr	r3, [r7, #4]
 801338a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 801338e:	d025      	beq.n	80133dc <HAL_GPIO_DeInit+0x9c>
 8013390:	687b      	ldr	r3, [r7, #4]
 8013392:	4a5e      	ldr	r2, [pc, #376]	; (801350c <HAL_GPIO_DeInit+0x1cc>)
 8013394:	4293      	cmp	r3, r2
 8013396:	d01f      	beq.n	80133d8 <HAL_GPIO_DeInit+0x98>
 8013398:	687b      	ldr	r3, [r7, #4]
 801339a:	4a5d      	ldr	r2, [pc, #372]	; (8013510 <HAL_GPIO_DeInit+0x1d0>)
 801339c:	4293      	cmp	r3, r2
 801339e:	d019      	beq.n	80133d4 <HAL_GPIO_DeInit+0x94>
 80133a0:	687b      	ldr	r3, [r7, #4]
 80133a2:	4a5c      	ldr	r2, [pc, #368]	; (8013514 <HAL_GPIO_DeInit+0x1d4>)
 80133a4:	4293      	cmp	r3, r2
 80133a6:	d013      	beq.n	80133d0 <HAL_GPIO_DeInit+0x90>
 80133a8:	687b      	ldr	r3, [r7, #4]
 80133aa:	4a5b      	ldr	r2, [pc, #364]	; (8013518 <HAL_GPIO_DeInit+0x1d8>)
 80133ac:	4293      	cmp	r3, r2
 80133ae:	d00d      	beq.n	80133cc <HAL_GPIO_DeInit+0x8c>
 80133b0:	687b      	ldr	r3, [r7, #4]
 80133b2:	4a5a      	ldr	r2, [pc, #360]	; (801351c <HAL_GPIO_DeInit+0x1dc>)
 80133b4:	4293      	cmp	r3, r2
 80133b6:	d007      	beq.n	80133c8 <HAL_GPIO_DeInit+0x88>
 80133b8:	687b      	ldr	r3, [r7, #4]
 80133ba:	4a59      	ldr	r2, [pc, #356]	; (8013520 <HAL_GPIO_DeInit+0x1e0>)
 80133bc:	4293      	cmp	r3, r2
 80133be:	d101      	bne.n	80133c4 <HAL_GPIO_DeInit+0x84>
 80133c0:	2306      	movs	r3, #6
 80133c2:	e00c      	b.n	80133de <HAL_GPIO_DeInit+0x9e>
 80133c4:	2307      	movs	r3, #7
 80133c6:	e00a      	b.n	80133de <HAL_GPIO_DeInit+0x9e>
 80133c8:	2305      	movs	r3, #5
 80133ca:	e008      	b.n	80133de <HAL_GPIO_DeInit+0x9e>
 80133cc:	2304      	movs	r3, #4
 80133ce:	e006      	b.n	80133de <HAL_GPIO_DeInit+0x9e>
 80133d0:	2303      	movs	r3, #3
 80133d2:	e004      	b.n	80133de <HAL_GPIO_DeInit+0x9e>
 80133d4:	2302      	movs	r3, #2
 80133d6:	e002      	b.n	80133de <HAL_GPIO_DeInit+0x9e>
 80133d8:	2301      	movs	r3, #1
 80133da:	e000      	b.n	80133de <HAL_GPIO_DeInit+0x9e>
 80133dc:	2300      	movs	r3, #0
 80133de:	697a      	ldr	r2, [r7, #20]
 80133e0:	f002 0203 	and.w	r2, r2, #3
 80133e4:	0092      	lsls	r2, r2, #2
 80133e6:	4093      	lsls	r3, r2
 80133e8:	68fa      	ldr	r2, [r7, #12]
 80133ea:	429a      	cmp	r2, r3
 80133ec:	d132      	bne.n	8013454 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80133ee:	4b4d      	ldr	r3, [pc, #308]	; (8013524 <HAL_GPIO_DeInit+0x1e4>)
 80133f0:	681a      	ldr	r2, [r3, #0]
 80133f2:	693b      	ldr	r3, [r7, #16]
 80133f4:	43db      	mvns	r3, r3
 80133f6:	494b      	ldr	r1, [pc, #300]	; (8013524 <HAL_GPIO_DeInit+0x1e4>)
 80133f8:	4013      	ands	r3, r2
 80133fa:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 80133fc:	4b49      	ldr	r3, [pc, #292]	; (8013524 <HAL_GPIO_DeInit+0x1e4>)
 80133fe:	685a      	ldr	r2, [r3, #4]
 8013400:	693b      	ldr	r3, [r7, #16]
 8013402:	43db      	mvns	r3, r3
 8013404:	4947      	ldr	r1, [pc, #284]	; (8013524 <HAL_GPIO_DeInit+0x1e4>)
 8013406:	4013      	ands	r3, r2
 8013408:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 801340a:	4b46      	ldr	r3, [pc, #280]	; (8013524 <HAL_GPIO_DeInit+0x1e4>)
 801340c:	689a      	ldr	r2, [r3, #8]
 801340e:	693b      	ldr	r3, [r7, #16]
 8013410:	43db      	mvns	r3, r3
 8013412:	4944      	ldr	r1, [pc, #272]	; (8013524 <HAL_GPIO_DeInit+0x1e4>)
 8013414:	4013      	ands	r3, r2
 8013416:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 8013418:	4b42      	ldr	r3, [pc, #264]	; (8013524 <HAL_GPIO_DeInit+0x1e4>)
 801341a:	68da      	ldr	r2, [r3, #12]
 801341c:	693b      	ldr	r3, [r7, #16]
 801341e:	43db      	mvns	r3, r3
 8013420:	4940      	ldr	r1, [pc, #256]	; (8013524 <HAL_GPIO_DeInit+0x1e4>)
 8013422:	4013      	ands	r3, r2
 8013424:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8013426:	697b      	ldr	r3, [r7, #20]
 8013428:	f003 0303 	and.w	r3, r3, #3
 801342c:	009b      	lsls	r3, r3, #2
 801342e:	220f      	movs	r2, #15
 8013430:	fa02 f303 	lsl.w	r3, r2, r3
 8013434:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8013436:	4a34      	ldr	r2, [pc, #208]	; (8013508 <HAL_GPIO_DeInit+0x1c8>)
 8013438:	697b      	ldr	r3, [r7, #20]
 801343a:	089b      	lsrs	r3, r3, #2
 801343c:	3302      	adds	r3, #2
 801343e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8013442:	68fb      	ldr	r3, [r7, #12]
 8013444:	43da      	mvns	r2, r3
 8013446:	4830      	ldr	r0, [pc, #192]	; (8013508 <HAL_GPIO_DeInit+0x1c8>)
 8013448:	697b      	ldr	r3, [r7, #20]
 801344a:	089b      	lsrs	r3, r3, #2
 801344c:	400a      	ands	r2, r1
 801344e:	3302      	adds	r3, #2
 8013450:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8013454:	687b      	ldr	r3, [r7, #4]
 8013456:	681a      	ldr	r2, [r3, #0]
 8013458:	697b      	ldr	r3, [r7, #20]
 801345a:	005b      	lsls	r3, r3, #1
 801345c:	2103      	movs	r1, #3
 801345e:	fa01 f303 	lsl.w	r3, r1, r3
 8013462:	431a      	orrs	r2, r3
 8013464:	687b      	ldr	r3, [r7, #4]
 8013466:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8013468:	697b      	ldr	r3, [r7, #20]
 801346a:	08da      	lsrs	r2, r3, #3
 801346c:	687b      	ldr	r3, [r7, #4]
 801346e:	3208      	adds	r2, #8
 8013470:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013474:	697b      	ldr	r3, [r7, #20]
 8013476:	f003 0307 	and.w	r3, r3, #7
 801347a:	009b      	lsls	r3, r3, #2
 801347c:	220f      	movs	r2, #15
 801347e:	fa02 f303 	lsl.w	r3, r2, r3
 8013482:	43db      	mvns	r3, r3
 8013484:	697a      	ldr	r2, [r7, #20]
 8013486:	08d2      	lsrs	r2, r2, #3
 8013488:	4019      	ands	r1, r3
 801348a:	687b      	ldr	r3, [r7, #4]
 801348c:	3208      	adds	r2, #8
 801348e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8013492:	687b      	ldr	r3, [r7, #4]
 8013494:	689a      	ldr	r2, [r3, #8]
 8013496:	697b      	ldr	r3, [r7, #20]
 8013498:	005b      	lsls	r3, r3, #1
 801349a:	2103      	movs	r1, #3
 801349c:	fa01 f303 	lsl.w	r3, r1, r3
 80134a0:	43db      	mvns	r3, r3
 80134a2:	401a      	ands	r2, r3
 80134a4:	687b      	ldr	r3, [r7, #4]
 80134a6:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80134a8:	687b      	ldr	r3, [r7, #4]
 80134aa:	685a      	ldr	r2, [r3, #4]
 80134ac:	2101      	movs	r1, #1
 80134ae:	697b      	ldr	r3, [r7, #20]
 80134b0:	fa01 f303 	lsl.w	r3, r1, r3
 80134b4:	43db      	mvns	r3, r3
 80134b6:	401a      	ands	r2, r3
 80134b8:	687b      	ldr	r3, [r7, #4]
 80134ba:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80134bc:	687b      	ldr	r3, [r7, #4]
 80134be:	68da      	ldr	r2, [r3, #12]
 80134c0:	697b      	ldr	r3, [r7, #20]
 80134c2:	005b      	lsls	r3, r3, #1
 80134c4:	2103      	movs	r1, #3
 80134c6:	fa01 f303 	lsl.w	r3, r1, r3
 80134ca:	43db      	mvns	r3, r3
 80134cc:	401a      	ands	r2, r3
 80134ce:	687b      	ldr	r3, [r7, #4]
 80134d0:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 80134d2:	687b      	ldr	r3, [r7, #4]
 80134d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80134d6:	2101      	movs	r1, #1
 80134d8:	697b      	ldr	r3, [r7, #20]
 80134da:	fa01 f303 	lsl.w	r3, r1, r3
 80134de:	43db      	mvns	r3, r3
 80134e0:	401a      	ands	r2, r3
 80134e2:	687b      	ldr	r3, [r7, #4]
 80134e4:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 80134e6:	697b      	ldr	r3, [r7, #20]
 80134e8:	3301      	adds	r3, #1
 80134ea:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80134ec:	683a      	ldr	r2, [r7, #0]
 80134ee:	697b      	ldr	r3, [r7, #20]
 80134f0:	fa22 f303 	lsr.w	r3, r2, r3
 80134f4:	2b00      	cmp	r3, #0
 80134f6:	f47f af2b 	bne.w	8013350 <HAL_GPIO_DeInit+0x10>
  }
}
 80134fa:	bf00      	nop
 80134fc:	bf00      	nop
 80134fe:	371c      	adds	r7, #28
 8013500:	46bd      	mov	sp, r7
 8013502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013506:	4770      	bx	lr
 8013508:	40010000 	.word	0x40010000
 801350c:	48000400 	.word	0x48000400
 8013510:	48000800 	.word	0x48000800
 8013514:	48000c00 	.word	0x48000c00
 8013518:	48001000 	.word	0x48001000
 801351c:	48001400 	.word	0x48001400
 8013520:	48001800 	.word	0x48001800
 8013524:	40010400 	.word	0x40010400

08013528 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8013528:	b480      	push	{r7}
 801352a:	b085      	sub	sp, #20
 801352c:	af00      	add	r7, sp, #0
 801352e:	6078      	str	r0, [r7, #4]
 8013530:	460b      	mov	r3, r1
 8013532:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8013534:	687b      	ldr	r3, [r7, #4]
 8013536:	691a      	ldr	r2, [r3, #16]
 8013538:	887b      	ldrh	r3, [r7, #2]
 801353a:	4013      	ands	r3, r2
 801353c:	2b00      	cmp	r3, #0
 801353e:	d002      	beq.n	8013546 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8013540:	2301      	movs	r3, #1
 8013542:	73fb      	strb	r3, [r7, #15]
 8013544:	e001      	b.n	801354a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8013546:	2300      	movs	r3, #0
 8013548:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 801354a:	7bfb      	ldrb	r3, [r7, #15]
}
 801354c:	4618      	mov	r0, r3
 801354e:	3714      	adds	r7, #20
 8013550:	46bd      	mov	sp, r7
 8013552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013556:	4770      	bx	lr

08013558 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8013558:	b480      	push	{r7}
 801355a:	b083      	sub	sp, #12
 801355c:	af00      	add	r7, sp, #0
 801355e:	6078      	str	r0, [r7, #4]
 8013560:	460b      	mov	r3, r1
 8013562:	807b      	strh	r3, [r7, #2]
 8013564:	4613      	mov	r3, r2
 8013566:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8013568:	787b      	ldrb	r3, [r7, #1]
 801356a:	2b00      	cmp	r3, #0
 801356c:	d003      	beq.n	8013576 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 801356e:	887a      	ldrh	r2, [r7, #2]
 8013570:	687b      	ldr	r3, [r7, #4]
 8013572:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8013574:	e002      	b.n	801357c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8013576:	887a      	ldrh	r2, [r7, #2]
 8013578:	687b      	ldr	r3, [r7, #4]
 801357a:	629a      	str	r2, [r3, #40]	; 0x28
}
 801357c:	bf00      	nop
 801357e:	370c      	adds	r7, #12
 8013580:	46bd      	mov	sp, r7
 8013582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013586:	4770      	bx	lr

08013588 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8013588:	b480      	push	{r7}
 801358a:	b085      	sub	sp, #20
 801358c:	af00      	add	r7, sp, #0
 801358e:	6078      	str	r0, [r7, #4]
 8013590:	460b      	mov	r3, r1
 8013592:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8013594:	687b      	ldr	r3, [r7, #4]
 8013596:	695b      	ldr	r3, [r3, #20]
 8013598:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 801359a:	887a      	ldrh	r2, [r7, #2]
 801359c:	68fb      	ldr	r3, [r7, #12]
 801359e:	4013      	ands	r3, r2
 80135a0:	041a      	lsls	r2, r3, #16
 80135a2:	68fb      	ldr	r3, [r7, #12]
 80135a4:	43d9      	mvns	r1, r3
 80135a6:	887b      	ldrh	r3, [r7, #2]
 80135a8:	400b      	ands	r3, r1
 80135aa:	431a      	orrs	r2, r3
 80135ac:	687b      	ldr	r3, [r7, #4]
 80135ae:	619a      	str	r2, [r3, #24]
}
 80135b0:	bf00      	nop
 80135b2:	3714      	adds	r7, #20
 80135b4:	46bd      	mov	sp, r7
 80135b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135ba:	4770      	bx	lr

080135bc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80135bc:	b580      	push	{r7, lr}
 80135be:	b082      	sub	sp, #8
 80135c0:	af00      	add	r7, sp, #0
 80135c2:	4603      	mov	r3, r0
 80135c4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80135c6:	4b08      	ldr	r3, [pc, #32]	; (80135e8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80135c8:	695a      	ldr	r2, [r3, #20]
 80135ca:	88fb      	ldrh	r3, [r7, #6]
 80135cc:	4013      	ands	r3, r2
 80135ce:	2b00      	cmp	r3, #0
 80135d0:	d006      	beq.n	80135e0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80135d2:	4a05      	ldr	r2, [pc, #20]	; (80135e8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80135d4:	88fb      	ldrh	r3, [r7, #6]
 80135d6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80135d8:	88fb      	ldrh	r3, [r7, #6]
 80135da:	4618      	mov	r0, r3
 80135dc:	f000 f806 	bl	80135ec <HAL_GPIO_EXTI_Callback>
  }
}
 80135e0:	bf00      	nop
 80135e2:	3708      	adds	r7, #8
 80135e4:	46bd      	mov	sp, r7
 80135e6:	bd80      	pop	{r7, pc}
 80135e8:	40010400 	.word	0x40010400

080135ec <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80135ec:	b480      	push	{r7}
 80135ee:	b083      	sub	sp, #12
 80135f0:	af00      	add	r7, sp, #0
 80135f2:	4603      	mov	r3, r0
 80135f4:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80135f6:	bf00      	nop
 80135f8:	370c      	adds	r7, #12
 80135fa:	46bd      	mov	sp, r7
 80135fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013600:	4770      	bx	lr
	...

08013604 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8013604:	b480      	push	{r7}
 8013606:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8013608:	4b04      	ldr	r3, [pc, #16]	; (801361c <HAL_PWREx_GetVoltageRange+0x18>)
 801360a:	681b      	ldr	r3, [r3, #0]
 801360c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8013610:	4618      	mov	r0, r3
 8013612:	46bd      	mov	sp, r7
 8013614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013618:	4770      	bx	lr
 801361a:	bf00      	nop
 801361c:	40007000 	.word	0x40007000

08013620 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8013620:	b480      	push	{r7}
 8013622:	b085      	sub	sp, #20
 8013624:	af00      	add	r7, sp, #0
 8013626:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8013628:	687b      	ldr	r3, [r7, #4]
 801362a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801362e:	d130      	bne.n	8013692 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8013630:	4b23      	ldr	r3, [pc, #140]	; (80136c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8013632:	681b      	ldr	r3, [r3, #0]
 8013634:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8013638:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801363c:	d038      	beq.n	80136b0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 801363e:	4b20      	ldr	r3, [pc, #128]	; (80136c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8013640:	681b      	ldr	r3, [r3, #0]
 8013642:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8013646:	4a1e      	ldr	r2, [pc, #120]	; (80136c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8013648:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 801364c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 801364e:	4b1d      	ldr	r3, [pc, #116]	; (80136c4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8013650:	681b      	ldr	r3, [r3, #0]
 8013652:	2232      	movs	r2, #50	; 0x32
 8013654:	fb02 f303 	mul.w	r3, r2, r3
 8013658:	4a1b      	ldr	r2, [pc, #108]	; (80136c8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 801365a:	fba2 2303 	umull	r2, r3, r2, r3
 801365e:	0c9b      	lsrs	r3, r3, #18
 8013660:	3301      	adds	r3, #1
 8013662:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8013664:	e002      	b.n	801366c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8013666:	68fb      	ldr	r3, [r7, #12]
 8013668:	3b01      	subs	r3, #1
 801366a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 801366c:	4b14      	ldr	r3, [pc, #80]	; (80136c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 801366e:	695b      	ldr	r3, [r3, #20]
 8013670:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8013674:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8013678:	d102      	bne.n	8013680 <HAL_PWREx_ControlVoltageScaling+0x60>
 801367a:	68fb      	ldr	r3, [r7, #12]
 801367c:	2b00      	cmp	r3, #0
 801367e:	d1f2      	bne.n	8013666 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8013680:	4b0f      	ldr	r3, [pc, #60]	; (80136c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8013682:	695b      	ldr	r3, [r3, #20]
 8013684:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8013688:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801368c:	d110      	bne.n	80136b0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 801368e:	2303      	movs	r3, #3
 8013690:	e00f      	b.n	80136b2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8013692:	4b0b      	ldr	r3, [pc, #44]	; (80136c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8013694:	681b      	ldr	r3, [r3, #0]
 8013696:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 801369a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801369e:	d007      	beq.n	80136b0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80136a0:	4b07      	ldr	r3, [pc, #28]	; (80136c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80136a2:	681b      	ldr	r3, [r3, #0]
 80136a4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80136a8:	4a05      	ldr	r2, [pc, #20]	; (80136c0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80136aa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80136ae:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80136b0:	2300      	movs	r3, #0
}
 80136b2:	4618      	mov	r0, r3
 80136b4:	3714      	adds	r7, #20
 80136b6:	46bd      	mov	sp, r7
 80136b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136bc:	4770      	bx	lr
 80136be:	bf00      	nop
 80136c0:	40007000 	.word	0x40007000
 80136c4:	20000004 	.word	0x20000004
 80136c8:	431bde83 	.word	0x431bde83

080136cc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80136cc:	b580      	push	{r7, lr}
 80136ce:	b088      	sub	sp, #32
 80136d0:	af00      	add	r7, sp, #0
 80136d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80136d4:	687b      	ldr	r3, [r7, #4]
 80136d6:	2b00      	cmp	r3, #0
 80136d8:	d101      	bne.n	80136de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80136da:	2301      	movs	r3, #1
 80136dc:	e3d4      	b.n	8013e88 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80136de:	4ba1      	ldr	r3, [pc, #644]	; (8013964 <HAL_RCC_OscConfig+0x298>)
 80136e0:	689b      	ldr	r3, [r3, #8]
 80136e2:	f003 030c 	and.w	r3, r3, #12
 80136e6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80136e8:	4b9e      	ldr	r3, [pc, #632]	; (8013964 <HAL_RCC_OscConfig+0x298>)
 80136ea:	68db      	ldr	r3, [r3, #12]
 80136ec:	f003 0303 	and.w	r3, r3, #3
 80136f0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80136f2:	687b      	ldr	r3, [r7, #4]
 80136f4:	681b      	ldr	r3, [r3, #0]
 80136f6:	f003 0310 	and.w	r3, r3, #16
 80136fa:	2b00      	cmp	r3, #0
 80136fc:	f000 80e4 	beq.w	80138c8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8013700:	69bb      	ldr	r3, [r7, #24]
 8013702:	2b00      	cmp	r3, #0
 8013704:	d007      	beq.n	8013716 <HAL_RCC_OscConfig+0x4a>
 8013706:	69bb      	ldr	r3, [r7, #24]
 8013708:	2b0c      	cmp	r3, #12
 801370a:	f040 808b 	bne.w	8013824 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 801370e:	697b      	ldr	r3, [r7, #20]
 8013710:	2b01      	cmp	r3, #1
 8013712:	f040 8087 	bne.w	8013824 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8013716:	4b93      	ldr	r3, [pc, #588]	; (8013964 <HAL_RCC_OscConfig+0x298>)
 8013718:	681b      	ldr	r3, [r3, #0]
 801371a:	f003 0302 	and.w	r3, r3, #2
 801371e:	2b00      	cmp	r3, #0
 8013720:	d005      	beq.n	801372e <HAL_RCC_OscConfig+0x62>
 8013722:	687b      	ldr	r3, [r7, #4]
 8013724:	699b      	ldr	r3, [r3, #24]
 8013726:	2b00      	cmp	r3, #0
 8013728:	d101      	bne.n	801372e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 801372a:	2301      	movs	r3, #1
 801372c:	e3ac      	b.n	8013e88 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 801372e:	687b      	ldr	r3, [r7, #4]
 8013730:	6a1a      	ldr	r2, [r3, #32]
 8013732:	4b8c      	ldr	r3, [pc, #560]	; (8013964 <HAL_RCC_OscConfig+0x298>)
 8013734:	681b      	ldr	r3, [r3, #0]
 8013736:	f003 0308 	and.w	r3, r3, #8
 801373a:	2b00      	cmp	r3, #0
 801373c:	d004      	beq.n	8013748 <HAL_RCC_OscConfig+0x7c>
 801373e:	4b89      	ldr	r3, [pc, #548]	; (8013964 <HAL_RCC_OscConfig+0x298>)
 8013740:	681b      	ldr	r3, [r3, #0]
 8013742:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8013746:	e005      	b.n	8013754 <HAL_RCC_OscConfig+0x88>
 8013748:	4b86      	ldr	r3, [pc, #536]	; (8013964 <HAL_RCC_OscConfig+0x298>)
 801374a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 801374e:	091b      	lsrs	r3, r3, #4
 8013750:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8013754:	4293      	cmp	r3, r2
 8013756:	d223      	bcs.n	80137a0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8013758:	687b      	ldr	r3, [r7, #4]
 801375a:	6a1b      	ldr	r3, [r3, #32]
 801375c:	4618      	mov	r0, r3
 801375e:	f000 fd41 	bl	80141e4 <RCC_SetFlashLatencyFromMSIRange>
 8013762:	4603      	mov	r3, r0
 8013764:	2b00      	cmp	r3, #0
 8013766:	d001      	beq.n	801376c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8013768:	2301      	movs	r3, #1
 801376a:	e38d      	b.n	8013e88 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 801376c:	4b7d      	ldr	r3, [pc, #500]	; (8013964 <HAL_RCC_OscConfig+0x298>)
 801376e:	681b      	ldr	r3, [r3, #0]
 8013770:	4a7c      	ldr	r2, [pc, #496]	; (8013964 <HAL_RCC_OscConfig+0x298>)
 8013772:	f043 0308 	orr.w	r3, r3, #8
 8013776:	6013      	str	r3, [r2, #0]
 8013778:	4b7a      	ldr	r3, [pc, #488]	; (8013964 <HAL_RCC_OscConfig+0x298>)
 801377a:	681b      	ldr	r3, [r3, #0]
 801377c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8013780:	687b      	ldr	r3, [r7, #4]
 8013782:	6a1b      	ldr	r3, [r3, #32]
 8013784:	4977      	ldr	r1, [pc, #476]	; (8013964 <HAL_RCC_OscConfig+0x298>)
 8013786:	4313      	orrs	r3, r2
 8013788:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 801378a:	4b76      	ldr	r3, [pc, #472]	; (8013964 <HAL_RCC_OscConfig+0x298>)
 801378c:	685b      	ldr	r3, [r3, #4]
 801378e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8013792:	687b      	ldr	r3, [r7, #4]
 8013794:	69db      	ldr	r3, [r3, #28]
 8013796:	021b      	lsls	r3, r3, #8
 8013798:	4972      	ldr	r1, [pc, #456]	; (8013964 <HAL_RCC_OscConfig+0x298>)
 801379a:	4313      	orrs	r3, r2
 801379c:	604b      	str	r3, [r1, #4]
 801379e:	e025      	b.n	80137ec <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80137a0:	4b70      	ldr	r3, [pc, #448]	; (8013964 <HAL_RCC_OscConfig+0x298>)
 80137a2:	681b      	ldr	r3, [r3, #0]
 80137a4:	4a6f      	ldr	r2, [pc, #444]	; (8013964 <HAL_RCC_OscConfig+0x298>)
 80137a6:	f043 0308 	orr.w	r3, r3, #8
 80137aa:	6013      	str	r3, [r2, #0]
 80137ac:	4b6d      	ldr	r3, [pc, #436]	; (8013964 <HAL_RCC_OscConfig+0x298>)
 80137ae:	681b      	ldr	r3, [r3, #0]
 80137b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80137b4:	687b      	ldr	r3, [r7, #4]
 80137b6:	6a1b      	ldr	r3, [r3, #32]
 80137b8:	496a      	ldr	r1, [pc, #424]	; (8013964 <HAL_RCC_OscConfig+0x298>)
 80137ba:	4313      	orrs	r3, r2
 80137bc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80137be:	4b69      	ldr	r3, [pc, #420]	; (8013964 <HAL_RCC_OscConfig+0x298>)
 80137c0:	685b      	ldr	r3, [r3, #4]
 80137c2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80137c6:	687b      	ldr	r3, [r7, #4]
 80137c8:	69db      	ldr	r3, [r3, #28]
 80137ca:	021b      	lsls	r3, r3, #8
 80137cc:	4965      	ldr	r1, [pc, #404]	; (8013964 <HAL_RCC_OscConfig+0x298>)
 80137ce:	4313      	orrs	r3, r2
 80137d0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80137d2:	69bb      	ldr	r3, [r7, #24]
 80137d4:	2b00      	cmp	r3, #0
 80137d6:	d109      	bne.n	80137ec <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80137d8:	687b      	ldr	r3, [r7, #4]
 80137da:	6a1b      	ldr	r3, [r3, #32]
 80137dc:	4618      	mov	r0, r3
 80137de:	f000 fd01 	bl	80141e4 <RCC_SetFlashLatencyFromMSIRange>
 80137e2:	4603      	mov	r3, r0
 80137e4:	2b00      	cmp	r3, #0
 80137e6:	d001      	beq.n	80137ec <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80137e8:	2301      	movs	r3, #1
 80137ea:	e34d      	b.n	8013e88 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80137ec:	f000 fc36 	bl	801405c <HAL_RCC_GetSysClockFreq>
 80137f0:	4602      	mov	r2, r0
 80137f2:	4b5c      	ldr	r3, [pc, #368]	; (8013964 <HAL_RCC_OscConfig+0x298>)
 80137f4:	689b      	ldr	r3, [r3, #8]
 80137f6:	091b      	lsrs	r3, r3, #4
 80137f8:	f003 030f 	and.w	r3, r3, #15
 80137fc:	495a      	ldr	r1, [pc, #360]	; (8013968 <HAL_RCC_OscConfig+0x29c>)
 80137fe:	5ccb      	ldrb	r3, [r1, r3]
 8013800:	f003 031f 	and.w	r3, r3, #31
 8013804:	fa22 f303 	lsr.w	r3, r2, r3
 8013808:	4a58      	ldr	r2, [pc, #352]	; (801396c <HAL_RCC_OscConfig+0x2a0>)
 801380a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 801380c:	4b58      	ldr	r3, [pc, #352]	; (8013970 <HAL_RCC_OscConfig+0x2a4>)
 801380e:	681b      	ldr	r3, [r3, #0]
 8013810:	4618      	mov	r0, r3
 8013812:	f7fe fa13 	bl	8011c3c <HAL_InitTick>
 8013816:	4603      	mov	r3, r0
 8013818:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 801381a:	7bfb      	ldrb	r3, [r7, #15]
 801381c:	2b00      	cmp	r3, #0
 801381e:	d052      	beq.n	80138c6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8013820:	7bfb      	ldrb	r3, [r7, #15]
 8013822:	e331      	b.n	8013e88 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8013824:	687b      	ldr	r3, [r7, #4]
 8013826:	699b      	ldr	r3, [r3, #24]
 8013828:	2b00      	cmp	r3, #0
 801382a:	d032      	beq.n	8013892 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 801382c:	4b4d      	ldr	r3, [pc, #308]	; (8013964 <HAL_RCC_OscConfig+0x298>)
 801382e:	681b      	ldr	r3, [r3, #0]
 8013830:	4a4c      	ldr	r2, [pc, #304]	; (8013964 <HAL_RCC_OscConfig+0x298>)
 8013832:	f043 0301 	orr.w	r3, r3, #1
 8013836:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8013838:	f7fe fa50 	bl	8011cdc <HAL_GetTick>
 801383c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 801383e:	e008      	b.n	8013852 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8013840:	f7fe fa4c 	bl	8011cdc <HAL_GetTick>
 8013844:	4602      	mov	r2, r0
 8013846:	693b      	ldr	r3, [r7, #16]
 8013848:	1ad3      	subs	r3, r2, r3
 801384a:	2b02      	cmp	r3, #2
 801384c:	d901      	bls.n	8013852 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 801384e:	2303      	movs	r3, #3
 8013850:	e31a      	b.n	8013e88 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8013852:	4b44      	ldr	r3, [pc, #272]	; (8013964 <HAL_RCC_OscConfig+0x298>)
 8013854:	681b      	ldr	r3, [r3, #0]
 8013856:	f003 0302 	and.w	r3, r3, #2
 801385a:	2b00      	cmp	r3, #0
 801385c:	d0f0      	beq.n	8013840 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 801385e:	4b41      	ldr	r3, [pc, #260]	; (8013964 <HAL_RCC_OscConfig+0x298>)
 8013860:	681b      	ldr	r3, [r3, #0]
 8013862:	4a40      	ldr	r2, [pc, #256]	; (8013964 <HAL_RCC_OscConfig+0x298>)
 8013864:	f043 0308 	orr.w	r3, r3, #8
 8013868:	6013      	str	r3, [r2, #0]
 801386a:	4b3e      	ldr	r3, [pc, #248]	; (8013964 <HAL_RCC_OscConfig+0x298>)
 801386c:	681b      	ldr	r3, [r3, #0]
 801386e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8013872:	687b      	ldr	r3, [r7, #4]
 8013874:	6a1b      	ldr	r3, [r3, #32]
 8013876:	493b      	ldr	r1, [pc, #236]	; (8013964 <HAL_RCC_OscConfig+0x298>)
 8013878:	4313      	orrs	r3, r2
 801387a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 801387c:	4b39      	ldr	r3, [pc, #228]	; (8013964 <HAL_RCC_OscConfig+0x298>)
 801387e:	685b      	ldr	r3, [r3, #4]
 8013880:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8013884:	687b      	ldr	r3, [r7, #4]
 8013886:	69db      	ldr	r3, [r3, #28]
 8013888:	021b      	lsls	r3, r3, #8
 801388a:	4936      	ldr	r1, [pc, #216]	; (8013964 <HAL_RCC_OscConfig+0x298>)
 801388c:	4313      	orrs	r3, r2
 801388e:	604b      	str	r3, [r1, #4]
 8013890:	e01a      	b.n	80138c8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8013892:	4b34      	ldr	r3, [pc, #208]	; (8013964 <HAL_RCC_OscConfig+0x298>)
 8013894:	681b      	ldr	r3, [r3, #0]
 8013896:	4a33      	ldr	r2, [pc, #204]	; (8013964 <HAL_RCC_OscConfig+0x298>)
 8013898:	f023 0301 	bic.w	r3, r3, #1
 801389c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 801389e:	f7fe fa1d 	bl	8011cdc <HAL_GetTick>
 80138a2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80138a4:	e008      	b.n	80138b8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80138a6:	f7fe fa19 	bl	8011cdc <HAL_GetTick>
 80138aa:	4602      	mov	r2, r0
 80138ac:	693b      	ldr	r3, [r7, #16]
 80138ae:	1ad3      	subs	r3, r2, r3
 80138b0:	2b02      	cmp	r3, #2
 80138b2:	d901      	bls.n	80138b8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80138b4:	2303      	movs	r3, #3
 80138b6:	e2e7      	b.n	8013e88 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80138b8:	4b2a      	ldr	r3, [pc, #168]	; (8013964 <HAL_RCC_OscConfig+0x298>)
 80138ba:	681b      	ldr	r3, [r3, #0]
 80138bc:	f003 0302 	and.w	r3, r3, #2
 80138c0:	2b00      	cmp	r3, #0
 80138c2:	d1f0      	bne.n	80138a6 <HAL_RCC_OscConfig+0x1da>
 80138c4:	e000      	b.n	80138c8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80138c6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80138c8:	687b      	ldr	r3, [r7, #4]
 80138ca:	681b      	ldr	r3, [r3, #0]
 80138cc:	f003 0301 	and.w	r3, r3, #1
 80138d0:	2b00      	cmp	r3, #0
 80138d2:	d074      	beq.n	80139be <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80138d4:	69bb      	ldr	r3, [r7, #24]
 80138d6:	2b08      	cmp	r3, #8
 80138d8:	d005      	beq.n	80138e6 <HAL_RCC_OscConfig+0x21a>
 80138da:	69bb      	ldr	r3, [r7, #24]
 80138dc:	2b0c      	cmp	r3, #12
 80138de:	d10e      	bne.n	80138fe <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80138e0:	697b      	ldr	r3, [r7, #20]
 80138e2:	2b03      	cmp	r3, #3
 80138e4:	d10b      	bne.n	80138fe <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80138e6:	4b1f      	ldr	r3, [pc, #124]	; (8013964 <HAL_RCC_OscConfig+0x298>)
 80138e8:	681b      	ldr	r3, [r3, #0]
 80138ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80138ee:	2b00      	cmp	r3, #0
 80138f0:	d064      	beq.n	80139bc <HAL_RCC_OscConfig+0x2f0>
 80138f2:	687b      	ldr	r3, [r7, #4]
 80138f4:	685b      	ldr	r3, [r3, #4]
 80138f6:	2b00      	cmp	r3, #0
 80138f8:	d160      	bne.n	80139bc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80138fa:	2301      	movs	r3, #1
 80138fc:	e2c4      	b.n	8013e88 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80138fe:	687b      	ldr	r3, [r7, #4]
 8013900:	685b      	ldr	r3, [r3, #4]
 8013902:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8013906:	d106      	bne.n	8013916 <HAL_RCC_OscConfig+0x24a>
 8013908:	4b16      	ldr	r3, [pc, #88]	; (8013964 <HAL_RCC_OscConfig+0x298>)
 801390a:	681b      	ldr	r3, [r3, #0]
 801390c:	4a15      	ldr	r2, [pc, #84]	; (8013964 <HAL_RCC_OscConfig+0x298>)
 801390e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8013912:	6013      	str	r3, [r2, #0]
 8013914:	e01d      	b.n	8013952 <HAL_RCC_OscConfig+0x286>
 8013916:	687b      	ldr	r3, [r7, #4]
 8013918:	685b      	ldr	r3, [r3, #4]
 801391a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 801391e:	d10c      	bne.n	801393a <HAL_RCC_OscConfig+0x26e>
 8013920:	4b10      	ldr	r3, [pc, #64]	; (8013964 <HAL_RCC_OscConfig+0x298>)
 8013922:	681b      	ldr	r3, [r3, #0]
 8013924:	4a0f      	ldr	r2, [pc, #60]	; (8013964 <HAL_RCC_OscConfig+0x298>)
 8013926:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 801392a:	6013      	str	r3, [r2, #0]
 801392c:	4b0d      	ldr	r3, [pc, #52]	; (8013964 <HAL_RCC_OscConfig+0x298>)
 801392e:	681b      	ldr	r3, [r3, #0]
 8013930:	4a0c      	ldr	r2, [pc, #48]	; (8013964 <HAL_RCC_OscConfig+0x298>)
 8013932:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8013936:	6013      	str	r3, [r2, #0]
 8013938:	e00b      	b.n	8013952 <HAL_RCC_OscConfig+0x286>
 801393a:	4b0a      	ldr	r3, [pc, #40]	; (8013964 <HAL_RCC_OscConfig+0x298>)
 801393c:	681b      	ldr	r3, [r3, #0]
 801393e:	4a09      	ldr	r2, [pc, #36]	; (8013964 <HAL_RCC_OscConfig+0x298>)
 8013940:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8013944:	6013      	str	r3, [r2, #0]
 8013946:	4b07      	ldr	r3, [pc, #28]	; (8013964 <HAL_RCC_OscConfig+0x298>)
 8013948:	681b      	ldr	r3, [r3, #0]
 801394a:	4a06      	ldr	r2, [pc, #24]	; (8013964 <HAL_RCC_OscConfig+0x298>)
 801394c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8013950:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8013952:	687b      	ldr	r3, [r7, #4]
 8013954:	685b      	ldr	r3, [r3, #4]
 8013956:	2b00      	cmp	r3, #0
 8013958:	d01c      	beq.n	8013994 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801395a:	f7fe f9bf 	bl	8011cdc <HAL_GetTick>
 801395e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8013960:	e011      	b.n	8013986 <HAL_RCC_OscConfig+0x2ba>
 8013962:	bf00      	nop
 8013964:	40021000 	.word	0x40021000
 8013968:	08018218 	.word	0x08018218
 801396c:	20000004 	.word	0x20000004
 8013970:	20000014 	.word	0x20000014
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8013974:	f7fe f9b2 	bl	8011cdc <HAL_GetTick>
 8013978:	4602      	mov	r2, r0
 801397a:	693b      	ldr	r3, [r7, #16]
 801397c:	1ad3      	subs	r3, r2, r3
 801397e:	2b64      	cmp	r3, #100	; 0x64
 8013980:	d901      	bls.n	8013986 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8013982:	2303      	movs	r3, #3
 8013984:	e280      	b.n	8013e88 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8013986:	4baf      	ldr	r3, [pc, #700]	; (8013c44 <HAL_RCC_OscConfig+0x578>)
 8013988:	681b      	ldr	r3, [r3, #0]
 801398a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801398e:	2b00      	cmp	r3, #0
 8013990:	d0f0      	beq.n	8013974 <HAL_RCC_OscConfig+0x2a8>
 8013992:	e014      	b.n	80139be <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8013994:	f7fe f9a2 	bl	8011cdc <HAL_GetTick>
 8013998:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 801399a:	e008      	b.n	80139ae <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 801399c:	f7fe f99e 	bl	8011cdc <HAL_GetTick>
 80139a0:	4602      	mov	r2, r0
 80139a2:	693b      	ldr	r3, [r7, #16]
 80139a4:	1ad3      	subs	r3, r2, r3
 80139a6:	2b64      	cmp	r3, #100	; 0x64
 80139a8:	d901      	bls.n	80139ae <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80139aa:	2303      	movs	r3, #3
 80139ac:	e26c      	b.n	8013e88 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80139ae:	4ba5      	ldr	r3, [pc, #660]	; (8013c44 <HAL_RCC_OscConfig+0x578>)
 80139b0:	681b      	ldr	r3, [r3, #0]
 80139b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80139b6:	2b00      	cmp	r3, #0
 80139b8:	d1f0      	bne.n	801399c <HAL_RCC_OscConfig+0x2d0>
 80139ba:	e000      	b.n	80139be <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80139bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80139be:	687b      	ldr	r3, [r7, #4]
 80139c0:	681b      	ldr	r3, [r3, #0]
 80139c2:	f003 0302 	and.w	r3, r3, #2
 80139c6:	2b00      	cmp	r3, #0
 80139c8:	d060      	beq.n	8013a8c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80139ca:	69bb      	ldr	r3, [r7, #24]
 80139cc:	2b04      	cmp	r3, #4
 80139ce:	d005      	beq.n	80139dc <HAL_RCC_OscConfig+0x310>
 80139d0:	69bb      	ldr	r3, [r7, #24]
 80139d2:	2b0c      	cmp	r3, #12
 80139d4:	d119      	bne.n	8013a0a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80139d6:	697b      	ldr	r3, [r7, #20]
 80139d8:	2b02      	cmp	r3, #2
 80139da:	d116      	bne.n	8013a0a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80139dc:	4b99      	ldr	r3, [pc, #612]	; (8013c44 <HAL_RCC_OscConfig+0x578>)
 80139de:	681b      	ldr	r3, [r3, #0]
 80139e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80139e4:	2b00      	cmp	r3, #0
 80139e6:	d005      	beq.n	80139f4 <HAL_RCC_OscConfig+0x328>
 80139e8:	687b      	ldr	r3, [r7, #4]
 80139ea:	68db      	ldr	r3, [r3, #12]
 80139ec:	2b00      	cmp	r3, #0
 80139ee:	d101      	bne.n	80139f4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80139f0:	2301      	movs	r3, #1
 80139f2:	e249      	b.n	8013e88 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80139f4:	4b93      	ldr	r3, [pc, #588]	; (8013c44 <HAL_RCC_OscConfig+0x578>)
 80139f6:	685b      	ldr	r3, [r3, #4]
 80139f8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80139fc:	687b      	ldr	r3, [r7, #4]
 80139fe:	691b      	ldr	r3, [r3, #16]
 8013a00:	061b      	lsls	r3, r3, #24
 8013a02:	4990      	ldr	r1, [pc, #576]	; (8013c44 <HAL_RCC_OscConfig+0x578>)
 8013a04:	4313      	orrs	r3, r2
 8013a06:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8013a08:	e040      	b.n	8013a8c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8013a0a:	687b      	ldr	r3, [r7, #4]
 8013a0c:	68db      	ldr	r3, [r3, #12]
 8013a0e:	2b00      	cmp	r3, #0
 8013a10:	d023      	beq.n	8013a5a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8013a12:	4b8c      	ldr	r3, [pc, #560]	; (8013c44 <HAL_RCC_OscConfig+0x578>)
 8013a14:	681b      	ldr	r3, [r3, #0]
 8013a16:	4a8b      	ldr	r2, [pc, #556]	; (8013c44 <HAL_RCC_OscConfig+0x578>)
 8013a18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8013a1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8013a1e:	f7fe f95d 	bl	8011cdc <HAL_GetTick>
 8013a22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8013a24:	e008      	b.n	8013a38 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8013a26:	f7fe f959 	bl	8011cdc <HAL_GetTick>
 8013a2a:	4602      	mov	r2, r0
 8013a2c:	693b      	ldr	r3, [r7, #16]
 8013a2e:	1ad3      	subs	r3, r2, r3
 8013a30:	2b02      	cmp	r3, #2
 8013a32:	d901      	bls.n	8013a38 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8013a34:	2303      	movs	r3, #3
 8013a36:	e227      	b.n	8013e88 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8013a38:	4b82      	ldr	r3, [pc, #520]	; (8013c44 <HAL_RCC_OscConfig+0x578>)
 8013a3a:	681b      	ldr	r3, [r3, #0]
 8013a3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8013a40:	2b00      	cmp	r3, #0
 8013a42:	d0f0      	beq.n	8013a26 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8013a44:	4b7f      	ldr	r3, [pc, #508]	; (8013c44 <HAL_RCC_OscConfig+0x578>)
 8013a46:	685b      	ldr	r3, [r3, #4]
 8013a48:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8013a4c:	687b      	ldr	r3, [r7, #4]
 8013a4e:	691b      	ldr	r3, [r3, #16]
 8013a50:	061b      	lsls	r3, r3, #24
 8013a52:	497c      	ldr	r1, [pc, #496]	; (8013c44 <HAL_RCC_OscConfig+0x578>)
 8013a54:	4313      	orrs	r3, r2
 8013a56:	604b      	str	r3, [r1, #4]
 8013a58:	e018      	b.n	8013a8c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8013a5a:	4b7a      	ldr	r3, [pc, #488]	; (8013c44 <HAL_RCC_OscConfig+0x578>)
 8013a5c:	681b      	ldr	r3, [r3, #0]
 8013a5e:	4a79      	ldr	r2, [pc, #484]	; (8013c44 <HAL_RCC_OscConfig+0x578>)
 8013a60:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8013a64:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8013a66:	f7fe f939 	bl	8011cdc <HAL_GetTick>
 8013a6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8013a6c:	e008      	b.n	8013a80 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8013a6e:	f7fe f935 	bl	8011cdc <HAL_GetTick>
 8013a72:	4602      	mov	r2, r0
 8013a74:	693b      	ldr	r3, [r7, #16]
 8013a76:	1ad3      	subs	r3, r2, r3
 8013a78:	2b02      	cmp	r3, #2
 8013a7a:	d901      	bls.n	8013a80 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8013a7c:	2303      	movs	r3, #3
 8013a7e:	e203      	b.n	8013e88 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8013a80:	4b70      	ldr	r3, [pc, #448]	; (8013c44 <HAL_RCC_OscConfig+0x578>)
 8013a82:	681b      	ldr	r3, [r3, #0]
 8013a84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8013a88:	2b00      	cmp	r3, #0
 8013a8a:	d1f0      	bne.n	8013a6e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8013a8c:	687b      	ldr	r3, [r7, #4]
 8013a8e:	681b      	ldr	r3, [r3, #0]
 8013a90:	f003 0308 	and.w	r3, r3, #8
 8013a94:	2b00      	cmp	r3, #0
 8013a96:	d03c      	beq.n	8013b12 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8013a98:	687b      	ldr	r3, [r7, #4]
 8013a9a:	695b      	ldr	r3, [r3, #20]
 8013a9c:	2b00      	cmp	r3, #0
 8013a9e:	d01c      	beq.n	8013ada <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8013aa0:	4b68      	ldr	r3, [pc, #416]	; (8013c44 <HAL_RCC_OscConfig+0x578>)
 8013aa2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8013aa6:	4a67      	ldr	r2, [pc, #412]	; (8013c44 <HAL_RCC_OscConfig+0x578>)
 8013aa8:	f043 0301 	orr.w	r3, r3, #1
 8013aac:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8013ab0:	f7fe f914 	bl	8011cdc <HAL_GetTick>
 8013ab4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8013ab6:	e008      	b.n	8013aca <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8013ab8:	f7fe f910 	bl	8011cdc <HAL_GetTick>
 8013abc:	4602      	mov	r2, r0
 8013abe:	693b      	ldr	r3, [r7, #16]
 8013ac0:	1ad3      	subs	r3, r2, r3
 8013ac2:	2b02      	cmp	r3, #2
 8013ac4:	d901      	bls.n	8013aca <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8013ac6:	2303      	movs	r3, #3
 8013ac8:	e1de      	b.n	8013e88 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8013aca:	4b5e      	ldr	r3, [pc, #376]	; (8013c44 <HAL_RCC_OscConfig+0x578>)
 8013acc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8013ad0:	f003 0302 	and.w	r3, r3, #2
 8013ad4:	2b00      	cmp	r3, #0
 8013ad6:	d0ef      	beq.n	8013ab8 <HAL_RCC_OscConfig+0x3ec>
 8013ad8:	e01b      	b.n	8013b12 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8013ada:	4b5a      	ldr	r3, [pc, #360]	; (8013c44 <HAL_RCC_OscConfig+0x578>)
 8013adc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8013ae0:	4a58      	ldr	r2, [pc, #352]	; (8013c44 <HAL_RCC_OscConfig+0x578>)
 8013ae2:	f023 0301 	bic.w	r3, r3, #1
 8013ae6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8013aea:	f7fe f8f7 	bl	8011cdc <HAL_GetTick>
 8013aee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8013af0:	e008      	b.n	8013b04 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8013af2:	f7fe f8f3 	bl	8011cdc <HAL_GetTick>
 8013af6:	4602      	mov	r2, r0
 8013af8:	693b      	ldr	r3, [r7, #16]
 8013afa:	1ad3      	subs	r3, r2, r3
 8013afc:	2b02      	cmp	r3, #2
 8013afe:	d901      	bls.n	8013b04 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8013b00:	2303      	movs	r3, #3
 8013b02:	e1c1      	b.n	8013e88 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8013b04:	4b4f      	ldr	r3, [pc, #316]	; (8013c44 <HAL_RCC_OscConfig+0x578>)
 8013b06:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8013b0a:	f003 0302 	and.w	r3, r3, #2
 8013b0e:	2b00      	cmp	r3, #0
 8013b10:	d1ef      	bne.n	8013af2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8013b12:	687b      	ldr	r3, [r7, #4]
 8013b14:	681b      	ldr	r3, [r3, #0]
 8013b16:	f003 0304 	and.w	r3, r3, #4
 8013b1a:	2b00      	cmp	r3, #0
 8013b1c:	f000 80a6 	beq.w	8013c6c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8013b20:	2300      	movs	r3, #0
 8013b22:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8013b24:	4b47      	ldr	r3, [pc, #284]	; (8013c44 <HAL_RCC_OscConfig+0x578>)
 8013b26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013b28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8013b2c:	2b00      	cmp	r3, #0
 8013b2e:	d10d      	bne.n	8013b4c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8013b30:	4b44      	ldr	r3, [pc, #272]	; (8013c44 <HAL_RCC_OscConfig+0x578>)
 8013b32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013b34:	4a43      	ldr	r2, [pc, #268]	; (8013c44 <HAL_RCC_OscConfig+0x578>)
 8013b36:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8013b3a:	6593      	str	r3, [r2, #88]	; 0x58
 8013b3c:	4b41      	ldr	r3, [pc, #260]	; (8013c44 <HAL_RCC_OscConfig+0x578>)
 8013b3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013b40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8013b44:	60bb      	str	r3, [r7, #8]
 8013b46:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8013b48:	2301      	movs	r3, #1
 8013b4a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8013b4c:	4b3e      	ldr	r3, [pc, #248]	; (8013c48 <HAL_RCC_OscConfig+0x57c>)
 8013b4e:	681b      	ldr	r3, [r3, #0]
 8013b50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8013b54:	2b00      	cmp	r3, #0
 8013b56:	d118      	bne.n	8013b8a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8013b58:	4b3b      	ldr	r3, [pc, #236]	; (8013c48 <HAL_RCC_OscConfig+0x57c>)
 8013b5a:	681b      	ldr	r3, [r3, #0]
 8013b5c:	4a3a      	ldr	r2, [pc, #232]	; (8013c48 <HAL_RCC_OscConfig+0x57c>)
 8013b5e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8013b62:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8013b64:	f7fe f8ba 	bl	8011cdc <HAL_GetTick>
 8013b68:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8013b6a:	e008      	b.n	8013b7e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8013b6c:	f7fe f8b6 	bl	8011cdc <HAL_GetTick>
 8013b70:	4602      	mov	r2, r0
 8013b72:	693b      	ldr	r3, [r7, #16]
 8013b74:	1ad3      	subs	r3, r2, r3
 8013b76:	2b02      	cmp	r3, #2
 8013b78:	d901      	bls.n	8013b7e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8013b7a:	2303      	movs	r3, #3
 8013b7c:	e184      	b.n	8013e88 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8013b7e:	4b32      	ldr	r3, [pc, #200]	; (8013c48 <HAL_RCC_OscConfig+0x57c>)
 8013b80:	681b      	ldr	r3, [r3, #0]
 8013b82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8013b86:	2b00      	cmp	r3, #0
 8013b88:	d0f0      	beq.n	8013b6c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8013b8a:	687b      	ldr	r3, [r7, #4]
 8013b8c:	689b      	ldr	r3, [r3, #8]
 8013b8e:	2b01      	cmp	r3, #1
 8013b90:	d108      	bne.n	8013ba4 <HAL_RCC_OscConfig+0x4d8>
 8013b92:	4b2c      	ldr	r3, [pc, #176]	; (8013c44 <HAL_RCC_OscConfig+0x578>)
 8013b94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013b98:	4a2a      	ldr	r2, [pc, #168]	; (8013c44 <HAL_RCC_OscConfig+0x578>)
 8013b9a:	f043 0301 	orr.w	r3, r3, #1
 8013b9e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8013ba2:	e024      	b.n	8013bee <HAL_RCC_OscConfig+0x522>
 8013ba4:	687b      	ldr	r3, [r7, #4]
 8013ba6:	689b      	ldr	r3, [r3, #8]
 8013ba8:	2b05      	cmp	r3, #5
 8013baa:	d110      	bne.n	8013bce <HAL_RCC_OscConfig+0x502>
 8013bac:	4b25      	ldr	r3, [pc, #148]	; (8013c44 <HAL_RCC_OscConfig+0x578>)
 8013bae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013bb2:	4a24      	ldr	r2, [pc, #144]	; (8013c44 <HAL_RCC_OscConfig+0x578>)
 8013bb4:	f043 0304 	orr.w	r3, r3, #4
 8013bb8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8013bbc:	4b21      	ldr	r3, [pc, #132]	; (8013c44 <HAL_RCC_OscConfig+0x578>)
 8013bbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013bc2:	4a20      	ldr	r2, [pc, #128]	; (8013c44 <HAL_RCC_OscConfig+0x578>)
 8013bc4:	f043 0301 	orr.w	r3, r3, #1
 8013bc8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8013bcc:	e00f      	b.n	8013bee <HAL_RCC_OscConfig+0x522>
 8013bce:	4b1d      	ldr	r3, [pc, #116]	; (8013c44 <HAL_RCC_OscConfig+0x578>)
 8013bd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013bd4:	4a1b      	ldr	r2, [pc, #108]	; (8013c44 <HAL_RCC_OscConfig+0x578>)
 8013bd6:	f023 0301 	bic.w	r3, r3, #1
 8013bda:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8013bde:	4b19      	ldr	r3, [pc, #100]	; (8013c44 <HAL_RCC_OscConfig+0x578>)
 8013be0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013be4:	4a17      	ldr	r2, [pc, #92]	; (8013c44 <HAL_RCC_OscConfig+0x578>)
 8013be6:	f023 0304 	bic.w	r3, r3, #4
 8013bea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8013bee:	687b      	ldr	r3, [r7, #4]
 8013bf0:	689b      	ldr	r3, [r3, #8]
 8013bf2:	2b00      	cmp	r3, #0
 8013bf4:	d016      	beq.n	8013c24 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8013bf6:	f7fe f871 	bl	8011cdc <HAL_GetTick>
 8013bfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8013bfc:	e00a      	b.n	8013c14 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8013bfe:	f7fe f86d 	bl	8011cdc <HAL_GetTick>
 8013c02:	4602      	mov	r2, r0
 8013c04:	693b      	ldr	r3, [r7, #16]
 8013c06:	1ad3      	subs	r3, r2, r3
 8013c08:	f241 3288 	movw	r2, #5000	; 0x1388
 8013c0c:	4293      	cmp	r3, r2
 8013c0e:	d901      	bls.n	8013c14 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8013c10:	2303      	movs	r3, #3
 8013c12:	e139      	b.n	8013e88 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8013c14:	4b0b      	ldr	r3, [pc, #44]	; (8013c44 <HAL_RCC_OscConfig+0x578>)
 8013c16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013c1a:	f003 0302 	and.w	r3, r3, #2
 8013c1e:	2b00      	cmp	r3, #0
 8013c20:	d0ed      	beq.n	8013bfe <HAL_RCC_OscConfig+0x532>
 8013c22:	e01a      	b.n	8013c5a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8013c24:	f7fe f85a 	bl	8011cdc <HAL_GetTick>
 8013c28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8013c2a:	e00f      	b.n	8013c4c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8013c2c:	f7fe f856 	bl	8011cdc <HAL_GetTick>
 8013c30:	4602      	mov	r2, r0
 8013c32:	693b      	ldr	r3, [r7, #16]
 8013c34:	1ad3      	subs	r3, r2, r3
 8013c36:	f241 3288 	movw	r2, #5000	; 0x1388
 8013c3a:	4293      	cmp	r3, r2
 8013c3c:	d906      	bls.n	8013c4c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8013c3e:	2303      	movs	r3, #3
 8013c40:	e122      	b.n	8013e88 <HAL_RCC_OscConfig+0x7bc>
 8013c42:	bf00      	nop
 8013c44:	40021000 	.word	0x40021000
 8013c48:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8013c4c:	4b90      	ldr	r3, [pc, #576]	; (8013e90 <HAL_RCC_OscConfig+0x7c4>)
 8013c4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013c52:	f003 0302 	and.w	r3, r3, #2
 8013c56:	2b00      	cmp	r3, #0
 8013c58:	d1e8      	bne.n	8013c2c <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8013c5a:	7ffb      	ldrb	r3, [r7, #31]
 8013c5c:	2b01      	cmp	r3, #1
 8013c5e:	d105      	bne.n	8013c6c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8013c60:	4b8b      	ldr	r3, [pc, #556]	; (8013e90 <HAL_RCC_OscConfig+0x7c4>)
 8013c62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013c64:	4a8a      	ldr	r2, [pc, #552]	; (8013e90 <HAL_RCC_OscConfig+0x7c4>)
 8013c66:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8013c6a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8013c6c:	687b      	ldr	r3, [r7, #4]
 8013c6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013c70:	2b00      	cmp	r3, #0
 8013c72:	f000 8108 	beq.w	8013e86 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8013c76:	687b      	ldr	r3, [r7, #4]
 8013c78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013c7a:	2b02      	cmp	r3, #2
 8013c7c:	f040 80d0 	bne.w	8013e20 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8013c80:	4b83      	ldr	r3, [pc, #524]	; (8013e90 <HAL_RCC_OscConfig+0x7c4>)
 8013c82:	68db      	ldr	r3, [r3, #12]
 8013c84:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8013c86:	697b      	ldr	r3, [r7, #20]
 8013c88:	f003 0203 	and.w	r2, r3, #3
 8013c8c:	687b      	ldr	r3, [r7, #4]
 8013c8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013c90:	429a      	cmp	r2, r3
 8013c92:	d130      	bne.n	8013cf6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8013c94:	697b      	ldr	r3, [r7, #20]
 8013c96:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8013c9a:	687b      	ldr	r3, [r7, #4]
 8013c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013c9e:	3b01      	subs	r3, #1
 8013ca0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8013ca2:	429a      	cmp	r2, r3
 8013ca4:	d127      	bne.n	8013cf6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8013ca6:	697b      	ldr	r3, [r7, #20]
 8013ca8:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8013cac:	687b      	ldr	r3, [r7, #4]
 8013cae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013cb0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8013cb2:	429a      	cmp	r2, r3
 8013cb4:	d11f      	bne.n	8013cf6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8013cb6:	697b      	ldr	r3, [r7, #20]
 8013cb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8013cbc:	687a      	ldr	r2, [r7, #4]
 8013cbe:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8013cc0:	2a07      	cmp	r2, #7
 8013cc2:	bf14      	ite	ne
 8013cc4:	2201      	movne	r2, #1
 8013cc6:	2200      	moveq	r2, #0
 8013cc8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8013cca:	4293      	cmp	r3, r2
 8013ccc:	d113      	bne.n	8013cf6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8013cce:	697b      	ldr	r3, [r7, #20]
 8013cd0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8013cd4:	687b      	ldr	r3, [r7, #4]
 8013cd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013cd8:	085b      	lsrs	r3, r3, #1
 8013cda:	3b01      	subs	r3, #1
 8013cdc:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8013cde:	429a      	cmp	r2, r3
 8013ce0:	d109      	bne.n	8013cf6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8013ce2:	697b      	ldr	r3, [r7, #20]
 8013ce4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8013ce8:	687b      	ldr	r3, [r7, #4]
 8013cea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013cec:	085b      	lsrs	r3, r3, #1
 8013cee:	3b01      	subs	r3, #1
 8013cf0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8013cf2:	429a      	cmp	r2, r3
 8013cf4:	d06e      	beq.n	8013dd4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8013cf6:	69bb      	ldr	r3, [r7, #24]
 8013cf8:	2b0c      	cmp	r3, #12
 8013cfa:	d069      	beq.n	8013dd0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8013cfc:	4b64      	ldr	r3, [pc, #400]	; (8013e90 <HAL_RCC_OscConfig+0x7c4>)
 8013cfe:	681b      	ldr	r3, [r3, #0]
 8013d00:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8013d04:	2b00      	cmp	r3, #0
 8013d06:	d105      	bne.n	8013d14 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8013d08:	4b61      	ldr	r3, [pc, #388]	; (8013e90 <HAL_RCC_OscConfig+0x7c4>)
 8013d0a:	681b      	ldr	r3, [r3, #0]
 8013d0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8013d10:	2b00      	cmp	r3, #0
 8013d12:	d001      	beq.n	8013d18 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8013d14:	2301      	movs	r3, #1
 8013d16:	e0b7      	b.n	8013e88 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8013d18:	4b5d      	ldr	r3, [pc, #372]	; (8013e90 <HAL_RCC_OscConfig+0x7c4>)
 8013d1a:	681b      	ldr	r3, [r3, #0]
 8013d1c:	4a5c      	ldr	r2, [pc, #368]	; (8013e90 <HAL_RCC_OscConfig+0x7c4>)
 8013d1e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8013d22:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8013d24:	f7fd ffda 	bl	8011cdc <HAL_GetTick>
 8013d28:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8013d2a:	e008      	b.n	8013d3e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8013d2c:	f7fd ffd6 	bl	8011cdc <HAL_GetTick>
 8013d30:	4602      	mov	r2, r0
 8013d32:	693b      	ldr	r3, [r7, #16]
 8013d34:	1ad3      	subs	r3, r2, r3
 8013d36:	2b02      	cmp	r3, #2
 8013d38:	d901      	bls.n	8013d3e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8013d3a:	2303      	movs	r3, #3
 8013d3c:	e0a4      	b.n	8013e88 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8013d3e:	4b54      	ldr	r3, [pc, #336]	; (8013e90 <HAL_RCC_OscConfig+0x7c4>)
 8013d40:	681b      	ldr	r3, [r3, #0]
 8013d42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8013d46:	2b00      	cmp	r3, #0
 8013d48:	d1f0      	bne.n	8013d2c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8013d4a:	4b51      	ldr	r3, [pc, #324]	; (8013e90 <HAL_RCC_OscConfig+0x7c4>)
 8013d4c:	68da      	ldr	r2, [r3, #12]
 8013d4e:	4b51      	ldr	r3, [pc, #324]	; (8013e94 <HAL_RCC_OscConfig+0x7c8>)
 8013d50:	4013      	ands	r3, r2
 8013d52:	687a      	ldr	r2, [r7, #4]
 8013d54:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8013d56:	687a      	ldr	r2, [r7, #4]
 8013d58:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8013d5a:	3a01      	subs	r2, #1
 8013d5c:	0112      	lsls	r2, r2, #4
 8013d5e:	4311      	orrs	r1, r2
 8013d60:	687a      	ldr	r2, [r7, #4]
 8013d62:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8013d64:	0212      	lsls	r2, r2, #8
 8013d66:	4311      	orrs	r1, r2
 8013d68:	687a      	ldr	r2, [r7, #4]
 8013d6a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8013d6c:	0852      	lsrs	r2, r2, #1
 8013d6e:	3a01      	subs	r2, #1
 8013d70:	0552      	lsls	r2, r2, #21
 8013d72:	4311      	orrs	r1, r2
 8013d74:	687a      	ldr	r2, [r7, #4]
 8013d76:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8013d78:	0852      	lsrs	r2, r2, #1
 8013d7a:	3a01      	subs	r2, #1
 8013d7c:	0652      	lsls	r2, r2, #25
 8013d7e:	4311      	orrs	r1, r2
 8013d80:	687a      	ldr	r2, [r7, #4]
 8013d82:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8013d84:	0912      	lsrs	r2, r2, #4
 8013d86:	0452      	lsls	r2, r2, #17
 8013d88:	430a      	orrs	r2, r1
 8013d8a:	4941      	ldr	r1, [pc, #260]	; (8013e90 <HAL_RCC_OscConfig+0x7c4>)
 8013d8c:	4313      	orrs	r3, r2
 8013d8e:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8013d90:	4b3f      	ldr	r3, [pc, #252]	; (8013e90 <HAL_RCC_OscConfig+0x7c4>)
 8013d92:	681b      	ldr	r3, [r3, #0]
 8013d94:	4a3e      	ldr	r2, [pc, #248]	; (8013e90 <HAL_RCC_OscConfig+0x7c4>)
 8013d96:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8013d9a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8013d9c:	4b3c      	ldr	r3, [pc, #240]	; (8013e90 <HAL_RCC_OscConfig+0x7c4>)
 8013d9e:	68db      	ldr	r3, [r3, #12]
 8013da0:	4a3b      	ldr	r2, [pc, #236]	; (8013e90 <HAL_RCC_OscConfig+0x7c4>)
 8013da2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8013da6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8013da8:	f7fd ff98 	bl	8011cdc <HAL_GetTick>
 8013dac:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8013dae:	e008      	b.n	8013dc2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8013db0:	f7fd ff94 	bl	8011cdc <HAL_GetTick>
 8013db4:	4602      	mov	r2, r0
 8013db6:	693b      	ldr	r3, [r7, #16]
 8013db8:	1ad3      	subs	r3, r2, r3
 8013dba:	2b02      	cmp	r3, #2
 8013dbc:	d901      	bls.n	8013dc2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8013dbe:	2303      	movs	r3, #3
 8013dc0:	e062      	b.n	8013e88 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8013dc2:	4b33      	ldr	r3, [pc, #204]	; (8013e90 <HAL_RCC_OscConfig+0x7c4>)
 8013dc4:	681b      	ldr	r3, [r3, #0]
 8013dc6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8013dca:	2b00      	cmp	r3, #0
 8013dcc:	d0f0      	beq.n	8013db0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8013dce:	e05a      	b.n	8013e86 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8013dd0:	2301      	movs	r3, #1
 8013dd2:	e059      	b.n	8013e88 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8013dd4:	4b2e      	ldr	r3, [pc, #184]	; (8013e90 <HAL_RCC_OscConfig+0x7c4>)
 8013dd6:	681b      	ldr	r3, [r3, #0]
 8013dd8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8013ddc:	2b00      	cmp	r3, #0
 8013dde:	d152      	bne.n	8013e86 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8013de0:	4b2b      	ldr	r3, [pc, #172]	; (8013e90 <HAL_RCC_OscConfig+0x7c4>)
 8013de2:	681b      	ldr	r3, [r3, #0]
 8013de4:	4a2a      	ldr	r2, [pc, #168]	; (8013e90 <HAL_RCC_OscConfig+0x7c4>)
 8013de6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8013dea:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8013dec:	4b28      	ldr	r3, [pc, #160]	; (8013e90 <HAL_RCC_OscConfig+0x7c4>)
 8013dee:	68db      	ldr	r3, [r3, #12]
 8013df0:	4a27      	ldr	r2, [pc, #156]	; (8013e90 <HAL_RCC_OscConfig+0x7c4>)
 8013df2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8013df6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8013df8:	f7fd ff70 	bl	8011cdc <HAL_GetTick>
 8013dfc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8013dfe:	e008      	b.n	8013e12 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8013e00:	f7fd ff6c 	bl	8011cdc <HAL_GetTick>
 8013e04:	4602      	mov	r2, r0
 8013e06:	693b      	ldr	r3, [r7, #16]
 8013e08:	1ad3      	subs	r3, r2, r3
 8013e0a:	2b02      	cmp	r3, #2
 8013e0c:	d901      	bls.n	8013e12 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8013e0e:	2303      	movs	r3, #3
 8013e10:	e03a      	b.n	8013e88 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8013e12:	4b1f      	ldr	r3, [pc, #124]	; (8013e90 <HAL_RCC_OscConfig+0x7c4>)
 8013e14:	681b      	ldr	r3, [r3, #0]
 8013e16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8013e1a:	2b00      	cmp	r3, #0
 8013e1c:	d0f0      	beq.n	8013e00 <HAL_RCC_OscConfig+0x734>
 8013e1e:	e032      	b.n	8013e86 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8013e20:	69bb      	ldr	r3, [r7, #24]
 8013e22:	2b0c      	cmp	r3, #12
 8013e24:	d02d      	beq.n	8013e82 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8013e26:	4b1a      	ldr	r3, [pc, #104]	; (8013e90 <HAL_RCC_OscConfig+0x7c4>)
 8013e28:	681b      	ldr	r3, [r3, #0]
 8013e2a:	4a19      	ldr	r2, [pc, #100]	; (8013e90 <HAL_RCC_OscConfig+0x7c4>)
 8013e2c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8013e30:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8013e32:	4b17      	ldr	r3, [pc, #92]	; (8013e90 <HAL_RCC_OscConfig+0x7c4>)
 8013e34:	681b      	ldr	r3, [r3, #0]
 8013e36:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8013e3a:	2b00      	cmp	r3, #0
 8013e3c:	d105      	bne.n	8013e4a <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8013e3e:	4b14      	ldr	r3, [pc, #80]	; (8013e90 <HAL_RCC_OscConfig+0x7c4>)
 8013e40:	68db      	ldr	r3, [r3, #12]
 8013e42:	4a13      	ldr	r2, [pc, #76]	; (8013e90 <HAL_RCC_OscConfig+0x7c4>)
 8013e44:	f023 0303 	bic.w	r3, r3, #3
 8013e48:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8013e4a:	4b11      	ldr	r3, [pc, #68]	; (8013e90 <HAL_RCC_OscConfig+0x7c4>)
 8013e4c:	68db      	ldr	r3, [r3, #12]
 8013e4e:	4a10      	ldr	r2, [pc, #64]	; (8013e90 <HAL_RCC_OscConfig+0x7c4>)
 8013e50:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8013e54:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8013e58:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8013e5a:	f7fd ff3f 	bl	8011cdc <HAL_GetTick>
 8013e5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8013e60:	e008      	b.n	8013e74 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8013e62:	f7fd ff3b 	bl	8011cdc <HAL_GetTick>
 8013e66:	4602      	mov	r2, r0
 8013e68:	693b      	ldr	r3, [r7, #16]
 8013e6a:	1ad3      	subs	r3, r2, r3
 8013e6c:	2b02      	cmp	r3, #2
 8013e6e:	d901      	bls.n	8013e74 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8013e70:	2303      	movs	r3, #3
 8013e72:	e009      	b.n	8013e88 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8013e74:	4b06      	ldr	r3, [pc, #24]	; (8013e90 <HAL_RCC_OscConfig+0x7c4>)
 8013e76:	681b      	ldr	r3, [r3, #0]
 8013e78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8013e7c:	2b00      	cmp	r3, #0
 8013e7e:	d1f0      	bne.n	8013e62 <HAL_RCC_OscConfig+0x796>
 8013e80:	e001      	b.n	8013e86 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8013e82:	2301      	movs	r3, #1
 8013e84:	e000      	b.n	8013e88 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8013e86:	2300      	movs	r3, #0
}
 8013e88:	4618      	mov	r0, r3
 8013e8a:	3720      	adds	r7, #32
 8013e8c:	46bd      	mov	sp, r7
 8013e8e:	bd80      	pop	{r7, pc}
 8013e90:	40021000 	.word	0x40021000
 8013e94:	f99d808c 	.word	0xf99d808c

08013e98 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8013e98:	b580      	push	{r7, lr}
 8013e9a:	b084      	sub	sp, #16
 8013e9c:	af00      	add	r7, sp, #0
 8013e9e:	6078      	str	r0, [r7, #4]
 8013ea0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8013ea2:	687b      	ldr	r3, [r7, #4]
 8013ea4:	2b00      	cmp	r3, #0
 8013ea6:	d101      	bne.n	8013eac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8013ea8:	2301      	movs	r3, #1
 8013eaa:	e0c8      	b.n	801403e <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8013eac:	4b66      	ldr	r3, [pc, #408]	; (8014048 <HAL_RCC_ClockConfig+0x1b0>)
 8013eae:	681b      	ldr	r3, [r3, #0]
 8013eb0:	f003 0307 	and.w	r3, r3, #7
 8013eb4:	683a      	ldr	r2, [r7, #0]
 8013eb6:	429a      	cmp	r2, r3
 8013eb8:	d910      	bls.n	8013edc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8013eba:	4b63      	ldr	r3, [pc, #396]	; (8014048 <HAL_RCC_ClockConfig+0x1b0>)
 8013ebc:	681b      	ldr	r3, [r3, #0]
 8013ebe:	f023 0207 	bic.w	r2, r3, #7
 8013ec2:	4961      	ldr	r1, [pc, #388]	; (8014048 <HAL_RCC_ClockConfig+0x1b0>)
 8013ec4:	683b      	ldr	r3, [r7, #0]
 8013ec6:	4313      	orrs	r3, r2
 8013ec8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8013eca:	4b5f      	ldr	r3, [pc, #380]	; (8014048 <HAL_RCC_ClockConfig+0x1b0>)
 8013ecc:	681b      	ldr	r3, [r3, #0]
 8013ece:	f003 0307 	and.w	r3, r3, #7
 8013ed2:	683a      	ldr	r2, [r7, #0]
 8013ed4:	429a      	cmp	r2, r3
 8013ed6:	d001      	beq.n	8013edc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8013ed8:	2301      	movs	r3, #1
 8013eda:	e0b0      	b.n	801403e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8013edc:	687b      	ldr	r3, [r7, #4]
 8013ede:	681b      	ldr	r3, [r3, #0]
 8013ee0:	f003 0301 	and.w	r3, r3, #1
 8013ee4:	2b00      	cmp	r3, #0
 8013ee6:	d04c      	beq.n	8013f82 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8013ee8:	687b      	ldr	r3, [r7, #4]
 8013eea:	685b      	ldr	r3, [r3, #4]
 8013eec:	2b03      	cmp	r3, #3
 8013eee:	d107      	bne.n	8013f00 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8013ef0:	4b56      	ldr	r3, [pc, #344]	; (801404c <HAL_RCC_ClockConfig+0x1b4>)
 8013ef2:	681b      	ldr	r3, [r3, #0]
 8013ef4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8013ef8:	2b00      	cmp	r3, #0
 8013efa:	d121      	bne.n	8013f40 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8013efc:	2301      	movs	r3, #1
 8013efe:	e09e      	b.n	801403e <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8013f00:	687b      	ldr	r3, [r7, #4]
 8013f02:	685b      	ldr	r3, [r3, #4]
 8013f04:	2b02      	cmp	r3, #2
 8013f06:	d107      	bne.n	8013f18 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8013f08:	4b50      	ldr	r3, [pc, #320]	; (801404c <HAL_RCC_ClockConfig+0x1b4>)
 8013f0a:	681b      	ldr	r3, [r3, #0]
 8013f0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8013f10:	2b00      	cmp	r3, #0
 8013f12:	d115      	bne.n	8013f40 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8013f14:	2301      	movs	r3, #1
 8013f16:	e092      	b.n	801403e <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8013f18:	687b      	ldr	r3, [r7, #4]
 8013f1a:	685b      	ldr	r3, [r3, #4]
 8013f1c:	2b00      	cmp	r3, #0
 8013f1e:	d107      	bne.n	8013f30 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8013f20:	4b4a      	ldr	r3, [pc, #296]	; (801404c <HAL_RCC_ClockConfig+0x1b4>)
 8013f22:	681b      	ldr	r3, [r3, #0]
 8013f24:	f003 0302 	and.w	r3, r3, #2
 8013f28:	2b00      	cmp	r3, #0
 8013f2a:	d109      	bne.n	8013f40 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8013f2c:	2301      	movs	r3, #1
 8013f2e:	e086      	b.n	801403e <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8013f30:	4b46      	ldr	r3, [pc, #280]	; (801404c <HAL_RCC_ClockConfig+0x1b4>)
 8013f32:	681b      	ldr	r3, [r3, #0]
 8013f34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8013f38:	2b00      	cmp	r3, #0
 8013f3a:	d101      	bne.n	8013f40 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8013f3c:	2301      	movs	r3, #1
 8013f3e:	e07e      	b.n	801403e <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8013f40:	4b42      	ldr	r3, [pc, #264]	; (801404c <HAL_RCC_ClockConfig+0x1b4>)
 8013f42:	689b      	ldr	r3, [r3, #8]
 8013f44:	f023 0203 	bic.w	r2, r3, #3
 8013f48:	687b      	ldr	r3, [r7, #4]
 8013f4a:	685b      	ldr	r3, [r3, #4]
 8013f4c:	493f      	ldr	r1, [pc, #252]	; (801404c <HAL_RCC_ClockConfig+0x1b4>)
 8013f4e:	4313      	orrs	r3, r2
 8013f50:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8013f52:	f7fd fec3 	bl	8011cdc <HAL_GetTick>
 8013f56:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8013f58:	e00a      	b.n	8013f70 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8013f5a:	f7fd febf 	bl	8011cdc <HAL_GetTick>
 8013f5e:	4602      	mov	r2, r0
 8013f60:	68fb      	ldr	r3, [r7, #12]
 8013f62:	1ad3      	subs	r3, r2, r3
 8013f64:	f241 3288 	movw	r2, #5000	; 0x1388
 8013f68:	4293      	cmp	r3, r2
 8013f6a:	d901      	bls.n	8013f70 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8013f6c:	2303      	movs	r3, #3
 8013f6e:	e066      	b.n	801403e <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8013f70:	4b36      	ldr	r3, [pc, #216]	; (801404c <HAL_RCC_ClockConfig+0x1b4>)
 8013f72:	689b      	ldr	r3, [r3, #8]
 8013f74:	f003 020c 	and.w	r2, r3, #12
 8013f78:	687b      	ldr	r3, [r7, #4]
 8013f7a:	685b      	ldr	r3, [r3, #4]
 8013f7c:	009b      	lsls	r3, r3, #2
 8013f7e:	429a      	cmp	r2, r3
 8013f80:	d1eb      	bne.n	8013f5a <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8013f82:	687b      	ldr	r3, [r7, #4]
 8013f84:	681b      	ldr	r3, [r3, #0]
 8013f86:	f003 0302 	and.w	r3, r3, #2
 8013f8a:	2b00      	cmp	r3, #0
 8013f8c:	d008      	beq.n	8013fa0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8013f8e:	4b2f      	ldr	r3, [pc, #188]	; (801404c <HAL_RCC_ClockConfig+0x1b4>)
 8013f90:	689b      	ldr	r3, [r3, #8]
 8013f92:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8013f96:	687b      	ldr	r3, [r7, #4]
 8013f98:	689b      	ldr	r3, [r3, #8]
 8013f9a:	492c      	ldr	r1, [pc, #176]	; (801404c <HAL_RCC_ClockConfig+0x1b4>)
 8013f9c:	4313      	orrs	r3, r2
 8013f9e:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8013fa0:	4b29      	ldr	r3, [pc, #164]	; (8014048 <HAL_RCC_ClockConfig+0x1b0>)
 8013fa2:	681b      	ldr	r3, [r3, #0]
 8013fa4:	f003 0307 	and.w	r3, r3, #7
 8013fa8:	683a      	ldr	r2, [r7, #0]
 8013faa:	429a      	cmp	r2, r3
 8013fac:	d210      	bcs.n	8013fd0 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8013fae:	4b26      	ldr	r3, [pc, #152]	; (8014048 <HAL_RCC_ClockConfig+0x1b0>)
 8013fb0:	681b      	ldr	r3, [r3, #0]
 8013fb2:	f023 0207 	bic.w	r2, r3, #7
 8013fb6:	4924      	ldr	r1, [pc, #144]	; (8014048 <HAL_RCC_ClockConfig+0x1b0>)
 8013fb8:	683b      	ldr	r3, [r7, #0]
 8013fba:	4313      	orrs	r3, r2
 8013fbc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8013fbe:	4b22      	ldr	r3, [pc, #136]	; (8014048 <HAL_RCC_ClockConfig+0x1b0>)
 8013fc0:	681b      	ldr	r3, [r3, #0]
 8013fc2:	f003 0307 	and.w	r3, r3, #7
 8013fc6:	683a      	ldr	r2, [r7, #0]
 8013fc8:	429a      	cmp	r2, r3
 8013fca:	d001      	beq.n	8013fd0 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8013fcc:	2301      	movs	r3, #1
 8013fce:	e036      	b.n	801403e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8013fd0:	687b      	ldr	r3, [r7, #4]
 8013fd2:	681b      	ldr	r3, [r3, #0]
 8013fd4:	f003 0304 	and.w	r3, r3, #4
 8013fd8:	2b00      	cmp	r3, #0
 8013fda:	d008      	beq.n	8013fee <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8013fdc:	4b1b      	ldr	r3, [pc, #108]	; (801404c <HAL_RCC_ClockConfig+0x1b4>)
 8013fde:	689b      	ldr	r3, [r3, #8]
 8013fe0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8013fe4:	687b      	ldr	r3, [r7, #4]
 8013fe6:	68db      	ldr	r3, [r3, #12]
 8013fe8:	4918      	ldr	r1, [pc, #96]	; (801404c <HAL_RCC_ClockConfig+0x1b4>)
 8013fea:	4313      	orrs	r3, r2
 8013fec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8013fee:	687b      	ldr	r3, [r7, #4]
 8013ff0:	681b      	ldr	r3, [r3, #0]
 8013ff2:	f003 0308 	and.w	r3, r3, #8
 8013ff6:	2b00      	cmp	r3, #0
 8013ff8:	d009      	beq.n	801400e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8013ffa:	4b14      	ldr	r3, [pc, #80]	; (801404c <HAL_RCC_ClockConfig+0x1b4>)
 8013ffc:	689b      	ldr	r3, [r3, #8]
 8013ffe:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8014002:	687b      	ldr	r3, [r7, #4]
 8014004:	691b      	ldr	r3, [r3, #16]
 8014006:	00db      	lsls	r3, r3, #3
 8014008:	4910      	ldr	r1, [pc, #64]	; (801404c <HAL_RCC_ClockConfig+0x1b4>)
 801400a:	4313      	orrs	r3, r2
 801400c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 801400e:	f000 f825 	bl	801405c <HAL_RCC_GetSysClockFreq>
 8014012:	4602      	mov	r2, r0
 8014014:	4b0d      	ldr	r3, [pc, #52]	; (801404c <HAL_RCC_ClockConfig+0x1b4>)
 8014016:	689b      	ldr	r3, [r3, #8]
 8014018:	091b      	lsrs	r3, r3, #4
 801401a:	f003 030f 	and.w	r3, r3, #15
 801401e:	490c      	ldr	r1, [pc, #48]	; (8014050 <HAL_RCC_ClockConfig+0x1b8>)
 8014020:	5ccb      	ldrb	r3, [r1, r3]
 8014022:	f003 031f 	and.w	r3, r3, #31
 8014026:	fa22 f303 	lsr.w	r3, r2, r3
 801402a:	4a0a      	ldr	r2, [pc, #40]	; (8014054 <HAL_RCC_ClockConfig+0x1bc>)
 801402c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 801402e:	4b0a      	ldr	r3, [pc, #40]	; (8014058 <HAL_RCC_ClockConfig+0x1c0>)
 8014030:	681b      	ldr	r3, [r3, #0]
 8014032:	4618      	mov	r0, r3
 8014034:	f7fd fe02 	bl	8011c3c <HAL_InitTick>
 8014038:	4603      	mov	r3, r0
 801403a:	72fb      	strb	r3, [r7, #11]

  return status;
 801403c:	7afb      	ldrb	r3, [r7, #11]
}
 801403e:	4618      	mov	r0, r3
 8014040:	3710      	adds	r7, #16
 8014042:	46bd      	mov	sp, r7
 8014044:	bd80      	pop	{r7, pc}
 8014046:	bf00      	nop
 8014048:	40022000 	.word	0x40022000
 801404c:	40021000 	.word	0x40021000
 8014050:	08018218 	.word	0x08018218
 8014054:	20000004 	.word	0x20000004
 8014058:	20000014 	.word	0x20000014

0801405c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 801405c:	b480      	push	{r7}
 801405e:	b089      	sub	sp, #36	; 0x24
 8014060:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8014062:	2300      	movs	r3, #0
 8014064:	61fb      	str	r3, [r7, #28]
 8014066:	2300      	movs	r3, #0
 8014068:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 801406a:	4b3e      	ldr	r3, [pc, #248]	; (8014164 <HAL_RCC_GetSysClockFreq+0x108>)
 801406c:	689b      	ldr	r3, [r3, #8]
 801406e:	f003 030c 	and.w	r3, r3, #12
 8014072:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8014074:	4b3b      	ldr	r3, [pc, #236]	; (8014164 <HAL_RCC_GetSysClockFreq+0x108>)
 8014076:	68db      	ldr	r3, [r3, #12]
 8014078:	f003 0303 	and.w	r3, r3, #3
 801407c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 801407e:	693b      	ldr	r3, [r7, #16]
 8014080:	2b00      	cmp	r3, #0
 8014082:	d005      	beq.n	8014090 <HAL_RCC_GetSysClockFreq+0x34>
 8014084:	693b      	ldr	r3, [r7, #16]
 8014086:	2b0c      	cmp	r3, #12
 8014088:	d121      	bne.n	80140ce <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 801408a:	68fb      	ldr	r3, [r7, #12]
 801408c:	2b01      	cmp	r3, #1
 801408e:	d11e      	bne.n	80140ce <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8014090:	4b34      	ldr	r3, [pc, #208]	; (8014164 <HAL_RCC_GetSysClockFreq+0x108>)
 8014092:	681b      	ldr	r3, [r3, #0]
 8014094:	f003 0308 	and.w	r3, r3, #8
 8014098:	2b00      	cmp	r3, #0
 801409a:	d107      	bne.n	80140ac <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 801409c:	4b31      	ldr	r3, [pc, #196]	; (8014164 <HAL_RCC_GetSysClockFreq+0x108>)
 801409e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80140a2:	0a1b      	lsrs	r3, r3, #8
 80140a4:	f003 030f 	and.w	r3, r3, #15
 80140a8:	61fb      	str	r3, [r7, #28]
 80140aa:	e005      	b.n	80140b8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80140ac:	4b2d      	ldr	r3, [pc, #180]	; (8014164 <HAL_RCC_GetSysClockFreq+0x108>)
 80140ae:	681b      	ldr	r3, [r3, #0]
 80140b0:	091b      	lsrs	r3, r3, #4
 80140b2:	f003 030f 	and.w	r3, r3, #15
 80140b6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80140b8:	4a2b      	ldr	r2, [pc, #172]	; (8014168 <HAL_RCC_GetSysClockFreq+0x10c>)
 80140ba:	69fb      	ldr	r3, [r7, #28]
 80140bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80140c0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80140c2:	693b      	ldr	r3, [r7, #16]
 80140c4:	2b00      	cmp	r3, #0
 80140c6:	d10d      	bne.n	80140e4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80140c8:	69fb      	ldr	r3, [r7, #28]
 80140ca:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80140cc:	e00a      	b.n	80140e4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80140ce:	693b      	ldr	r3, [r7, #16]
 80140d0:	2b04      	cmp	r3, #4
 80140d2:	d102      	bne.n	80140da <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80140d4:	4b25      	ldr	r3, [pc, #148]	; (801416c <HAL_RCC_GetSysClockFreq+0x110>)
 80140d6:	61bb      	str	r3, [r7, #24]
 80140d8:	e004      	b.n	80140e4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80140da:	693b      	ldr	r3, [r7, #16]
 80140dc:	2b08      	cmp	r3, #8
 80140de:	d101      	bne.n	80140e4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80140e0:	4b23      	ldr	r3, [pc, #140]	; (8014170 <HAL_RCC_GetSysClockFreq+0x114>)
 80140e2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80140e4:	693b      	ldr	r3, [r7, #16]
 80140e6:	2b0c      	cmp	r3, #12
 80140e8:	d134      	bne.n	8014154 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80140ea:	4b1e      	ldr	r3, [pc, #120]	; (8014164 <HAL_RCC_GetSysClockFreq+0x108>)
 80140ec:	68db      	ldr	r3, [r3, #12]
 80140ee:	f003 0303 	and.w	r3, r3, #3
 80140f2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80140f4:	68bb      	ldr	r3, [r7, #8]
 80140f6:	2b02      	cmp	r3, #2
 80140f8:	d003      	beq.n	8014102 <HAL_RCC_GetSysClockFreq+0xa6>
 80140fa:	68bb      	ldr	r3, [r7, #8]
 80140fc:	2b03      	cmp	r3, #3
 80140fe:	d003      	beq.n	8014108 <HAL_RCC_GetSysClockFreq+0xac>
 8014100:	e005      	b.n	801410e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8014102:	4b1a      	ldr	r3, [pc, #104]	; (801416c <HAL_RCC_GetSysClockFreq+0x110>)
 8014104:	617b      	str	r3, [r7, #20]
      break;
 8014106:	e005      	b.n	8014114 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8014108:	4b19      	ldr	r3, [pc, #100]	; (8014170 <HAL_RCC_GetSysClockFreq+0x114>)
 801410a:	617b      	str	r3, [r7, #20]
      break;
 801410c:	e002      	b.n	8014114 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 801410e:	69fb      	ldr	r3, [r7, #28]
 8014110:	617b      	str	r3, [r7, #20]
      break;
 8014112:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8014114:	4b13      	ldr	r3, [pc, #76]	; (8014164 <HAL_RCC_GetSysClockFreq+0x108>)
 8014116:	68db      	ldr	r3, [r3, #12]
 8014118:	091b      	lsrs	r3, r3, #4
 801411a:	f003 0307 	and.w	r3, r3, #7
 801411e:	3301      	adds	r3, #1
 8014120:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8014122:	4b10      	ldr	r3, [pc, #64]	; (8014164 <HAL_RCC_GetSysClockFreq+0x108>)
 8014124:	68db      	ldr	r3, [r3, #12]
 8014126:	0a1b      	lsrs	r3, r3, #8
 8014128:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801412c:	697a      	ldr	r2, [r7, #20]
 801412e:	fb02 f203 	mul.w	r2, r2, r3
 8014132:	687b      	ldr	r3, [r7, #4]
 8014134:	fbb2 f3f3 	udiv	r3, r2, r3
 8014138:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 801413a:	4b0a      	ldr	r3, [pc, #40]	; (8014164 <HAL_RCC_GetSysClockFreq+0x108>)
 801413c:	68db      	ldr	r3, [r3, #12]
 801413e:	0e5b      	lsrs	r3, r3, #25
 8014140:	f003 0303 	and.w	r3, r3, #3
 8014144:	3301      	adds	r3, #1
 8014146:	005b      	lsls	r3, r3, #1
 8014148:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 801414a:	697a      	ldr	r2, [r7, #20]
 801414c:	683b      	ldr	r3, [r7, #0]
 801414e:	fbb2 f3f3 	udiv	r3, r2, r3
 8014152:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8014154:	69bb      	ldr	r3, [r7, #24]
}
 8014156:	4618      	mov	r0, r3
 8014158:	3724      	adds	r7, #36	; 0x24
 801415a:	46bd      	mov	sp, r7
 801415c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014160:	4770      	bx	lr
 8014162:	bf00      	nop
 8014164:	40021000 	.word	0x40021000
 8014168:	08018230 	.word	0x08018230
 801416c:	00f42400 	.word	0x00f42400
 8014170:	007a1200 	.word	0x007a1200

08014174 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8014174:	b480      	push	{r7}
 8014176:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8014178:	4b03      	ldr	r3, [pc, #12]	; (8014188 <HAL_RCC_GetHCLKFreq+0x14>)
 801417a:	681b      	ldr	r3, [r3, #0]
}
 801417c:	4618      	mov	r0, r3
 801417e:	46bd      	mov	sp, r7
 8014180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014184:	4770      	bx	lr
 8014186:	bf00      	nop
 8014188:	20000004 	.word	0x20000004

0801418c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 801418c:	b580      	push	{r7, lr}
 801418e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8014190:	f7ff fff0 	bl	8014174 <HAL_RCC_GetHCLKFreq>
 8014194:	4602      	mov	r2, r0
 8014196:	4b06      	ldr	r3, [pc, #24]	; (80141b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8014198:	689b      	ldr	r3, [r3, #8]
 801419a:	0a1b      	lsrs	r3, r3, #8
 801419c:	f003 0307 	and.w	r3, r3, #7
 80141a0:	4904      	ldr	r1, [pc, #16]	; (80141b4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80141a2:	5ccb      	ldrb	r3, [r1, r3]
 80141a4:	f003 031f 	and.w	r3, r3, #31
 80141a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80141ac:	4618      	mov	r0, r3
 80141ae:	bd80      	pop	{r7, pc}
 80141b0:	40021000 	.word	0x40021000
 80141b4:	08018228 	.word	0x08018228

080141b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80141b8:	b580      	push	{r7, lr}
 80141ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80141bc:	f7ff ffda 	bl	8014174 <HAL_RCC_GetHCLKFreq>
 80141c0:	4602      	mov	r2, r0
 80141c2:	4b06      	ldr	r3, [pc, #24]	; (80141dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80141c4:	689b      	ldr	r3, [r3, #8]
 80141c6:	0adb      	lsrs	r3, r3, #11
 80141c8:	f003 0307 	and.w	r3, r3, #7
 80141cc:	4904      	ldr	r1, [pc, #16]	; (80141e0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80141ce:	5ccb      	ldrb	r3, [r1, r3]
 80141d0:	f003 031f 	and.w	r3, r3, #31
 80141d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80141d8:	4618      	mov	r0, r3
 80141da:	bd80      	pop	{r7, pc}
 80141dc:	40021000 	.word	0x40021000
 80141e0:	08018228 	.word	0x08018228

080141e4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80141e4:	b580      	push	{r7, lr}
 80141e6:	b086      	sub	sp, #24
 80141e8:	af00      	add	r7, sp, #0
 80141ea:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80141ec:	2300      	movs	r3, #0
 80141ee:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80141f0:	4b2a      	ldr	r3, [pc, #168]	; (801429c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80141f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80141f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80141f8:	2b00      	cmp	r3, #0
 80141fa:	d003      	beq.n	8014204 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80141fc:	f7ff fa02 	bl	8013604 <HAL_PWREx_GetVoltageRange>
 8014200:	6178      	str	r0, [r7, #20]
 8014202:	e014      	b.n	801422e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8014204:	4b25      	ldr	r3, [pc, #148]	; (801429c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8014206:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8014208:	4a24      	ldr	r2, [pc, #144]	; (801429c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 801420a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801420e:	6593      	str	r3, [r2, #88]	; 0x58
 8014210:	4b22      	ldr	r3, [pc, #136]	; (801429c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8014212:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8014214:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8014218:	60fb      	str	r3, [r7, #12]
 801421a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 801421c:	f7ff f9f2 	bl	8013604 <HAL_PWREx_GetVoltageRange>
 8014220:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8014222:	4b1e      	ldr	r3, [pc, #120]	; (801429c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8014224:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8014226:	4a1d      	ldr	r2, [pc, #116]	; (801429c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8014228:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 801422c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 801422e:	697b      	ldr	r3, [r7, #20]
 8014230:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8014234:	d10b      	bne.n	801424e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8014236:	687b      	ldr	r3, [r7, #4]
 8014238:	2b80      	cmp	r3, #128	; 0x80
 801423a:	d919      	bls.n	8014270 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 801423c:	687b      	ldr	r3, [r7, #4]
 801423e:	2ba0      	cmp	r3, #160	; 0xa0
 8014240:	d902      	bls.n	8014248 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8014242:	2302      	movs	r3, #2
 8014244:	613b      	str	r3, [r7, #16]
 8014246:	e013      	b.n	8014270 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8014248:	2301      	movs	r3, #1
 801424a:	613b      	str	r3, [r7, #16]
 801424c:	e010      	b.n	8014270 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 801424e:	687b      	ldr	r3, [r7, #4]
 8014250:	2b80      	cmp	r3, #128	; 0x80
 8014252:	d902      	bls.n	801425a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8014254:	2303      	movs	r3, #3
 8014256:	613b      	str	r3, [r7, #16]
 8014258:	e00a      	b.n	8014270 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 801425a:	687b      	ldr	r3, [r7, #4]
 801425c:	2b80      	cmp	r3, #128	; 0x80
 801425e:	d102      	bne.n	8014266 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8014260:	2302      	movs	r3, #2
 8014262:	613b      	str	r3, [r7, #16]
 8014264:	e004      	b.n	8014270 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8014266:	687b      	ldr	r3, [r7, #4]
 8014268:	2b70      	cmp	r3, #112	; 0x70
 801426a:	d101      	bne.n	8014270 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 801426c:	2301      	movs	r3, #1
 801426e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8014270:	4b0b      	ldr	r3, [pc, #44]	; (80142a0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8014272:	681b      	ldr	r3, [r3, #0]
 8014274:	f023 0207 	bic.w	r2, r3, #7
 8014278:	4909      	ldr	r1, [pc, #36]	; (80142a0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 801427a:	693b      	ldr	r3, [r7, #16]
 801427c:	4313      	orrs	r3, r2
 801427e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8014280:	4b07      	ldr	r3, [pc, #28]	; (80142a0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8014282:	681b      	ldr	r3, [r3, #0]
 8014284:	f003 0307 	and.w	r3, r3, #7
 8014288:	693a      	ldr	r2, [r7, #16]
 801428a:	429a      	cmp	r2, r3
 801428c:	d001      	beq.n	8014292 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 801428e:	2301      	movs	r3, #1
 8014290:	e000      	b.n	8014294 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8014292:	2300      	movs	r3, #0
}
 8014294:	4618      	mov	r0, r3
 8014296:	3718      	adds	r7, #24
 8014298:	46bd      	mov	sp, r7
 801429a:	bd80      	pop	{r7, pc}
 801429c:	40021000 	.word	0x40021000
 80142a0:	40022000 	.word	0x40022000

080142a4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80142a4:	b580      	push	{r7, lr}
 80142a6:	b086      	sub	sp, #24
 80142a8:	af00      	add	r7, sp, #0
 80142aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80142ac:	2300      	movs	r3, #0
 80142ae:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80142b0:	2300      	movs	r3, #0
 80142b2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80142b4:	687b      	ldr	r3, [r7, #4]
 80142b6:	681b      	ldr	r3, [r3, #0]
 80142b8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80142bc:	2b00      	cmp	r3, #0
 80142be:	d041      	beq.n	8014344 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80142c0:	687b      	ldr	r3, [r7, #4]
 80142c2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80142c4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80142c8:	d02a      	beq.n	8014320 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80142ca:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80142ce:	d824      	bhi.n	801431a <HAL_RCCEx_PeriphCLKConfig+0x76>
 80142d0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80142d4:	d008      	beq.n	80142e8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80142d6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80142da:	d81e      	bhi.n	801431a <HAL_RCCEx_PeriphCLKConfig+0x76>
 80142dc:	2b00      	cmp	r3, #0
 80142de:	d00a      	beq.n	80142f6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80142e0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80142e4:	d010      	beq.n	8014308 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80142e6:	e018      	b.n	801431a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80142e8:	4b86      	ldr	r3, [pc, #536]	; (8014504 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80142ea:	68db      	ldr	r3, [r3, #12]
 80142ec:	4a85      	ldr	r2, [pc, #532]	; (8014504 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80142ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80142f2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80142f4:	e015      	b.n	8014322 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80142f6:	687b      	ldr	r3, [r7, #4]
 80142f8:	3304      	adds	r3, #4
 80142fa:	2100      	movs	r1, #0
 80142fc:	4618      	mov	r0, r3
 80142fe:	f000 fabb 	bl	8014878 <RCCEx_PLLSAI1_Config>
 8014302:	4603      	mov	r3, r0
 8014304:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8014306:	e00c      	b.n	8014322 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8014308:	687b      	ldr	r3, [r7, #4]
 801430a:	3320      	adds	r3, #32
 801430c:	2100      	movs	r1, #0
 801430e:	4618      	mov	r0, r3
 8014310:	f000 fba6 	bl	8014a60 <RCCEx_PLLSAI2_Config>
 8014314:	4603      	mov	r3, r0
 8014316:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8014318:	e003      	b.n	8014322 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 801431a:	2301      	movs	r3, #1
 801431c:	74fb      	strb	r3, [r7, #19]
      break;
 801431e:	e000      	b.n	8014322 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8014320:	bf00      	nop
    }

    if(ret == HAL_OK)
 8014322:	7cfb      	ldrb	r3, [r7, #19]
 8014324:	2b00      	cmp	r3, #0
 8014326:	d10b      	bne.n	8014340 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8014328:	4b76      	ldr	r3, [pc, #472]	; (8014504 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 801432a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801432e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8014332:	687b      	ldr	r3, [r7, #4]
 8014334:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8014336:	4973      	ldr	r1, [pc, #460]	; (8014504 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8014338:	4313      	orrs	r3, r2
 801433a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 801433e:	e001      	b.n	8014344 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8014340:	7cfb      	ldrb	r3, [r7, #19]
 8014342:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8014344:	687b      	ldr	r3, [r7, #4]
 8014346:	681b      	ldr	r3, [r3, #0]
 8014348:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 801434c:	2b00      	cmp	r3, #0
 801434e:	d041      	beq.n	80143d4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8014350:	687b      	ldr	r3, [r7, #4]
 8014352:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8014354:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8014358:	d02a      	beq.n	80143b0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 801435a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 801435e:	d824      	bhi.n	80143aa <HAL_RCCEx_PeriphCLKConfig+0x106>
 8014360:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8014364:	d008      	beq.n	8014378 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8014366:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 801436a:	d81e      	bhi.n	80143aa <HAL_RCCEx_PeriphCLKConfig+0x106>
 801436c:	2b00      	cmp	r3, #0
 801436e:	d00a      	beq.n	8014386 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8014370:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8014374:	d010      	beq.n	8014398 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8014376:	e018      	b.n	80143aa <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8014378:	4b62      	ldr	r3, [pc, #392]	; (8014504 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 801437a:	68db      	ldr	r3, [r3, #12]
 801437c:	4a61      	ldr	r2, [pc, #388]	; (8014504 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 801437e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8014382:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8014384:	e015      	b.n	80143b2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8014386:	687b      	ldr	r3, [r7, #4]
 8014388:	3304      	adds	r3, #4
 801438a:	2100      	movs	r1, #0
 801438c:	4618      	mov	r0, r3
 801438e:	f000 fa73 	bl	8014878 <RCCEx_PLLSAI1_Config>
 8014392:	4603      	mov	r3, r0
 8014394:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8014396:	e00c      	b.n	80143b2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8014398:	687b      	ldr	r3, [r7, #4]
 801439a:	3320      	adds	r3, #32
 801439c:	2100      	movs	r1, #0
 801439e:	4618      	mov	r0, r3
 80143a0:	f000 fb5e 	bl	8014a60 <RCCEx_PLLSAI2_Config>
 80143a4:	4603      	mov	r3, r0
 80143a6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80143a8:	e003      	b.n	80143b2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80143aa:	2301      	movs	r3, #1
 80143ac:	74fb      	strb	r3, [r7, #19]
      break;
 80143ae:	e000      	b.n	80143b2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80143b0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80143b2:	7cfb      	ldrb	r3, [r7, #19]
 80143b4:	2b00      	cmp	r3, #0
 80143b6:	d10b      	bne.n	80143d0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80143b8:	4b52      	ldr	r3, [pc, #328]	; (8014504 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80143ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80143be:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80143c2:	687b      	ldr	r3, [r7, #4]
 80143c4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80143c6:	494f      	ldr	r1, [pc, #316]	; (8014504 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80143c8:	4313      	orrs	r3, r2
 80143ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80143ce:	e001      	b.n	80143d4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80143d0:	7cfb      	ldrb	r3, [r7, #19]
 80143d2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80143d4:	687b      	ldr	r3, [r7, #4]
 80143d6:	681b      	ldr	r3, [r3, #0]
 80143d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80143dc:	2b00      	cmp	r3, #0
 80143de:	f000 80a0 	beq.w	8014522 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80143e2:	2300      	movs	r3, #0
 80143e4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80143e6:	4b47      	ldr	r3, [pc, #284]	; (8014504 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80143e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80143ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80143ee:	2b00      	cmp	r3, #0
 80143f0:	d101      	bne.n	80143f6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80143f2:	2301      	movs	r3, #1
 80143f4:	e000      	b.n	80143f8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80143f6:	2300      	movs	r3, #0
 80143f8:	2b00      	cmp	r3, #0
 80143fa:	d00d      	beq.n	8014418 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80143fc:	4b41      	ldr	r3, [pc, #260]	; (8014504 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80143fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8014400:	4a40      	ldr	r2, [pc, #256]	; (8014504 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8014402:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8014406:	6593      	str	r3, [r2, #88]	; 0x58
 8014408:	4b3e      	ldr	r3, [pc, #248]	; (8014504 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 801440a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801440c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8014410:	60bb      	str	r3, [r7, #8]
 8014412:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8014414:	2301      	movs	r3, #1
 8014416:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8014418:	4b3b      	ldr	r3, [pc, #236]	; (8014508 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 801441a:	681b      	ldr	r3, [r3, #0]
 801441c:	4a3a      	ldr	r2, [pc, #232]	; (8014508 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 801441e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8014422:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8014424:	f7fd fc5a 	bl	8011cdc <HAL_GetTick>
 8014428:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 801442a:	e009      	b.n	8014440 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 801442c:	f7fd fc56 	bl	8011cdc <HAL_GetTick>
 8014430:	4602      	mov	r2, r0
 8014432:	68fb      	ldr	r3, [r7, #12]
 8014434:	1ad3      	subs	r3, r2, r3
 8014436:	2b02      	cmp	r3, #2
 8014438:	d902      	bls.n	8014440 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 801443a:	2303      	movs	r3, #3
 801443c:	74fb      	strb	r3, [r7, #19]
        break;
 801443e:	e005      	b.n	801444c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8014440:	4b31      	ldr	r3, [pc, #196]	; (8014508 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8014442:	681b      	ldr	r3, [r3, #0]
 8014444:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8014448:	2b00      	cmp	r3, #0
 801444a:	d0ef      	beq.n	801442c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 801444c:	7cfb      	ldrb	r3, [r7, #19]
 801444e:	2b00      	cmp	r3, #0
 8014450:	d15c      	bne.n	801450c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8014452:	4b2c      	ldr	r3, [pc, #176]	; (8014504 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8014454:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8014458:	f403 7340 	and.w	r3, r3, #768	; 0x300
 801445c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 801445e:	697b      	ldr	r3, [r7, #20]
 8014460:	2b00      	cmp	r3, #0
 8014462:	d01f      	beq.n	80144a4 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8014464:	687b      	ldr	r3, [r7, #4]
 8014466:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801446a:	697a      	ldr	r2, [r7, #20]
 801446c:	429a      	cmp	r2, r3
 801446e:	d019      	beq.n	80144a4 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8014470:	4b24      	ldr	r3, [pc, #144]	; (8014504 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8014472:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8014476:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801447a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 801447c:	4b21      	ldr	r3, [pc, #132]	; (8014504 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 801447e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8014482:	4a20      	ldr	r2, [pc, #128]	; (8014504 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8014484:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8014488:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 801448c:	4b1d      	ldr	r3, [pc, #116]	; (8014504 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 801448e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8014492:	4a1c      	ldr	r2, [pc, #112]	; (8014504 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8014494:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8014498:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 801449c:	4a19      	ldr	r2, [pc, #100]	; (8014504 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 801449e:	697b      	ldr	r3, [r7, #20]
 80144a0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80144a4:	697b      	ldr	r3, [r7, #20]
 80144a6:	f003 0301 	and.w	r3, r3, #1
 80144aa:	2b00      	cmp	r3, #0
 80144ac:	d016      	beq.n	80144dc <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80144ae:	f7fd fc15 	bl	8011cdc <HAL_GetTick>
 80144b2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80144b4:	e00b      	b.n	80144ce <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80144b6:	f7fd fc11 	bl	8011cdc <HAL_GetTick>
 80144ba:	4602      	mov	r2, r0
 80144bc:	68fb      	ldr	r3, [r7, #12]
 80144be:	1ad3      	subs	r3, r2, r3
 80144c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80144c4:	4293      	cmp	r3, r2
 80144c6:	d902      	bls.n	80144ce <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80144c8:	2303      	movs	r3, #3
 80144ca:	74fb      	strb	r3, [r7, #19]
            break;
 80144cc:	e006      	b.n	80144dc <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80144ce:	4b0d      	ldr	r3, [pc, #52]	; (8014504 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80144d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80144d4:	f003 0302 	and.w	r3, r3, #2
 80144d8:	2b00      	cmp	r3, #0
 80144da:	d0ec      	beq.n	80144b6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80144dc:	7cfb      	ldrb	r3, [r7, #19]
 80144de:	2b00      	cmp	r3, #0
 80144e0:	d10c      	bne.n	80144fc <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80144e2:	4b08      	ldr	r3, [pc, #32]	; (8014504 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80144e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80144e8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80144ec:	687b      	ldr	r3, [r7, #4]
 80144ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80144f2:	4904      	ldr	r1, [pc, #16]	; (8014504 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80144f4:	4313      	orrs	r3, r2
 80144f6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80144fa:	e009      	b.n	8014510 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80144fc:	7cfb      	ldrb	r3, [r7, #19]
 80144fe:	74bb      	strb	r3, [r7, #18]
 8014500:	e006      	b.n	8014510 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8014502:	bf00      	nop
 8014504:	40021000 	.word	0x40021000
 8014508:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 801450c:	7cfb      	ldrb	r3, [r7, #19]
 801450e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8014510:	7c7b      	ldrb	r3, [r7, #17]
 8014512:	2b01      	cmp	r3, #1
 8014514:	d105      	bne.n	8014522 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8014516:	4b9e      	ldr	r3, [pc, #632]	; (8014790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8014518:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801451a:	4a9d      	ldr	r2, [pc, #628]	; (8014790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 801451c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8014520:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8014522:	687b      	ldr	r3, [r7, #4]
 8014524:	681b      	ldr	r3, [r3, #0]
 8014526:	f003 0301 	and.w	r3, r3, #1
 801452a:	2b00      	cmp	r3, #0
 801452c:	d00a      	beq.n	8014544 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 801452e:	4b98      	ldr	r3, [pc, #608]	; (8014790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8014530:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8014534:	f023 0203 	bic.w	r2, r3, #3
 8014538:	687b      	ldr	r3, [r7, #4]
 801453a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801453c:	4994      	ldr	r1, [pc, #592]	; (8014790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 801453e:	4313      	orrs	r3, r2
 8014540:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8014544:	687b      	ldr	r3, [r7, #4]
 8014546:	681b      	ldr	r3, [r3, #0]
 8014548:	f003 0302 	and.w	r3, r3, #2
 801454c:	2b00      	cmp	r3, #0
 801454e:	d00a      	beq.n	8014566 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8014550:	4b8f      	ldr	r3, [pc, #572]	; (8014790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8014552:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8014556:	f023 020c 	bic.w	r2, r3, #12
 801455a:	687b      	ldr	r3, [r7, #4]
 801455c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801455e:	498c      	ldr	r1, [pc, #560]	; (8014790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8014560:	4313      	orrs	r3, r2
 8014562:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8014566:	687b      	ldr	r3, [r7, #4]
 8014568:	681b      	ldr	r3, [r3, #0]
 801456a:	f003 0304 	and.w	r3, r3, #4
 801456e:	2b00      	cmp	r3, #0
 8014570:	d00a      	beq.n	8014588 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8014572:	4b87      	ldr	r3, [pc, #540]	; (8014790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8014574:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8014578:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 801457c:	687b      	ldr	r3, [r7, #4]
 801457e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014580:	4983      	ldr	r1, [pc, #524]	; (8014790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8014582:	4313      	orrs	r3, r2
 8014584:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8014588:	687b      	ldr	r3, [r7, #4]
 801458a:	681b      	ldr	r3, [r3, #0]
 801458c:	f003 0308 	and.w	r3, r3, #8
 8014590:	2b00      	cmp	r3, #0
 8014592:	d00a      	beq.n	80145aa <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8014594:	4b7e      	ldr	r3, [pc, #504]	; (8014790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8014596:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801459a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 801459e:	687b      	ldr	r3, [r7, #4]
 80145a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80145a2:	497b      	ldr	r1, [pc, #492]	; (8014790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80145a4:	4313      	orrs	r3, r2
 80145a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80145aa:	687b      	ldr	r3, [r7, #4]
 80145ac:	681b      	ldr	r3, [r3, #0]
 80145ae:	f003 0310 	and.w	r3, r3, #16
 80145b2:	2b00      	cmp	r3, #0
 80145b4:	d00a      	beq.n	80145cc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80145b6:	4b76      	ldr	r3, [pc, #472]	; (8014790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80145b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80145bc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80145c0:	687b      	ldr	r3, [r7, #4]
 80145c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80145c4:	4972      	ldr	r1, [pc, #456]	; (8014790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80145c6:	4313      	orrs	r3, r2
 80145c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80145cc:	687b      	ldr	r3, [r7, #4]
 80145ce:	681b      	ldr	r3, [r3, #0]
 80145d0:	f003 0320 	and.w	r3, r3, #32
 80145d4:	2b00      	cmp	r3, #0
 80145d6:	d00a      	beq.n	80145ee <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80145d8:	4b6d      	ldr	r3, [pc, #436]	; (8014790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80145da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80145de:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80145e2:	687b      	ldr	r3, [r7, #4]
 80145e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80145e6:	496a      	ldr	r1, [pc, #424]	; (8014790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80145e8:	4313      	orrs	r3, r2
 80145ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80145ee:	687b      	ldr	r3, [r7, #4]
 80145f0:	681b      	ldr	r3, [r3, #0]
 80145f2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80145f6:	2b00      	cmp	r3, #0
 80145f8:	d00a      	beq.n	8014610 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80145fa:	4b65      	ldr	r3, [pc, #404]	; (8014790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80145fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8014600:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8014604:	687b      	ldr	r3, [r7, #4]
 8014606:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8014608:	4961      	ldr	r1, [pc, #388]	; (8014790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 801460a:	4313      	orrs	r3, r2
 801460c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8014610:	687b      	ldr	r3, [r7, #4]
 8014612:	681b      	ldr	r3, [r3, #0]
 8014614:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8014618:	2b00      	cmp	r3, #0
 801461a:	d00a      	beq.n	8014632 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 801461c:	4b5c      	ldr	r3, [pc, #368]	; (8014790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 801461e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8014622:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8014626:	687b      	ldr	r3, [r7, #4]
 8014628:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 801462a:	4959      	ldr	r1, [pc, #356]	; (8014790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 801462c:	4313      	orrs	r3, r2
 801462e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8014632:	687b      	ldr	r3, [r7, #4]
 8014634:	681b      	ldr	r3, [r3, #0]
 8014636:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801463a:	2b00      	cmp	r3, #0
 801463c:	d00a      	beq.n	8014654 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 801463e:	4b54      	ldr	r3, [pc, #336]	; (8014790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8014640:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8014644:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8014648:	687b      	ldr	r3, [r7, #4]
 801464a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801464c:	4950      	ldr	r1, [pc, #320]	; (8014790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 801464e:	4313      	orrs	r3, r2
 8014650:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8014654:	687b      	ldr	r3, [r7, #4]
 8014656:	681b      	ldr	r3, [r3, #0]
 8014658:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801465c:	2b00      	cmp	r3, #0
 801465e:	d00a      	beq.n	8014676 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8014660:	4b4b      	ldr	r3, [pc, #300]	; (8014790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8014662:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8014666:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 801466a:	687b      	ldr	r3, [r7, #4]
 801466c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801466e:	4948      	ldr	r1, [pc, #288]	; (8014790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8014670:	4313      	orrs	r3, r2
 8014672:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8014676:	687b      	ldr	r3, [r7, #4]
 8014678:	681b      	ldr	r3, [r3, #0]
 801467a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801467e:	2b00      	cmp	r3, #0
 8014680:	d00a      	beq.n	8014698 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8014682:	4b43      	ldr	r3, [pc, #268]	; (8014790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8014684:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8014688:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 801468c:	687b      	ldr	r3, [r7, #4]
 801468e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8014690:	493f      	ldr	r1, [pc, #252]	; (8014790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8014692:	4313      	orrs	r3, r2
 8014694:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8014698:	687b      	ldr	r3, [r7, #4]
 801469a:	681b      	ldr	r3, [r3, #0]
 801469c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80146a0:	2b00      	cmp	r3, #0
 80146a2:	d028      	beq.n	80146f6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80146a4:	4b3a      	ldr	r3, [pc, #232]	; (8014790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80146a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80146aa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80146ae:	687b      	ldr	r3, [r7, #4]
 80146b0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80146b2:	4937      	ldr	r1, [pc, #220]	; (8014790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80146b4:	4313      	orrs	r3, r2
 80146b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80146ba:	687b      	ldr	r3, [r7, #4]
 80146bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80146be:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80146c2:	d106      	bne.n	80146d2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80146c4:	4b32      	ldr	r3, [pc, #200]	; (8014790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80146c6:	68db      	ldr	r3, [r3, #12]
 80146c8:	4a31      	ldr	r2, [pc, #196]	; (8014790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80146ca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80146ce:	60d3      	str	r3, [r2, #12]
 80146d0:	e011      	b.n	80146f6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80146d2:	687b      	ldr	r3, [r7, #4]
 80146d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80146d6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80146da:	d10c      	bne.n	80146f6 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80146dc:	687b      	ldr	r3, [r7, #4]
 80146de:	3304      	adds	r3, #4
 80146e0:	2101      	movs	r1, #1
 80146e2:	4618      	mov	r0, r3
 80146e4:	f000 f8c8 	bl	8014878 <RCCEx_PLLSAI1_Config>
 80146e8:	4603      	mov	r3, r0
 80146ea:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80146ec:	7cfb      	ldrb	r3, [r7, #19]
 80146ee:	2b00      	cmp	r3, #0
 80146f0:	d001      	beq.n	80146f6 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80146f2:	7cfb      	ldrb	r3, [r7, #19]
 80146f4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80146f6:	687b      	ldr	r3, [r7, #4]
 80146f8:	681b      	ldr	r3, [r3, #0]
 80146fa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80146fe:	2b00      	cmp	r3, #0
 8014700:	d028      	beq.n	8014754 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8014702:	4b23      	ldr	r3, [pc, #140]	; (8014790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8014704:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8014708:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 801470c:	687b      	ldr	r3, [r7, #4]
 801470e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014710:	491f      	ldr	r1, [pc, #124]	; (8014790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8014712:	4313      	orrs	r3, r2
 8014714:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8014718:	687b      	ldr	r3, [r7, #4]
 801471a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801471c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8014720:	d106      	bne.n	8014730 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8014722:	4b1b      	ldr	r3, [pc, #108]	; (8014790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8014724:	68db      	ldr	r3, [r3, #12]
 8014726:	4a1a      	ldr	r2, [pc, #104]	; (8014790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8014728:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801472c:	60d3      	str	r3, [r2, #12]
 801472e:	e011      	b.n	8014754 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8014730:	687b      	ldr	r3, [r7, #4]
 8014732:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014734:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8014738:	d10c      	bne.n	8014754 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 801473a:	687b      	ldr	r3, [r7, #4]
 801473c:	3304      	adds	r3, #4
 801473e:	2101      	movs	r1, #1
 8014740:	4618      	mov	r0, r3
 8014742:	f000 f899 	bl	8014878 <RCCEx_PLLSAI1_Config>
 8014746:	4603      	mov	r3, r0
 8014748:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 801474a:	7cfb      	ldrb	r3, [r7, #19]
 801474c:	2b00      	cmp	r3, #0
 801474e:	d001      	beq.n	8014754 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8014750:	7cfb      	ldrb	r3, [r7, #19]
 8014752:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8014754:	687b      	ldr	r3, [r7, #4]
 8014756:	681b      	ldr	r3, [r3, #0]
 8014758:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 801475c:	2b00      	cmp	r3, #0
 801475e:	d02b      	beq.n	80147b8 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8014760:	4b0b      	ldr	r3, [pc, #44]	; (8014790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8014762:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8014766:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 801476a:	687b      	ldr	r3, [r7, #4]
 801476c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801476e:	4908      	ldr	r1, [pc, #32]	; (8014790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8014770:	4313      	orrs	r3, r2
 8014772:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8014776:	687b      	ldr	r3, [r7, #4]
 8014778:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801477a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 801477e:	d109      	bne.n	8014794 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8014780:	4b03      	ldr	r3, [pc, #12]	; (8014790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8014782:	68db      	ldr	r3, [r3, #12]
 8014784:	4a02      	ldr	r2, [pc, #8]	; (8014790 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8014786:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801478a:	60d3      	str	r3, [r2, #12]
 801478c:	e014      	b.n	80147b8 <HAL_RCCEx_PeriphCLKConfig+0x514>
 801478e:	bf00      	nop
 8014790:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8014794:	687b      	ldr	r3, [r7, #4]
 8014796:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014798:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 801479c:	d10c      	bne.n	80147b8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 801479e:	687b      	ldr	r3, [r7, #4]
 80147a0:	3304      	adds	r3, #4
 80147a2:	2101      	movs	r1, #1
 80147a4:	4618      	mov	r0, r3
 80147a6:	f000 f867 	bl	8014878 <RCCEx_PLLSAI1_Config>
 80147aa:	4603      	mov	r3, r0
 80147ac:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80147ae:	7cfb      	ldrb	r3, [r7, #19]
 80147b0:	2b00      	cmp	r3, #0
 80147b2:	d001      	beq.n	80147b8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80147b4:	7cfb      	ldrb	r3, [r7, #19]
 80147b6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80147b8:	687b      	ldr	r3, [r7, #4]
 80147ba:	681b      	ldr	r3, [r3, #0]
 80147bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80147c0:	2b00      	cmp	r3, #0
 80147c2:	d02f      	beq.n	8014824 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80147c4:	4b2b      	ldr	r3, [pc, #172]	; (8014874 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80147c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80147ca:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80147ce:	687b      	ldr	r3, [r7, #4]
 80147d0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80147d2:	4928      	ldr	r1, [pc, #160]	; (8014874 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80147d4:	4313      	orrs	r3, r2
 80147d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80147da:	687b      	ldr	r3, [r7, #4]
 80147dc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80147de:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80147e2:	d10d      	bne.n	8014800 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80147e4:	687b      	ldr	r3, [r7, #4]
 80147e6:	3304      	adds	r3, #4
 80147e8:	2102      	movs	r1, #2
 80147ea:	4618      	mov	r0, r3
 80147ec:	f000 f844 	bl	8014878 <RCCEx_PLLSAI1_Config>
 80147f0:	4603      	mov	r3, r0
 80147f2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80147f4:	7cfb      	ldrb	r3, [r7, #19]
 80147f6:	2b00      	cmp	r3, #0
 80147f8:	d014      	beq.n	8014824 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80147fa:	7cfb      	ldrb	r3, [r7, #19]
 80147fc:	74bb      	strb	r3, [r7, #18]
 80147fe:	e011      	b.n	8014824 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8014800:	687b      	ldr	r3, [r7, #4]
 8014802:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8014804:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8014808:	d10c      	bne.n	8014824 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 801480a:	687b      	ldr	r3, [r7, #4]
 801480c:	3320      	adds	r3, #32
 801480e:	2102      	movs	r1, #2
 8014810:	4618      	mov	r0, r3
 8014812:	f000 f925 	bl	8014a60 <RCCEx_PLLSAI2_Config>
 8014816:	4603      	mov	r3, r0
 8014818:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 801481a:	7cfb      	ldrb	r3, [r7, #19]
 801481c:	2b00      	cmp	r3, #0
 801481e:	d001      	beq.n	8014824 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8014820:	7cfb      	ldrb	r3, [r7, #19]
 8014822:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8014824:	687b      	ldr	r3, [r7, #4]
 8014826:	681b      	ldr	r3, [r3, #0]
 8014828:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 801482c:	2b00      	cmp	r3, #0
 801482e:	d00a      	beq.n	8014846 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8014830:	4b10      	ldr	r3, [pc, #64]	; (8014874 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8014832:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8014836:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 801483a:	687b      	ldr	r3, [r7, #4]
 801483c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801483e:	490d      	ldr	r1, [pc, #52]	; (8014874 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8014840:	4313      	orrs	r3, r2
 8014842:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8014846:	687b      	ldr	r3, [r7, #4]
 8014848:	681b      	ldr	r3, [r3, #0]
 801484a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 801484e:	2b00      	cmp	r3, #0
 8014850:	d00b      	beq.n	801486a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8014852:	4b08      	ldr	r3, [pc, #32]	; (8014874 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8014854:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8014858:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 801485c:	687b      	ldr	r3, [r7, #4]
 801485e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014862:	4904      	ldr	r1, [pc, #16]	; (8014874 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8014864:	4313      	orrs	r3, r2
 8014866:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 801486a:	7cbb      	ldrb	r3, [r7, #18]
}
 801486c:	4618      	mov	r0, r3
 801486e:	3718      	adds	r7, #24
 8014870:	46bd      	mov	sp, r7
 8014872:	bd80      	pop	{r7, pc}
 8014874:	40021000 	.word	0x40021000

08014878 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8014878:	b580      	push	{r7, lr}
 801487a:	b084      	sub	sp, #16
 801487c:	af00      	add	r7, sp, #0
 801487e:	6078      	str	r0, [r7, #4]
 8014880:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8014882:	2300      	movs	r3, #0
 8014884:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8014886:	4b75      	ldr	r3, [pc, #468]	; (8014a5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8014888:	68db      	ldr	r3, [r3, #12]
 801488a:	f003 0303 	and.w	r3, r3, #3
 801488e:	2b00      	cmp	r3, #0
 8014890:	d018      	beq.n	80148c4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8014892:	4b72      	ldr	r3, [pc, #456]	; (8014a5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8014894:	68db      	ldr	r3, [r3, #12]
 8014896:	f003 0203 	and.w	r2, r3, #3
 801489a:	687b      	ldr	r3, [r7, #4]
 801489c:	681b      	ldr	r3, [r3, #0]
 801489e:	429a      	cmp	r2, r3
 80148a0:	d10d      	bne.n	80148be <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80148a2:	687b      	ldr	r3, [r7, #4]
 80148a4:	681b      	ldr	r3, [r3, #0]
       ||
 80148a6:	2b00      	cmp	r3, #0
 80148a8:	d009      	beq.n	80148be <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80148aa:	4b6c      	ldr	r3, [pc, #432]	; (8014a5c <RCCEx_PLLSAI1_Config+0x1e4>)
 80148ac:	68db      	ldr	r3, [r3, #12]
 80148ae:	091b      	lsrs	r3, r3, #4
 80148b0:	f003 0307 	and.w	r3, r3, #7
 80148b4:	1c5a      	adds	r2, r3, #1
 80148b6:	687b      	ldr	r3, [r7, #4]
 80148b8:	685b      	ldr	r3, [r3, #4]
       ||
 80148ba:	429a      	cmp	r2, r3
 80148bc:	d047      	beq.n	801494e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80148be:	2301      	movs	r3, #1
 80148c0:	73fb      	strb	r3, [r7, #15]
 80148c2:	e044      	b.n	801494e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80148c4:	687b      	ldr	r3, [r7, #4]
 80148c6:	681b      	ldr	r3, [r3, #0]
 80148c8:	2b03      	cmp	r3, #3
 80148ca:	d018      	beq.n	80148fe <RCCEx_PLLSAI1_Config+0x86>
 80148cc:	2b03      	cmp	r3, #3
 80148ce:	d825      	bhi.n	801491c <RCCEx_PLLSAI1_Config+0xa4>
 80148d0:	2b01      	cmp	r3, #1
 80148d2:	d002      	beq.n	80148da <RCCEx_PLLSAI1_Config+0x62>
 80148d4:	2b02      	cmp	r3, #2
 80148d6:	d009      	beq.n	80148ec <RCCEx_PLLSAI1_Config+0x74>
 80148d8:	e020      	b.n	801491c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80148da:	4b60      	ldr	r3, [pc, #384]	; (8014a5c <RCCEx_PLLSAI1_Config+0x1e4>)
 80148dc:	681b      	ldr	r3, [r3, #0]
 80148de:	f003 0302 	and.w	r3, r3, #2
 80148e2:	2b00      	cmp	r3, #0
 80148e4:	d11d      	bne.n	8014922 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80148e6:	2301      	movs	r3, #1
 80148e8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80148ea:	e01a      	b.n	8014922 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80148ec:	4b5b      	ldr	r3, [pc, #364]	; (8014a5c <RCCEx_PLLSAI1_Config+0x1e4>)
 80148ee:	681b      	ldr	r3, [r3, #0]
 80148f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80148f4:	2b00      	cmp	r3, #0
 80148f6:	d116      	bne.n	8014926 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80148f8:	2301      	movs	r3, #1
 80148fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80148fc:	e013      	b.n	8014926 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80148fe:	4b57      	ldr	r3, [pc, #348]	; (8014a5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8014900:	681b      	ldr	r3, [r3, #0]
 8014902:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8014906:	2b00      	cmp	r3, #0
 8014908:	d10f      	bne.n	801492a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 801490a:	4b54      	ldr	r3, [pc, #336]	; (8014a5c <RCCEx_PLLSAI1_Config+0x1e4>)
 801490c:	681b      	ldr	r3, [r3, #0]
 801490e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8014912:	2b00      	cmp	r3, #0
 8014914:	d109      	bne.n	801492a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8014916:	2301      	movs	r3, #1
 8014918:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 801491a:	e006      	b.n	801492a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 801491c:	2301      	movs	r3, #1
 801491e:	73fb      	strb	r3, [r7, #15]
      break;
 8014920:	e004      	b.n	801492c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8014922:	bf00      	nop
 8014924:	e002      	b.n	801492c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8014926:	bf00      	nop
 8014928:	e000      	b.n	801492c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 801492a:	bf00      	nop
    }

    if(status == HAL_OK)
 801492c:	7bfb      	ldrb	r3, [r7, #15]
 801492e:	2b00      	cmp	r3, #0
 8014930:	d10d      	bne.n	801494e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8014932:	4b4a      	ldr	r3, [pc, #296]	; (8014a5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8014934:	68db      	ldr	r3, [r3, #12]
 8014936:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 801493a:	687b      	ldr	r3, [r7, #4]
 801493c:	6819      	ldr	r1, [r3, #0]
 801493e:	687b      	ldr	r3, [r7, #4]
 8014940:	685b      	ldr	r3, [r3, #4]
 8014942:	3b01      	subs	r3, #1
 8014944:	011b      	lsls	r3, r3, #4
 8014946:	430b      	orrs	r3, r1
 8014948:	4944      	ldr	r1, [pc, #272]	; (8014a5c <RCCEx_PLLSAI1_Config+0x1e4>)
 801494a:	4313      	orrs	r3, r2
 801494c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 801494e:	7bfb      	ldrb	r3, [r7, #15]
 8014950:	2b00      	cmp	r3, #0
 8014952:	d17d      	bne.n	8014a50 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8014954:	4b41      	ldr	r3, [pc, #260]	; (8014a5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8014956:	681b      	ldr	r3, [r3, #0]
 8014958:	4a40      	ldr	r2, [pc, #256]	; (8014a5c <RCCEx_PLLSAI1_Config+0x1e4>)
 801495a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 801495e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8014960:	f7fd f9bc 	bl	8011cdc <HAL_GetTick>
 8014964:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8014966:	e009      	b.n	801497c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8014968:	f7fd f9b8 	bl	8011cdc <HAL_GetTick>
 801496c:	4602      	mov	r2, r0
 801496e:	68bb      	ldr	r3, [r7, #8]
 8014970:	1ad3      	subs	r3, r2, r3
 8014972:	2b02      	cmp	r3, #2
 8014974:	d902      	bls.n	801497c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8014976:	2303      	movs	r3, #3
 8014978:	73fb      	strb	r3, [r7, #15]
        break;
 801497a:	e005      	b.n	8014988 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 801497c:	4b37      	ldr	r3, [pc, #220]	; (8014a5c <RCCEx_PLLSAI1_Config+0x1e4>)
 801497e:	681b      	ldr	r3, [r3, #0]
 8014980:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8014984:	2b00      	cmp	r3, #0
 8014986:	d1ef      	bne.n	8014968 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8014988:	7bfb      	ldrb	r3, [r7, #15]
 801498a:	2b00      	cmp	r3, #0
 801498c:	d160      	bne.n	8014a50 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 801498e:	683b      	ldr	r3, [r7, #0]
 8014990:	2b00      	cmp	r3, #0
 8014992:	d111      	bne.n	80149b8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8014994:	4b31      	ldr	r3, [pc, #196]	; (8014a5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8014996:	691b      	ldr	r3, [r3, #16]
 8014998:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 801499c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80149a0:	687a      	ldr	r2, [r7, #4]
 80149a2:	6892      	ldr	r2, [r2, #8]
 80149a4:	0211      	lsls	r1, r2, #8
 80149a6:	687a      	ldr	r2, [r7, #4]
 80149a8:	68d2      	ldr	r2, [r2, #12]
 80149aa:	0912      	lsrs	r2, r2, #4
 80149ac:	0452      	lsls	r2, r2, #17
 80149ae:	430a      	orrs	r2, r1
 80149b0:	492a      	ldr	r1, [pc, #168]	; (8014a5c <RCCEx_PLLSAI1_Config+0x1e4>)
 80149b2:	4313      	orrs	r3, r2
 80149b4:	610b      	str	r3, [r1, #16]
 80149b6:	e027      	b.n	8014a08 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80149b8:	683b      	ldr	r3, [r7, #0]
 80149ba:	2b01      	cmp	r3, #1
 80149bc:	d112      	bne.n	80149e4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80149be:	4b27      	ldr	r3, [pc, #156]	; (8014a5c <RCCEx_PLLSAI1_Config+0x1e4>)
 80149c0:	691b      	ldr	r3, [r3, #16]
 80149c2:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80149c6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80149ca:	687a      	ldr	r2, [r7, #4]
 80149cc:	6892      	ldr	r2, [r2, #8]
 80149ce:	0211      	lsls	r1, r2, #8
 80149d0:	687a      	ldr	r2, [r7, #4]
 80149d2:	6912      	ldr	r2, [r2, #16]
 80149d4:	0852      	lsrs	r2, r2, #1
 80149d6:	3a01      	subs	r2, #1
 80149d8:	0552      	lsls	r2, r2, #21
 80149da:	430a      	orrs	r2, r1
 80149dc:	491f      	ldr	r1, [pc, #124]	; (8014a5c <RCCEx_PLLSAI1_Config+0x1e4>)
 80149de:	4313      	orrs	r3, r2
 80149e0:	610b      	str	r3, [r1, #16]
 80149e2:	e011      	b.n	8014a08 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80149e4:	4b1d      	ldr	r3, [pc, #116]	; (8014a5c <RCCEx_PLLSAI1_Config+0x1e4>)
 80149e6:	691b      	ldr	r3, [r3, #16]
 80149e8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80149ec:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80149f0:	687a      	ldr	r2, [r7, #4]
 80149f2:	6892      	ldr	r2, [r2, #8]
 80149f4:	0211      	lsls	r1, r2, #8
 80149f6:	687a      	ldr	r2, [r7, #4]
 80149f8:	6952      	ldr	r2, [r2, #20]
 80149fa:	0852      	lsrs	r2, r2, #1
 80149fc:	3a01      	subs	r2, #1
 80149fe:	0652      	lsls	r2, r2, #25
 8014a00:	430a      	orrs	r2, r1
 8014a02:	4916      	ldr	r1, [pc, #88]	; (8014a5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8014a04:	4313      	orrs	r3, r2
 8014a06:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8014a08:	4b14      	ldr	r3, [pc, #80]	; (8014a5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8014a0a:	681b      	ldr	r3, [r3, #0]
 8014a0c:	4a13      	ldr	r2, [pc, #76]	; (8014a5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8014a0e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8014a12:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8014a14:	f7fd f962 	bl	8011cdc <HAL_GetTick>
 8014a18:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8014a1a:	e009      	b.n	8014a30 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8014a1c:	f7fd f95e 	bl	8011cdc <HAL_GetTick>
 8014a20:	4602      	mov	r2, r0
 8014a22:	68bb      	ldr	r3, [r7, #8]
 8014a24:	1ad3      	subs	r3, r2, r3
 8014a26:	2b02      	cmp	r3, #2
 8014a28:	d902      	bls.n	8014a30 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8014a2a:	2303      	movs	r3, #3
 8014a2c:	73fb      	strb	r3, [r7, #15]
          break;
 8014a2e:	e005      	b.n	8014a3c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8014a30:	4b0a      	ldr	r3, [pc, #40]	; (8014a5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8014a32:	681b      	ldr	r3, [r3, #0]
 8014a34:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8014a38:	2b00      	cmp	r3, #0
 8014a3a:	d0ef      	beq.n	8014a1c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8014a3c:	7bfb      	ldrb	r3, [r7, #15]
 8014a3e:	2b00      	cmp	r3, #0
 8014a40:	d106      	bne.n	8014a50 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8014a42:	4b06      	ldr	r3, [pc, #24]	; (8014a5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8014a44:	691a      	ldr	r2, [r3, #16]
 8014a46:	687b      	ldr	r3, [r7, #4]
 8014a48:	699b      	ldr	r3, [r3, #24]
 8014a4a:	4904      	ldr	r1, [pc, #16]	; (8014a5c <RCCEx_PLLSAI1_Config+0x1e4>)
 8014a4c:	4313      	orrs	r3, r2
 8014a4e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8014a50:	7bfb      	ldrb	r3, [r7, #15]
}
 8014a52:	4618      	mov	r0, r3
 8014a54:	3710      	adds	r7, #16
 8014a56:	46bd      	mov	sp, r7
 8014a58:	bd80      	pop	{r7, pc}
 8014a5a:	bf00      	nop
 8014a5c:	40021000 	.word	0x40021000

08014a60 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8014a60:	b580      	push	{r7, lr}
 8014a62:	b084      	sub	sp, #16
 8014a64:	af00      	add	r7, sp, #0
 8014a66:	6078      	str	r0, [r7, #4]
 8014a68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8014a6a:	2300      	movs	r3, #0
 8014a6c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8014a6e:	4b6a      	ldr	r3, [pc, #424]	; (8014c18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8014a70:	68db      	ldr	r3, [r3, #12]
 8014a72:	f003 0303 	and.w	r3, r3, #3
 8014a76:	2b00      	cmp	r3, #0
 8014a78:	d018      	beq.n	8014aac <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8014a7a:	4b67      	ldr	r3, [pc, #412]	; (8014c18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8014a7c:	68db      	ldr	r3, [r3, #12]
 8014a7e:	f003 0203 	and.w	r2, r3, #3
 8014a82:	687b      	ldr	r3, [r7, #4]
 8014a84:	681b      	ldr	r3, [r3, #0]
 8014a86:	429a      	cmp	r2, r3
 8014a88:	d10d      	bne.n	8014aa6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8014a8a:	687b      	ldr	r3, [r7, #4]
 8014a8c:	681b      	ldr	r3, [r3, #0]
       ||
 8014a8e:	2b00      	cmp	r3, #0
 8014a90:	d009      	beq.n	8014aa6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8014a92:	4b61      	ldr	r3, [pc, #388]	; (8014c18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8014a94:	68db      	ldr	r3, [r3, #12]
 8014a96:	091b      	lsrs	r3, r3, #4
 8014a98:	f003 0307 	and.w	r3, r3, #7
 8014a9c:	1c5a      	adds	r2, r3, #1
 8014a9e:	687b      	ldr	r3, [r7, #4]
 8014aa0:	685b      	ldr	r3, [r3, #4]
       ||
 8014aa2:	429a      	cmp	r2, r3
 8014aa4:	d047      	beq.n	8014b36 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8014aa6:	2301      	movs	r3, #1
 8014aa8:	73fb      	strb	r3, [r7, #15]
 8014aaa:	e044      	b.n	8014b36 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8014aac:	687b      	ldr	r3, [r7, #4]
 8014aae:	681b      	ldr	r3, [r3, #0]
 8014ab0:	2b03      	cmp	r3, #3
 8014ab2:	d018      	beq.n	8014ae6 <RCCEx_PLLSAI2_Config+0x86>
 8014ab4:	2b03      	cmp	r3, #3
 8014ab6:	d825      	bhi.n	8014b04 <RCCEx_PLLSAI2_Config+0xa4>
 8014ab8:	2b01      	cmp	r3, #1
 8014aba:	d002      	beq.n	8014ac2 <RCCEx_PLLSAI2_Config+0x62>
 8014abc:	2b02      	cmp	r3, #2
 8014abe:	d009      	beq.n	8014ad4 <RCCEx_PLLSAI2_Config+0x74>
 8014ac0:	e020      	b.n	8014b04 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8014ac2:	4b55      	ldr	r3, [pc, #340]	; (8014c18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8014ac4:	681b      	ldr	r3, [r3, #0]
 8014ac6:	f003 0302 	and.w	r3, r3, #2
 8014aca:	2b00      	cmp	r3, #0
 8014acc:	d11d      	bne.n	8014b0a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8014ace:	2301      	movs	r3, #1
 8014ad0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8014ad2:	e01a      	b.n	8014b0a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8014ad4:	4b50      	ldr	r3, [pc, #320]	; (8014c18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8014ad6:	681b      	ldr	r3, [r3, #0]
 8014ad8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8014adc:	2b00      	cmp	r3, #0
 8014ade:	d116      	bne.n	8014b0e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8014ae0:	2301      	movs	r3, #1
 8014ae2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8014ae4:	e013      	b.n	8014b0e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8014ae6:	4b4c      	ldr	r3, [pc, #304]	; (8014c18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8014ae8:	681b      	ldr	r3, [r3, #0]
 8014aea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8014aee:	2b00      	cmp	r3, #0
 8014af0:	d10f      	bne.n	8014b12 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8014af2:	4b49      	ldr	r3, [pc, #292]	; (8014c18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8014af4:	681b      	ldr	r3, [r3, #0]
 8014af6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8014afa:	2b00      	cmp	r3, #0
 8014afc:	d109      	bne.n	8014b12 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8014afe:	2301      	movs	r3, #1
 8014b00:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8014b02:	e006      	b.n	8014b12 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8014b04:	2301      	movs	r3, #1
 8014b06:	73fb      	strb	r3, [r7, #15]
      break;
 8014b08:	e004      	b.n	8014b14 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8014b0a:	bf00      	nop
 8014b0c:	e002      	b.n	8014b14 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8014b0e:	bf00      	nop
 8014b10:	e000      	b.n	8014b14 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8014b12:	bf00      	nop
    }

    if(status == HAL_OK)
 8014b14:	7bfb      	ldrb	r3, [r7, #15]
 8014b16:	2b00      	cmp	r3, #0
 8014b18:	d10d      	bne.n	8014b36 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8014b1a:	4b3f      	ldr	r3, [pc, #252]	; (8014c18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8014b1c:	68db      	ldr	r3, [r3, #12]
 8014b1e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8014b22:	687b      	ldr	r3, [r7, #4]
 8014b24:	6819      	ldr	r1, [r3, #0]
 8014b26:	687b      	ldr	r3, [r7, #4]
 8014b28:	685b      	ldr	r3, [r3, #4]
 8014b2a:	3b01      	subs	r3, #1
 8014b2c:	011b      	lsls	r3, r3, #4
 8014b2e:	430b      	orrs	r3, r1
 8014b30:	4939      	ldr	r1, [pc, #228]	; (8014c18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8014b32:	4313      	orrs	r3, r2
 8014b34:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8014b36:	7bfb      	ldrb	r3, [r7, #15]
 8014b38:	2b00      	cmp	r3, #0
 8014b3a:	d167      	bne.n	8014c0c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8014b3c:	4b36      	ldr	r3, [pc, #216]	; (8014c18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8014b3e:	681b      	ldr	r3, [r3, #0]
 8014b40:	4a35      	ldr	r2, [pc, #212]	; (8014c18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8014b42:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8014b46:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8014b48:	f7fd f8c8 	bl	8011cdc <HAL_GetTick>
 8014b4c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8014b4e:	e009      	b.n	8014b64 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8014b50:	f7fd f8c4 	bl	8011cdc <HAL_GetTick>
 8014b54:	4602      	mov	r2, r0
 8014b56:	68bb      	ldr	r3, [r7, #8]
 8014b58:	1ad3      	subs	r3, r2, r3
 8014b5a:	2b02      	cmp	r3, #2
 8014b5c:	d902      	bls.n	8014b64 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8014b5e:	2303      	movs	r3, #3
 8014b60:	73fb      	strb	r3, [r7, #15]
        break;
 8014b62:	e005      	b.n	8014b70 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8014b64:	4b2c      	ldr	r3, [pc, #176]	; (8014c18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8014b66:	681b      	ldr	r3, [r3, #0]
 8014b68:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8014b6c:	2b00      	cmp	r3, #0
 8014b6e:	d1ef      	bne.n	8014b50 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8014b70:	7bfb      	ldrb	r3, [r7, #15]
 8014b72:	2b00      	cmp	r3, #0
 8014b74:	d14a      	bne.n	8014c0c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8014b76:	683b      	ldr	r3, [r7, #0]
 8014b78:	2b00      	cmp	r3, #0
 8014b7a:	d111      	bne.n	8014ba0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8014b7c:	4b26      	ldr	r3, [pc, #152]	; (8014c18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8014b7e:	695b      	ldr	r3, [r3, #20]
 8014b80:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8014b84:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8014b88:	687a      	ldr	r2, [r7, #4]
 8014b8a:	6892      	ldr	r2, [r2, #8]
 8014b8c:	0211      	lsls	r1, r2, #8
 8014b8e:	687a      	ldr	r2, [r7, #4]
 8014b90:	68d2      	ldr	r2, [r2, #12]
 8014b92:	0912      	lsrs	r2, r2, #4
 8014b94:	0452      	lsls	r2, r2, #17
 8014b96:	430a      	orrs	r2, r1
 8014b98:	491f      	ldr	r1, [pc, #124]	; (8014c18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8014b9a:	4313      	orrs	r3, r2
 8014b9c:	614b      	str	r3, [r1, #20]
 8014b9e:	e011      	b.n	8014bc4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8014ba0:	4b1d      	ldr	r3, [pc, #116]	; (8014c18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8014ba2:	695b      	ldr	r3, [r3, #20]
 8014ba4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8014ba8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8014bac:	687a      	ldr	r2, [r7, #4]
 8014bae:	6892      	ldr	r2, [r2, #8]
 8014bb0:	0211      	lsls	r1, r2, #8
 8014bb2:	687a      	ldr	r2, [r7, #4]
 8014bb4:	6912      	ldr	r2, [r2, #16]
 8014bb6:	0852      	lsrs	r2, r2, #1
 8014bb8:	3a01      	subs	r2, #1
 8014bba:	0652      	lsls	r2, r2, #25
 8014bbc:	430a      	orrs	r2, r1
 8014bbe:	4916      	ldr	r1, [pc, #88]	; (8014c18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8014bc0:	4313      	orrs	r3, r2
 8014bc2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8014bc4:	4b14      	ldr	r3, [pc, #80]	; (8014c18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8014bc6:	681b      	ldr	r3, [r3, #0]
 8014bc8:	4a13      	ldr	r2, [pc, #76]	; (8014c18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8014bca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8014bce:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8014bd0:	f7fd f884 	bl	8011cdc <HAL_GetTick>
 8014bd4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8014bd6:	e009      	b.n	8014bec <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8014bd8:	f7fd f880 	bl	8011cdc <HAL_GetTick>
 8014bdc:	4602      	mov	r2, r0
 8014bde:	68bb      	ldr	r3, [r7, #8]
 8014be0:	1ad3      	subs	r3, r2, r3
 8014be2:	2b02      	cmp	r3, #2
 8014be4:	d902      	bls.n	8014bec <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8014be6:	2303      	movs	r3, #3
 8014be8:	73fb      	strb	r3, [r7, #15]
          break;
 8014bea:	e005      	b.n	8014bf8 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8014bec:	4b0a      	ldr	r3, [pc, #40]	; (8014c18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8014bee:	681b      	ldr	r3, [r3, #0]
 8014bf0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8014bf4:	2b00      	cmp	r3, #0
 8014bf6:	d0ef      	beq.n	8014bd8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8014bf8:	7bfb      	ldrb	r3, [r7, #15]
 8014bfa:	2b00      	cmp	r3, #0
 8014bfc:	d106      	bne.n	8014c0c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8014bfe:	4b06      	ldr	r3, [pc, #24]	; (8014c18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8014c00:	695a      	ldr	r2, [r3, #20]
 8014c02:	687b      	ldr	r3, [r7, #4]
 8014c04:	695b      	ldr	r3, [r3, #20]
 8014c06:	4904      	ldr	r1, [pc, #16]	; (8014c18 <RCCEx_PLLSAI2_Config+0x1b8>)
 8014c08:	4313      	orrs	r3, r2
 8014c0a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8014c0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8014c0e:	4618      	mov	r0, r3
 8014c10:	3710      	adds	r7, #16
 8014c12:	46bd      	mov	sp, r7
 8014c14:	bd80      	pop	{r7, pc}
 8014c16:	bf00      	nop
 8014c18:	40021000 	.word	0x40021000

08014c1c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8014c1c:	b580      	push	{r7, lr}
 8014c1e:	b084      	sub	sp, #16
 8014c20:	af00      	add	r7, sp, #0
 8014c22:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8014c24:	687b      	ldr	r3, [r7, #4]
 8014c26:	2b00      	cmp	r3, #0
 8014c28:	d101      	bne.n	8014c2e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8014c2a:	2301      	movs	r3, #1
 8014c2c:	e095      	b.n	8014d5a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8014c2e:	687b      	ldr	r3, [r7, #4]
 8014c30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014c32:	2b00      	cmp	r3, #0
 8014c34:	d108      	bne.n	8014c48 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8014c36:	687b      	ldr	r3, [r7, #4]
 8014c38:	685b      	ldr	r3, [r3, #4]
 8014c3a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8014c3e:	d009      	beq.n	8014c54 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8014c40:	687b      	ldr	r3, [r7, #4]
 8014c42:	2200      	movs	r2, #0
 8014c44:	61da      	str	r2, [r3, #28]
 8014c46:	e005      	b.n	8014c54 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8014c48:	687b      	ldr	r3, [r7, #4]
 8014c4a:	2200      	movs	r2, #0
 8014c4c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8014c4e:	687b      	ldr	r3, [r7, #4]
 8014c50:	2200      	movs	r2, #0
 8014c52:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8014c54:	687b      	ldr	r3, [r7, #4]
 8014c56:	2200      	movs	r2, #0
 8014c58:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8014c5a:	687b      	ldr	r3, [r7, #4]
 8014c5c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8014c60:	b2db      	uxtb	r3, r3
 8014c62:	2b00      	cmp	r3, #0
 8014c64:	d106      	bne.n	8014c74 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8014c66:	687b      	ldr	r3, [r7, #4]
 8014c68:	2200      	movs	r2, #0
 8014c6a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8014c6e:	6878      	ldr	r0, [r7, #4]
 8014c70:	f000 f877 	bl	8014d62 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8014c74:	687b      	ldr	r3, [r7, #4]
 8014c76:	2202      	movs	r2, #2
 8014c78:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8014c7c:	687b      	ldr	r3, [r7, #4]
 8014c7e:	681b      	ldr	r3, [r3, #0]
 8014c80:	681a      	ldr	r2, [r3, #0]
 8014c82:	687b      	ldr	r3, [r7, #4]
 8014c84:	681b      	ldr	r3, [r3, #0]
 8014c86:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8014c8a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8014c8c:	687b      	ldr	r3, [r7, #4]
 8014c8e:	68db      	ldr	r3, [r3, #12]
 8014c90:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8014c94:	d902      	bls.n	8014c9c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8014c96:	2300      	movs	r3, #0
 8014c98:	60fb      	str	r3, [r7, #12]
 8014c9a:	e002      	b.n	8014ca2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8014c9c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8014ca0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8014ca2:	687b      	ldr	r3, [r7, #4]
 8014ca4:	68db      	ldr	r3, [r3, #12]
 8014ca6:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8014caa:	d007      	beq.n	8014cbc <HAL_SPI_Init+0xa0>
 8014cac:	687b      	ldr	r3, [r7, #4]
 8014cae:	68db      	ldr	r3, [r3, #12]
 8014cb0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8014cb4:	d002      	beq.n	8014cbc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8014cb6:	687b      	ldr	r3, [r7, #4]
 8014cb8:	2200      	movs	r2, #0
 8014cba:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8014cbc:	687b      	ldr	r3, [r7, #4]
 8014cbe:	685b      	ldr	r3, [r3, #4]
 8014cc0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8014cc4:	687b      	ldr	r3, [r7, #4]
 8014cc6:	689b      	ldr	r3, [r3, #8]
 8014cc8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8014ccc:	431a      	orrs	r2, r3
 8014cce:	687b      	ldr	r3, [r7, #4]
 8014cd0:	691b      	ldr	r3, [r3, #16]
 8014cd2:	f003 0302 	and.w	r3, r3, #2
 8014cd6:	431a      	orrs	r2, r3
 8014cd8:	687b      	ldr	r3, [r7, #4]
 8014cda:	695b      	ldr	r3, [r3, #20]
 8014cdc:	f003 0301 	and.w	r3, r3, #1
 8014ce0:	431a      	orrs	r2, r3
 8014ce2:	687b      	ldr	r3, [r7, #4]
 8014ce4:	699b      	ldr	r3, [r3, #24]
 8014ce6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8014cea:	431a      	orrs	r2, r3
 8014cec:	687b      	ldr	r3, [r7, #4]
 8014cee:	69db      	ldr	r3, [r3, #28]
 8014cf0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8014cf4:	431a      	orrs	r2, r3
 8014cf6:	687b      	ldr	r3, [r7, #4]
 8014cf8:	6a1b      	ldr	r3, [r3, #32]
 8014cfa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8014cfe:	ea42 0103 	orr.w	r1, r2, r3
 8014d02:	687b      	ldr	r3, [r7, #4]
 8014d04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014d06:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8014d0a:	687b      	ldr	r3, [r7, #4]
 8014d0c:	681b      	ldr	r3, [r3, #0]
 8014d0e:	430a      	orrs	r2, r1
 8014d10:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8014d12:	687b      	ldr	r3, [r7, #4]
 8014d14:	699b      	ldr	r3, [r3, #24]
 8014d16:	0c1b      	lsrs	r3, r3, #16
 8014d18:	f003 0204 	and.w	r2, r3, #4
 8014d1c:	687b      	ldr	r3, [r7, #4]
 8014d1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014d20:	f003 0310 	and.w	r3, r3, #16
 8014d24:	431a      	orrs	r2, r3
 8014d26:	687b      	ldr	r3, [r7, #4]
 8014d28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014d2a:	f003 0308 	and.w	r3, r3, #8
 8014d2e:	431a      	orrs	r2, r3
 8014d30:	687b      	ldr	r3, [r7, #4]
 8014d32:	68db      	ldr	r3, [r3, #12]
 8014d34:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8014d38:	ea42 0103 	orr.w	r1, r2, r3
 8014d3c:	68fb      	ldr	r3, [r7, #12]
 8014d3e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8014d42:	687b      	ldr	r3, [r7, #4]
 8014d44:	681b      	ldr	r3, [r3, #0]
 8014d46:	430a      	orrs	r2, r1
 8014d48:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8014d4a:	687b      	ldr	r3, [r7, #4]
 8014d4c:	2200      	movs	r2, #0
 8014d4e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8014d50:	687b      	ldr	r3, [r7, #4]
 8014d52:	2201      	movs	r2, #1
 8014d54:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8014d58:	2300      	movs	r3, #0
}
 8014d5a:	4618      	mov	r0, r3
 8014d5c:	3710      	adds	r7, #16
 8014d5e:	46bd      	mov	sp, r7
 8014d60:	bd80      	pop	{r7, pc}

08014d62 <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8014d62:	b480      	push	{r7}
 8014d64:	b083      	sub	sp, #12
 8014d66:	af00      	add	r7, sp, #0
 8014d68:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8014d6a:	bf00      	nop
 8014d6c:	370c      	adds	r7, #12
 8014d6e:	46bd      	mov	sp, r7
 8014d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d74:	4770      	bx	lr

08014d76 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8014d76:	b580      	push	{r7, lr}
 8014d78:	b08a      	sub	sp, #40	; 0x28
 8014d7a:	af00      	add	r7, sp, #0
 8014d7c:	60f8      	str	r0, [r7, #12]
 8014d7e:	60b9      	str	r1, [r7, #8]
 8014d80:	607a      	str	r2, [r7, #4]
 8014d82:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8014d84:	2301      	movs	r3, #1
 8014d86:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8014d88:	2300      	movs	r3, #0
 8014d8a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8014d8e:	68fb      	ldr	r3, [r7, #12]
 8014d90:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8014d94:	2b01      	cmp	r3, #1
 8014d96:	d101      	bne.n	8014d9c <HAL_SPI_TransmitReceive+0x26>
 8014d98:	2302      	movs	r3, #2
 8014d9a:	e1fb      	b.n	8015194 <HAL_SPI_TransmitReceive+0x41e>
 8014d9c:	68fb      	ldr	r3, [r7, #12]
 8014d9e:	2201      	movs	r2, #1
 8014da0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8014da4:	f7fc ff9a 	bl	8011cdc <HAL_GetTick>
 8014da8:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8014daa:	68fb      	ldr	r3, [r7, #12]
 8014dac:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8014db0:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8014db2:	68fb      	ldr	r3, [r7, #12]
 8014db4:	685b      	ldr	r3, [r3, #4]
 8014db6:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8014db8:	887b      	ldrh	r3, [r7, #2]
 8014dba:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8014dbc:	887b      	ldrh	r3, [r7, #2]
 8014dbe:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8014dc0:	7efb      	ldrb	r3, [r7, #27]
 8014dc2:	2b01      	cmp	r3, #1
 8014dc4:	d00e      	beq.n	8014de4 <HAL_SPI_TransmitReceive+0x6e>
 8014dc6:	697b      	ldr	r3, [r7, #20]
 8014dc8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8014dcc:	d106      	bne.n	8014ddc <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8014dce:	68fb      	ldr	r3, [r7, #12]
 8014dd0:	689b      	ldr	r3, [r3, #8]
 8014dd2:	2b00      	cmp	r3, #0
 8014dd4:	d102      	bne.n	8014ddc <HAL_SPI_TransmitReceive+0x66>
 8014dd6:	7efb      	ldrb	r3, [r7, #27]
 8014dd8:	2b04      	cmp	r3, #4
 8014dda:	d003      	beq.n	8014de4 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8014ddc:	2302      	movs	r3, #2
 8014dde:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8014de2:	e1cd      	b.n	8015180 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8014de4:	68bb      	ldr	r3, [r7, #8]
 8014de6:	2b00      	cmp	r3, #0
 8014de8:	d005      	beq.n	8014df6 <HAL_SPI_TransmitReceive+0x80>
 8014dea:	687b      	ldr	r3, [r7, #4]
 8014dec:	2b00      	cmp	r3, #0
 8014dee:	d002      	beq.n	8014df6 <HAL_SPI_TransmitReceive+0x80>
 8014df0:	887b      	ldrh	r3, [r7, #2]
 8014df2:	2b00      	cmp	r3, #0
 8014df4:	d103      	bne.n	8014dfe <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8014df6:	2301      	movs	r3, #1
 8014df8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8014dfc:	e1c0      	b.n	8015180 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8014dfe:	68fb      	ldr	r3, [r7, #12]
 8014e00:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8014e04:	b2db      	uxtb	r3, r3
 8014e06:	2b04      	cmp	r3, #4
 8014e08:	d003      	beq.n	8014e12 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8014e0a:	68fb      	ldr	r3, [r7, #12]
 8014e0c:	2205      	movs	r2, #5
 8014e0e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8014e12:	68fb      	ldr	r3, [r7, #12]
 8014e14:	2200      	movs	r2, #0
 8014e16:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8014e18:	68fb      	ldr	r3, [r7, #12]
 8014e1a:	687a      	ldr	r2, [r7, #4]
 8014e1c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8014e1e:	68fb      	ldr	r3, [r7, #12]
 8014e20:	887a      	ldrh	r2, [r7, #2]
 8014e22:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8014e26:	68fb      	ldr	r3, [r7, #12]
 8014e28:	887a      	ldrh	r2, [r7, #2]
 8014e2a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8014e2e:	68fb      	ldr	r3, [r7, #12]
 8014e30:	68ba      	ldr	r2, [r7, #8]
 8014e32:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8014e34:	68fb      	ldr	r3, [r7, #12]
 8014e36:	887a      	ldrh	r2, [r7, #2]
 8014e38:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8014e3a:	68fb      	ldr	r3, [r7, #12]
 8014e3c:	887a      	ldrh	r2, [r7, #2]
 8014e3e:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8014e40:	68fb      	ldr	r3, [r7, #12]
 8014e42:	2200      	movs	r2, #0
 8014e44:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8014e46:	68fb      	ldr	r3, [r7, #12]
 8014e48:	2200      	movs	r2, #0
 8014e4a:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8014e4c:	68fb      	ldr	r3, [r7, #12]
 8014e4e:	68db      	ldr	r3, [r3, #12]
 8014e50:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8014e54:	d802      	bhi.n	8014e5c <HAL_SPI_TransmitReceive+0xe6>
 8014e56:	8a3b      	ldrh	r3, [r7, #16]
 8014e58:	2b01      	cmp	r3, #1
 8014e5a:	d908      	bls.n	8014e6e <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8014e5c:	68fb      	ldr	r3, [r7, #12]
 8014e5e:	681b      	ldr	r3, [r3, #0]
 8014e60:	685a      	ldr	r2, [r3, #4]
 8014e62:	68fb      	ldr	r3, [r7, #12]
 8014e64:	681b      	ldr	r3, [r3, #0]
 8014e66:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8014e6a:	605a      	str	r2, [r3, #4]
 8014e6c:	e007      	b.n	8014e7e <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8014e6e:	68fb      	ldr	r3, [r7, #12]
 8014e70:	681b      	ldr	r3, [r3, #0]
 8014e72:	685a      	ldr	r2, [r3, #4]
 8014e74:	68fb      	ldr	r3, [r7, #12]
 8014e76:	681b      	ldr	r3, [r3, #0]
 8014e78:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8014e7c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8014e7e:	68fb      	ldr	r3, [r7, #12]
 8014e80:	681b      	ldr	r3, [r3, #0]
 8014e82:	681b      	ldr	r3, [r3, #0]
 8014e84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8014e88:	2b40      	cmp	r3, #64	; 0x40
 8014e8a:	d007      	beq.n	8014e9c <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8014e8c:	68fb      	ldr	r3, [r7, #12]
 8014e8e:	681b      	ldr	r3, [r3, #0]
 8014e90:	681a      	ldr	r2, [r3, #0]
 8014e92:	68fb      	ldr	r3, [r7, #12]
 8014e94:	681b      	ldr	r3, [r3, #0]
 8014e96:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8014e9a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8014e9c:	68fb      	ldr	r3, [r7, #12]
 8014e9e:	68db      	ldr	r3, [r3, #12]
 8014ea0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8014ea4:	d97c      	bls.n	8014fa0 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8014ea6:	68fb      	ldr	r3, [r7, #12]
 8014ea8:	685b      	ldr	r3, [r3, #4]
 8014eaa:	2b00      	cmp	r3, #0
 8014eac:	d002      	beq.n	8014eb4 <HAL_SPI_TransmitReceive+0x13e>
 8014eae:	8a7b      	ldrh	r3, [r7, #18]
 8014eb0:	2b01      	cmp	r3, #1
 8014eb2:	d169      	bne.n	8014f88 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8014eb4:	68fb      	ldr	r3, [r7, #12]
 8014eb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014eb8:	881a      	ldrh	r2, [r3, #0]
 8014eba:	68fb      	ldr	r3, [r7, #12]
 8014ebc:	681b      	ldr	r3, [r3, #0]
 8014ebe:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8014ec0:	68fb      	ldr	r3, [r7, #12]
 8014ec2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014ec4:	1c9a      	adds	r2, r3, #2
 8014ec6:	68fb      	ldr	r3, [r7, #12]
 8014ec8:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8014eca:	68fb      	ldr	r3, [r7, #12]
 8014ecc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8014ece:	b29b      	uxth	r3, r3
 8014ed0:	3b01      	subs	r3, #1
 8014ed2:	b29a      	uxth	r2, r3
 8014ed4:	68fb      	ldr	r3, [r7, #12]
 8014ed6:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8014ed8:	e056      	b.n	8014f88 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8014eda:	68fb      	ldr	r3, [r7, #12]
 8014edc:	681b      	ldr	r3, [r3, #0]
 8014ede:	689b      	ldr	r3, [r3, #8]
 8014ee0:	f003 0302 	and.w	r3, r3, #2
 8014ee4:	2b02      	cmp	r3, #2
 8014ee6:	d11b      	bne.n	8014f20 <HAL_SPI_TransmitReceive+0x1aa>
 8014ee8:	68fb      	ldr	r3, [r7, #12]
 8014eea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8014eec:	b29b      	uxth	r3, r3
 8014eee:	2b00      	cmp	r3, #0
 8014ef0:	d016      	beq.n	8014f20 <HAL_SPI_TransmitReceive+0x1aa>
 8014ef2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014ef4:	2b01      	cmp	r3, #1
 8014ef6:	d113      	bne.n	8014f20 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8014ef8:	68fb      	ldr	r3, [r7, #12]
 8014efa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014efc:	881a      	ldrh	r2, [r3, #0]
 8014efe:	68fb      	ldr	r3, [r7, #12]
 8014f00:	681b      	ldr	r3, [r3, #0]
 8014f02:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8014f04:	68fb      	ldr	r3, [r7, #12]
 8014f06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014f08:	1c9a      	adds	r2, r3, #2
 8014f0a:	68fb      	ldr	r3, [r7, #12]
 8014f0c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8014f0e:	68fb      	ldr	r3, [r7, #12]
 8014f10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8014f12:	b29b      	uxth	r3, r3
 8014f14:	3b01      	subs	r3, #1
 8014f16:	b29a      	uxth	r2, r3
 8014f18:	68fb      	ldr	r3, [r7, #12]
 8014f1a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8014f1c:	2300      	movs	r3, #0
 8014f1e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8014f20:	68fb      	ldr	r3, [r7, #12]
 8014f22:	681b      	ldr	r3, [r3, #0]
 8014f24:	689b      	ldr	r3, [r3, #8]
 8014f26:	f003 0301 	and.w	r3, r3, #1
 8014f2a:	2b01      	cmp	r3, #1
 8014f2c:	d11c      	bne.n	8014f68 <HAL_SPI_TransmitReceive+0x1f2>
 8014f2e:	68fb      	ldr	r3, [r7, #12]
 8014f30:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8014f34:	b29b      	uxth	r3, r3
 8014f36:	2b00      	cmp	r3, #0
 8014f38:	d016      	beq.n	8014f68 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8014f3a:	68fb      	ldr	r3, [r7, #12]
 8014f3c:	681b      	ldr	r3, [r3, #0]
 8014f3e:	68da      	ldr	r2, [r3, #12]
 8014f40:	68fb      	ldr	r3, [r7, #12]
 8014f42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014f44:	b292      	uxth	r2, r2
 8014f46:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8014f48:	68fb      	ldr	r3, [r7, #12]
 8014f4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014f4c:	1c9a      	adds	r2, r3, #2
 8014f4e:	68fb      	ldr	r3, [r7, #12]
 8014f50:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8014f52:	68fb      	ldr	r3, [r7, #12]
 8014f54:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8014f58:	b29b      	uxth	r3, r3
 8014f5a:	3b01      	subs	r3, #1
 8014f5c:	b29a      	uxth	r2, r3
 8014f5e:	68fb      	ldr	r3, [r7, #12]
 8014f60:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8014f64:	2301      	movs	r3, #1
 8014f66:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8014f68:	f7fc feb8 	bl	8011cdc <HAL_GetTick>
 8014f6c:	4602      	mov	r2, r0
 8014f6e:	69fb      	ldr	r3, [r7, #28]
 8014f70:	1ad3      	subs	r3, r2, r3
 8014f72:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8014f74:	429a      	cmp	r2, r3
 8014f76:	d807      	bhi.n	8014f88 <HAL_SPI_TransmitReceive+0x212>
 8014f78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014f7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014f7e:	d003      	beq.n	8014f88 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8014f80:	2303      	movs	r3, #3
 8014f82:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8014f86:	e0fb      	b.n	8015180 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8014f88:	68fb      	ldr	r3, [r7, #12]
 8014f8a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8014f8c:	b29b      	uxth	r3, r3
 8014f8e:	2b00      	cmp	r3, #0
 8014f90:	d1a3      	bne.n	8014eda <HAL_SPI_TransmitReceive+0x164>
 8014f92:	68fb      	ldr	r3, [r7, #12]
 8014f94:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8014f98:	b29b      	uxth	r3, r3
 8014f9a:	2b00      	cmp	r3, #0
 8014f9c:	d19d      	bne.n	8014eda <HAL_SPI_TransmitReceive+0x164>
 8014f9e:	e0df      	b.n	8015160 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8014fa0:	68fb      	ldr	r3, [r7, #12]
 8014fa2:	685b      	ldr	r3, [r3, #4]
 8014fa4:	2b00      	cmp	r3, #0
 8014fa6:	d003      	beq.n	8014fb0 <HAL_SPI_TransmitReceive+0x23a>
 8014fa8:	8a7b      	ldrh	r3, [r7, #18]
 8014faa:	2b01      	cmp	r3, #1
 8014fac:	f040 80cb 	bne.w	8015146 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8014fb0:	68fb      	ldr	r3, [r7, #12]
 8014fb2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8014fb4:	b29b      	uxth	r3, r3
 8014fb6:	2b01      	cmp	r3, #1
 8014fb8:	d912      	bls.n	8014fe0 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8014fba:	68fb      	ldr	r3, [r7, #12]
 8014fbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014fbe:	881a      	ldrh	r2, [r3, #0]
 8014fc0:	68fb      	ldr	r3, [r7, #12]
 8014fc2:	681b      	ldr	r3, [r3, #0]
 8014fc4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8014fc6:	68fb      	ldr	r3, [r7, #12]
 8014fc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014fca:	1c9a      	adds	r2, r3, #2
 8014fcc:	68fb      	ldr	r3, [r7, #12]
 8014fce:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8014fd0:	68fb      	ldr	r3, [r7, #12]
 8014fd2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8014fd4:	b29b      	uxth	r3, r3
 8014fd6:	3b02      	subs	r3, #2
 8014fd8:	b29a      	uxth	r2, r3
 8014fda:	68fb      	ldr	r3, [r7, #12]
 8014fdc:	87da      	strh	r2, [r3, #62]	; 0x3e
 8014fde:	e0b2      	b.n	8015146 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8014fe0:	68fb      	ldr	r3, [r7, #12]
 8014fe2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8014fe4:	68fb      	ldr	r3, [r7, #12]
 8014fe6:	681b      	ldr	r3, [r3, #0]
 8014fe8:	330c      	adds	r3, #12
 8014fea:	7812      	ldrb	r2, [r2, #0]
 8014fec:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8014fee:	68fb      	ldr	r3, [r7, #12]
 8014ff0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014ff2:	1c5a      	adds	r2, r3, #1
 8014ff4:	68fb      	ldr	r3, [r7, #12]
 8014ff6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8014ff8:	68fb      	ldr	r3, [r7, #12]
 8014ffa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8014ffc:	b29b      	uxth	r3, r3
 8014ffe:	3b01      	subs	r3, #1
 8015000:	b29a      	uxth	r2, r3
 8015002:	68fb      	ldr	r3, [r7, #12]
 8015004:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8015006:	e09e      	b.n	8015146 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8015008:	68fb      	ldr	r3, [r7, #12]
 801500a:	681b      	ldr	r3, [r3, #0]
 801500c:	689b      	ldr	r3, [r3, #8]
 801500e:	f003 0302 	and.w	r3, r3, #2
 8015012:	2b02      	cmp	r3, #2
 8015014:	d134      	bne.n	8015080 <HAL_SPI_TransmitReceive+0x30a>
 8015016:	68fb      	ldr	r3, [r7, #12]
 8015018:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801501a:	b29b      	uxth	r3, r3
 801501c:	2b00      	cmp	r3, #0
 801501e:	d02f      	beq.n	8015080 <HAL_SPI_TransmitReceive+0x30a>
 8015020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015022:	2b01      	cmp	r3, #1
 8015024:	d12c      	bne.n	8015080 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8015026:	68fb      	ldr	r3, [r7, #12]
 8015028:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801502a:	b29b      	uxth	r3, r3
 801502c:	2b01      	cmp	r3, #1
 801502e:	d912      	bls.n	8015056 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8015030:	68fb      	ldr	r3, [r7, #12]
 8015032:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8015034:	881a      	ldrh	r2, [r3, #0]
 8015036:	68fb      	ldr	r3, [r7, #12]
 8015038:	681b      	ldr	r3, [r3, #0]
 801503a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 801503c:	68fb      	ldr	r3, [r7, #12]
 801503e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8015040:	1c9a      	adds	r2, r3, #2
 8015042:	68fb      	ldr	r3, [r7, #12]
 8015044:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8015046:	68fb      	ldr	r3, [r7, #12]
 8015048:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801504a:	b29b      	uxth	r3, r3
 801504c:	3b02      	subs	r3, #2
 801504e:	b29a      	uxth	r2, r3
 8015050:	68fb      	ldr	r3, [r7, #12]
 8015052:	87da      	strh	r2, [r3, #62]	; 0x3e
 8015054:	e012      	b.n	801507c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8015056:	68fb      	ldr	r3, [r7, #12]
 8015058:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801505a:	68fb      	ldr	r3, [r7, #12]
 801505c:	681b      	ldr	r3, [r3, #0]
 801505e:	330c      	adds	r3, #12
 8015060:	7812      	ldrb	r2, [r2, #0]
 8015062:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8015064:	68fb      	ldr	r3, [r7, #12]
 8015066:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8015068:	1c5a      	adds	r2, r3, #1
 801506a:	68fb      	ldr	r3, [r7, #12]
 801506c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 801506e:	68fb      	ldr	r3, [r7, #12]
 8015070:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8015072:	b29b      	uxth	r3, r3
 8015074:	3b01      	subs	r3, #1
 8015076:	b29a      	uxth	r2, r3
 8015078:	68fb      	ldr	r3, [r7, #12]
 801507a:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 801507c:	2300      	movs	r3, #0
 801507e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8015080:	68fb      	ldr	r3, [r7, #12]
 8015082:	681b      	ldr	r3, [r3, #0]
 8015084:	689b      	ldr	r3, [r3, #8]
 8015086:	f003 0301 	and.w	r3, r3, #1
 801508a:	2b01      	cmp	r3, #1
 801508c:	d148      	bne.n	8015120 <HAL_SPI_TransmitReceive+0x3aa>
 801508e:	68fb      	ldr	r3, [r7, #12]
 8015090:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8015094:	b29b      	uxth	r3, r3
 8015096:	2b00      	cmp	r3, #0
 8015098:	d042      	beq.n	8015120 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 801509a:	68fb      	ldr	r3, [r7, #12]
 801509c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80150a0:	b29b      	uxth	r3, r3
 80150a2:	2b01      	cmp	r3, #1
 80150a4:	d923      	bls.n	80150ee <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80150a6:	68fb      	ldr	r3, [r7, #12]
 80150a8:	681b      	ldr	r3, [r3, #0]
 80150aa:	68da      	ldr	r2, [r3, #12]
 80150ac:	68fb      	ldr	r3, [r7, #12]
 80150ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80150b0:	b292      	uxth	r2, r2
 80150b2:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80150b4:	68fb      	ldr	r3, [r7, #12]
 80150b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80150b8:	1c9a      	adds	r2, r3, #2
 80150ba:	68fb      	ldr	r3, [r7, #12]
 80150bc:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 80150be:	68fb      	ldr	r3, [r7, #12]
 80150c0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80150c4:	b29b      	uxth	r3, r3
 80150c6:	3b02      	subs	r3, #2
 80150c8:	b29a      	uxth	r2, r3
 80150ca:	68fb      	ldr	r3, [r7, #12]
 80150cc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 80150d0:	68fb      	ldr	r3, [r7, #12]
 80150d2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80150d6:	b29b      	uxth	r3, r3
 80150d8:	2b01      	cmp	r3, #1
 80150da:	d81f      	bhi.n	801511c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80150dc:	68fb      	ldr	r3, [r7, #12]
 80150de:	681b      	ldr	r3, [r3, #0]
 80150e0:	685a      	ldr	r2, [r3, #4]
 80150e2:	68fb      	ldr	r3, [r7, #12]
 80150e4:	681b      	ldr	r3, [r3, #0]
 80150e6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80150ea:	605a      	str	r2, [r3, #4]
 80150ec:	e016      	b.n	801511c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80150ee:	68fb      	ldr	r3, [r7, #12]
 80150f0:	681b      	ldr	r3, [r3, #0]
 80150f2:	f103 020c 	add.w	r2, r3, #12
 80150f6:	68fb      	ldr	r3, [r7, #12]
 80150f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80150fa:	7812      	ldrb	r2, [r2, #0]
 80150fc:	b2d2      	uxtb	r2, r2
 80150fe:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8015100:	68fb      	ldr	r3, [r7, #12]
 8015102:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015104:	1c5a      	adds	r2, r3, #1
 8015106:	68fb      	ldr	r3, [r7, #12]
 8015108:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 801510a:	68fb      	ldr	r3, [r7, #12]
 801510c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8015110:	b29b      	uxth	r3, r3
 8015112:	3b01      	subs	r3, #1
 8015114:	b29a      	uxth	r2, r3
 8015116:	68fb      	ldr	r3, [r7, #12]
 8015118:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 801511c:	2301      	movs	r3, #1
 801511e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8015120:	f7fc fddc 	bl	8011cdc <HAL_GetTick>
 8015124:	4602      	mov	r2, r0
 8015126:	69fb      	ldr	r3, [r7, #28]
 8015128:	1ad3      	subs	r3, r2, r3
 801512a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801512c:	429a      	cmp	r2, r3
 801512e:	d803      	bhi.n	8015138 <HAL_SPI_TransmitReceive+0x3c2>
 8015130:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015132:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015136:	d102      	bne.n	801513e <HAL_SPI_TransmitReceive+0x3c8>
 8015138:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801513a:	2b00      	cmp	r3, #0
 801513c:	d103      	bne.n	8015146 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 801513e:	2303      	movs	r3, #3
 8015140:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8015144:	e01c      	b.n	8015180 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8015146:	68fb      	ldr	r3, [r7, #12]
 8015148:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801514a:	b29b      	uxth	r3, r3
 801514c:	2b00      	cmp	r3, #0
 801514e:	f47f af5b 	bne.w	8015008 <HAL_SPI_TransmitReceive+0x292>
 8015152:	68fb      	ldr	r3, [r7, #12]
 8015154:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8015158:	b29b      	uxth	r3, r3
 801515a:	2b00      	cmp	r3, #0
 801515c:	f47f af54 	bne.w	8015008 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8015160:	69fa      	ldr	r2, [r7, #28]
 8015162:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8015164:	68f8      	ldr	r0, [r7, #12]
 8015166:	f000 fa61 	bl	801562c <SPI_EndRxTxTransaction>
 801516a:	4603      	mov	r3, r0
 801516c:	2b00      	cmp	r3, #0
 801516e:	d006      	beq.n	801517e <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8015170:	2301      	movs	r3, #1
 8015172:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8015176:	68fb      	ldr	r3, [r7, #12]
 8015178:	2220      	movs	r2, #32
 801517a:	661a      	str	r2, [r3, #96]	; 0x60
 801517c:	e000      	b.n	8015180 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 801517e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8015180:	68fb      	ldr	r3, [r7, #12]
 8015182:	2201      	movs	r2, #1
 8015184:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8015188:	68fb      	ldr	r3, [r7, #12]
 801518a:	2200      	movs	r2, #0
 801518c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8015190:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8015194:	4618      	mov	r0, r3
 8015196:	3728      	adds	r7, #40	; 0x28
 8015198:	46bd      	mov	sp, r7
 801519a:	bd80      	pop	{r7, pc}

0801519c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 801519c:	b580      	push	{r7, lr}
 801519e:	b088      	sub	sp, #32
 80151a0:	af00      	add	r7, sp, #0
 80151a2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80151a4:	687b      	ldr	r3, [r7, #4]
 80151a6:	681b      	ldr	r3, [r3, #0]
 80151a8:	685b      	ldr	r3, [r3, #4]
 80151aa:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80151ac:	687b      	ldr	r3, [r7, #4]
 80151ae:	681b      	ldr	r3, [r3, #0]
 80151b0:	689b      	ldr	r3, [r3, #8]
 80151b2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80151b4:	69bb      	ldr	r3, [r7, #24]
 80151b6:	099b      	lsrs	r3, r3, #6
 80151b8:	f003 0301 	and.w	r3, r3, #1
 80151bc:	2b00      	cmp	r3, #0
 80151be:	d10f      	bne.n	80151e0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80151c0:	69bb      	ldr	r3, [r7, #24]
 80151c2:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80151c6:	2b00      	cmp	r3, #0
 80151c8:	d00a      	beq.n	80151e0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80151ca:	69fb      	ldr	r3, [r7, #28]
 80151cc:	099b      	lsrs	r3, r3, #6
 80151ce:	f003 0301 	and.w	r3, r3, #1
 80151d2:	2b00      	cmp	r3, #0
 80151d4:	d004      	beq.n	80151e0 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80151d6:	687b      	ldr	r3, [r7, #4]
 80151d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80151da:	6878      	ldr	r0, [r7, #4]
 80151dc:	4798      	blx	r3
    return;
 80151de:	e0d7      	b.n	8015390 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80151e0:	69bb      	ldr	r3, [r7, #24]
 80151e2:	085b      	lsrs	r3, r3, #1
 80151e4:	f003 0301 	and.w	r3, r3, #1
 80151e8:	2b00      	cmp	r3, #0
 80151ea:	d00a      	beq.n	8015202 <HAL_SPI_IRQHandler+0x66>
 80151ec:	69fb      	ldr	r3, [r7, #28]
 80151ee:	09db      	lsrs	r3, r3, #7
 80151f0:	f003 0301 	and.w	r3, r3, #1
 80151f4:	2b00      	cmp	r3, #0
 80151f6:	d004      	beq.n	8015202 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80151f8:	687b      	ldr	r3, [r7, #4]
 80151fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80151fc:	6878      	ldr	r0, [r7, #4]
 80151fe:	4798      	blx	r3
    return;
 8015200:	e0c6      	b.n	8015390 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8015202:	69bb      	ldr	r3, [r7, #24]
 8015204:	095b      	lsrs	r3, r3, #5
 8015206:	f003 0301 	and.w	r3, r3, #1
 801520a:	2b00      	cmp	r3, #0
 801520c:	d10c      	bne.n	8015228 <HAL_SPI_IRQHandler+0x8c>
 801520e:	69bb      	ldr	r3, [r7, #24]
 8015210:	099b      	lsrs	r3, r3, #6
 8015212:	f003 0301 	and.w	r3, r3, #1
 8015216:	2b00      	cmp	r3, #0
 8015218:	d106      	bne.n	8015228 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 801521a:	69bb      	ldr	r3, [r7, #24]
 801521c:	0a1b      	lsrs	r3, r3, #8
 801521e:	f003 0301 	and.w	r3, r3, #1
 8015222:	2b00      	cmp	r3, #0
 8015224:	f000 80b4 	beq.w	8015390 <HAL_SPI_IRQHandler+0x1f4>
 8015228:	69fb      	ldr	r3, [r7, #28]
 801522a:	095b      	lsrs	r3, r3, #5
 801522c:	f003 0301 	and.w	r3, r3, #1
 8015230:	2b00      	cmp	r3, #0
 8015232:	f000 80ad 	beq.w	8015390 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8015236:	69bb      	ldr	r3, [r7, #24]
 8015238:	099b      	lsrs	r3, r3, #6
 801523a:	f003 0301 	and.w	r3, r3, #1
 801523e:	2b00      	cmp	r3, #0
 8015240:	d023      	beq.n	801528a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8015242:	687b      	ldr	r3, [r7, #4]
 8015244:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8015248:	b2db      	uxtb	r3, r3
 801524a:	2b03      	cmp	r3, #3
 801524c:	d011      	beq.n	8015272 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 801524e:	687b      	ldr	r3, [r7, #4]
 8015250:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8015252:	f043 0204 	orr.w	r2, r3, #4
 8015256:	687b      	ldr	r3, [r7, #4]
 8015258:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 801525a:	2300      	movs	r3, #0
 801525c:	617b      	str	r3, [r7, #20]
 801525e:	687b      	ldr	r3, [r7, #4]
 8015260:	681b      	ldr	r3, [r3, #0]
 8015262:	68db      	ldr	r3, [r3, #12]
 8015264:	617b      	str	r3, [r7, #20]
 8015266:	687b      	ldr	r3, [r7, #4]
 8015268:	681b      	ldr	r3, [r3, #0]
 801526a:	689b      	ldr	r3, [r3, #8]
 801526c:	617b      	str	r3, [r7, #20]
 801526e:	697b      	ldr	r3, [r7, #20]
 8015270:	e00b      	b.n	801528a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8015272:	2300      	movs	r3, #0
 8015274:	613b      	str	r3, [r7, #16]
 8015276:	687b      	ldr	r3, [r7, #4]
 8015278:	681b      	ldr	r3, [r3, #0]
 801527a:	68db      	ldr	r3, [r3, #12]
 801527c:	613b      	str	r3, [r7, #16]
 801527e:	687b      	ldr	r3, [r7, #4]
 8015280:	681b      	ldr	r3, [r3, #0]
 8015282:	689b      	ldr	r3, [r3, #8]
 8015284:	613b      	str	r3, [r7, #16]
 8015286:	693b      	ldr	r3, [r7, #16]
        return;
 8015288:	e082      	b.n	8015390 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 801528a:	69bb      	ldr	r3, [r7, #24]
 801528c:	095b      	lsrs	r3, r3, #5
 801528e:	f003 0301 	and.w	r3, r3, #1
 8015292:	2b00      	cmp	r3, #0
 8015294:	d014      	beq.n	80152c0 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8015296:	687b      	ldr	r3, [r7, #4]
 8015298:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 801529a:	f043 0201 	orr.w	r2, r3, #1
 801529e:	687b      	ldr	r3, [r7, #4]
 80152a0:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80152a2:	2300      	movs	r3, #0
 80152a4:	60fb      	str	r3, [r7, #12]
 80152a6:	687b      	ldr	r3, [r7, #4]
 80152a8:	681b      	ldr	r3, [r3, #0]
 80152aa:	689b      	ldr	r3, [r3, #8]
 80152ac:	60fb      	str	r3, [r7, #12]
 80152ae:	687b      	ldr	r3, [r7, #4]
 80152b0:	681b      	ldr	r3, [r3, #0]
 80152b2:	681a      	ldr	r2, [r3, #0]
 80152b4:	687b      	ldr	r3, [r7, #4]
 80152b6:	681b      	ldr	r3, [r3, #0]
 80152b8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80152bc:	601a      	str	r2, [r3, #0]
 80152be:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80152c0:	69bb      	ldr	r3, [r7, #24]
 80152c2:	0a1b      	lsrs	r3, r3, #8
 80152c4:	f003 0301 	and.w	r3, r3, #1
 80152c8:	2b00      	cmp	r3, #0
 80152ca:	d00c      	beq.n	80152e6 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80152cc:	687b      	ldr	r3, [r7, #4]
 80152ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80152d0:	f043 0208 	orr.w	r2, r3, #8
 80152d4:	687b      	ldr	r3, [r7, #4]
 80152d6:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80152d8:	2300      	movs	r3, #0
 80152da:	60bb      	str	r3, [r7, #8]
 80152dc:	687b      	ldr	r3, [r7, #4]
 80152de:	681b      	ldr	r3, [r3, #0]
 80152e0:	689b      	ldr	r3, [r3, #8]
 80152e2:	60bb      	str	r3, [r7, #8]
 80152e4:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80152e6:	687b      	ldr	r3, [r7, #4]
 80152e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80152ea:	2b00      	cmp	r3, #0
 80152ec:	d04f      	beq.n	801538e <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80152ee:	687b      	ldr	r3, [r7, #4]
 80152f0:	681b      	ldr	r3, [r3, #0]
 80152f2:	685a      	ldr	r2, [r3, #4]
 80152f4:	687b      	ldr	r3, [r7, #4]
 80152f6:	681b      	ldr	r3, [r3, #0]
 80152f8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80152fc:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80152fe:	687b      	ldr	r3, [r7, #4]
 8015300:	2201      	movs	r2, #1
 8015302:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8015306:	69fb      	ldr	r3, [r7, #28]
 8015308:	f003 0302 	and.w	r3, r3, #2
 801530c:	2b00      	cmp	r3, #0
 801530e:	d104      	bne.n	801531a <HAL_SPI_IRQHandler+0x17e>
 8015310:	69fb      	ldr	r3, [r7, #28]
 8015312:	f003 0301 	and.w	r3, r3, #1
 8015316:	2b00      	cmp	r3, #0
 8015318:	d034      	beq.n	8015384 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 801531a:	687b      	ldr	r3, [r7, #4]
 801531c:	681b      	ldr	r3, [r3, #0]
 801531e:	685a      	ldr	r2, [r3, #4]
 8015320:	687b      	ldr	r3, [r7, #4]
 8015322:	681b      	ldr	r3, [r3, #0]
 8015324:	f022 0203 	bic.w	r2, r2, #3
 8015328:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 801532a:	687b      	ldr	r3, [r7, #4]
 801532c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801532e:	2b00      	cmp	r3, #0
 8015330:	d011      	beq.n	8015356 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8015332:	687b      	ldr	r3, [r7, #4]
 8015334:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8015336:	4a18      	ldr	r2, [pc, #96]	; (8015398 <HAL_SPI_IRQHandler+0x1fc>)
 8015338:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 801533a:	687b      	ldr	r3, [r7, #4]
 801533c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801533e:	4618      	mov	r0, r3
 8015340:	f7fd fdb5 	bl	8012eae <HAL_DMA_Abort_IT>
 8015344:	4603      	mov	r3, r0
 8015346:	2b00      	cmp	r3, #0
 8015348:	d005      	beq.n	8015356 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 801534a:	687b      	ldr	r3, [r7, #4]
 801534c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 801534e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8015352:	687b      	ldr	r3, [r7, #4]
 8015354:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8015356:	687b      	ldr	r3, [r7, #4]
 8015358:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801535a:	2b00      	cmp	r3, #0
 801535c:	d016      	beq.n	801538c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 801535e:	687b      	ldr	r3, [r7, #4]
 8015360:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8015362:	4a0d      	ldr	r2, [pc, #52]	; (8015398 <HAL_SPI_IRQHandler+0x1fc>)
 8015364:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8015366:	687b      	ldr	r3, [r7, #4]
 8015368:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801536a:	4618      	mov	r0, r3
 801536c:	f7fd fd9f 	bl	8012eae <HAL_DMA_Abort_IT>
 8015370:	4603      	mov	r3, r0
 8015372:	2b00      	cmp	r3, #0
 8015374:	d00a      	beq.n	801538c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8015376:	687b      	ldr	r3, [r7, #4]
 8015378:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 801537a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 801537e:	687b      	ldr	r3, [r7, #4]
 8015380:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8015382:	e003      	b.n	801538c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8015384:	6878      	ldr	r0, [r7, #4]
 8015386:	f000 f809 	bl	801539c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 801538a:	e000      	b.n	801538e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 801538c:	bf00      	nop
    return;
 801538e:	bf00      	nop
  }
}
 8015390:	3720      	adds	r7, #32
 8015392:	46bd      	mov	sp, r7
 8015394:	bd80      	pop	{r7, pc}
 8015396:	bf00      	nop
 8015398:	080153cd 	.word	0x080153cd

0801539c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 801539c:	b480      	push	{r7}
 801539e:	b083      	sub	sp, #12
 80153a0:	af00      	add	r7, sp, #0
 80153a2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80153a4:	bf00      	nop
 80153a6:	370c      	adds	r7, #12
 80153a8:	46bd      	mov	sp, r7
 80153aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153ae:	4770      	bx	lr

080153b0 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 80153b0:	b480      	push	{r7}
 80153b2:	b083      	sub	sp, #12
 80153b4:	af00      	add	r7, sp, #0
 80153b6:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80153b8:	687b      	ldr	r3, [r7, #4]
 80153ba:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80153be:	b2db      	uxtb	r3, r3
}
 80153c0:	4618      	mov	r0, r3
 80153c2:	370c      	adds	r7, #12
 80153c4:	46bd      	mov	sp, r7
 80153c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153ca:	4770      	bx	lr

080153cc <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80153cc:	b580      	push	{r7, lr}
 80153ce:	b084      	sub	sp, #16
 80153d0:	af00      	add	r7, sp, #0
 80153d2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80153d4:	687b      	ldr	r3, [r7, #4]
 80153d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80153d8:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80153da:	68fb      	ldr	r3, [r7, #12]
 80153dc:	2200      	movs	r2, #0
 80153de:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 80153e2:	68fb      	ldr	r3, [r7, #12]
 80153e4:	2200      	movs	r2, #0
 80153e6:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80153e8:	68f8      	ldr	r0, [r7, #12]
 80153ea:	f7ff ffd7 	bl	801539c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80153ee:	bf00      	nop
 80153f0:	3710      	adds	r7, #16
 80153f2:	46bd      	mov	sp, r7
 80153f4:	bd80      	pop	{r7, pc}
	...

080153f8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80153f8:	b580      	push	{r7, lr}
 80153fa:	b088      	sub	sp, #32
 80153fc:	af00      	add	r7, sp, #0
 80153fe:	60f8      	str	r0, [r7, #12]
 8015400:	60b9      	str	r1, [r7, #8]
 8015402:	603b      	str	r3, [r7, #0]
 8015404:	4613      	mov	r3, r2
 8015406:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8015408:	f7fc fc68 	bl	8011cdc <HAL_GetTick>
 801540c:	4602      	mov	r2, r0
 801540e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015410:	1a9b      	subs	r3, r3, r2
 8015412:	683a      	ldr	r2, [r7, #0]
 8015414:	4413      	add	r3, r2
 8015416:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8015418:	f7fc fc60 	bl	8011cdc <HAL_GetTick>
 801541c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 801541e:	4b39      	ldr	r3, [pc, #228]	; (8015504 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8015420:	681b      	ldr	r3, [r3, #0]
 8015422:	015b      	lsls	r3, r3, #5
 8015424:	0d1b      	lsrs	r3, r3, #20
 8015426:	69fa      	ldr	r2, [r7, #28]
 8015428:	fb02 f303 	mul.w	r3, r2, r3
 801542c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 801542e:	e054      	b.n	80154da <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8015430:	683b      	ldr	r3, [r7, #0]
 8015432:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015436:	d050      	beq.n	80154da <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8015438:	f7fc fc50 	bl	8011cdc <HAL_GetTick>
 801543c:	4602      	mov	r2, r0
 801543e:	69bb      	ldr	r3, [r7, #24]
 8015440:	1ad3      	subs	r3, r2, r3
 8015442:	69fa      	ldr	r2, [r7, #28]
 8015444:	429a      	cmp	r2, r3
 8015446:	d902      	bls.n	801544e <SPI_WaitFlagStateUntilTimeout+0x56>
 8015448:	69fb      	ldr	r3, [r7, #28]
 801544a:	2b00      	cmp	r3, #0
 801544c:	d13d      	bne.n	80154ca <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 801544e:	68fb      	ldr	r3, [r7, #12]
 8015450:	681b      	ldr	r3, [r3, #0]
 8015452:	685a      	ldr	r2, [r3, #4]
 8015454:	68fb      	ldr	r3, [r7, #12]
 8015456:	681b      	ldr	r3, [r3, #0]
 8015458:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 801545c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 801545e:	68fb      	ldr	r3, [r7, #12]
 8015460:	685b      	ldr	r3, [r3, #4]
 8015462:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8015466:	d111      	bne.n	801548c <SPI_WaitFlagStateUntilTimeout+0x94>
 8015468:	68fb      	ldr	r3, [r7, #12]
 801546a:	689b      	ldr	r3, [r3, #8]
 801546c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8015470:	d004      	beq.n	801547c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8015472:	68fb      	ldr	r3, [r7, #12]
 8015474:	689b      	ldr	r3, [r3, #8]
 8015476:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801547a:	d107      	bne.n	801548c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 801547c:	68fb      	ldr	r3, [r7, #12]
 801547e:	681b      	ldr	r3, [r3, #0]
 8015480:	681a      	ldr	r2, [r3, #0]
 8015482:	68fb      	ldr	r3, [r7, #12]
 8015484:	681b      	ldr	r3, [r3, #0]
 8015486:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 801548a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 801548c:	68fb      	ldr	r3, [r7, #12]
 801548e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015490:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8015494:	d10f      	bne.n	80154b6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8015496:	68fb      	ldr	r3, [r7, #12]
 8015498:	681b      	ldr	r3, [r3, #0]
 801549a:	681a      	ldr	r2, [r3, #0]
 801549c:	68fb      	ldr	r3, [r7, #12]
 801549e:	681b      	ldr	r3, [r3, #0]
 80154a0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80154a4:	601a      	str	r2, [r3, #0]
 80154a6:	68fb      	ldr	r3, [r7, #12]
 80154a8:	681b      	ldr	r3, [r3, #0]
 80154aa:	681a      	ldr	r2, [r3, #0]
 80154ac:	68fb      	ldr	r3, [r7, #12]
 80154ae:	681b      	ldr	r3, [r3, #0]
 80154b0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80154b4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80154b6:	68fb      	ldr	r3, [r7, #12]
 80154b8:	2201      	movs	r2, #1
 80154ba:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80154be:	68fb      	ldr	r3, [r7, #12]
 80154c0:	2200      	movs	r2, #0
 80154c2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80154c6:	2303      	movs	r3, #3
 80154c8:	e017      	b.n	80154fa <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80154ca:	697b      	ldr	r3, [r7, #20]
 80154cc:	2b00      	cmp	r3, #0
 80154ce:	d101      	bne.n	80154d4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80154d0:	2300      	movs	r3, #0
 80154d2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80154d4:	697b      	ldr	r3, [r7, #20]
 80154d6:	3b01      	subs	r3, #1
 80154d8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80154da:	68fb      	ldr	r3, [r7, #12]
 80154dc:	681b      	ldr	r3, [r3, #0]
 80154de:	689a      	ldr	r2, [r3, #8]
 80154e0:	68bb      	ldr	r3, [r7, #8]
 80154e2:	4013      	ands	r3, r2
 80154e4:	68ba      	ldr	r2, [r7, #8]
 80154e6:	429a      	cmp	r2, r3
 80154e8:	bf0c      	ite	eq
 80154ea:	2301      	moveq	r3, #1
 80154ec:	2300      	movne	r3, #0
 80154ee:	b2db      	uxtb	r3, r3
 80154f0:	461a      	mov	r2, r3
 80154f2:	79fb      	ldrb	r3, [r7, #7]
 80154f4:	429a      	cmp	r2, r3
 80154f6:	d19b      	bne.n	8015430 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80154f8:	2300      	movs	r3, #0
}
 80154fa:	4618      	mov	r0, r3
 80154fc:	3720      	adds	r7, #32
 80154fe:	46bd      	mov	sp, r7
 8015500:	bd80      	pop	{r7, pc}
 8015502:	bf00      	nop
 8015504:	20000004 	.word	0x20000004

08015508 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8015508:	b580      	push	{r7, lr}
 801550a:	b088      	sub	sp, #32
 801550c:	af00      	add	r7, sp, #0
 801550e:	60f8      	str	r0, [r7, #12]
 8015510:	60b9      	str	r1, [r7, #8]
 8015512:	607a      	str	r2, [r7, #4]
 8015514:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8015516:	f7fc fbe1 	bl	8011cdc <HAL_GetTick>
 801551a:	4602      	mov	r2, r0
 801551c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801551e:	1a9b      	subs	r3, r3, r2
 8015520:	683a      	ldr	r2, [r7, #0]
 8015522:	4413      	add	r3, r2
 8015524:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8015526:	f7fc fbd9 	bl	8011cdc <HAL_GetTick>
 801552a:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 801552c:	4b3e      	ldr	r3, [pc, #248]	; (8015628 <SPI_WaitFifoStateUntilTimeout+0x120>)
 801552e:	681a      	ldr	r2, [r3, #0]
 8015530:	4613      	mov	r3, r2
 8015532:	009b      	lsls	r3, r3, #2
 8015534:	4413      	add	r3, r2
 8015536:	00da      	lsls	r2, r3, #3
 8015538:	1ad3      	subs	r3, r2, r3
 801553a:	0d1b      	lsrs	r3, r3, #20
 801553c:	69fa      	ldr	r2, [r7, #28]
 801553e:	fb02 f303 	mul.w	r3, r2, r3
 8015542:	613b      	str	r3, [r7, #16]

  while ((hspi->Instance->SR & Fifo) != State)
 8015544:	e062      	b.n	801560c <SPI_WaitFifoStateUntilTimeout+0x104>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8015546:	68bb      	ldr	r3, [r7, #8]
 8015548:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 801554c:	d109      	bne.n	8015562 <SPI_WaitFifoStateUntilTimeout+0x5a>
 801554e:	687b      	ldr	r3, [r7, #4]
 8015550:	2b00      	cmp	r3, #0
 8015552:	d106      	bne.n	8015562 <SPI_WaitFifoStateUntilTimeout+0x5a>
    {
      /* Flush Data Register by a blank read */
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8015554:	68fb      	ldr	r3, [r7, #12]
 8015556:	681b      	ldr	r3, [r3, #0]
 8015558:	330c      	adds	r3, #12
 801555a:	781b      	ldrb	r3, [r3, #0]
 801555c:	b2db      	uxtb	r3, r3
 801555e:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8015560:	697b      	ldr	r3, [r7, #20]
    }

    if (Timeout != HAL_MAX_DELAY)
 8015562:	683b      	ldr	r3, [r7, #0]
 8015564:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015568:	d050      	beq.n	801560c <SPI_WaitFifoStateUntilTimeout+0x104>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 801556a:	f7fc fbb7 	bl	8011cdc <HAL_GetTick>
 801556e:	4602      	mov	r2, r0
 8015570:	69bb      	ldr	r3, [r7, #24]
 8015572:	1ad3      	subs	r3, r2, r3
 8015574:	69fa      	ldr	r2, [r7, #28]
 8015576:	429a      	cmp	r2, r3
 8015578:	d902      	bls.n	8015580 <SPI_WaitFifoStateUntilTimeout+0x78>
 801557a:	69fb      	ldr	r3, [r7, #28]
 801557c:	2b00      	cmp	r3, #0
 801557e:	d13d      	bne.n	80155fc <SPI_WaitFifoStateUntilTimeout+0xf4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8015580:	68fb      	ldr	r3, [r7, #12]
 8015582:	681b      	ldr	r3, [r3, #0]
 8015584:	685a      	ldr	r2, [r3, #4]
 8015586:	68fb      	ldr	r3, [r7, #12]
 8015588:	681b      	ldr	r3, [r3, #0]
 801558a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 801558e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8015590:	68fb      	ldr	r3, [r7, #12]
 8015592:	685b      	ldr	r3, [r3, #4]
 8015594:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8015598:	d111      	bne.n	80155be <SPI_WaitFifoStateUntilTimeout+0xb6>
 801559a:	68fb      	ldr	r3, [r7, #12]
 801559c:	689b      	ldr	r3, [r3, #8]
 801559e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80155a2:	d004      	beq.n	80155ae <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80155a4:	68fb      	ldr	r3, [r7, #12]
 80155a6:	689b      	ldr	r3, [r3, #8]
 80155a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80155ac:	d107      	bne.n	80155be <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80155ae:	68fb      	ldr	r3, [r7, #12]
 80155b0:	681b      	ldr	r3, [r3, #0]
 80155b2:	681a      	ldr	r2, [r3, #0]
 80155b4:	68fb      	ldr	r3, [r7, #12]
 80155b6:	681b      	ldr	r3, [r3, #0]
 80155b8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80155bc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80155be:	68fb      	ldr	r3, [r7, #12]
 80155c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80155c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80155c6:	d10f      	bne.n	80155e8 <SPI_WaitFifoStateUntilTimeout+0xe0>
        {
          SPI_RESET_CRC(hspi);
 80155c8:	68fb      	ldr	r3, [r7, #12]
 80155ca:	681b      	ldr	r3, [r3, #0]
 80155cc:	681a      	ldr	r2, [r3, #0]
 80155ce:	68fb      	ldr	r3, [r7, #12]
 80155d0:	681b      	ldr	r3, [r3, #0]
 80155d2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80155d6:	601a      	str	r2, [r3, #0]
 80155d8:	68fb      	ldr	r3, [r7, #12]
 80155da:	681b      	ldr	r3, [r3, #0]
 80155dc:	681a      	ldr	r2, [r3, #0]
 80155de:	68fb      	ldr	r3, [r7, #12]
 80155e0:	681b      	ldr	r3, [r3, #0]
 80155e2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80155e6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80155e8:	68fb      	ldr	r3, [r7, #12]
 80155ea:	2201      	movs	r2, #1
 80155ec:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80155f0:	68fb      	ldr	r3, [r7, #12]
 80155f2:	2200      	movs	r2, #0
 80155f4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80155f8:	2303      	movs	r3, #3
 80155fa:	e010      	b.n	801561e <SPI_WaitFifoStateUntilTimeout+0x116>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80155fc:	693b      	ldr	r3, [r7, #16]
 80155fe:	2b00      	cmp	r3, #0
 8015600:	d101      	bne.n	8015606 <SPI_WaitFifoStateUntilTimeout+0xfe>
      {
        tmp_timeout = 0U;
 8015602:	2300      	movs	r3, #0
 8015604:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 8015606:	693b      	ldr	r3, [r7, #16]
 8015608:	3b01      	subs	r3, #1
 801560a:	613b      	str	r3, [r7, #16]
  while ((hspi->Instance->SR & Fifo) != State)
 801560c:	68fb      	ldr	r3, [r7, #12]
 801560e:	681b      	ldr	r3, [r3, #0]
 8015610:	689a      	ldr	r2, [r3, #8]
 8015612:	68bb      	ldr	r3, [r7, #8]
 8015614:	4013      	ands	r3, r2
 8015616:	687a      	ldr	r2, [r7, #4]
 8015618:	429a      	cmp	r2, r3
 801561a:	d194      	bne.n	8015546 <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 801561c:	2300      	movs	r3, #0
}
 801561e:	4618      	mov	r0, r3
 8015620:	3720      	adds	r7, #32
 8015622:	46bd      	mov	sp, r7
 8015624:	bd80      	pop	{r7, pc}
 8015626:	bf00      	nop
 8015628:	20000004 	.word	0x20000004

0801562c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 801562c:	b580      	push	{r7, lr}
 801562e:	b086      	sub	sp, #24
 8015630:	af02      	add	r7, sp, #8
 8015632:	60f8      	str	r0, [r7, #12]
 8015634:	60b9      	str	r1, [r7, #8]
 8015636:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8015638:	687b      	ldr	r3, [r7, #4]
 801563a:	9300      	str	r3, [sp, #0]
 801563c:	68bb      	ldr	r3, [r7, #8]
 801563e:	2200      	movs	r2, #0
 8015640:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8015644:	68f8      	ldr	r0, [r7, #12]
 8015646:	f7ff ff5f 	bl	8015508 <SPI_WaitFifoStateUntilTimeout>
 801564a:	4603      	mov	r3, r0
 801564c:	2b00      	cmp	r3, #0
 801564e:	d007      	beq.n	8015660 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8015650:	68fb      	ldr	r3, [r7, #12]
 8015652:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8015654:	f043 0220 	orr.w	r2, r3, #32
 8015658:	68fb      	ldr	r3, [r7, #12]
 801565a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 801565c:	2303      	movs	r3, #3
 801565e:	e027      	b.n	80156b0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8015660:	687b      	ldr	r3, [r7, #4]
 8015662:	9300      	str	r3, [sp, #0]
 8015664:	68bb      	ldr	r3, [r7, #8]
 8015666:	2200      	movs	r2, #0
 8015668:	2180      	movs	r1, #128	; 0x80
 801566a:	68f8      	ldr	r0, [r7, #12]
 801566c:	f7ff fec4 	bl	80153f8 <SPI_WaitFlagStateUntilTimeout>
 8015670:	4603      	mov	r3, r0
 8015672:	2b00      	cmp	r3, #0
 8015674:	d007      	beq.n	8015686 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8015676:	68fb      	ldr	r3, [r7, #12]
 8015678:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 801567a:	f043 0220 	orr.w	r2, r3, #32
 801567e:	68fb      	ldr	r3, [r7, #12]
 8015680:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8015682:	2303      	movs	r3, #3
 8015684:	e014      	b.n	80156b0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8015686:	687b      	ldr	r3, [r7, #4]
 8015688:	9300      	str	r3, [sp, #0]
 801568a:	68bb      	ldr	r3, [r7, #8]
 801568c:	2200      	movs	r2, #0
 801568e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8015692:	68f8      	ldr	r0, [r7, #12]
 8015694:	f7ff ff38 	bl	8015508 <SPI_WaitFifoStateUntilTimeout>
 8015698:	4603      	mov	r3, r0
 801569a:	2b00      	cmp	r3, #0
 801569c:	d007      	beq.n	80156ae <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801569e:	68fb      	ldr	r3, [r7, #12]
 80156a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80156a2:	f043 0220 	orr.w	r2, r3, #32
 80156a6:	68fb      	ldr	r3, [r7, #12]
 80156a8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80156aa:	2303      	movs	r3, #3
 80156ac:	e000      	b.n	80156b0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80156ae:	2300      	movs	r3, #0
}
 80156b0:	4618      	mov	r0, r3
 80156b2:	3710      	adds	r7, #16
 80156b4:	46bd      	mov	sp, r7
 80156b6:	bd80      	pop	{r7, pc}

080156b8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80156b8:	b580      	push	{r7, lr}
 80156ba:	b082      	sub	sp, #8
 80156bc:	af00      	add	r7, sp, #0
 80156be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80156c0:	687b      	ldr	r3, [r7, #4]
 80156c2:	2b00      	cmp	r3, #0
 80156c4:	d101      	bne.n	80156ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80156c6:	2301      	movs	r3, #1
 80156c8:	e040      	b.n	801574c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80156ca:	687b      	ldr	r3, [r7, #4]
 80156cc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80156ce:	2b00      	cmp	r3, #0
 80156d0:	d106      	bne.n	80156e0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80156d2:	687b      	ldr	r3, [r7, #4]
 80156d4:	2200      	movs	r2, #0
 80156d6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80156da:	6878      	ldr	r0, [r7, #4]
 80156dc:	f7fb ffde 	bl	801169c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80156e0:	687b      	ldr	r3, [r7, #4]
 80156e2:	2224      	movs	r2, #36	; 0x24
 80156e4:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80156e6:	687b      	ldr	r3, [r7, #4]
 80156e8:	681b      	ldr	r3, [r3, #0]
 80156ea:	681a      	ldr	r2, [r3, #0]
 80156ec:	687b      	ldr	r3, [r7, #4]
 80156ee:	681b      	ldr	r3, [r3, #0]
 80156f0:	f022 0201 	bic.w	r2, r2, #1
 80156f4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80156f6:	6878      	ldr	r0, [r7, #4]
 80156f8:	f000 f8c0 	bl	801587c <UART_SetConfig>
 80156fc:	4603      	mov	r3, r0
 80156fe:	2b01      	cmp	r3, #1
 8015700:	d101      	bne.n	8015706 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8015702:	2301      	movs	r3, #1
 8015704:	e022      	b.n	801574c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8015706:	687b      	ldr	r3, [r7, #4]
 8015708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801570a:	2b00      	cmp	r3, #0
 801570c:	d002      	beq.n	8015714 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 801570e:	6878      	ldr	r0, [r7, #4]
 8015710:	f000 fb3e 	bl	8015d90 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8015714:	687b      	ldr	r3, [r7, #4]
 8015716:	681b      	ldr	r3, [r3, #0]
 8015718:	685a      	ldr	r2, [r3, #4]
 801571a:	687b      	ldr	r3, [r7, #4]
 801571c:	681b      	ldr	r3, [r3, #0]
 801571e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8015722:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8015724:	687b      	ldr	r3, [r7, #4]
 8015726:	681b      	ldr	r3, [r3, #0]
 8015728:	689a      	ldr	r2, [r3, #8]
 801572a:	687b      	ldr	r3, [r7, #4]
 801572c:	681b      	ldr	r3, [r3, #0]
 801572e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8015732:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8015734:	687b      	ldr	r3, [r7, #4]
 8015736:	681b      	ldr	r3, [r3, #0]
 8015738:	681a      	ldr	r2, [r3, #0]
 801573a:	687b      	ldr	r3, [r7, #4]
 801573c:	681b      	ldr	r3, [r3, #0]
 801573e:	f042 0201 	orr.w	r2, r2, #1
 8015742:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8015744:	6878      	ldr	r0, [r7, #4]
 8015746:	f000 fbc5 	bl	8015ed4 <UART_CheckIdleState>
 801574a:	4603      	mov	r3, r0
}
 801574c:	4618      	mov	r0, r3
 801574e:	3708      	adds	r7, #8
 8015750:	46bd      	mov	sp, r7
 8015752:	bd80      	pop	{r7, pc}

08015754 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8015754:	b580      	push	{r7, lr}
 8015756:	b08a      	sub	sp, #40	; 0x28
 8015758:	af02      	add	r7, sp, #8
 801575a:	60f8      	str	r0, [r7, #12]
 801575c:	60b9      	str	r1, [r7, #8]
 801575e:	603b      	str	r3, [r7, #0]
 8015760:	4613      	mov	r3, r2
 8015762:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8015764:	68fb      	ldr	r3, [r7, #12]
 8015766:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8015768:	2b20      	cmp	r3, #32
 801576a:	f040 8082 	bne.w	8015872 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 801576e:	68bb      	ldr	r3, [r7, #8]
 8015770:	2b00      	cmp	r3, #0
 8015772:	d002      	beq.n	801577a <HAL_UART_Transmit+0x26>
 8015774:	88fb      	ldrh	r3, [r7, #6]
 8015776:	2b00      	cmp	r3, #0
 8015778:	d101      	bne.n	801577e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 801577a:	2301      	movs	r3, #1
 801577c:	e07a      	b.n	8015874 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 801577e:	68fb      	ldr	r3, [r7, #12]
 8015780:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8015784:	2b01      	cmp	r3, #1
 8015786:	d101      	bne.n	801578c <HAL_UART_Transmit+0x38>
 8015788:	2302      	movs	r3, #2
 801578a:	e073      	b.n	8015874 <HAL_UART_Transmit+0x120>
 801578c:	68fb      	ldr	r3, [r7, #12]
 801578e:	2201      	movs	r2, #1
 8015790:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8015794:	68fb      	ldr	r3, [r7, #12]
 8015796:	2200      	movs	r2, #0
 8015798:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 801579c:	68fb      	ldr	r3, [r7, #12]
 801579e:	2221      	movs	r2, #33	; 0x21
 80157a0:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80157a2:	f7fc fa9b 	bl	8011cdc <HAL_GetTick>
 80157a6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80157a8:	68fb      	ldr	r3, [r7, #12]
 80157aa:	88fa      	ldrh	r2, [r7, #6]
 80157ac:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80157b0:	68fb      	ldr	r3, [r7, #12]
 80157b2:	88fa      	ldrh	r2, [r7, #6]
 80157b4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80157b8:	68fb      	ldr	r3, [r7, #12]
 80157ba:	689b      	ldr	r3, [r3, #8]
 80157bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80157c0:	d108      	bne.n	80157d4 <HAL_UART_Transmit+0x80>
 80157c2:	68fb      	ldr	r3, [r7, #12]
 80157c4:	691b      	ldr	r3, [r3, #16]
 80157c6:	2b00      	cmp	r3, #0
 80157c8:	d104      	bne.n	80157d4 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80157ca:	2300      	movs	r3, #0
 80157cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80157ce:	68bb      	ldr	r3, [r7, #8]
 80157d0:	61bb      	str	r3, [r7, #24]
 80157d2:	e003      	b.n	80157dc <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80157d4:	68bb      	ldr	r3, [r7, #8]
 80157d6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80157d8:	2300      	movs	r3, #0
 80157da:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80157dc:	68fb      	ldr	r3, [r7, #12]
 80157de:	2200      	movs	r2, #0
 80157e0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80157e4:	e02d      	b.n	8015842 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80157e6:	683b      	ldr	r3, [r7, #0]
 80157e8:	9300      	str	r3, [sp, #0]
 80157ea:	697b      	ldr	r3, [r7, #20]
 80157ec:	2200      	movs	r2, #0
 80157ee:	2180      	movs	r1, #128	; 0x80
 80157f0:	68f8      	ldr	r0, [r7, #12]
 80157f2:	f000 fbb8 	bl	8015f66 <UART_WaitOnFlagUntilTimeout>
 80157f6:	4603      	mov	r3, r0
 80157f8:	2b00      	cmp	r3, #0
 80157fa:	d001      	beq.n	8015800 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80157fc:	2303      	movs	r3, #3
 80157fe:	e039      	b.n	8015874 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8015800:	69fb      	ldr	r3, [r7, #28]
 8015802:	2b00      	cmp	r3, #0
 8015804:	d10b      	bne.n	801581e <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8015806:	69bb      	ldr	r3, [r7, #24]
 8015808:	881a      	ldrh	r2, [r3, #0]
 801580a:	68fb      	ldr	r3, [r7, #12]
 801580c:	681b      	ldr	r3, [r3, #0]
 801580e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8015812:	b292      	uxth	r2, r2
 8015814:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8015816:	69bb      	ldr	r3, [r7, #24]
 8015818:	3302      	adds	r3, #2
 801581a:	61bb      	str	r3, [r7, #24]
 801581c:	e008      	b.n	8015830 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 801581e:	69fb      	ldr	r3, [r7, #28]
 8015820:	781a      	ldrb	r2, [r3, #0]
 8015822:	68fb      	ldr	r3, [r7, #12]
 8015824:	681b      	ldr	r3, [r3, #0]
 8015826:	b292      	uxth	r2, r2
 8015828:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 801582a:	69fb      	ldr	r3, [r7, #28]
 801582c:	3301      	adds	r3, #1
 801582e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8015830:	68fb      	ldr	r3, [r7, #12]
 8015832:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8015836:	b29b      	uxth	r3, r3
 8015838:	3b01      	subs	r3, #1
 801583a:	b29a      	uxth	r2, r3
 801583c:	68fb      	ldr	r3, [r7, #12]
 801583e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8015842:	68fb      	ldr	r3, [r7, #12]
 8015844:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8015848:	b29b      	uxth	r3, r3
 801584a:	2b00      	cmp	r3, #0
 801584c:	d1cb      	bne.n	80157e6 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 801584e:	683b      	ldr	r3, [r7, #0]
 8015850:	9300      	str	r3, [sp, #0]
 8015852:	697b      	ldr	r3, [r7, #20]
 8015854:	2200      	movs	r2, #0
 8015856:	2140      	movs	r1, #64	; 0x40
 8015858:	68f8      	ldr	r0, [r7, #12]
 801585a:	f000 fb84 	bl	8015f66 <UART_WaitOnFlagUntilTimeout>
 801585e:	4603      	mov	r3, r0
 8015860:	2b00      	cmp	r3, #0
 8015862:	d001      	beq.n	8015868 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8015864:	2303      	movs	r3, #3
 8015866:	e005      	b.n	8015874 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8015868:	68fb      	ldr	r3, [r7, #12]
 801586a:	2220      	movs	r2, #32
 801586c:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 801586e:	2300      	movs	r3, #0
 8015870:	e000      	b.n	8015874 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8015872:	2302      	movs	r3, #2
  }
}
 8015874:	4618      	mov	r0, r3
 8015876:	3720      	adds	r7, #32
 8015878:	46bd      	mov	sp, r7
 801587a:	bd80      	pop	{r7, pc}

0801587c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 801587c:	b5b0      	push	{r4, r5, r7, lr}
 801587e:	b088      	sub	sp, #32
 8015880:	af00      	add	r7, sp, #0
 8015882:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8015884:	2300      	movs	r3, #0
 8015886:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8015888:	687b      	ldr	r3, [r7, #4]
 801588a:	689a      	ldr	r2, [r3, #8]
 801588c:	687b      	ldr	r3, [r7, #4]
 801588e:	691b      	ldr	r3, [r3, #16]
 8015890:	431a      	orrs	r2, r3
 8015892:	687b      	ldr	r3, [r7, #4]
 8015894:	695b      	ldr	r3, [r3, #20]
 8015896:	431a      	orrs	r2, r3
 8015898:	687b      	ldr	r3, [r7, #4]
 801589a:	69db      	ldr	r3, [r3, #28]
 801589c:	4313      	orrs	r3, r2
 801589e:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80158a0:	687b      	ldr	r3, [r7, #4]
 80158a2:	681b      	ldr	r3, [r3, #0]
 80158a4:	681a      	ldr	r2, [r3, #0]
 80158a6:	4bad      	ldr	r3, [pc, #692]	; (8015b5c <UART_SetConfig+0x2e0>)
 80158a8:	4013      	ands	r3, r2
 80158aa:	687a      	ldr	r2, [r7, #4]
 80158ac:	6812      	ldr	r2, [r2, #0]
 80158ae:	69f9      	ldr	r1, [r7, #28]
 80158b0:	430b      	orrs	r3, r1
 80158b2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80158b4:	687b      	ldr	r3, [r7, #4]
 80158b6:	681b      	ldr	r3, [r3, #0]
 80158b8:	685b      	ldr	r3, [r3, #4]
 80158ba:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80158be:	687b      	ldr	r3, [r7, #4]
 80158c0:	68da      	ldr	r2, [r3, #12]
 80158c2:	687b      	ldr	r3, [r7, #4]
 80158c4:	681b      	ldr	r3, [r3, #0]
 80158c6:	430a      	orrs	r2, r1
 80158c8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80158ca:	687b      	ldr	r3, [r7, #4]
 80158cc:	699b      	ldr	r3, [r3, #24]
 80158ce:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80158d0:	687b      	ldr	r3, [r7, #4]
 80158d2:	681b      	ldr	r3, [r3, #0]
 80158d4:	4aa2      	ldr	r2, [pc, #648]	; (8015b60 <UART_SetConfig+0x2e4>)
 80158d6:	4293      	cmp	r3, r2
 80158d8:	d004      	beq.n	80158e4 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80158da:	687b      	ldr	r3, [r7, #4]
 80158dc:	6a1b      	ldr	r3, [r3, #32]
 80158de:	69fa      	ldr	r2, [r7, #28]
 80158e0:	4313      	orrs	r3, r2
 80158e2:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80158e4:	687b      	ldr	r3, [r7, #4]
 80158e6:	681b      	ldr	r3, [r3, #0]
 80158e8:	689b      	ldr	r3, [r3, #8]
 80158ea:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80158ee:	687b      	ldr	r3, [r7, #4]
 80158f0:	681b      	ldr	r3, [r3, #0]
 80158f2:	69fa      	ldr	r2, [r7, #28]
 80158f4:	430a      	orrs	r2, r1
 80158f6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80158f8:	687b      	ldr	r3, [r7, #4]
 80158fa:	681b      	ldr	r3, [r3, #0]
 80158fc:	4a99      	ldr	r2, [pc, #612]	; (8015b64 <UART_SetConfig+0x2e8>)
 80158fe:	4293      	cmp	r3, r2
 8015900:	d121      	bne.n	8015946 <UART_SetConfig+0xca>
 8015902:	4b99      	ldr	r3, [pc, #612]	; (8015b68 <UART_SetConfig+0x2ec>)
 8015904:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8015908:	f003 0303 	and.w	r3, r3, #3
 801590c:	2b03      	cmp	r3, #3
 801590e:	d817      	bhi.n	8015940 <UART_SetConfig+0xc4>
 8015910:	a201      	add	r2, pc, #4	; (adr r2, 8015918 <UART_SetConfig+0x9c>)
 8015912:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015916:	bf00      	nop
 8015918:	08015929 	.word	0x08015929
 801591c:	08015935 	.word	0x08015935
 8015920:	0801592f 	.word	0x0801592f
 8015924:	0801593b 	.word	0x0801593b
 8015928:	2301      	movs	r3, #1
 801592a:	76fb      	strb	r3, [r7, #27]
 801592c:	e0e7      	b.n	8015afe <UART_SetConfig+0x282>
 801592e:	2302      	movs	r3, #2
 8015930:	76fb      	strb	r3, [r7, #27]
 8015932:	e0e4      	b.n	8015afe <UART_SetConfig+0x282>
 8015934:	2304      	movs	r3, #4
 8015936:	76fb      	strb	r3, [r7, #27]
 8015938:	e0e1      	b.n	8015afe <UART_SetConfig+0x282>
 801593a:	2308      	movs	r3, #8
 801593c:	76fb      	strb	r3, [r7, #27]
 801593e:	e0de      	b.n	8015afe <UART_SetConfig+0x282>
 8015940:	2310      	movs	r3, #16
 8015942:	76fb      	strb	r3, [r7, #27]
 8015944:	e0db      	b.n	8015afe <UART_SetConfig+0x282>
 8015946:	687b      	ldr	r3, [r7, #4]
 8015948:	681b      	ldr	r3, [r3, #0]
 801594a:	4a88      	ldr	r2, [pc, #544]	; (8015b6c <UART_SetConfig+0x2f0>)
 801594c:	4293      	cmp	r3, r2
 801594e:	d132      	bne.n	80159b6 <UART_SetConfig+0x13a>
 8015950:	4b85      	ldr	r3, [pc, #532]	; (8015b68 <UART_SetConfig+0x2ec>)
 8015952:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8015956:	f003 030c 	and.w	r3, r3, #12
 801595a:	2b0c      	cmp	r3, #12
 801595c:	d828      	bhi.n	80159b0 <UART_SetConfig+0x134>
 801595e:	a201      	add	r2, pc, #4	; (adr r2, 8015964 <UART_SetConfig+0xe8>)
 8015960:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015964:	08015999 	.word	0x08015999
 8015968:	080159b1 	.word	0x080159b1
 801596c:	080159b1 	.word	0x080159b1
 8015970:	080159b1 	.word	0x080159b1
 8015974:	080159a5 	.word	0x080159a5
 8015978:	080159b1 	.word	0x080159b1
 801597c:	080159b1 	.word	0x080159b1
 8015980:	080159b1 	.word	0x080159b1
 8015984:	0801599f 	.word	0x0801599f
 8015988:	080159b1 	.word	0x080159b1
 801598c:	080159b1 	.word	0x080159b1
 8015990:	080159b1 	.word	0x080159b1
 8015994:	080159ab 	.word	0x080159ab
 8015998:	2300      	movs	r3, #0
 801599a:	76fb      	strb	r3, [r7, #27]
 801599c:	e0af      	b.n	8015afe <UART_SetConfig+0x282>
 801599e:	2302      	movs	r3, #2
 80159a0:	76fb      	strb	r3, [r7, #27]
 80159a2:	e0ac      	b.n	8015afe <UART_SetConfig+0x282>
 80159a4:	2304      	movs	r3, #4
 80159a6:	76fb      	strb	r3, [r7, #27]
 80159a8:	e0a9      	b.n	8015afe <UART_SetConfig+0x282>
 80159aa:	2308      	movs	r3, #8
 80159ac:	76fb      	strb	r3, [r7, #27]
 80159ae:	e0a6      	b.n	8015afe <UART_SetConfig+0x282>
 80159b0:	2310      	movs	r3, #16
 80159b2:	76fb      	strb	r3, [r7, #27]
 80159b4:	e0a3      	b.n	8015afe <UART_SetConfig+0x282>
 80159b6:	687b      	ldr	r3, [r7, #4]
 80159b8:	681b      	ldr	r3, [r3, #0]
 80159ba:	4a6d      	ldr	r2, [pc, #436]	; (8015b70 <UART_SetConfig+0x2f4>)
 80159bc:	4293      	cmp	r3, r2
 80159be:	d120      	bne.n	8015a02 <UART_SetConfig+0x186>
 80159c0:	4b69      	ldr	r3, [pc, #420]	; (8015b68 <UART_SetConfig+0x2ec>)
 80159c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80159c6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80159ca:	2b30      	cmp	r3, #48	; 0x30
 80159cc:	d013      	beq.n	80159f6 <UART_SetConfig+0x17a>
 80159ce:	2b30      	cmp	r3, #48	; 0x30
 80159d0:	d814      	bhi.n	80159fc <UART_SetConfig+0x180>
 80159d2:	2b20      	cmp	r3, #32
 80159d4:	d009      	beq.n	80159ea <UART_SetConfig+0x16e>
 80159d6:	2b20      	cmp	r3, #32
 80159d8:	d810      	bhi.n	80159fc <UART_SetConfig+0x180>
 80159da:	2b00      	cmp	r3, #0
 80159dc:	d002      	beq.n	80159e4 <UART_SetConfig+0x168>
 80159de:	2b10      	cmp	r3, #16
 80159e0:	d006      	beq.n	80159f0 <UART_SetConfig+0x174>
 80159e2:	e00b      	b.n	80159fc <UART_SetConfig+0x180>
 80159e4:	2300      	movs	r3, #0
 80159e6:	76fb      	strb	r3, [r7, #27]
 80159e8:	e089      	b.n	8015afe <UART_SetConfig+0x282>
 80159ea:	2302      	movs	r3, #2
 80159ec:	76fb      	strb	r3, [r7, #27]
 80159ee:	e086      	b.n	8015afe <UART_SetConfig+0x282>
 80159f0:	2304      	movs	r3, #4
 80159f2:	76fb      	strb	r3, [r7, #27]
 80159f4:	e083      	b.n	8015afe <UART_SetConfig+0x282>
 80159f6:	2308      	movs	r3, #8
 80159f8:	76fb      	strb	r3, [r7, #27]
 80159fa:	e080      	b.n	8015afe <UART_SetConfig+0x282>
 80159fc:	2310      	movs	r3, #16
 80159fe:	76fb      	strb	r3, [r7, #27]
 8015a00:	e07d      	b.n	8015afe <UART_SetConfig+0x282>
 8015a02:	687b      	ldr	r3, [r7, #4]
 8015a04:	681b      	ldr	r3, [r3, #0]
 8015a06:	4a5b      	ldr	r2, [pc, #364]	; (8015b74 <UART_SetConfig+0x2f8>)
 8015a08:	4293      	cmp	r3, r2
 8015a0a:	d120      	bne.n	8015a4e <UART_SetConfig+0x1d2>
 8015a0c:	4b56      	ldr	r3, [pc, #344]	; (8015b68 <UART_SetConfig+0x2ec>)
 8015a0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8015a12:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8015a16:	2bc0      	cmp	r3, #192	; 0xc0
 8015a18:	d013      	beq.n	8015a42 <UART_SetConfig+0x1c6>
 8015a1a:	2bc0      	cmp	r3, #192	; 0xc0
 8015a1c:	d814      	bhi.n	8015a48 <UART_SetConfig+0x1cc>
 8015a1e:	2b80      	cmp	r3, #128	; 0x80
 8015a20:	d009      	beq.n	8015a36 <UART_SetConfig+0x1ba>
 8015a22:	2b80      	cmp	r3, #128	; 0x80
 8015a24:	d810      	bhi.n	8015a48 <UART_SetConfig+0x1cc>
 8015a26:	2b00      	cmp	r3, #0
 8015a28:	d002      	beq.n	8015a30 <UART_SetConfig+0x1b4>
 8015a2a:	2b40      	cmp	r3, #64	; 0x40
 8015a2c:	d006      	beq.n	8015a3c <UART_SetConfig+0x1c0>
 8015a2e:	e00b      	b.n	8015a48 <UART_SetConfig+0x1cc>
 8015a30:	2300      	movs	r3, #0
 8015a32:	76fb      	strb	r3, [r7, #27]
 8015a34:	e063      	b.n	8015afe <UART_SetConfig+0x282>
 8015a36:	2302      	movs	r3, #2
 8015a38:	76fb      	strb	r3, [r7, #27]
 8015a3a:	e060      	b.n	8015afe <UART_SetConfig+0x282>
 8015a3c:	2304      	movs	r3, #4
 8015a3e:	76fb      	strb	r3, [r7, #27]
 8015a40:	e05d      	b.n	8015afe <UART_SetConfig+0x282>
 8015a42:	2308      	movs	r3, #8
 8015a44:	76fb      	strb	r3, [r7, #27]
 8015a46:	e05a      	b.n	8015afe <UART_SetConfig+0x282>
 8015a48:	2310      	movs	r3, #16
 8015a4a:	76fb      	strb	r3, [r7, #27]
 8015a4c:	e057      	b.n	8015afe <UART_SetConfig+0x282>
 8015a4e:	687b      	ldr	r3, [r7, #4]
 8015a50:	681b      	ldr	r3, [r3, #0]
 8015a52:	4a49      	ldr	r2, [pc, #292]	; (8015b78 <UART_SetConfig+0x2fc>)
 8015a54:	4293      	cmp	r3, r2
 8015a56:	d125      	bne.n	8015aa4 <UART_SetConfig+0x228>
 8015a58:	4b43      	ldr	r3, [pc, #268]	; (8015b68 <UART_SetConfig+0x2ec>)
 8015a5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8015a5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8015a62:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8015a66:	d017      	beq.n	8015a98 <UART_SetConfig+0x21c>
 8015a68:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8015a6c:	d817      	bhi.n	8015a9e <UART_SetConfig+0x222>
 8015a6e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8015a72:	d00b      	beq.n	8015a8c <UART_SetConfig+0x210>
 8015a74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8015a78:	d811      	bhi.n	8015a9e <UART_SetConfig+0x222>
 8015a7a:	2b00      	cmp	r3, #0
 8015a7c:	d003      	beq.n	8015a86 <UART_SetConfig+0x20a>
 8015a7e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8015a82:	d006      	beq.n	8015a92 <UART_SetConfig+0x216>
 8015a84:	e00b      	b.n	8015a9e <UART_SetConfig+0x222>
 8015a86:	2300      	movs	r3, #0
 8015a88:	76fb      	strb	r3, [r7, #27]
 8015a8a:	e038      	b.n	8015afe <UART_SetConfig+0x282>
 8015a8c:	2302      	movs	r3, #2
 8015a8e:	76fb      	strb	r3, [r7, #27]
 8015a90:	e035      	b.n	8015afe <UART_SetConfig+0x282>
 8015a92:	2304      	movs	r3, #4
 8015a94:	76fb      	strb	r3, [r7, #27]
 8015a96:	e032      	b.n	8015afe <UART_SetConfig+0x282>
 8015a98:	2308      	movs	r3, #8
 8015a9a:	76fb      	strb	r3, [r7, #27]
 8015a9c:	e02f      	b.n	8015afe <UART_SetConfig+0x282>
 8015a9e:	2310      	movs	r3, #16
 8015aa0:	76fb      	strb	r3, [r7, #27]
 8015aa2:	e02c      	b.n	8015afe <UART_SetConfig+0x282>
 8015aa4:	687b      	ldr	r3, [r7, #4]
 8015aa6:	681b      	ldr	r3, [r3, #0]
 8015aa8:	4a2d      	ldr	r2, [pc, #180]	; (8015b60 <UART_SetConfig+0x2e4>)
 8015aaa:	4293      	cmp	r3, r2
 8015aac:	d125      	bne.n	8015afa <UART_SetConfig+0x27e>
 8015aae:	4b2e      	ldr	r3, [pc, #184]	; (8015b68 <UART_SetConfig+0x2ec>)
 8015ab0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8015ab4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8015ab8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8015abc:	d017      	beq.n	8015aee <UART_SetConfig+0x272>
 8015abe:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8015ac2:	d817      	bhi.n	8015af4 <UART_SetConfig+0x278>
 8015ac4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8015ac8:	d00b      	beq.n	8015ae2 <UART_SetConfig+0x266>
 8015aca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8015ace:	d811      	bhi.n	8015af4 <UART_SetConfig+0x278>
 8015ad0:	2b00      	cmp	r3, #0
 8015ad2:	d003      	beq.n	8015adc <UART_SetConfig+0x260>
 8015ad4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8015ad8:	d006      	beq.n	8015ae8 <UART_SetConfig+0x26c>
 8015ada:	e00b      	b.n	8015af4 <UART_SetConfig+0x278>
 8015adc:	2300      	movs	r3, #0
 8015ade:	76fb      	strb	r3, [r7, #27]
 8015ae0:	e00d      	b.n	8015afe <UART_SetConfig+0x282>
 8015ae2:	2302      	movs	r3, #2
 8015ae4:	76fb      	strb	r3, [r7, #27]
 8015ae6:	e00a      	b.n	8015afe <UART_SetConfig+0x282>
 8015ae8:	2304      	movs	r3, #4
 8015aea:	76fb      	strb	r3, [r7, #27]
 8015aec:	e007      	b.n	8015afe <UART_SetConfig+0x282>
 8015aee:	2308      	movs	r3, #8
 8015af0:	76fb      	strb	r3, [r7, #27]
 8015af2:	e004      	b.n	8015afe <UART_SetConfig+0x282>
 8015af4:	2310      	movs	r3, #16
 8015af6:	76fb      	strb	r3, [r7, #27]
 8015af8:	e001      	b.n	8015afe <UART_SetConfig+0x282>
 8015afa:	2310      	movs	r3, #16
 8015afc:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8015afe:	687b      	ldr	r3, [r7, #4]
 8015b00:	681b      	ldr	r3, [r3, #0]
 8015b02:	4a17      	ldr	r2, [pc, #92]	; (8015b60 <UART_SetConfig+0x2e4>)
 8015b04:	4293      	cmp	r3, r2
 8015b06:	f040 8087 	bne.w	8015c18 <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8015b0a:	7efb      	ldrb	r3, [r7, #27]
 8015b0c:	2b08      	cmp	r3, #8
 8015b0e:	d837      	bhi.n	8015b80 <UART_SetConfig+0x304>
 8015b10:	a201      	add	r2, pc, #4	; (adr r2, 8015b18 <UART_SetConfig+0x29c>)
 8015b12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015b16:	bf00      	nop
 8015b18:	08015b3d 	.word	0x08015b3d
 8015b1c:	08015b81 	.word	0x08015b81
 8015b20:	08015b45 	.word	0x08015b45
 8015b24:	08015b81 	.word	0x08015b81
 8015b28:	08015b4b 	.word	0x08015b4b
 8015b2c:	08015b81 	.word	0x08015b81
 8015b30:	08015b81 	.word	0x08015b81
 8015b34:	08015b81 	.word	0x08015b81
 8015b38:	08015b53 	.word	0x08015b53
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8015b3c:	f7fe fb26 	bl	801418c <HAL_RCC_GetPCLK1Freq>
 8015b40:	6178      	str	r0, [r7, #20]
        break;
 8015b42:	e022      	b.n	8015b8a <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8015b44:	4b0d      	ldr	r3, [pc, #52]	; (8015b7c <UART_SetConfig+0x300>)
 8015b46:	617b      	str	r3, [r7, #20]
        break;
 8015b48:	e01f      	b.n	8015b8a <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8015b4a:	f7fe fa87 	bl	801405c <HAL_RCC_GetSysClockFreq>
 8015b4e:	6178      	str	r0, [r7, #20]
        break;
 8015b50:	e01b      	b.n	8015b8a <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8015b52:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8015b56:	617b      	str	r3, [r7, #20]
        break;
 8015b58:	e017      	b.n	8015b8a <UART_SetConfig+0x30e>
 8015b5a:	bf00      	nop
 8015b5c:	efff69f3 	.word	0xefff69f3
 8015b60:	40008000 	.word	0x40008000
 8015b64:	40013800 	.word	0x40013800
 8015b68:	40021000 	.word	0x40021000
 8015b6c:	40004400 	.word	0x40004400
 8015b70:	40004800 	.word	0x40004800
 8015b74:	40004c00 	.word	0x40004c00
 8015b78:	40005000 	.word	0x40005000
 8015b7c:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8015b80:	2300      	movs	r3, #0
 8015b82:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8015b84:	2301      	movs	r3, #1
 8015b86:	76bb      	strb	r3, [r7, #26]
        break;
 8015b88:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8015b8a:	697b      	ldr	r3, [r7, #20]
 8015b8c:	2b00      	cmp	r3, #0
 8015b8e:	f000 80f1 	beq.w	8015d74 <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8015b92:	687b      	ldr	r3, [r7, #4]
 8015b94:	685a      	ldr	r2, [r3, #4]
 8015b96:	4613      	mov	r3, r2
 8015b98:	005b      	lsls	r3, r3, #1
 8015b9a:	4413      	add	r3, r2
 8015b9c:	697a      	ldr	r2, [r7, #20]
 8015b9e:	429a      	cmp	r2, r3
 8015ba0:	d305      	bcc.n	8015bae <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 8015ba2:	687b      	ldr	r3, [r7, #4]
 8015ba4:	685b      	ldr	r3, [r3, #4]
 8015ba6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8015ba8:	697a      	ldr	r2, [r7, #20]
 8015baa:	429a      	cmp	r2, r3
 8015bac:	d902      	bls.n	8015bb4 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 8015bae:	2301      	movs	r3, #1
 8015bb0:	76bb      	strb	r3, [r7, #26]
 8015bb2:	e0df      	b.n	8015d74 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8015bb4:	697b      	ldr	r3, [r7, #20]
 8015bb6:	4618      	mov	r0, r3
 8015bb8:	f04f 0100 	mov.w	r1, #0
 8015bbc:	f04f 0200 	mov.w	r2, #0
 8015bc0:	f04f 0300 	mov.w	r3, #0
 8015bc4:	020b      	lsls	r3, r1, #8
 8015bc6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8015bca:	0202      	lsls	r2, r0, #8
 8015bcc:	6879      	ldr	r1, [r7, #4]
 8015bce:	6849      	ldr	r1, [r1, #4]
 8015bd0:	0849      	lsrs	r1, r1, #1
 8015bd2:	4608      	mov	r0, r1
 8015bd4:	f04f 0100 	mov.w	r1, #0
 8015bd8:	1814      	adds	r4, r2, r0
 8015bda:	eb43 0501 	adc.w	r5, r3, r1
 8015bde:	687b      	ldr	r3, [r7, #4]
 8015be0:	685b      	ldr	r3, [r3, #4]
 8015be2:	461a      	mov	r2, r3
 8015be4:	f04f 0300 	mov.w	r3, #0
 8015be8:	4620      	mov	r0, r4
 8015bea:	4629      	mov	r1, r5
 8015bec:	f7fa fb48 	bl	8010280 <__aeabi_uldivmod>
 8015bf0:	4602      	mov	r2, r0
 8015bf2:	460b      	mov	r3, r1
 8015bf4:	4613      	mov	r3, r2
 8015bf6:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8015bf8:	693b      	ldr	r3, [r7, #16]
 8015bfa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8015bfe:	d308      	bcc.n	8015c12 <UART_SetConfig+0x396>
 8015c00:	693b      	ldr	r3, [r7, #16]
 8015c02:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8015c06:	d204      	bcs.n	8015c12 <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 8015c08:	687b      	ldr	r3, [r7, #4]
 8015c0a:	681b      	ldr	r3, [r3, #0]
 8015c0c:	693a      	ldr	r2, [r7, #16]
 8015c0e:	60da      	str	r2, [r3, #12]
 8015c10:	e0b0      	b.n	8015d74 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 8015c12:	2301      	movs	r3, #1
 8015c14:	76bb      	strb	r3, [r7, #26]
 8015c16:	e0ad      	b.n	8015d74 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8015c18:	687b      	ldr	r3, [r7, #4]
 8015c1a:	69db      	ldr	r3, [r3, #28]
 8015c1c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8015c20:	d15c      	bne.n	8015cdc <UART_SetConfig+0x460>
  {
    switch (clocksource)
 8015c22:	7efb      	ldrb	r3, [r7, #27]
 8015c24:	2b08      	cmp	r3, #8
 8015c26:	d828      	bhi.n	8015c7a <UART_SetConfig+0x3fe>
 8015c28:	a201      	add	r2, pc, #4	; (adr r2, 8015c30 <UART_SetConfig+0x3b4>)
 8015c2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015c2e:	bf00      	nop
 8015c30:	08015c55 	.word	0x08015c55
 8015c34:	08015c5d 	.word	0x08015c5d
 8015c38:	08015c65 	.word	0x08015c65
 8015c3c:	08015c7b 	.word	0x08015c7b
 8015c40:	08015c6b 	.word	0x08015c6b
 8015c44:	08015c7b 	.word	0x08015c7b
 8015c48:	08015c7b 	.word	0x08015c7b
 8015c4c:	08015c7b 	.word	0x08015c7b
 8015c50:	08015c73 	.word	0x08015c73
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8015c54:	f7fe fa9a 	bl	801418c <HAL_RCC_GetPCLK1Freq>
 8015c58:	6178      	str	r0, [r7, #20]
        break;
 8015c5a:	e013      	b.n	8015c84 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8015c5c:	f7fe faac 	bl	80141b8 <HAL_RCC_GetPCLK2Freq>
 8015c60:	6178      	str	r0, [r7, #20]
        break;
 8015c62:	e00f      	b.n	8015c84 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8015c64:	4b49      	ldr	r3, [pc, #292]	; (8015d8c <UART_SetConfig+0x510>)
 8015c66:	617b      	str	r3, [r7, #20]
        break;
 8015c68:	e00c      	b.n	8015c84 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8015c6a:	f7fe f9f7 	bl	801405c <HAL_RCC_GetSysClockFreq>
 8015c6e:	6178      	str	r0, [r7, #20]
        break;
 8015c70:	e008      	b.n	8015c84 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8015c72:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8015c76:	617b      	str	r3, [r7, #20]
        break;
 8015c78:	e004      	b.n	8015c84 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8015c7a:	2300      	movs	r3, #0
 8015c7c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8015c7e:	2301      	movs	r3, #1
 8015c80:	76bb      	strb	r3, [r7, #26]
        break;
 8015c82:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8015c84:	697b      	ldr	r3, [r7, #20]
 8015c86:	2b00      	cmp	r3, #0
 8015c88:	d074      	beq.n	8015d74 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8015c8a:	697b      	ldr	r3, [r7, #20]
 8015c8c:	005a      	lsls	r2, r3, #1
 8015c8e:	687b      	ldr	r3, [r7, #4]
 8015c90:	685b      	ldr	r3, [r3, #4]
 8015c92:	085b      	lsrs	r3, r3, #1
 8015c94:	441a      	add	r2, r3
 8015c96:	687b      	ldr	r3, [r7, #4]
 8015c98:	685b      	ldr	r3, [r3, #4]
 8015c9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8015c9e:	b29b      	uxth	r3, r3
 8015ca0:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8015ca2:	693b      	ldr	r3, [r7, #16]
 8015ca4:	2b0f      	cmp	r3, #15
 8015ca6:	d916      	bls.n	8015cd6 <UART_SetConfig+0x45a>
 8015ca8:	693b      	ldr	r3, [r7, #16]
 8015caa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8015cae:	d212      	bcs.n	8015cd6 <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8015cb0:	693b      	ldr	r3, [r7, #16]
 8015cb2:	b29b      	uxth	r3, r3
 8015cb4:	f023 030f 	bic.w	r3, r3, #15
 8015cb8:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8015cba:	693b      	ldr	r3, [r7, #16]
 8015cbc:	085b      	lsrs	r3, r3, #1
 8015cbe:	b29b      	uxth	r3, r3
 8015cc0:	f003 0307 	and.w	r3, r3, #7
 8015cc4:	b29a      	uxth	r2, r3
 8015cc6:	89fb      	ldrh	r3, [r7, #14]
 8015cc8:	4313      	orrs	r3, r2
 8015cca:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8015ccc:	687b      	ldr	r3, [r7, #4]
 8015cce:	681b      	ldr	r3, [r3, #0]
 8015cd0:	89fa      	ldrh	r2, [r7, #14]
 8015cd2:	60da      	str	r2, [r3, #12]
 8015cd4:	e04e      	b.n	8015d74 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8015cd6:	2301      	movs	r3, #1
 8015cd8:	76bb      	strb	r3, [r7, #26]
 8015cda:	e04b      	b.n	8015d74 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8015cdc:	7efb      	ldrb	r3, [r7, #27]
 8015cde:	2b08      	cmp	r3, #8
 8015ce0:	d827      	bhi.n	8015d32 <UART_SetConfig+0x4b6>
 8015ce2:	a201      	add	r2, pc, #4	; (adr r2, 8015ce8 <UART_SetConfig+0x46c>)
 8015ce4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015ce8:	08015d0d 	.word	0x08015d0d
 8015cec:	08015d15 	.word	0x08015d15
 8015cf0:	08015d1d 	.word	0x08015d1d
 8015cf4:	08015d33 	.word	0x08015d33
 8015cf8:	08015d23 	.word	0x08015d23
 8015cfc:	08015d33 	.word	0x08015d33
 8015d00:	08015d33 	.word	0x08015d33
 8015d04:	08015d33 	.word	0x08015d33
 8015d08:	08015d2b 	.word	0x08015d2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8015d0c:	f7fe fa3e 	bl	801418c <HAL_RCC_GetPCLK1Freq>
 8015d10:	6178      	str	r0, [r7, #20]
        break;
 8015d12:	e013      	b.n	8015d3c <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8015d14:	f7fe fa50 	bl	80141b8 <HAL_RCC_GetPCLK2Freq>
 8015d18:	6178      	str	r0, [r7, #20]
        break;
 8015d1a:	e00f      	b.n	8015d3c <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8015d1c:	4b1b      	ldr	r3, [pc, #108]	; (8015d8c <UART_SetConfig+0x510>)
 8015d1e:	617b      	str	r3, [r7, #20]
        break;
 8015d20:	e00c      	b.n	8015d3c <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8015d22:	f7fe f99b 	bl	801405c <HAL_RCC_GetSysClockFreq>
 8015d26:	6178      	str	r0, [r7, #20]
        break;
 8015d28:	e008      	b.n	8015d3c <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8015d2a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8015d2e:	617b      	str	r3, [r7, #20]
        break;
 8015d30:	e004      	b.n	8015d3c <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 8015d32:	2300      	movs	r3, #0
 8015d34:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8015d36:	2301      	movs	r3, #1
 8015d38:	76bb      	strb	r3, [r7, #26]
        break;
 8015d3a:	bf00      	nop
    }

    if (pclk != 0U)
 8015d3c:	697b      	ldr	r3, [r7, #20]
 8015d3e:	2b00      	cmp	r3, #0
 8015d40:	d018      	beq.n	8015d74 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8015d42:	687b      	ldr	r3, [r7, #4]
 8015d44:	685b      	ldr	r3, [r3, #4]
 8015d46:	085a      	lsrs	r2, r3, #1
 8015d48:	697b      	ldr	r3, [r7, #20]
 8015d4a:	441a      	add	r2, r3
 8015d4c:	687b      	ldr	r3, [r7, #4]
 8015d4e:	685b      	ldr	r3, [r3, #4]
 8015d50:	fbb2 f3f3 	udiv	r3, r2, r3
 8015d54:	b29b      	uxth	r3, r3
 8015d56:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8015d58:	693b      	ldr	r3, [r7, #16]
 8015d5a:	2b0f      	cmp	r3, #15
 8015d5c:	d908      	bls.n	8015d70 <UART_SetConfig+0x4f4>
 8015d5e:	693b      	ldr	r3, [r7, #16]
 8015d60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8015d64:	d204      	bcs.n	8015d70 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 8015d66:	687b      	ldr	r3, [r7, #4]
 8015d68:	681b      	ldr	r3, [r3, #0]
 8015d6a:	693a      	ldr	r2, [r7, #16]
 8015d6c:	60da      	str	r2, [r3, #12]
 8015d6e:	e001      	b.n	8015d74 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8015d70:	2301      	movs	r3, #1
 8015d72:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8015d74:	687b      	ldr	r3, [r7, #4]
 8015d76:	2200      	movs	r2, #0
 8015d78:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8015d7a:	687b      	ldr	r3, [r7, #4]
 8015d7c:	2200      	movs	r2, #0
 8015d7e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8015d80:	7ebb      	ldrb	r3, [r7, #26]
}
 8015d82:	4618      	mov	r0, r3
 8015d84:	3720      	adds	r7, #32
 8015d86:	46bd      	mov	sp, r7
 8015d88:	bdb0      	pop	{r4, r5, r7, pc}
 8015d8a:	bf00      	nop
 8015d8c:	00f42400 	.word	0x00f42400

08015d90 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8015d90:	b480      	push	{r7}
 8015d92:	b083      	sub	sp, #12
 8015d94:	af00      	add	r7, sp, #0
 8015d96:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8015d98:	687b      	ldr	r3, [r7, #4]
 8015d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015d9c:	f003 0301 	and.w	r3, r3, #1
 8015da0:	2b00      	cmp	r3, #0
 8015da2:	d00a      	beq.n	8015dba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8015da4:	687b      	ldr	r3, [r7, #4]
 8015da6:	681b      	ldr	r3, [r3, #0]
 8015da8:	685b      	ldr	r3, [r3, #4]
 8015daa:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8015dae:	687b      	ldr	r3, [r7, #4]
 8015db0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8015db2:	687b      	ldr	r3, [r7, #4]
 8015db4:	681b      	ldr	r3, [r3, #0]
 8015db6:	430a      	orrs	r2, r1
 8015db8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8015dba:	687b      	ldr	r3, [r7, #4]
 8015dbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015dbe:	f003 0302 	and.w	r3, r3, #2
 8015dc2:	2b00      	cmp	r3, #0
 8015dc4:	d00a      	beq.n	8015ddc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8015dc6:	687b      	ldr	r3, [r7, #4]
 8015dc8:	681b      	ldr	r3, [r3, #0]
 8015dca:	685b      	ldr	r3, [r3, #4]
 8015dcc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8015dd0:	687b      	ldr	r3, [r7, #4]
 8015dd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015dd4:	687b      	ldr	r3, [r7, #4]
 8015dd6:	681b      	ldr	r3, [r3, #0]
 8015dd8:	430a      	orrs	r2, r1
 8015dda:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8015ddc:	687b      	ldr	r3, [r7, #4]
 8015dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015de0:	f003 0304 	and.w	r3, r3, #4
 8015de4:	2b00      	cmp	r3, #0
 8015de6:	d00a      	beq.n	8015dfe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8015de8:	687b      	ldr	r3, [r7, #4]
 8015dea:	681b      	ldr	r3, [r3, #0]
 8015dec:	685b      	ldr	r3, [r3, #4]
 8015dee:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8015df2:	687b      	ldr	r3, [r7, #4]
 8015df4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8015df6:	687b      	ldr	r3, [r7, #4]
 8015df8:	681b      	ldr	r3, [r3, #0]
 8015dfa:	430a      	orrs	r2, r1
 8015dfc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8015dfe:	687b      	ldr	r3, [r7, #4]
 8015e00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015e02:	f003 0308 	and.w	r3, r3, #8
 8015e06:	2b00      	cmp	r3, #0
 8015e08:	d00a      	beq.n	8015e20 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8015e0a:	687b      	ldr	r3, [r7, #4]
 8015e0c:	681b      	ldr	r3, [r3, #0]
 8015e0e:	685b      	ldr	r3, [r3, #4]
 8015e10:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8015e14:	687b      	ldr	r3, [r7, #4]
 8015e16:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8015e18:	687b      	ldr	r3, [r7, #4]
 8015e1a:	681b      	ldr	r3, [r3, #0]
 8015e1c:	430a      	orrs	r2, r1
 8015e1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8015e20:	687b      	ldr	r3, [r7, #4]
 8015e22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015e24:	f003 0310 	and.w	r3, r3, #16
 8015e28:	2b00      	cmp	r3, #0
 8015e2a:	d00a      	beq.n	8015e42 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8015e2c:	687b      	ldr	r3, [r7, #4]
 8015e2e:	681b      	ldr	r3, [r3, #0]
 8015e30:	689b      	ldr	r3, [r3, #8]
 8015e32:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8015e36:	687b      	ldr	r3, [r7, #4]
 8015e38:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8015e3a:	687b      	ldr	r3, [r7, #4]
 8015e3c:	681b      	ldr	r3, [r3, #0]
 8015e3e:	430a      	orrs	r2, r1
 8015e40:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8015e42:	687b      	ldr	r3, [r7, #4]
 8015e44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015e46:	f003 0320 	and.w	r3, r3, #32
 8015e4a:	2b00      	cmp	r3, #0
 8015e4c:	d00a      	beq.n	8015e64 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8015e4e:	687b      	ldr	r3, [r7, #4]
 8015e50:	681b      	ldr	r3, [r3, #0]
 8015e52:	689b      	ldr	r3, [r3, #8]
 8015e54:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8015e58:	687b      	ldr	r3, [r7, #4]
 8015e5a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8015e5c:	687b      	ldr	r3, [r7, #4]
 8015e5e:	681b      	ldr	r3, [r3, #0]
 8015e60:	430a      	orrs	r2, r1
 8015e62:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8015e64:	687b      	ldr	r3, [r7, #4]
 8015e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015e68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8015e6c:	2b00      	cmp	r3, #0
 8015e6e:	d01a      	beq.n	8015ea6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8015e70:	687b      	ldr	r3, [r7, #4]
 8015e72:	681b      	ldr	r3, [r3, #0]
 8015e74:	685b      	ldr	r3, [r3, #4]
 8015e76:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8015e7a:	687b      	ldr	r3, [r7, #4]
 8015e7c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8015e7e:	687b      	ldr	r3, [r7, #4]
 8015e80:	681b      	ldr	r3, [r3, #0]
 8015e82:	430a      	orrs	r2, r1
 8015e84:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8015e86:	687b      	ldr	r3, [r7, #4]
 8015e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015e8a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8015e8e:	d10a      	bne.n	8015ea6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8015e90:	687b      	ldr	r3, [r7, #4]
 8015e92:	681b      	ldr	r3, [r3, #0]
 8015e94:	685b      	ldr	r3, [r3, #4]
 8015e96:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8015e9a:	687b      	ldr	r3, [r7, #4]
 8015e9c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8015e9e:	687b      	ldr	r3, [r7, #4]
 8015ea0:	681b      	ldr	r3, [r3, #0]
 8015ea2:	430a      	orrs	r2, r1
 8015ea4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8015ea6:	687b      	ldr	r3, [r7, #4]
 8015ea8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015eaa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8015eae:	2b00      	cmp	r3, #0
 8015eb0:	d00a      	beq.n	8015ec8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8015eb2:	687b      	ldr	r3, [r7, #4]
 8015eb4:	681b      	ldr	r3, [r3, #0]
 8015eb6:	685b      	ldr	r3, [r3, #4]
 8015eb8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8015ebc:	687b      	ldr	r3, [r7, #4]
 8015ebe:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8015ec0:	687b      	ldr	r3, [r7, #4]
 8015ec2:	681b      	ldr	r3, [r3, #0]
 8015ec4:	430a      	orrs	r2, r1
 8015ec6:	605a      	str	r2, [r3, #4]
  }
}
 8015ec8:	bf00      	nop
 8015eca:	370c      	adds	r7, #12
 8015ecc:	46bd      	mov	sp, r7
 8015ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ed2:	4770      	bx	lr

08015ed4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8015ed4:	b580      	push	{r7, lr}
 8015ed6:	b086      	sub	sp, #24
 8015ed8:	af02      	add	r7, sp, #8
 8015eda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8015edc:	687b      	ldr	r3, [r7, #4]
 8015ede:	2200      	movs	r2, #0
 8015ee0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8015ee4:	f7fb fefa 	bl	8011cdc <HAL_GetTick>
 8015ee8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8015eea:	687b      	ldr	r3, [r7, #4]
 8015eec:	681b      	ldr	r3, [r3, #0]
 8015eee:	681b      	ldr	r3, [r3, #0]
 8015ef0:	f003 0308 	and.w	r3, r3, #8
 8015ef4:	2b08      	cmp	r3, #8
 8015ef6:	d10e      	bne.n	8015f16 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8015ef8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8015efc:	9300      	str	r3, [sp, #0]
 8015efe:	68fb      	ldr	r3, [r7, #12]
 8015f00:	2200      	movs	r2, #0
 8015f02:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8015f06:	6878      	ldr	r0, [r7, #4]
 8015f08:	f000 f82d 	bl	8015f66 <UART_WaitOnFlagUntilTimeout>
 8015f0c:	4603      	mov	r3, r0
 8015f0e:	2b00      	cmp	r3, #0
 8015f10:	d001      	beq.n	8015f16 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8015f12:	2303      	movs	r3, #3
 8015f14:	e023      	b.n	8015f5e <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8015f16:	687b      	ldr	r3, [r7, #4]
 8015f18:	681b      	ldr	r3, [r3, #0]
 8015f1a:	681b      	ldr	r3, [r3, #0]
 8015f1c:	f003 0304 	and.w	r3, r3, #4
 8015f20:	2b04      	cmp	r3, #4
 8015f22:	d10e      	bne.n	8015f42 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8015f24:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8015f28:	9300      	str	r3, [sp, #0]
 8015f2a:	68fb      	ldr	r3, [r7, #12]
 8015f2c:	2200      	movs	r2, #0
 8015f2e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8015f32:	6878      	ldr	r0, [r7, #4]
 8015f34:	f000 f817 	bl	8015f66 <UART_WaitOnFlagUntilTimeout>
 8015f38:	4603      	mov	r3, r0
 8015f3a:	2b00      	cmp	r3, #0
 8015f3c:	d001      	beq.n	8015f42 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8015f3e:	2303      	movs	r3, #3
 8015f40:	e00d      	b.n	8015f5e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8015f42:	687b      	ldr	r3, [r7, #4]
 8015f44:	2220      	movs	r2, #32
 8015f46:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8015f48:	687b      	ldr	r3, [r7, #4]
 8015f4a:	2220      	movs	r2, #32
 8015f4c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8015f4e:	687b      	ldr	r3, [r7, #4]
 8015f50:	2200      	movs	r2, #0
 8015f52:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8015f54:	687b      	ldr	r3, [r7, #4]
 8015f56:	2200      	movs	r2, #0
 8015f58:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8015f5c:	2300      	movs	r3, #0
}
 8015f5e:	4618      	mov	r0, r3
 8015f60:	3710      	adds	r7, #16
 8015f62:	46bd      	mov	sp, r7
 8015f64:	bd80      	pop	{r7, pc}

08015f66 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8015f66:	b580      	push	{r7, lr}
 8015f68:	b084      	sub	sp, #16
 8015f6a:	af00      	add	r7, sp, #0
 8015f6c:	60f8      	str	r0, [r7, #12]
 8015f6e:	60b9      	str	r1, [r7, #8]
 8015f70:	603b      	str	r3, [r7, #0]
 8015f72:	4613      	mov	r3, r2
 8015f74:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8015f76:	e05e      	b.n	8016036 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8015f78:	69bb      	ldr	r3, [r7, #24]
 8015f7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015f7e:	d05a      	beq.n	8016036 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8015f80:	f7fb feac 	bl	8011cdc <HAL_GetTick>
 8015f84:	4602      	mov	r2, r0
 8015f86:	683b      	ldr	r3, [r7, #0]
 8015f88:	1ad3      	subs	r3, r2, r3
 8015f8a:	69ba      	ldr	r2, [r7, #24]
 8015f8c:	429a      	cmp	r2, r3
 8015f8e:	d302      	bcc.n	8015f96 <UART_WaitOnFlagUntilTimeout+0x30>
 8015f90:	69bb      	ldr	r3, [r7, #24]
 8015f92:	2b00      	cmp	r3, #0
 8015f94:	d11b      	bne.n	8015fce <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8015f96:	68fb      	ldr	r3, [r7, #12]
 8015f98:	681b      	ldr	r3, [r3, #0]
 8015f9a:	681a      	ldr	r2, [r3, #0]
 8015f9c:	68fb      	ldr	r3, [r7, #12]
 8015f9e:	681b      	ldr	r3, [r3, #0]
 8015fa0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8015fa4:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8015fa6:	68fb      	ldr	r3, [r7, #12]
 8015fa8:	681b      	ldr	r3, [r3, #0]
 8015faa:	689a      	ldr	r2, [r3, #8]
 8015fac:	68fb      	ldr	r3, [r7, #12]
 8015fae:	681b      	ldr	r3, [r3, #0]
 8015fb0:	f022 0201 	bic.w	r2, r2, #1
 8015fb4:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8015fb6:	68fb      	ldr	r3, [r7, #12]
 8015fb8:	2220      	movs	r2, #32
 8015fba:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8015fbc:	68fb      	ldr	r3, [r7, #12]
 8015fbe:	2220      	movs	r2, #32
 8015fc0:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8015fc2:	68fb      	ldr	r3, [r7, #12]
 8015fc4:	2200      	movs	r2, #0
 8015fc6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8015fca:	2303      	movs	r3, #3
 8015fcc:	e043      	b.n	8016056 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8015fce:	68fb      	ldr	r3, [r7, #12]
 8015fd0:	681b      	ldr	r3, [r3, #0]
 8015fd2:	681b      	ldr	r3, [r3, #0]
 8015fd4:	f003 0304 	and.w	r3, r3, #4
 8015fd8:	2b00      	cmp	r3, #0
 8015fda:	d02c      	beq.n	8016036 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8015fdc:	68fb      	ldr	r3, [r7, #12]
 8015fde:	681b      	ldr	r3, [r3, #0]
 8015fe0:	69db      	ldr	r3, [r3, #28]
 8015fe2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8015fe6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8015fea:	d124      	bne.n	8016036 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8015fec:	68fb      	ldr	r3, [r7, #12]
 8015fee:	681b      	ldr	r3, [r3, #0]
 8015ff0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8015ff4:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8015ff6:	68fb      	ldr	r3, [r7, #12]
 8015ff8:	681b      	ldr	r3, [r3, #0]
 8015ffa:	681a      	ldr	r2, [r3, #0]
 8015ffc:	68fb      	ldr	r3, [r7, #12]
 8015ffe:	681b      	ldr	r3, [r3, #0]
 8016000:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8016004:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8016006:	68fb      	ldr	r3, [r7, #12]
 8016008:	681b      	ldr	r3, [r3, #0]
 801600a:	689a      	ldr	r2, [r3, #8]
 801600c:	68fb      	ldr	r3, [r7, #12]
 801600e:	681b      	ldr	r3, [r3, #0]
 8016010:	f022 0201 	bic.w	r2, r2, #1
 8016014:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8016016:	68fb      	ldr	r3, [r7, #12]
 8016018:	2220      	movs	r2, #32
 801601a:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 801601c:	68fb      	ldr	r3, [r7, #12]
 801601e:	2220      	movs	r2, #32
 8016020:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8016022:	68fb      	ldr	r3, [r7, #12]
 8016024:	2220      	movs	r2, #32
 8016026:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801602a:	68fb      	ldr	r3, [r7, #12]
 801602c:	2200      	movs	r2, #0
 801602e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8016032:	2303      	movs	r3, #3
 8016034:	e00f      	b.n	8016056 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8016036:	68fb      	ldr	r3, [r7, #12]
 8016038:	681b      	ldr	r3, [r3, #0]
 801603a:	69da      	ldr	r2, [r3, #28]
 801603c:	68bb      	ldr	r3, [r7, #8]
 801603e:	4013      	ands	r3, r2
 8016040:	68ba      	ldr	r2, [r7, #8]
 8016042:	429a      	cmp	r2, r3
 8016044:	bf0c      	ite	eq
 8016046:	2301      	moveq	r3, #1
 8016048:	2300      	movne	r3, #0
 801604a:	b2db      	uxtb	r3, r3
 801604c:	461a      	mov	r2, r3
 801604e:	79fb      	ldrb	r3, [r7, #7]
 8016050:	429a      	cmp	r2, r3
 8016052:	d091      	beq.n	8015f78 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8016054:	2300      	movs	r3, #0
}
 8016056:	4618      	mov	r0, r3
 8016058:	3710      	adds	r7, #16
 801605a:	46bd      	mov	sp, r7
 801605c:	bd80      	pop	{r7, pc}

0801605e <aci_gap_init_IDB05A1>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

tBleStatus aci_gap_init_IDB05A1(uint8_t role, uint8_t privacy_enabled, uint8_t device_name_char_len, uint16_t* service_handle, uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle)
{
 801605e:	b580      	push	{r7, lr}
 8016060:	b08c      	sub	sp, #48	; 0x30
 8016062:	af00      	add	r7, sp, #0
 8016064:	603b      	str	r3, [r7, #0]
 8016066:	4603      	mov	r3, r0
 8016068:	71fb      	strb	r3, [r7, #7]
 801606a:	460b      	mov	r3, r1
 801606c:	71bb      	strb	r3, [r7, #6]
 801606e:	4613      	mov	r3, r2
 8016070:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gap_init_cp_IDB05A1 cp;
  gap_init_rp resp;
 
  cp.role = role;
 8016072:	79fb      	ldrb	r3, [r7, #7]
 8016074:	753b      	strb	r3, [r7, #20]
  cp.privacy_enabled = privacy_enabled;
 8016076:	79bb      	ldrb	r3, [r7, #6]
 8016078:	757b      	strb	r3, [r7, #21]
  cp.device_name_char_len = device_name_char_len;
 801607a:	797b      	ldrb	r3, [r7, #5]
 801607c:	75bb      	strb	r3, [r7, #22]
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 801607e:	f107 030c 	add.w	r3, r7, #12
 8016082:	2207      	movs	r2, #7
 8016084:	2100      	movs	r1, #0
 8016086:	4618      	mov	r0, r3
 8016088:	f001 f96f 	bl	801736a <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 801608c:	f107 0318 	add.w	r3, r7, #24
 8016090:	2218      	movs	r2, #24
 8016092:	2100      	movs	r1, #0
 8016094:	4618      	mov	r0, r3
 8016096:	f001 f968 	bl	801736a <memset>
  rq.ogf = OGF_VENDOR_CMD;
 801609a:	233f      	movs	r3, #63	; 0x3f
 801609c:	833b      	strh	r3, [r7, #24]
  rq.ocf = OCF_GAP_INIT;
 801609e:	238a      	movs	r3, #138	; 0x8a
 80160a0:	837b      	strh	r3, [r7, #26]
  rq.cparam = &cp;
 80160a2:	f107 0314 	add.w	r3, r7, #20
 80160a6:	623b      	str	r3, [r7, #32]
  rq.clen = sizeof(cp);
 80160a8:	2303      	movs	r3, #3
 80160aa:	627b      	str	r3, [r7, #36]	; 0x24
  rq.rparam = &resp;
 80160ac:	f107 030c 	add.w	r3, r7, #12
 80160b0:	62bb      	str	r3, [r7, #40]	; 0x28
  rq.rlen = GAP_INIT_RP_SIZE;
 80160b2:	2307      	movs	r3, #7
 80160b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  if (hci_send_req(&rq, FALSE) < 0)
 80160b6:	f107 0318 	add.w	r3, r7, #24
 80160ba:	2100      	movs	r1, #0
 80160bc:	4618      	mov	r0, r3
 80160be:	f000 fca5 	bl	8016a0c <hci_send_req>
 80160c2:	4603      	mov	r3, r0
 80160c4:	2b00      	cmp	r3, #0
 80160c6:	da01      	bge.n	80160cc <aci_gap_init_IDB05A1+0x6e>
    return BLE_STATUS_TIMEOUT;
 80160c8:	23ff      	movs	r3, #255	; 0xff
 80160ca:	e014      	b.n	80160f6 <aci_gap_init_IDB05A1+0x98>
  
  if (resp.status) {
 80160cc:	7b3b      	ldrb	r3, [r7, #12]
 80160ce:	2b00      	cmp	r3, #0
 80160d0:	d001      	beq.n	80160d6 <aci_gap_init_IDB05A1+0x78>
    return resp.status;
 80160d2:	7b3b      	ldrb	r3, [r7, #12]
 80160d4:	e00f      	b.n	80160f6 <aci_gap_init_IDB05A1+0x98>
  }
  
  *service_handle = btohs(resp.service_handle);
 80160d6:	f8b7 300d 	ldrh.w	r3, [r7, #13]
 80160da:	b29a      	uxth	r2, r3
 80160dc:	683b      	ldr	r3, [r7, #0]
 80160de:	801a      	strh	r2, [r3, #0]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 80160e0:	f8b7 300f 	ldrh.w	r3, [r7, #15]
 80160e4:	b29a      	uxth	r2, r3
 80160e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80160e8:	801a      	strh	r2, [r3, #0]
  *appearance_char_handle = btohs(resp.appearance_char_handle);
 80160ea:	f8b7 3011 	ldrh.w	r3, [r7, #17]
 80160ee:	b29a      	uxth	r2, r3
 80160f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80160f2:	801a      	strh	r2, [r3, #0]
  
  return 0;
 80160f4:	2300      	movs	r3, #0
}
 80160f6:	4618      	mov	r0, r3
 80160f8:	3730      	adds	r7, #48	; 0x30
 80160fa:	46bd      	mov	sp, r7
 80160fc:	bd80      	pop	{r7, pc}

080160fe <aci_gap_set_discoverable>:

tBleStatus aci_gap_set_discoverable(uint8_t AdvType, uint16_t AdvIntervMin, uint16_t AdvIntervMax,
                             uint8_t OwnAddrType, uint8_t AdvFilterPolicy, uint8_t LocalNameLen,
                             const char *LocalName, uint8_t ServiceUUIDLen, uint8_t* ServiceUUIDList,
                             uint16_t SlaveConnIntervMin, uint16_t SlaveConnIntervMax)
{
 80160fe:	b590      	push	{r4, r7, lr}
 8016100:	b095      	sub	sp, #84	; 0x54
 8016102:	af00      	add	r7, sp, #0
 8016104:	4604      	mov	r4, r0
 8016106:	4608      	mov	r0, r1
 8016108:	4611      	mov	r1, r2
 801610a:	461a      	mov	r2, r3
 801610c:	4623      	mov	r3, r4
 801610e:	71fb      	strb	r3, [r7, #7]
 8016110:	4603      	mov	r3, r0
 8016112:	80bb      	strh	r3, [r7, #4]
 8016114:	460b      	mov	r3, r1
 8016116:	807b      	strh	r3, [r7, #2]
 8016118:	4613      	mov	r3, r2
 801611a:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  uint8_t status;    
  uint8_t buffer[40];
  uint8_t indx = 0;
 801611c:	2300      	movs	r3, #0
 801611e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  
  if ((LocalNameLen+ServiceUUIDLen+14) > sizeof(buffer))
 8016122:	f897 2064 	ldrb.w	r2, [r7, #100]	; 0x64
 8016126:	f897 306c 	ldrb.w	r3, [r7, #108]	; 0x6c
 801612a:	4413      	add	r3, r2
 801612c:	330e      	adds	r3, #14
 801612e:	2b28      	cmp	r3, #40	; 0x28
 8016130:	d901      	bls.n	8016136 <aci_gap_set_discoverable+0x38>
    return BLE_STATUS_INVALID_PARAMS;
 8016132:	2342      	movs	r3, #66	; 0x42
 8016134:	e0ce      	b.n	80162d4 <aci_gap_set_discoverable+0x1d6>

  buffer[indx] = AdvType;
 8016136:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801613a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801613e:	4413      	add	r3, r2
 8016140:	79fa      	ldrb	r2, [r7, #7]
 8016142:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 8016146:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801614a:	3301      	adds	r3, #1
 801614c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  
  AdvIntervMin = htobs(AdvIntervMin);
 8016150:	88bb      	ldrh	r3, [r7, #4]
 8016152:	80bb      	strh	r3, [r7, #4]
  BLUENRG_memcpy(buffer + indx, &AdvIntervMin, 2);
 8016154:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8016158:	f107 0208 	add.w	r2, r7, #8
 801615c:	4413      	add	r3, r2
 801615e:	88ba      	ldrh	r2, [r7, #4]
 8016160:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 8016162:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8016166:	3302      	adds	r3, #2
 8016168:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    
  AdvIntervMax = htobs(AdvIntervMax);
 801616c:	887b      	ldrh	r3, [r7, #2]
 801616e:	807b      	strh	r3, [r7, #2]
  BLUENRG_memcpy(buffer + indx, &AdvIntervMax, 2);
 8016170:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8016174:	f107 0208 	add.w	r2, r7, #8
 8016178:	4413      	add	r3, r2
 801617a:	887a      	ldrh	r2, [r7, #2]
 801617c:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 801617e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8016182:	3302      	adds	r3, #2
 8016184:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    
  buffer[indx] = OwnAddrType;
 8016188:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801618c:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8016190:	4413      	add	r3, r2
 8016192:	79ba      	ldrb	r2, [r7, #6]
 8016194:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 8016198:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801619c:	3301      	adds	r3, #1
 801619e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    
  buffer[indx] = AdvFilterPolicy;
 80161a2:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80161a6:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80161aa:	4413      	add	r3, r2
 80161ac:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 80161b0:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 80161b4:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80161b8:	3301      	adds	r3, #1
 80161ba:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    
  buffer[indx] = LocalNameLen;
 80161be:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80161c2:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80161c6:	4413      	add	r3, r2
 80161c8:	f897 2064 	ldrb.w	r2, [r7, #100]	; 0x64
 80161cc:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 80161d0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80161d4:	3301      	adds	r3, #1
 80161d6:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    
  BLUENRG_memcpy(buffer + indx, LocalName, LocalNameLen);
 80161da:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80161de:	f107 0208 	add.w	r2, r7, #8
 80161e2:	4413      	add	r3, r2
 80161e4:	f897 2064 	ldrb.w	r2, [r7, #100]	; 0x64
 80161e8:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80161ea:	4618      	mov	r0, r3
 80161ec:	f001 f8af 	bl	801734e <memcpy>
  indx +=  LocalNameLen;
 80161f0:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 80161f4:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 80161f8:	4413      	add	r3, r2
 80161fa:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  
  buffer[indx] = ServiceUUIDLen;
 80161fe:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8016202:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8016206:	4413      	add	r3, r2
 8016208:	f897 206c 	ldrb.w	r2, [r7, #108]	; 0x6c
 801620c:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 8016210:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8016214:	3301      	adds	r3, #1
 8016216:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  BLUENRG_memcpy(buffer + indx, ServiceUUIDList, ServiceUUIDLen);
 801621a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801621e:	f107 0208 	add.w	r2, r7, #8
 8016222:	4413      	add	r3, r2
 8016224:	f897 206c 	ldrb.w	r2, [r7, #108]	; 0x6c
 8016228:	6f39      	ldr	r1, [r7, #112]	; 0x70
 801622a:	4618      	mov	r0, r3
 801622c:	f001 f88f 	bl	801734e <memcpy>
  indx +=  ServiceUUIDLen;  
 8016230:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 8016234:	f897 306c 	ldrb.w	r3, [r7, #108]	; 0x6c
 8016238:	4413      	add	r3, r2
 801623a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  SlaveConnIntervMin = htobs(SlaveConnIntervMin);
 801623e:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 8016242:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
  BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMin, 2);
 8016246:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801624a:	f107 0208 	add.w	r2, r7, #8
 801624e:	4413      	add	r3, r2
 8016250:	f8b7 2074 	ldrh.w	r2, [r7, #116]	; 0x74
 8016254:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 8016256:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801625a:	3302      	adds	r3, #2
 801625c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  
  SlaveConnIntervMax = htobs(SlaveConnIntervMax);
 8016260:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8016264:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
  BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMax, 2);
 8016268:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801626c:	f107 0208 	add.w	r2, r7, #8
 8016270:	4413      	add	r3, r2
 8016272:	f8b7 2078 	ldrh.w	r2, [r7, #120]	; 0x78
 8016276:	801a      	strh	r2, [r3, #0]
  indx +=  2;    
 8016278:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801627c:	3302      	adds	r3, #2
 801627e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8016282:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8016286:	2218      	movs	r2, #24
 8016288:	2100      	movs	r1, #0
 801628a:	4618      	mov	r0, r3
 801628c:	f001 f86d 	bl	801736a <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8016290:	233f      	movs	r3, #63	; 0x3f
 8016292:	86bb      	strh	r3, [r7, #52]	; 0x34
  rq.ocf = OCF_GAP_SET_DISCOVERABLE;
 8016294:	2383      	movs	r3, #131	; 0x83
 8016296:	86fb      	strh	r3, [r7, #54]	; 0x36
  rq.cparam = (void *)buffer;
 8016298:	f107 0308 	add.w	r3, r7, #8
 801629c:	63fb      	str	r3, [r7, #60]	; 0x3c
  rq.clen = indx;
 801629e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80162a2:	643b      	str	r3, [r7, #64]	; 0x40
  rq.rparam = &status;
 80162a4:	f107 0333 	add.w	r3, r7, #51	; 0x33
 80162a8:	647b      	str	r3, [r7, #68]	; 0x44
  rq.rlen = 1;
 80162aa:	2301      	movs	r3, #1
 80162ac:	64bb      	str	r3, [r7, #72]	; 0x48

  if (hci_send_req(&rq, FALSE) < 0)
 80162ae:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80162b2:	2100      	movs	r1, #0
 80162b4:	4618      	mov	r0, r3
 80162b6:	f000 fba9 	bl	8016a0c <hci_send_req>
 80162ba:	4603      	mov	r3, r0
 80162bc:	2b00      	cmp	r3, #0
 80162be:	da01      	bge.n	80162c4 <aci_gap_set_discoverable+0x1c6>
    return BLE_STATUS_TIMEOUT;
 80162c0:	23ff      	movs	r3, #255	; 0xff
 80162c2:	e007      	b.n	80162d4 <aci_gap_set_discoverable+0x1d6>

  if (status) {
 80162c4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80162c8:	2b00      	cmp	r3, #0
 80162ca:	d002      	beq.n	80162d2 <aci_gap_set_discoverable+0x1d4>
    return status;
 80162cc:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80162d0:	e000      	b.n	80162d4 <aci_gap_set_discoverable+0x1d6>
  }

  return 0;
 80162d2:	2300      	movs	r3, #0
}
 80162d4:	4618      	mov	r0, r3
 80162d6:	3754      	adds	r7, #84	; 0x54
 80162d8:	46bd      	mov	sp, r7
 80162da:	bd90      	pop	{r4, r7, pc}

080162dc <aci_gatt_init>:
#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)


tBleStatus aci_gatt_init(void)
{
 80162dc:	b580      	push	{r7, lr}
 80162de:	b088      	sub	sp, #32
 80162e0:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;

  BLUENRG_memset(&rq, 0, sizeof(rq));
 80162e2:	f107 0308 	add.w	r3, r7, #8
 80162e6:	2218      	movs	r2, #24
 80162e8:	2100      	movs	r1, #0
 80162ea:	4618      	mov	r0, r3
 80162ec:	f001 f83d 	bl	801736a <memset>
  rq.ogf = OGF_VENDOR_CMD;
 80162f0:	233f      	movs	r3, #63	; 0x3f
 80162f2:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_GATT_INIT;
 80162f4:	f240 1301 	movw	r3, #257	; 0x101
 80162f8:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 80162fa:	1dfb      	adds	r3, r7, #7
 80162fc:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 80162fe:	2301      	movs	r3, #1
 8016300:	61fb      	str	r3, [r7, #28]

  if (hci_send_req(&rq, FALSE) < 0)
 8016302:	f107 0308 	add.w	r3, r7, #8
 8016306:	2100      	movs	r1, #0
 8016308:	4618      	mov	r0, r3
 801630a:	f000 fb7f 	bl	8016a0c <hci_send_req>
 801630e:	4603      	mov	r3, r0
 8016310:	2b00      	cmp	r3, #0
 8016312:	da01      	bge.n	8016318 <aci_gatt_init+0x3c>
    return BLE_STATUS_TIMEOUT;
 8016314:	23ff      	movs	r3, #255	; 0xff
 8016316:	e000      	b.n	801631a <aci_gatt_init+0x3e>

  return status;
 8016318:	79fb      	ldrb	r3, [r7, #7]
}
 801631a:	4618      	mov	r0, r3
 801631c:	3720      	adds	r7, #32
 801631e:	46bd      	mov	sp, r7
 8016320:	bd80      	pop	{r7, pc}

08016322 <aci_gatt_add_serv>:

tBleStatus aci_gatt_add_serv(uint8_t service_uuid_type, const uint8_t* service_uuid, uint8_t service_type, uint8_t max_attr_records, uint16_t *serviceHandle)
{
 8016322:	b580      	push	{r7, lr}
 8016324:	b090      	sub	sp, #64	; 0x40
 8016326:	af00      	add	r7, sp, #0
 8016328:	6039      	str	r1, [r7, #0]
 801632a:	4611      	mov	r1, r2
 801632c:	461a      	mov	r2, r3
 801632e:	4603      	mov	r3, r0
 8016330:	71fb      	strb	r3, [r7, #7]
 8016332:	460b      	mov	r3, r1
 8016334:	71bb      	strb	r3, [r7, #6]
 8016336:	4613      	mov	r3, r2
 8016338:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gatt_add_serv_rp resp;    
  uint8_t buffer[19];
  uint8_t uuid_len;
  uint8_t indx = 0;
 801633a:	2300      	movs	r3, #0
 801633c:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    
  buffer[indx] = service_uuid_type;
 8016340:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8016344:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8016348:	4413      	add	r3, r2
 801634a:	79fa      	ldrb	r2, [r7, #7]
 801634c:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 8016350:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8016354:	3301      	adds	r3, #1
 8016356:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    
  if(service_uuid_type == UUID_TYPE_16){
 801635a:	79fb      	ldrb	r3, [r7, #7]
 801635c:	2b01      	cmp	r3, #1
 801635e:	d103      	bne.n	8016368 <aci_gatt_add_serv+0x46>
    uuid_len = 2;
 8016360:	2302      	movs	r3, #2
 8016362:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8016366:	e002      	b.n	801636e <aci_gatt_add_serv+0x4c>
  }
  else {
    uuid_len = 16;
 8016368:	2310      	movs	r3, #16
 801636a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }        
  BLUENRG_memcpy(buffer + indx, service_uuid, uuid_len);
 801636e:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8016372:	f107 020c 	add.w	r2, r7, #12
 8016376:	4413      	add	r3, r2
 8016378:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 801637c:	6839      	ldr	r1, [r7, #0]
 801637e:	4618      	mov	r0, r3
 8016380:	f000 ffe5 	bl	801734e <memcpy>
  indx +=  uuid_len;
 8016384:	f897 203e 	ldrb.w	r2, [r7, #62]	; 0x3e
 8016388:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801638c:	4413      	add	r3, r2
 801638e:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    
  buffer[indx] = service_type;
 8016392:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8016396:	f107 0240 	add.w	r2, r7, #64	; 0x40
 801639a:	4413      	add	r3, r2
 801639c:	79ba      	ldrb	r2, [r7, #6]
 801639e:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 80163a2:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80163a6:	3301      	adds	r3, #1
 80163a8:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    
  buffer[indx] = max_attr_records;
 80163ac:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80163b0:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80163b4:	4413      	add	r3, r2
 80163b6:	797a      	ldrb	r2, [r7, #5]
 80163b8:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 80163bc:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80163c0:	3301      	adds	r3, #1
 80163c2:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 80163c6:	f107 0320 	add.w	r3, r7, #32
 80163ca:	2203      	movs	r2, #3
 80163cc:	2100      	movs	r1, #0
 80163ce:	4618      	mov	r0, r3
 80163d0:	f000 ffcb 	bl	801736a <memset>

  BLUENRG_memset(&rq, 0, sizeof(rq));
 80163d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80163d8:	2218      	movs	r2, #24
 80163da:	2100      	movs	r1, #0
 80163dc:	4618      	mov	r0, r3
 80163de:	f000 ffc4 	bl	801736a <memset>
  rq.ogf = OGF_VENDOR_CMD;
 80163e2:	233f      	movs	r3, #63	; 0x3f
 80163e4:	84bb      	strh	r3, [r7, #36]	; 0x24
  rq.ocf = OCF_GATT_ADD_SERV;
 80163e6:	f44f 7381 	mov.w	r3, #258	; 0x102
 80163ea:	84fb      	strh	r3, [r7, #38]	; 0x26
  rq.cparam = (void *)buffer;
 80163ec:	f107 030c 	add.w	r3, r7, #12
 80163f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  rq.clen = indx;
 80163f2:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80163f6:	633b      	str	r3, [r7, #48]	; 0x30
  rq.rparam = &resp;
 80163f8:	f107 0320 	add.w	r3, r7, #32
 80163fc:	637b      	str	r3, [r7, #52]	; 0x34
  rq.rlen = GATT_ADD_SERV_RP_SIZE;
 80163fe:	2303      	movs	r3, #3
 8016400:	63bb      	str	r3, [r7, #56]	; 0x38

  if (hci_send_req(&rq, FALSE) < 0)
 8016402:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8016406:	2100      	movs	r1, #0
 8016408:	4618      	mov	r0, r3
 801640a:	f000 faff 	bl	8016a0c <hci_send_req>
 801640e:	4603      	mov	r3, r0
 8016410:	2b00      	cmp	r3, #0
 8016412:	da01      	bge.n	8016418 <aci_gatt_add_serv+0xf6>
    return BLE_STATUS_TIMEOUT;
 8016414:	23ff      	movs	r3, #255	; 0xff
 8016416:	e00c      	b.n	8016432 <aci_gatt_add_serv+0x110>

  if (resp.status) {
 8016418:	f897 3020 	ldrb.w	r3, [r7, #32]
 801641c:	2b00      	cmp	r3, #0
 801641e:	d002      	beq.n	8016426 <aci_gatt_add_serv+0x104>
    return resp.status;
 8016420:	f897 3020 	ldrb.w	r3, [r7, #32]
 8016424:	e005      	b.n	8016432 <aci_gatt_add_serv+0x110>
  }
    
  *serviceHandle = btohs(resp.handle);
 8016426:	f8b7 3021 	ldrh.w	r3, [r7, #33]	; 0x21
 801642a:	b29a      	uxth	r2, r3
 801642c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801642e:	801a      	strh	r2, [r3, #0]

  return 0;
 8016430:	2300      	movs	r3, #0
}
 8016432:	4618      	mov	r0, r3
 8016434:	3740      	adds	r7, #64	; 0x40
 8016436:	46bd      	mov	sp, r7
 8016438:	bd80      	pop	{r7, pc}

0801643a <aci_gatt_add_char>:
			     uint8_t secPermissions,
			     uint8_t gattEvtMask,
			     uint8_t encryKeySize,
			     uint8_t isVariable,
			     uint16_t* charHandle)                     
{
 801643a:	b580      	push	{r7, lr}
 801643c:	b092      	sub	sp, #72	; 0x48
 801643e:	af00      	add	r7, sp, #0
 8016440:	603a      	str	r2, [r7, #0]
 8016442:	461a      	mov	r2, r3
 8016444:	4603      	mov	r3, r0
 8016446:	80fb      	strh	r3, [r7, #6]
 8016448:	460b      	mov	r3, r1
 801644a:	717b      	strb	r3, [r7, #5]
 801644c:	4613      	mov	r3, r2
 801644e:	713b      	strb	r3, [r7, #4]
  struct hci_request rq;
  gatt_add_serv_rp resp;
  uint8_t buffer[25];
  uint8_t uuid_len;
  uint8_t indx = 0;
 8016450:	2300      	movs	r3, #0
 8016452:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  serviceHandle = htobs(serviceHandle);
 8016456:	88fb      	ldrh	r3, [r7, #6]
 8016458:	80fb      	strh	r3, [r7, #6]
  BLUENRG_memcpy(buffer + indx, &serviceHandle, 2);
 801645a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 801645e:	f107 020c 	add.w	r2, r7, #12
 8016462:	4413      	add	r3, r2
 8016464:	88fa      	ldrh	r2, [r7, #6]
 8016466:	801a      	strh	r2, [r3, #0]
  indx += 2;
 8016468:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 801646c:	3302      	adds	r3, #2
 801646e:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = charUuidType;
 8016472:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8016476:	f107 0248 	add.w	r2, r7, #72	; 0x48
 801647a:	4413      	add	r3, r2
 801647c:	797a      	ldrb	r2, [r7, #5]
 801647e:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8016482:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8016486:	3301      	adds	r3, #1
 8016488:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  if(charUuidType == UUID_TYPE_16){
 801648c:	797b      	ldrb	r3, [r7, #5]
 801648e:	2b01      	cmp	r3, #1
 8016490:	d103      	bne.n	801649a <aci_gatt_add_char+0x60>
    uuid_len = 2;
 8016492:	2302      	movs	r3, #2
 8016494:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8016498:	e002      	b.n	80164a0 <aci_gatt_add_char+0x66>
  }
  else {
    uuid_len = 16;
 801649a:	2310      	movs	r3, #16
 801649c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  }        
  BLUENRG_memcpy(buffer + indx, charUuid, uuid_len);
 80164a0:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80164a4:	f107 020c 	add.w	r2, r7, #12
 80164a8:	4413      	add	r3, r2
 80164aa:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 80164ae:	6839      	ldr	r1, [r7, #0]
 80164b0:	4618      	mov	r0, r3
 80164b2:	f000 ff4c 	bl	801734e <memcpy>
  indx +=  uuid_len;
 80164b6:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 80164ba:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80164be:	4413      	add	r3, r2
 80164c0:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = charValueLen;
 80164c4:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80164c8:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80164cc:	4413      	add	r3, r2
 80164ce:	793a      	ldrb	r2, [r7, #4]
 80164d0:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 80164d4:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80164d8:	3301      	adds	r3, #1
 80164da:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = charProperties;
 80164de:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80164e2:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80164e6:	4413      	add	r3, r2
 80164e8:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 80164ec:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 80164f0:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80164f4:	3301      	adds	r3, #1
 80164f6:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = secPermissions;
 80164fa:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80164fe:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8016502:	4413      	add	r3, r2
 8016504:	f897 2054 	ldrb.w	r2, [r7, #84]	; 0x54
 8016508:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 801650c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8016510:	3301      	adds	r3, #1
 8016512:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = gattEvtMask;
 8016516:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 801651a:	f107 0248 	add.w	r2, r7, #72	; 0x48
 801651e:	4413      	add	r3, r2
 8016520:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 8016524:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8016528:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 801652c:	3301      	adds	r3, #1
 801652e:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = encryKeySize;
 8016532:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8016536:	f107 0248 	add.w	r2, r7, #72	; 0x48
 801653a:	4413      	add	r3, r2
 801653c:	f897 205c 	ldrb.w	r2, [r7, #92]	; 0x5c
 8016540:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8016544:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8016548:	3301      	adds	r3, #1
 801654a:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = isVariable;
 801654e:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8016552:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8016556:	4413      	add	r3, r2
 8016558:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 801655c:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8016560:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8016564:	3301      	adds	r3, #1
 8016566:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 801656a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 801656e:	2203      	movs	r2, #3
 8016570:	2100      	movs	r1, #0
 8016572:	4618      	mov	r0, r3
 8016574:	f000 fef9 	bl	801736a <memset>

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8016578:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801657c:	2218      	movs	r2, #24
 801657e:	2100      	movs	r1, #0
 8016580:	4618      	mov	r0, r3
 8016582:	f000 fef2 	bl	801736a <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8016586:	233f      	movs	r3, #63	; 0x3f
 8016588:	85bb      	strh	r3, [r7, #44]	; 0x2c
  rq.ocf = OCF_GATT_ADD_CHAR;
 801658a:	f44f 7382 	mov.w	r3, #260	; 0x104
 801658e:	85fb      	strh	r3, [r7, #46]	; 0x2e
  rq.cparam = (void *)buffer;
 8016590:	f107 030c 	add.w	r3, r7, #12
 8016594:	637b      	str	r3, [r7, #52]	; 0x34
  rq.clen = indx;
 8016596:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 801659a:	63bb      	str	r3, [r7, #56]	; 0x38
  rq.rparam = &resp;
 801659c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80165a0:	63fb      	str	r3, [r7, #60]	; 0x3c
  rq.rlen = GATT_ADD_CHAR_RP_SIZE;
 80165a2:	2303      	movs	r3, #3
 80165a4:	643b      	str	r3, [r7, #64]	; 0x40

  if (hci_send_req(&rq, FALSE) < 0)
 80165a6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80165aa:	2100      	movs	r1, #0
 80165ac:	4618      	mov	r0, r3
 80165ae:	f000 fa2d 	bl	8016a0c <hci_send_req>
 80165b2:	4603      	mov	r3, r0
 80165b4:	2b00      	cmp	r3, #0
 80165b6:	da01      	bge.n	80165bc <aci_gatt_add_char+0x182>
    return BLE_STATUS_TIMEOUT;
 80165b8:	23ff      	movs	r3, #255	; 0xff
 80165ba:	e00c      	b.n	80165d6 <aci_gatt_add_char+0x19c>

  if (resp.status) {
 80165bc:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80165c0:	2b00      	cmp	r3, #0
 80165c2:	d002      	beq.n	80165ca <aci_gatt_add_char+0x190>
    return resp.status;
 80165c4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80165c8:	e005      	b.n	80165d6 <aci_gatt_add_char+0x19c>
  }
    
  *charHandle = btohs(resp.handle);
 80165ca:	f8b7 3029 	ldrh.w	r3, [r7, #41]	; 0x29
 80165ce:	b29a      	uxth	r2, r3
 80165d0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80165d2:	801a      	strh	r2, [r3, #0]

  return 0;
 80165d4:	2300      	movs	r3, #0
}
 80165d6:	4618      	mov	r0, r3
 80165d8:	3748      	adds	r7, #72	; 0x48
 80165da:	46bd      	mov	sp, r7
 80165dc:	bd80      	pop	{r7, pc}

080165de <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value(uint16_t servHandle, 
				      uint16_t charHandle,
				      uint8_t charValOffset,
				      uint8_t charValueLen,   
                                      const void *charValue)
{
 80165de:	b590      	push	{r4, r7, lr}
 80165e0:	b0ab      	sub	sp, #172	; 0xac
 80165e2:	af00      	add	r7, sp, #0
 80165e4:	4604      	mov	r4, r0
 80165e6:	4608      	mov	r0, r1
 80165e8:	4611      	mov	r1, r2
 80165ea:	461a      	mov	r2, r3
 80165ec:	4623      	mov	r3, r4
 80165ee:	80fb      	strh	r3, [r7, #6]
 80165f0:	4603      	mov	r3, r0
 80165f2:	80bb      	strh	r3, [r7, #4]
 80165f4:	460b      	mov	r3, r1
 80165f6:	70fb      	strb	r3, [r7, #3]
 80165f8:	4613      	mov	r3, r2
 80165fa:	70bb      	strb	r3, [r7, #2]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
 80165fc:	2300      	movs	r3, #0
 80165fe:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    
  if ((charValueLen+6) > HCI_MAX_PAYLOAD_SIZE)
 8016602:	78bb      	ldrb	r3, [r7, #2]
 8016604:	2b7a      	cmp	r3, #122	; 0x7a
 8016606:	d901      	bls.n	801660c <aci_gatt_update_char_value+0x2e>
    return BLE_STATUS_INVALID_PARAMS;
 8016608:	2342      	movs	r3, #66	; 0x42
 801660a:	e076      	b.n	80166fa <aci_gatt_update_char_value+0x11c>

  servHandle = htobs(servHandle);
 801660c:	88fb      	ldrh	r3, [r7, #6]
 801660e:	80fb      	strh	r3, [r7, #6]
  BLUENRG_memcpy(buffer + indx, &servHandle, 2);
 8016610:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8016614:	f107 0208 	add.w	r2, r7, #8
 8016618:	4413      	add	r3, r2
 801661a:	88fa      	ldrh	r2, [r7, #6]
 801661c:	801a      	strh	r2, [r3, #0]
  indx += 2;
 801661e:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8016622:	3302      	adds	r3, #2
 8016624:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    
  charHandle = htobs(charHandle);
 8016628:	88bb      	ldrh	r3, [r7, #4]
 801662a:	80bb      	strh	r3, [r7, #4]
  BLUENRG_memcpy(buffer + indx, &charHandle, 2);
 801662c:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8016630:	f107 0208 	add.w	r2, r7, #8
 8016634:	4413      	add	r3, r2
 8016636:	88ba      	ldrh	r2, [r7, #4]
 8016638:	801a      	strh	r2, [r3, #0]
  indx += 2;
 801663a:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 801663e:	3302      	adds	r3, #2
 8016640:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    
  buffer[indx] = charValOffset;
 8016644:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8016648:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 801664c:	4413      	add	r3, r2
 801664e:	78fa      	ldrb	r2, [r7, #3]
 8016650:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 8016654:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8016658:	3301      	adds	r3, #1
 801665a:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    
  buffer[indx] = charValueLen;
 801665e:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8016662:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8016666:	4413      	add	r3, r2
 8016668:	78ba      	ldrb	r2, [r7, #2]
 801666a:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 801666e:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8016672:	3301      	adds	r3, #1
 8016674:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
        
  BLUENRG_memcpy(buffer + indx, charValue, charValueLen);
 8016678:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 801667c:	f107 0208 	add.w	r2, r7, #8
 8016680:	4413      	add	r3, r2
 8016682:	78ba      	ldrb	r2, [r7, #2]
 8016684:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 8016688:	4618      	mov	r0, r3
 801668a:	f000 fe60 	bl	801734e <memcpy>
  indx +=  charValueLen;
 801668e:	f897 20a7 	ldrb.w	r2, [r7, #167]	; 0xa7
 8016692:	78bb      	ldrb	r3, [r7, #2]
 8016694:	4413      	add	r3, r2
 8016696:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7

  BLUENRG_memset(&rq, 0, sizeof(rq));
 801669a:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 801669e:	2218      	movs	r2, #24
 80166a0:	2100      	movs	r1, #0
 80166a2:	4618      	mov	r0, r3
 80166a4:	f000 fe61 	bl	801736a <memset>
  rq.ogf = OGF_VENDOR_CMD;
 80166a8:	233f      	movs	r3, #63	; 0x3f
 80166aa:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
  rq.ocf = OCF_GATT_UPD_CHAR_VAL;
 80166ae:	f44f 7383 	mov.w	r3, #262	; 0x106
 80166b2:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
  rq.cparam = (void *)buffer;
 80166b6:	f107 0308 	add.w	r3, r7, #8
 80166ba:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  rq.clen = indx;
 80166be:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80166c2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  rq.rparam = &status;
 80166c6:	f107 038b 	add.w	r3, r7, #139	; 0x8b
 80166ca:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  rq.rlen = 1;
 80166ce:	2301      	movs	r3, #1
 80166d0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

  if (hci_send_req(&rq, FALSE) < 0)
 80166d4:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80166d8:	2100      	movs	r1, #0
 80166da:	4618      	mov	r0, r3
 80166dc:	f000 f996 	bl	8016a0c <hci_send_req>
 80166e0:	4603      	mov	r3, r0
 80166e2:	2b00      	cmp	r3, #0
 80166e4:	da01      	bge.n	80166ea <aci_gatt_update_char_value+0x10c>
    return BLE_STATUS_TIMEOUT;
 80166e6:	23ff      	movs	r3, #255	; 0xff
 80166e8:	e007      	b.n	80166fa <aci_gatt_update_char_value+0x11c>

  if (status) {
 80166ea:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 80166ee:	2b00      	cmp	r3, #0
 80166f0:	d002      	beq.n	80166f8 <aci_gatt_update_char_value+0x11a>
    return status;
 80166f2:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 80166f6:	e000      	b.n	80166fa <aci_gatt_update_char_value+0x11c>
  }

  return 0;
 80166f8:	2300      	movs	r3, #0
}
 80166fa:	4618      	mov	r0, r3
 80166fc:	37ac      	adds	r7, #172	; 0xac
 80166fe:	46bd      	mov	sp, r7
 8016700:	bd90      	pop	{r4, r7, pc}

08016702 <aci_hal_write_config_data>:
}

tBleStatus aci_hal_write_config_data(uint8_t offset, 
                                    uint8_t len,
                                    const uint8_t *val)
{
 8016702:	b580      	push	{r7, lr}
 8016704:	b0aa      	sub	sp, #168	; 0xa8
 8016706:	af00      	add	r7, sp, #0
 8016708:	4603      	mov	r3, r0
 801670a:	603a      	str	r2, [r7, #0]
 801670c:	71fb      	strb	r3, [r7, #7]
 801670e:	460b      	mov	r3, r1
 8016710:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
 8016712:	2300      	movs	r3, #0
 8016714:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    
  if ((len+2) > HCI_MAX_PAYLOAD_SIZE)
 8016718:	79bb      	ldrb	r3, [r7, #6]
 801671a:	2b7e      	cmp	r3, #126	; 0x7e
 801671c:	d901      	bls.n	8016722 <aci_hal_write_config_data+0x20>
    return BLE_STATUS_INVALID_PARAMS;
 801671e:	2342      	movs	r3, #66	; 0x42
 8016720:	e052      	b.n	80167c8 <aci_hal_write_config_data+0xc6>

  buffer[indx] = offset;
 8016722:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8016726:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 801672a:	4413      	add	r3, r2
 801672c:	79fa      	ldrb	r2, [r7, #7]
 801672e:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 8016732:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8016736:	3301      	adds	r3, #1
 8016738:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    
  buffer[indx] = len;
 801673c:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8016740:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8016744:	4413      	add	r3, r2
 8016746:	79ba      	ldrb	r2, [r7, #6]
 8016748:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 801674c:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8016750:	3301      	adds	r3, #1
 8016752:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
        
  BLUENRG_memcpy(buffer + indx, val, len);
 8016756:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 801675a:	f107 0208 	add.w	r2, r7, #8
 801675e:	4413      	add	r3, r2
 8016760:	79ba      	ldrb	r2, [r7, #6]
 8016762:	6839      	ldr	r1, [r7, #0]
 8016764:	4618      	mov	r0, r3
 8016766:	f000 fdf2 	bl	801734e <memcpy>
  indx +=  len;
 801676a:	f897 20a7 	ldrb.w	r2, [r7, #167]	; 0xa7
 801676e:	79bb      	ldrb	r3, [r7, #6]
 8016770:	4413      	add	r3, r2
 8016772:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8016776:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 801677a:	2218      	movs	r2, #24
 801677c:	2100      	movs	r1, #0
 801677e:	4618      	mov	r0, r3
 8016780:	f000 fdf3 	bl	801736a <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8016784:	233f      	movs	r3, #63	; 0x3f
 8016786:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
  rq.ocf = OCF_HAL_WRITE_CONFIG_DATA;
 801678a:	230c      	movs	r3, #12
 801678c:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
  rq.cparam = (void *)buffer;
 8016790:	f107 0308 	add.w	r3, r7, #8
 8016794:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  rq.clen = indx;
 8016798:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 801679c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  rq.rparam = &status;
 80167a0:	f107 038b 	add.w	r3, r7, #139	; 0x8b
 80167a4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  rq.rlen = 1;
 80167a8:	2301      	movs	r3, #1
 80167aa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

  if (hci_send_req(&rq, FALSE) < 0)
 80167ae:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80167b2:	2100      	movs	r1, #0
 80167b4:	4618      	mov	r0, r3
 80167b6:	f000 f929 	bl	8016a0c <hci_send_req>
 80167ba:	4603      	mov	r3, r0
 80167bc:	2b00      	cmp	r3, #0
 80167be:	da01      	bge.n	80167c4 <aci_hal_write_config_data+0xc2>
    return BLE_STATUS_TIMEOUT;
 80167c0:	23ff      	movs	r3, #255	; 0xff
 80167c2:	e001      	b.n	80167c8 <aci_hal_write_config_data+0xc6>

  return status;
 80167c4:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
}
 80167c8:	4618      	mov	r0, r3
 80167ca:	37a8      	adds	r7, #168	; 0xa8
 80167cc:	46bd      	mov	sp, r7
 80167ce:	bd80      	pop	{r7, pc}

080167d0 <hci_reset>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

int hci_reset(void)
{
 80167d0:	b580      	push	{r7, lr}
 80167d2:	b088      	sub	sp, #32
 80167d4:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80167d6:	f107 0308 	add.w	r3, r7, #8
 80167da:	2218      	movs	r2, #24
 80167dc:	2100      	movs	r1, #0
 80167de:	4618      	mov	r0, r3
 80167e0:	f000 fdc3 	bl	801736a <memset>
  rq.ogf = OGF_HOST_CTL;
 80167e4:	2303      	movs	r3, #3
 80167e6:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_RESET;
 80167e8:	2303      	movs	r3, #3
 80167ea:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 80167ec:	1dfb      	adds	r3, r7, #7
 80167ee:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 80167f0:	2301      	movs	r3, #1
 80167f2:	61fb      	str	r3, [r7, #28]
  
  if (hci_send_req(&rq, FALSE) < 0)
 80167f4:	f107 0308 	add.w	r3, r7, #8
 80167f8:	2100      	movs	r1, #0
 80167fa:	4618      	mov	r0, r3
 80167fc:	f000 f906 	bl	8016a0c <hci_send_req>
 8016800:	4603      	mov	r3, r0
 8016802:	2b00      	cmp	r3, #0
 8016804:	da01      	bge.n	801680a <hci_reset+0x3a>
    return BLE_STATUS_TIMEOUT;
 8016806:	23ff      	movs	r3, #255	; 0xff
 8016808:	e000      	b.n	801680c <hci_reset+0x3c>
  
  return status;  
 801680a:	79fb      	ldrb	r3, [r7, #7]
}
 801680c:	4618      	mov	r0, r3
 801680e:	3720      	adds	r7, #32
 8016810:	46bd      	mov	sp, r7
 8016812:	bd80      	pop	{r7, pc}

08016814 <verify_packet>:
  *
  * @param  hciReadPacket The HCI data packet
  * @retval 0: valid packet, 1: incorrect packet, 2: wrong length (packet truncated or too long)
  */
static int verify_packet(const tHciDataPacket * hciReadPacket)
{
 8016814:	b480      	push	{r7}
 8016816:	b085      	sub	sp, #20
 8016818:	af00      	add	r7, sp, #0
 801681a:	6078      	str	r0, [r7, #4]
  const uint8_t *hci_pckt = hciReadPacket->dataBuff;
 801681c:	687b      	ldr	r3, [r7, #4]
 801681e:	3308      	adds	r3, #8
 8016820:	60fb      	str	r3, [r7, #12]
  
  if (hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 8016822:	68fb      	ldr	r3, [r7, #12]
 8016824:	781b      	ldrb	r3, [r3, #0]
 8016826:	2b04      	cmp	r3, #4
 8016828:	d001      	beq.n	801682e <verify_packet+0x1a>
    return 1; /* Incorrect type */
 801682a:	2301      	movs	r3, #1
 801682c:	e00c      	b.n	8016848 <verify_packet+0x34>
  
  if (hci_pckt[EVENT_PARAMETER_TOT_LEN_OFFSET] != hciReadPacket->data_len - (1+HCI_EVENT_HDR_SIZE))
 801682e:	68fb      	ldr	r3, [r7, #12]
 8016830:	3302      	adds	r3, #2
 8016832:	781b      	ldrb	r3, [r3, #0]
 8016834:	461a      	mov	r2, r3
 8016836:	687b      	ldr	r3, [r7, #4]
 8016838:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 801683c:	3b03      	subs	r3, #3
 801683e:	429a      	cmp	r2, r3
 8016840:	d001      	beq.n	8016846 <verify_packet+0x32>
    return 2; /* Wrong length (packet truncated or too long) */
 8016842:	2302      	movs	r3, #2
 8016844:	e000      	b.n	8016848 <verify_packet+0x34>
  
  return 0;      
 8016846:	2300      	movs	r3, #0
}
 8016848:	4618      	mov	r0, r3
 801684a:	3714      	adds	r7, #20
 801684c:	46bd      	mov	sp, r7
 801684e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016852:	4770      	bx	lr

08016854 <send_cmd>:
  * @param  plen The HCI command length
  * @param  param The HCI command parameters
  * @retval None
  */
static void send_cmd(uint16_t ogf, uint16_t ocf, uint8_t plen, void *param)
{
 8016854:	b580      	push	{r7, lr}
 8016856:	b0a6      	sub	sp, #152	; 0x98
 8016858:	af00      	add	r7, sp, #0
 801685a:	607b      	str	r3, [r7, #4]
 801685c:	4603      	mov	r3, r0
 801685e:	81fb      	strh	r3, [r7, #14]
 8016860:	460b      	mov	r3, r1
 8016862:	81bb      	strh	r3, [r7, #12]
 8016864:	4613      	mov	r3, r2
 8016866:	72fb      	strb	r3, [r7, #11]
  uint8_t payload[HCI_MAX_PAYLOAD_SIZE];  
  hci_command_hdr hc;
  
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 8016868:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 801686c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8016870:	b21a      	sxth	r2, r3
 8016872:	89fb      	ldrh	r3, [r7, #14]
 8016874:	029b      	lsls	r3, r3, #10
 8016876:	b21b      	sxth	r3, r3
 8016878:	4313      	orrs	r3, r2
 801687a:	b21b      	sxth	r3, r3
 801687c:	b29b      	uxth	r3, r3
 801687e:	82bb      	strh	r3, [r7, #20]
  hc.plen = plen;
 8016880:	7afb      	ldrb	r3, [r7, #11]
 8016882:	75bb      	strb	r3, [r7, #22]

  payload[0] = HCI_COMMAND_PKT;
 8016884:	2301      	movs	r3, #1
 8016886:	763b      	strb	r3, [r7, #24]
  BLUENRG_memcpy(payload + 1, &hc, sizeof(hc));
 8016888:	f107 0318 	add.w	r3, r7, #24
 801688c:	3301      	adds	r3, #1
 801688e:	461a      	mov	r2, r3
 8016890:	f107 0314 	add.w	r3, r7, #20
 8016894:	8819      	ldrh	r1, [r3, #0]
 8016896:	789b      	ldrb	r3, [r3, #2]
 8016898:	8011      	strh	r1, [r2, #0]
 801689a:	7093      	strb	r3, [r2, #2]
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 801689c:	f107 0318 	add.w	r3, r7, #24
 80168a0:	3304      	adds	r3, #4
 80168a2:	7afa      	ldrb	r2, [r7, #11]
 80168a4:	6879      	ldr	r1, [r7, #4]
 80168a6:	4618      	mov	r0, r3
 80168a8:	f000 fd51 	bl	801734e <memcpy>
  
  if (hciContext.io.Send)
 80168ac:	4b08      	ldr	r3, [pc, #32]	; (80168d0 <send_cmd+0x7c>)
 80168ae:	691b      	ldr	r3, [r3, #16]
 80168b0:	2b00      	cmp	r3, #0
 80168b2:	d009      	beq.n	80168c8 <send_cmd+0x74>
  {
    hciContext.io.Send (payload, HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE + plen);
 80168b4:	4b06      	ldr	r3, [pc, #24]	; (80168d0 <send_cmd+0x7c>)
 80168b6:	691b      	ldr	r3, [r3, #16]
 80168b8:	7afa      	ldrb	r2, [r7, #11]
 80168ba:	b292      	uxth	r2, r2
 80168bc:	3204      	adds	r2, #4
 80168be:	b291      	uxth	r1, r2
 80168c0:	f107 0218 	add.w	r2, r7, #24
 80168c4:	4610      	mov	r0, r2
 80168c6:	4798      	blx	r3
  }
}
 80168c8:	bf00      	nop
 80168ca:	3798      	adds	r7, #152	; 0x98
 80168cc:	46bd      	mov	sp, r7
 80168ce:	bd80      	pop	{r7, pc}
 80168d0:	2000046c 	.word	0x2000046c

080168d4 <move_list>:
  * @param  dest_list
  * @param  src_list
  * @retval None
  */
static void move_list(tListNode * dest_list, tListNode * src_list)
{
 80168d4:	b580      	push	{r7, lr}
 80168d6:	b084      	sub	sp, #16
 80168d8:	af00      	add	r7, sp, #0
 80168da:	6078      	str	r0, [r7, #4]
 80168dc:	6039      	str	r1, [r7, #0]
  pListNode tmp_node;
  
  while (!list_is_empty(src_list))
 80168de:	e00a      	b.n	80168f6 <move_list+0x22>
  {
    list_remove_tail(src_list, &tmp_node);
 80168e0:	f107 030c 	add.w	r3, r7, #12
 80168e4:	4619      	mov	r1, r3
 80168e6:	6838      	ldr	r0, [r7, #0]
 80168e8:	f000 faea 	bl	8016ec0 <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 80168ec:	68fb      	ldr	r3, [r7, #12]
 80168ee:	4619      	mov	r1, r3
 80168f0:	6878      	ldr	r0, [r7, #4]
 80168f2:	f000 fa51 	bl	8016d98 <list_insert_head>
  while (!list_is_empty(src_list))
 80168f6:	6838      	ldr	r0, [r7, #0]
 80168f8:	f000 fa2c 	bl	8016d54 <list_is_empty>
 80168fc:	4603      	mov	r3, r0
 80168fe:	2b00      	cmp	r3, #0
 8016900:	d0ee      	beq.n	80168e0 <move_list+0xc>
  }
}
 8016902:	bf00      	nop
 8016904:	bf00      	nop
 8016906:	3710      	adds	r7, #16
 8016908:	46bd      	mov	sp, r7
 801690a:	bd80      	pop	{r7, pc}

0801690c <free_event_list>:
  *
  * @param  None
  * @retval None
  */
static void free_event_list(void)
{
 801690c:	b580      	push	{r7, lr}
 801690e:	b082      	sub	sp, #8
 8016910:	af00      	add	r7, sp, #0
  tHciDataPacket * pckt;

  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 8016912:	e009      	b.n	8016928 <free_event_list+0x1c>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 8016914:	1d3b      	adds	r3, r7, #4
 8016916:	4619      	mov	r1, r3
 8016918:	4809      	ldr	r0, [pc, #36]	; (8016940 <free_event_list+0x34>)
 801691a:	f000 faaa 	bl	8016e72 <list_remove_head>
    list_insert_tail(&hciReadPktPool, (tListNode *)pckt);
 801691e:	687b      	ldr	r3, [r7, #4]
 8016920:	4619      	mov	r1, r3
 8016922:	4808      	ldr	r0, [pc, #32]	; (8016944 <free_event_list+0x38>)
 8016924:	f000 fa5e 	bl	8016de4 <list_insert_tail>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 8016928:	4806      	ldr	r0, [pc, #24]	; (8016944 <free_event_list+0x38>)
 801692a:	f000 faf0 	bl	8016f0e <list_get_size>
 801692e:	4603      	mov	r3, r0
 8016930:	2b01      	cmp	r3, #1
 8016932:	ddef      	ble.n	8016914 <free_event_list+0x8>
  }
}
 8016934:	bf00      	nop
 8016936:	bf00      	nop
 8016938:	3708      	adds	r7, #8
 801693a:	46bd      	mov	sp, r7
 801693c:	bd80      	pop	{r7, pc}
 801693e:	bf00      	nop
 8016940:	20000610 	.word	0x20000610
 8016944:	20000608 	.word	0x20000608

08016948 <hci_init>:

/********************** HCI Transport layer functions *****************************/

void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 8016948:	b580      	push	{r7, lr}
 801694a:	b084      	sub	sp, #16
 801694c:	af00      	add	r7, sp, #0
 801694e:	6078      	str	r0, [r7, #4]
 8016950:	6039      	str	r1, [r7, #0]
  uint8_t index;

  if(UserEvtRx != NULL)
 8016952:	687b      	ldr	r3, [r7, #4]
 8016954:	2b00      	cmp	r3, #0
 8016956:	d002      	beq.n	801695e <hci_init+0x16>
  {
    hciContext.UserEvtRx = UserEvtRx;
 8016958:	4a18      	ldr	r2, [pc, #96]	; (80169bc <hci_init+0x74>)
 801695a:	687b      	ldr	r3, [r7, #4]
 801695c:	61d3      	str	r3, [r2, #28]
  }
  
  /* Initialize list heads of ready and free hci data packet queues */
  list_init_head(&hciReadPktPool);
 801695e:	4818      	ldr	r0, [pc, #96]	; (80169c0 <hci_init+0x78>)
 8016960:	f000 f9e8 	bl	8016d34 <list_init_head>
  list_init_head(&hciReadPktRxQueue);
 8016964:	4817      	ldr	r0, [pc, #92]	; (80169c4 <hci_init+0x7c>)
 8016966:	f000 f9e5 	bl	8016d34 <list_init_head>

  /* Initialize TL BLE layer */
  hci_tl_lowlevel_init();
 801696a:	f7fa fa7b 	bl	8010e64 <hci_tl_lowlevel_init>
    
  /* Initialize the queue of free hci data packets */
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 801696e:	2300      	movs	r3, #0
 8016970:	73fb      	strb	r3, [r7, #15]
 8016972:	e00c      	b.n	801698e <hci_init+0x46>
  {
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 8016974:	7bfb      	ldrb	r3, [r7, #15]
 8016976:	228c      	movs	r2, #140	; 0x8c
 8016978:	fb02 f303 	mul.w	r3, r2, r3
 801697c:	4a12      	ldr	r2, [pc, #72]	; (80169c8 <hci_init+0x80>)
 801697e:	4413      	add	r3, r2
 8016980:	4619      	mov	r1, r3
 8016982:	480f      	ldr	r0, [pc, #60]	; (80169c0 <hci_init+0x78>)
 8016984:	f000 fa2e 	bl	8016de4 <list_insert_tail>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 8016988:	7bfb      	ldrb	r3, [r7, #15]
 801698a:	3301      	adds	r3, #1
 801698c:	73fb      	strb	r3, [r7, #15]
 801698e:	7bfb      	ldrb	r3, [r7, #15]
 8016990:	2b04      	cmp	r3, #4
 8016992:	d9ef      	bls.n	8016974 <hci_init+0x2c>
  } 
  
  /* Initialize low level driver */
  if (hciContext.io.Init)  hciContext.io.Init(NULL);
 8016994:	4b09      	ldr	r3, [pc, #36]	; (80169bc <hci_init+0x74>)
 8016996:	681b      	ldr	r3, [r3, #0]
 8016998:	2b00      	cmp	r3, #0
 801699a:	d003      	beq.n	80169a4 <hci_init+0x5c>
 801699c:	4b07      	ldr	r3, [pc, #28]	; (80169bc <hci_init+0x74>)
 801699e:	681b      	ldr	r3, [r3, #0]
 80169a0:	2000      	movs	r0, #0
 80169a2:	4798      	blx	r3
  if (hciContext.io.Reset) hciContext.io.Reset();
 80169a4:	4b05      	ldr	r3, [pc, #20]	; (80169bc <hci_init+0x74>)
 80169a6:	689b      	ldr	r3, [r3, #8]
 80169a8:	2b00      	cmp	r3, #0
 80169aa:	d002      	beq.n	80169b2 <hci_init+0x6a>
 80169ac:	4b03      	ldr	r3, [pc, #12]	; (80169bc <hci_init+0x74>)
 80169ae:	689b      	ldr	r3, [r3, #8]
 80169b0:	4798      	blx	r3
}
 80169b2:	bf00      	nop
 80169b4:	3710      	adds	r7, #16
 80169b6:	46bd      	mov	sp, r7
 80169b8:	bd80      	pop	{r7, pc}
 80169ba:	bf00      	nop
 80169bc:	2000046c 	.word	0x2000046c
 80169c0:	20000608 	.word	0x20000608
 80169c4:	20000610 	.word	0x20000610
 80169c8:	200001b0 	.word	0x200001b0

080169cc <hci_register_io_bus>:

void hci_register_io_bus(tHciIO* fops)
{
 80169cc:	b480      	push	{r7}
 80169ce:	b083      	sub	sp, #12
 80169d0:	af00      	add	r7, sp, #0
 80169d2:	6078      	str	r0, [r7, #4]
  /* Register bus function */
  hciContext.io.Init    = fops->Init; 
 80169d4:	687b      	ldr	r3, [r7, #4]
 80169d6:	681b      	ldr	r3, [r3, #0]
 80169d8:	4a0b      	ldr	r2, [pc, #44]	; (8016a08 <hci_register_io_bus+0x3c>)
 80169da:	6013      	str	r3, [r2, #0]
  hciContext.io.Receive = fops->Receive;  
 80169dc:	687b      	ldr	r3, [r7, #4]
 80169de:	68db      	ldr	r3, [r3, #12]
 80169e0:	4a09      	ldr	r2, [pc, #36]	; (8016a08 <hci_register_io_bus+0x3c>)
 80169e2:	60d3      	str	r3, [r2, #12]
  hciContext.io.Send    = fops->Send;
 80169e4:	687b      	ldr	r3, [r7, #4]
 80169e6:	691b      	ldr	r3, [r3, #16]
 80169e8:	4a07      	ldr	r2, [pc, #28]	; (8016a08 <hci_register_io_bus+0x3c>)
 80169ea:	6113      	str	r3, [r2, #16]
  hciContext.io.GetTick = fops->GetTick;
 80169ec:	687b      	ldr	r3, [r7, #4]
 80169ee:	699b      	ldr	r3, [r3, #24]
 80169f0:	4a05      	ldr	r2, [pc, #20]	; (8016a08 <hci_register_io_bus+0x3c>)
 80169f2:	6193      	str	r3, [r2, #24]
  hciContext.io.Reset   = fops->Reset;
 80169f4:	687b      	ldr	r3, [r7, #4]
 80169f6:	689b      	ldr	r3, [r3, #8]
 80169f8:	4a03      	ldr	r2, [pc, #12]	; (8016a08 <hci_register_io_bus+0x3c>)
 80169fa:	6093      	str	r3, [r2, #8]
}
 80169fc:	bf00      	nop
 80169fe:	370c      	adds	r7, #12
 8016a00:	46bd      	mov	sp, r7
 8016a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a06:	4770      	bx	lr
 8016a08:	2000046c 	.word	0x2000046c

08016a0c <hci_send_req>:

int hci_send_req(struct hci_request* r, BOOL async)
{
 8016a0c:	b580      	push	{r7, lr}
 8016a0e:	b08e      	sub	sp, #56	; 0x38
 8016a10:	af00      	add	r7, sp, #0
 8016a12:	6078      	str	r0, [r7, #4]
 8016a14:	460b      	mov	r3, r1
 8016a16:	70fb      	strb	r3, [r7, #3]
  uint8_t *ptr;
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 8016a18:	687b      	ldr	r3, [r7, #4]
 8016a1a:	885b      	ldrh	r3, [r3, #2]
 8016a1c:	b21b      	sxth	r3, r3
 8016a1e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8016a22:	b21a      	sxth	r2, r3
 8016a24:	687b      	ldr	r3, [r7, #4]
 8016a26:	881b      	ldrh	r3, [r3, #0]
 8016a28:	029b      	lsls	r3, r3, #10
 8016a2a:	b21b      	sxth	r3, r3
 8016a2c:	4313      	orrs	r3, r2
 8016a2e:	b21b      	sxth	r3, r3
 8016a30:	86fb      	strh	r3, [r7, #54]	; 0x36
  hci_event_pckt *event_pckt;
  hci_uart_pckt *hci_hdr;

  tHciDataPacket * hciReadPacket = NULL;
 8016a32:	2300      	movs	r3, #0
 8016a34:	613b      	str	r3, [r7, #16]
  tListNode hciTempQueue;
  
  list_init_head(&hciTempQueue);
 8016a36:	f107 0308 	add.w	r3, r7, #8
 8016a3a:	4618      	mov	r0, r3
 8016a3c:	f000 f97a 	bl	8016d34 <list_init_head>

  free_event_list();
 8016a40:	f7ff ff64 	bl	801690c <free_event_list>
  
  send_cmd(r->ogf, r->ocf, r->clen, r->cparam);
 8016a44:	687b      	ldr	r3, [r7, #4]
 8016a46:	8818      	ldrh	r0, [r3, #0]
 8016a48:	687b      	ldr	r3, [r7, #4]
 8016a4a:	8859      	ldrh	r1, [r3, #2]
 8016a4c:	687b      	ldr	r3, [r7, #4]
 8016a4e:	68db      	ldr	r3, [r3, #12]
 8016a50:	b2da      	uxtb	r2, r3
 8016a52:	687b      	ldr	r3, [r7, #4]
 8016a54:	689b      	ldr	r3, [r3, #8]
 8016a56:	f7ff fefd 	bl	8016854 <send_cmd>
  
  if (async)
 8016a5a:	78fb      	ldrb	r3, [r7, #3]
 8016a5c:	2b00      	cmp	r3, #0
 8016a5e:	d001      	beq.n	8016a64 <hci_send_req+0x58>
  {
    return 0;
 8016a60:	2300      	movs	r3, #0
 8016a62:	e0e5      	b.n	8016c30 <hci_send_req+0x224>
    evt_cmd_complete  *cc;
    evt_cmd_status    *cs;
    evt_le_meta_event *me;
    uint32_t len;
    
    uint32_t tickstart = HAL_GetTick();
 8016a64:	f7fb f93a 	bl	8011cdc <HAL_GetTick>
 8016a68:	6338      	str	r0, [r7, #48]	; 0x30
      
    while (1)
    {
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 8016a6a:	f7fb f937 	bl	8011cdc <HAL_GetTick>
 8016a6e:	4602      	mov	r2, r0
 8016a70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016a72:	1ad3      	subs	r3, r2, r3
 8016a74:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8016a78:	f200 80b6 	bhi.w	8016be8 <hci_send_req+0x1dc>
      {
        goto failed;
      }
      
      if (!list_is_empty(&hciReadPktRxQueue)) 
 8016a7c:	486e      	ldr	r0, [pc, #440]	; (8016c38 <hci_send_req+0x22c>)
 8016a7e:	f000 f969 	bl	8016d54 <list_is_empty>
 8016a82:	4603      	mov	r3, r0
 8016a84:	2b00      	cmp	r3, #0
 8016a86:	d000      	beq.n	8016a8a <hci_send_req+0x7e>
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 8016a88:	e7ef      	b.n	8016a6a <hci_send_req+0x5e>
      {
        break;
 8016a8a:	bf00      	nop
      }
    }
    
    /* Extract packet from HCI event queue. */
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&hciReadPacket);    
 8016a8c:	f107 0310 	add.w	r3, r7, #16
 8016a90:	4619      	mov	r1, r3
 8016a92:	4869      	ldr	r0, [pc, #420]	; (8016c38 <hci_send_req+0x22c>)
 8016a94:	f000 f9ed 	bl	8016e72 <list_remove_head>
    
    hci_hdr = (void *)hciReadPacket->dataBuff;
 8016a98:	693b      	ldr	r3, [r7, #16]
 8016a9a:	3308      	adds	r3, #8
 8016a9c:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (hci_hdr->type == HCI_EVENT_PKT)
 8016a9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016aa0:	781b      	ldrb	r3, [r3, #0]
 8016aa2:	2b04      	cmp	r3, #4
 8016aa4:	d17b      	bne.n	8016b9e <hci_send_req+0x192>
    {
      event_pckt = (void *)(hci_hdr->data);
 8016aa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016aa8:	3301      	adds	r3, #1
 8016aaa:	62bb      	str	r3, [r7, #40]	; 0x28
    
      ptr = hciReadPacket->dataBuff + (1 + HCI_EVENT_HDR_SIZE);
 8016aac:	693b      	ldr	r3, [r7, #16]
 8016aae:	3308      	adds	r3, #8
 8016ab0:	3303      	adds	r3, #3
 8016ab2:	627b      	str	r3, [r7, #36]	; 0x24
      len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 8016ab4:	693b      	ldr	r3, [r7, #16]
 8016ab6:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 8016aba:	3b03      	subs	r3, #3
 8016abc:	623b      	str	r3, [r7, #32]
    
      switch (event_pckt->evt) 
 8016abe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016ac0:	781b      	ldrb	r3, [r3, #0]
 8016ac2:	2b3e      	cmp	r3, #62	; 0x3e
 8016ac4:	d04d      	beq.n	8016b62 <hci_send_req+0x156>
 8016ac6:	2b3e      	cmp	r3, #62	; 0x3e
 8016ac8:	dc6b      	bgt.n	8016ba2 <hci_send_req+0x196>
 8016aca:	2b10      	cmp	r3, #16
 8016acc:	f000 808e 	beq.w	8016bec <hci_send_req+0x1e0>
 8016ad0:	2b10      	cmp	r3, #16
 8016ad2:	dc66      	bgt.n	8016ba2 <hci_send_req+0x196>
 8016ad4:	2b0e      	cmp	r3, #14
 8016ad6:	d024      	beq.n	8016b22 <hci_send_req+0x116>
 8016ad8:	2b0f      	cmp	r3, #15
 8016ada:	d162      	bne.n	8016ba2 <hci_send_req+0x196>
      {      
      case EVT_CMD_STATUS:
        cs = (void *) ptr;
 8016adc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016ade:	61bb      	str	r3, [r7, #24]
        
        if (cs->opcode != opcode)
 8016ae0:	69bb      	ldr	r3, [r7, #24]
 8016ae2:	885b      	ldrh	r3, [r3, #2]
 8016ae4:	b29b      	uxth	r3, r3
 8016ae6:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8016ae8:	429a      	cmp	r2, r3
 8016aea:	f040 8081 	bne.w	8016bf0 <hci_send_req+0x1e4>
          goto failed;
        
        if (r->event != EVT_CMD_STATUS) {
 8016aee:	687b      	ldr	r3, [r7, #4]
 8016af0:	685b      	ldr	r3, [r3, #4]
 8016af2:	2b0f      	cmp	r3, #15
 8016af4:	d004      	beq.n	8016b00 <hci_send_req+0xf4>
          if (cs->status) {
 8016af6:	69bb      	ldr	r3, [r7, #24]
 8016af8:	781b      	ldrb	r3, [r3, #0]
 8016afa:	2b00      	cmp	r3, #0
 8016afc:	d053      	beq.n	8016ba6 <hci_send_req+0x19a>
            goto failed;
 8016afe:	e07a      	b.n	8016bf6 <hci_send_req+0x1ea>
          }
          break;
        }

        r->rlen = MIN(len, r->rlen);
 8016b00:	687b      	ldr	r3, [r7, #4]
 8016b02:	695a      	ldr	r2, [r3, #20]
 8016b04:	6a3b      	ldr	r3, [r7, #32]
 8016b06:	429a      	cmp	r2, r3
 8016b08:	bf28      	it	cs
 8016b0a:	461a      	movcs	r2, r3
 8016b0c:	687b      	ldr	r3, [r7, #4]
 8016b0e:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 8016b10:	687b      	ldr	r3, [r7, #4]
 8016b12:	6918      	ldr	r0, [r3, #16]
 8016b14:	687b      	ldr	r3, [r7, #4]
 8016b16:	695b      	ldr	r3, [r3, #20]
 8016b18:	461a      	mov	r2, r3
 8016b1a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8016b1c:	f000 fc17 	bl	801734e <memcpy>
        goto done;
 8016b20:	e07a      	b.n	8016c18 <hci_send_req+0x20c>
      
      case EVT_CMD_COMPLETE:
        cc = (void *) ptr;
 8016b22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b24:	617b      	str	r3, [r7, #20]
      
        if (cc->opcode != opcode)
 8016b26:	697b      	ldr	r3, [r7, #20]
 8016b28:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8016b2c:	b29b      	uxth	r3, r3
 8016b2e:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8016b30:	429a      	cmp	r2, r3
 8016b32:	d15f      	bne.n	8016bf4 <hci_send_req+0x1e8>
          goto failed;
      
        ptr += EVT_CMD_COMPLETE_SIZE;
 8016b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b36:	3303      	adds	r3, #3
 8016b38:	627b      	str	r3, [r7, #36]	; 0x24
        len -= EVT_CMD_COMPLETE_SIZE;
 8016b3a:	6a3b      	ldr	r3, [r7, #32]
 8016b3c:	3b03      	subs	r3, #3
 8016b3e:	623b      	str	r3, [r7, #32]
      
        r->rlen = MIN(len, r->rlen);
 8016b40:	687b      	ldr	r3, [r7, #4]
 8016b42:	695a      	ldr	r2, [r3, #20]
 8016b44:	6a3b      	ldr	r3, [r7, #32]
 8016b46:	429a      	cmp	r2, r3
 8016b48:	bf28      	it	cs
 8016b4a:	461a      	movcs	r2, r3
 8016b4c:	687b      	ldr	r3, [r7, #4]
 8016b4e:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 8016b50:	687b      	ldr	r3, [r7, #4]
 8016b52:	6918      	ldr	r0, [r3, #16]
 8016b54:	687b      	ldr	r3, [r7, #4]
 8016b56:	695b      	ldr	r3, [r3, #20]
 8016b58:	461a      	mov	r2, r3
 8016b5a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8016b5c:	f000 fbf7 	bl	801734e <memcpy>
        goto done;
 8016b60:	e05a      	b.n	8016c18 <hci_send_req+0x20c>
      
      case EVT_LE_META_EVENT:
        me = (void *) ptr;
 8016b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b64:	61fb      	str	r3, [r7, #28]
      
        if (me->subevent != r->event)
 8016b66:	69fb      	ldr	r3, [r7, #28]
 8016b68:	781b      	ldrb	r3, [r3, #0]
 8016b6a:	461a      	mov	r2, r3
 8016b6c:	687b      	ldr	r3, [r7, #4]
 8016b6e:	685b      	ldr	r3, [r3, #4]
 8016b70:	429a      	cmp	r2, r3
 8016b72:	d11a      	bne.n	8016baa <hci_send_req+0x19e>
          break;
      
        len -= 1;
 8016b74:	6a3b      	ldr	r3, [r7, #32]
 8016b76:	3b01      	subs	r3, #1
 8016b78:	623b      	str	r3, [r7, #32]
        r->rlen = MIN(len, r->rlen);
 8016b7a:	687b      	ldr	r3, [r7, #4]
 8016b7c:	695a      	ldr	r2, [r3, #20]
 8016b7e:	6a3b      	ldr	r3, [r7, #32]
 8016b80:	429a      	cmp	r2, r3
 8016b82:	bf28      	it	cs
 8016b84:	461a      	movcs	r2, r3
 8016b86:	687b      	ldr	r3, [r7, #4]
 8016b88:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, me->data, r->rlen);
 8016b8a:	687b      	ldr	r3, [r7, #4]
 8016b8c:	6918      	ldr	r0, [r3, #16]
 8016b8e:	69fb      	ldr	r3, [r7, #28]
 8016b90:	1c59      	adds	r1, r3, #1
 8016b92:	687b      	ldr	r3, [r7, #4]
 8016b94:	695b      	ldr	r3, [r3, #20]
 8016b96:	461a      	mov	r2, r3
 8016b98:	f000 fbd9 	bl	801734e <memcpy>
        goto done;
 8016b9c:	e03c      	b.n	8016c18 <hci_send_req+0x20c>
        goto failed;
      
      default:      
        break;
      }
    }
 8016b9e:	bf00      	nop
 8016ba0:	e004      	b.n	8016bac <hci_send_req+0x1a0>
        break;
 8016ba2:	bf00      	nop
 8016ba4:	e002      	b.n	8016bac <hci_send_req+0x1a0>
          break;
 8016ba6:	bf00      	nop
 8016ba8:	e000      	b.n	8016bac <hci_send_req+0x1a0>
          break;
 8016baa:	bf00      	nop
    
    /* If there are no more packets to be processed, be sure there is at list one
       packet in the pool to process the expected event.
       If no free packets are available, discard the processed event and insert it
       into the pool. */
    if (list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)) {
 8016bac:	4823      	ldr	r0, [pc, #140]	; (8016c3c <hci_send_req+0x230>)
 8016bae:	f000 f8d1 	bl	8016d54 <list_is_empty>
 8016bb2:	4603      	mov	r3, r0
 8016bb4:	2b00      	cmp	r3, #0
 8016bb6:	d00d      	beq.n	8016bd4 <hci_send_req+0x1c8>
 8016bb8:	481f      	ldr	r0, [pc, #124]	; (8016c38 <hci_send_req+0x22c>)
 8016bba:	f000 f8cb 	bl	8016d54 <list_is_empty>
 8016bbe:	4603      	mov	r3, r0
 8016bc0:	2b00      	cmp	r3, #0
 8016bc2:	d007      	beq.n	8016bd4 <hci_send_req+0x1c8>
      list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 8016bc4:	693b      	ldr	r3, [r7, #16]
 8016bc6:	4619      	mov	r1, r3
 8016bc8:	481c      	ldr	r0, [pc, #112]	; (8016c3c <hci_send_req+0x230>)
 8016bca:	f000 f90b 	bl	8016de4 <list_insert_tail>
      hciReadPacket=NULL;
 8016bce:	2300      	movs	r3, #0
 8016bd0:	613b      	str	r3, [r7, #16]
 8016bd2:	e008      	b.n	8016be6 <hci_send_req+0x1da>
    else {
      /* Insert the packet in a different queue. These packets will be
      inserted back in the main queue just before exiting from send_req(), so that
      these events can be processed by the application.
    */
    list_insert_tail(&hciTempQueue, (tListNode *)hciReadPacket);
 8016bd4:	693a      	ldr	r2, [r7, #16]
 8016bd6:	f107 0308 	add.w	r3, r7, #8
 8016bda:	4611      	mov	r1, r2
 8016bdc:	4618      	mov	r0, r3
 8016bde:	f000 f901 	bl	8016de4 <list_insert_tail>
      hciReadPacket=NULL;
 8016be2:	2300      	movs	r3, #0
 8016be4:	613b      	str	r3, [r7, #16]
  {
 8016be6:	e73d      	b.n	8016a64 <hci_send_req+0x58>
        goto failed;
 8016be8:	bf00      	nop
 8016bea:	e004      	b.n	8016bf6 <hci_send_req+0x1ea>
        goto failed;
 8016bec:	bf00      	nop
 8016bee:	e002      	b.n	8016bf6 <hci_send_req+0x1ea>
          goto failed;
 8016bf0:	bf00      	nop
 8016bf2:	e000      	b.n	8016bf6 <hci_send_req+0x1ea>
          goto failed;
 8016bf4:	bf00      	nop
    }
  }
  
failed: 
  if (hciReadPacket!=NULL) {
 8016bf6:	693b      	ldr	r3, [r7, #16]
 8016bf8:	2b00      	cmp	r3, #0
 8016bfa:	d004      	beq.n	8016c06 <hci_send_req+0x1fa>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 8016bfc:	693b      	ldr	r3, [r7, #16]
 8016bfe:	4619      	mov	r1, r3
 8016c00:	480e      	ldr	r0, [pc, #56]	; (8016c3c <hci_send_req+0x230>)
 8016c02:	f000 f8c9 	bl	8016d98 <list_insert_head>
  }
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 8016c06:	f107 0308 	add.w	r3, r7, #8
 8016c0a:	4619      	mov	r1, r3
 8016c0c:	480a      	ldr	r0, [pc, #40]	; (8016c38 <hci_send_req+0x22c>)
 8016c0e:	f7ff fe61 	bl	80168d4 <move_list>

  return -1;
 8016c12:	f04f 33ff 	mov.w	r3, #4294967295
 8016c16:	e00b      	b.n	8016c30 <hci_send_req+0x224>
  
done:
  /* Insert the packet back into the pool.*/
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 8016c18:	693b      	ldr	r3, [r7, #16]
 8016c1a:	4619      	mov	r1, r3
 8016c1c:	4807      	ldr	r0, [pc, #28]	; (8016c3c <hci_send_req+0x230>)
 8016c1e:	f000 f8bb 	bl	8016d98 <list_insert_head>
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 8016c22:	f107 0308 	add.w	r3, r7, #8
 8016c26:	4619      	mov	r1, r3
 8016c28:	4803      	ldr	r0, [pc, #12]	; (8016c38 <hci_send_req+0x22c>)
 8016c2a:	f7ff fe53 	bl	80168d4 <move_list>

  return 0;
 8016c2e:	2300      	movs	r3, #0
}
 8016c30:	4618      	mov	r0, r3
 8016c32:	3738      	adds	r7, #56	; 0x38
 8016c34:	46bd      	mov	sp, r7
 8016c36:	bd80      	pop	{r7, pc}
 8016c38:	20000610 	.word	0x20000610
 8016c3c:	20000608 	.word	0x20000608

08016c40 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 8016c40:	b580      	push	{r7, lr}
 8016c42:	b082      	sub	sp, #8
 8016c44:	af00      	add	r7, sp, #0
  tHciDataPacket * hciReadPacket = NULL;
 8016c46:	2300      	movs	r3, #0
 8016c48:	607b      	str	r3, [r7, #4]
     
  /* process any pending events read */
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 8016c4a:	e013      	b.n	8016c74 <hci_user_evt_proc+0x34>
  {
    list_remove_head (&hciReadPktRxQueue, (tListNode **)&hciReadPacket);
 8016c4c:	1d3b      	adds	r3, r7, #4
 8016c4e:	4619      	mov	r1, r3
 8016c50:	480e      	ldr	r0, [pc, #56]	; (8016c8c <hci_user_evt_proc+0x4c>)
 8016c52:	f000 f90e 	bl	8016e72 <list_remove_head>

    if (hciContext.UserEvtRx != NULL)
 8016c56:	4b0e      	ldr	r3, [pc, #56]	; (8016c90 <hci_user_evt_proc+0x50>)
 8016c58:	69db      	ldr	r3, [r3, #28]
 8016c5a:	2b00      	cmp	r3, #0
 8016c5c:	d005      	beq.n	8016c6a <hci_user_evt_proc+0x2a>
    {
      hciContext.UserEvtRx(hciReadPacket->dataBuff);
 8016c5e:	4b0c      	ldr	r3, [pc, #48]	; (8016c90 <hci_user_evt_proc+0x50>)
 8016c60:	69db      	ldr	r3, [r3, #28]
 8016c62:	687a      	ldr	r2, [r7, #4]
 8016c64:	3208      	adds	r2, #8
 8016c66:	4610      	mov	r0, r2
 8016c68:	4798      	blx	r3
    }

    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 8016c6a:	687b      	ldr	r3, [r7, #4]
 8016c6c:	4619      	mov	r1, r3
 8016c6e:	4809      	ldr	r0, [pc, #36]	; (8016c94 <hci_user_evt_proc+0x54>)
 8016c70:	f000 f8b8 	bl	8016de4 <list_insert_tail>
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 8016c74:	4805      	ldr	r0, [pc, #20]	; (8016c8c <hci_user_evt_proc+0x4c>)
 8016c76:	f000 f86d 	bl	8016d54 <list_is_empty>
 8016c7a:	4603      	mov	r3, r0
 8016c7c:	2b00      	cmp	r3, #0
 8016c7e:	d0e5      	beq.n	8016c4c <hci_user_evt_proc+0xc>
  }
}
 8016c80:	bf00      	nop
 8016c82:	bf00      	nop
 8016c84:	3708      	adds	r7, #8
 8016c86:	46bd      	mov	sp, r7
 8016c88:	bd80      	pop	{r7, pc}
 8016c8a:	bf00      	nop
 8016c8c:	20000610 	.word	0x20000610
 8016c90:	2000046c 	.word	0x2000046c
 8016c94:	20000608 	.word	0x20000608

08016c98 <hci_notify_asynch_evt>:

int32_t hci_notify_asynch_evt(void* pdata)
{
 8016c98:	b580      	push	{r7, lr}
 8016c9a:	b086      	sub	sp, #24
 8016c9c:	af00      	add	r7, sp, #0
 8016c9e:	6078      	str	r0, [r7, #4]

  tHciDataPacket * hciReadPacket = NULL;
 8016ca0:	2300      	movs	r3, #0
 8016ca2:	60fb      	str	r3, [r7, #12]
  uint8_t data_len;
  
  int32_t ret = 0;
 8016ca4:	2300      	movs	r3, #0
 8016ca6:	617b      	str	r3, [r7, #20]
  
  if (list_is_empty (&hciReadPktPool) == FALSE)
 8016ca8:	481f      	ldr	r0, [pc, #124]	; (8016d28 <hci_notify_asynch_evt+0x90>)
 8016caa:	f000 f853 	bl	8016d54 <list_is_empty>
 8016cae:	4603      	mov	r3, r0
 8016cb0:	2b00      	cmp	r3, #0
 8016cb2:	d132      	bne.n	8016d1a <hci_notify_asynch_evt+0x82>
  {
    /* Queuing a packet to read */
    list_remove_head (&hciReadPktPool, (tListNode **)&hciReadPacket);
 8016cb4:	f107 030c 	add.w	r3, r7, #12
 8016cb8:	4619      	mov	r1, r3
 8016cba:	481b      	ldr	r0, [pc, #108]	; (8016d28 <hci_notify_asynch_evt+0x90>)
 8016cbc:	f000 f8d9 	bl	8016e72 <list_remove_head>
    
    if (hciContext.io.Receive)
 8016cc0:	4b1a      	ldr	r3, [pc, #104]	; (8016d2c <hci_notify_asynch_evt+0x94>)
 8016cc2:	68db      	ldr	r3, [r3, #12]
 8016cc4:	2b00      	cmp	r3, #0
 8016cc6:	d02a      	beq.n	8016d1e <hci_notify_asynch_evt+0x86>
    {
      data_len = hciContext.io.Receive(hciReadPacket->dataBuff, HCI_READ_PACKET_SIZE);
 8016cc8:	4b18      	ldr	r3, [pc, #96]	; (8016d2c <hci_notify_asynch_evt+0x94>)
 8016cca:	68db      	ldr	r3, [r3, #12]
 8016ccc:	68fa      	ldr	r2, [r7, #12]
 8016cce:	3208      	adds	r2, #8
 8016cd0:	2180      	movs	r1, #128	; 0x80
 8016cd2:	4610      	mov	r0, r2
 8016cd4:	4798      	blx	r3
 8016cd6:	4603      	mov	r3, r0
 8016cd8:	74fb      	strb	r3, [r7, #19]
      if (data_len > 0)
 8016cda:	7cfb      	ldrb	r3, [r7, #19]
 8016cdc:	2b00      	cmp	r3, #0
 8016cde:	d016      	beq.n	8016d0e <hci_notify_asynch_evt+0x76>
      {                    
        hciReadPacket->data_len = data_len;
 8016ce0:	68fb      	ldr	r3, [r7, #12]
 8016ce2:	7cfa      	ldrb	r2, [r7, #19]
 8016ce4:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
        if (verify_packet(hciReadPacket) == 0)
 8016ce8:	68fb      	ldr	r3, [r7, #12]
 8016cea:	4618      	mov	r0, r3
 8016cec:	f7ff fd92 	bl	8016814 <verify_packet>
 8016cf0:	4603      	mov	r3, r0
 8016cf2:	2b00      	cmp	r3, #0
 8016cf4:	d105      	bne.n	8016d02 <hci_notify_asynch_evt+0x6a>
          list_insert_tail(&hciReadPktRxQueue, (tListNode *)hciReadPacket);
 8016cf6:	68fb      	ldr	r3, [r7, #12]
 8016cf8:	4619      	mov	r1, r3
 8016cfa:	480d      	ldr	r0, [pc, #52]	; (8016d30 <hci_notify_asynch_evt+0x98>)
 8016cfc:	f000 f872 	bl	8016de4 <list_insert_tail>
 8016d00:	e00d      	b.n	8016d1e <hci_notify_asynch_evt+0x86>
        else
          list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);          
 8016d02:	68fb      	ldr	r3, [r7, #12]
 8016d04:	4619      	mov	r1, r3
 8016d06:	4808      	ldr	r0, [pc, #32]	; (8016d28 <hci_notify_asynch_evt+0x90>)
 8016d08:	f000 f846 	bl	8016d98 <list_insert_head>
 8016d0c:	e007      	b.n	8016d1e <hci_notify_asynch_evt+0x86>
      }
      else 
      {
        /* Insert the packet back into the pool*/
        list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 8016d0e:	68fb      	ldr	r3, [r7, #12]
 8016d10:	4619      	mov	r1, r3
 8016d12:	4805      	ldr	r0, [pc, #20]	; (8016d28 <hci_notify_asynch_evt+0x90>)
 8016d14:	f000 f840 	bl	8016d98 <list_insert_head>
 8016d18:	e001      	b.n	8016d1e <hci_notify_asynch_evt+0x86>
      }
    }
  }
  else 
  {
    ret = 1;
 8016d1a:	2301      	movs	r3, #1
 8016d1c:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8016d1e:	697b      	ldr	r3, [r7, #20]

}
 8016d20:	4618      	mov	r0, r3
 8016d22:	3718      	adds	r7, #24
 8016d24:	46bd      	mov	sp, r7
 8016d26:	bd80      	pop	{r7, pc}
 8016d28:	20000608 	.word	0x20000608
 8016d2c:	2000046c 	.word	0x2000046c
 8016d30:	20000610 	.word	0x20000610

08016d34 <list_init_head>:

/******************************************************************************
 * Function Definitions 
******************************************************************************/
void list_init_head (tListNode * listHead)
{
 8016d34:	b480      	push	{r7}
 8016d36:	b083      	sub	sp, #12
 8016d38:	af00      	add	r7, sp, #0
 8016d3a:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 8016d3c:	687b      	ldr	r3, [r7, #4]
 8016d3e:	687a      	ldr	r2, [r7, #4]
 8016d40:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;	
 8016d42:	687b      	ldr	r3, [r7, #4]
 8016d44:	687a      	ldr	r2, [r7, #4]
 8016d46:	605a      	str	r2, [r3, #4]
}
 8016d48:	bf00      	nop
 8016d4a:	370c      	adds	r7, #12
 8016d4c:	46bd      	mov	sp, r7
 8016d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d52:	4770      	bx	lr

08016d54 <list_is_empty>:

uint8_t list_is_empty (tListNode * listHead)
{
 8016d54:	b480      	push	{r7}
 8016d56:	b087      	sub	sp, #28
 8016d58:	af00      	add	r7, sp, #0
 8016d5a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8016d5c:	f3ef 8310 	mrs	r3, PRIMASK
 8016d60:	60fb      	str	r3, [r7, #12]
  return(result);
 8016d62:	68fb      	ldr	r3, [r7, #12]
  uint8_t return_value;
  
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8016d64:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8016d66:	b672      	cpsid	i
}
 8016d68:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
   
  if(listHead->next == listHead)
 8016d6a:	687b      	ldr	r3, [r7, #4]
 8016d6c:	681b      	ldr	r3, [r3, #0]
 8016d6e:	687a      	ldr	r2, [r7, #4]
 8016d70:	429a      	cmp	r2, r3
 8016d72:	d102      	bne.n	8016d7a <list_is_empty+0x26>
  {
    return_value = 1;
 8016d74:	2301      	movs	r3, #1
 8016d76:	75fb      	strb	r3, [r7, #23]
 8016d78:	e001      	b.n	8016d7e <list_is_empty+0x2a>
  }
  else
  {
    return_value = 0;
 8016d7a:	2300      	movs	r3, #0
 8016d7c:	75fb      	strb	r3, [r7, #23]
 8016d7e:	693b      	ldr	r3, [r7, #16]
 8016d80:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8016d82:	68bb      	ldr	r3, [r7, #8]
 8016d84:	f383 8810 	msr	PRIMASK, r3
}
 8016d88:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return return_value;
 8016d8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8016d8c:	4618      	mov	r0, r3
 8016d8e:	371c      	adds	r7, #28
 8016d90:	46bd      	mov	sp, r7
 8016d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d96:	4770      	bx	lr

08016d98 <list_insert_head>:

void list_insert_head (tListNode * listHead, tListNode * node)
{
 8016d98:	b480      	push	{r7}
 8016d9a:	b087      	sub	sp, #28
 8016d9c:	af00      	add	r7, sp, #0
 8016d9e:	6078      	str	r0, [r7, #4]
 8016da0:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8016da2:	f3ef 8310 	mrs	r3, PRIMASK
 8016da6:	60fb      	str	r3, [r7, #12]
  return(result);
 8016da8:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8016daa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8016dac:	b672      	cpsid	i
}
 8016dae:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead->next;
 8016db0:	687b      	ldr	r3, [r7, #4]
 8016db2:	681a      	ldr	r2, [r3, #0]
 8016db4:	683b      	ldr	r3, [r7, #0]
 8016db6:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 8016db8:	683b      	ldr	r3, [r7, #0]
 8016dba:	687a      	ldr	r2, [r7, #4]
 8016dbc:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 8016dbe:	687b      	ldr	r3, [r7, #4]
 8016dc0:	683a      	ldr	r2, [r7, #0]
 8016dc2:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 8016dc4:	683b      	ldr	r3, [r7, #0]
 8016dc6:	681b      	ldr	r3, [r3, #0]
 8016dc8:	683a      	ldr	r2, [r7, #0]
 8016dca:	605a      	str	r2, [r3, #4]
 8016dcc:	697b      	ldr	r3, [r7, #20]
 8016dce:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8016dd0:	693b      	ldr	r3, [r7, #16]
 8016dd2:	f383 8810 	msr	PRIMASK, r3
}
 8016dd6:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8016dd8:	bf00      	nop
 8016dda:	371c      	adds	r7, #28
 8016ddc:	46bd      	mov	sp, r7
 8016dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016de2:	4770      	bx	lr

08016de4 <list_insert_tail>:

void list_insert_tail (tListNode * listHead, tListNode * node)
{
 8016de4:	b480      	push	{r7}
 8016de6:	b087      	sub	sp, #28
 8016de8:	af00      	add	r7, sp, #0
 8016dea:	6078      	str	r0, [r7, #4]
 8016dec:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8016dee:	f3ef 8310 	mrs	r3, PRIMASK
 8016df2:	60fb      	str	r3, [r7, #12]
  return(result);
 8016df4:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8016df6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8016df8:	b672      	cpsid	i
}
 8016dfa:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead;
 8016dfc:	683b      	ldr	r3, [r7, #0]
 8016dfe:	687a      	ldr	r2, [r7, #4]
 8016e00:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 8016e02:	687b      	ldr	r3, [r7, #4]
 8016e04:	685a      	ldr	r2, [r3, #4]
 8016e06:	683b      	ldr	r3, [r7, #0]
 8016e08:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 8016e0a:	687b      	ldr	r3, [r7, #4]
 8016e0c:	683a      	ldr	r2, [r7, #0]
 8016e0e:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 8016e10:	683b      	ldr	r3, [r7, #0]
 8016e12:	685b      	ldr	r3, [r3, #4]
 8016e14:	683a      	ldr	r2, [r7, #0]
 8016e16:	601a      	str	r2, [r3, #0]
 8016e18:	697b      	ldr	r3, [r7, #20]
 8016e1a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8016e1c:	693b      	ldr	r3, [r7, #16]
 8016e1e:	f383 8810 	msr	PRIMASK, r3
}
 8016e22:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8016e24:	bf00      	nop
 8016e26:	371c      	adds	r7, #28
 8016e28:	46bd      	mov	sp, r7
 8016e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e2e:	4770      	bx	lr

08016e30 <list_remove_node>:

void list_remove_node (tListNode * node)
{
 8016e30:	b480      	push	{r7}
 8016e32:	b087      	sub	sp, #28
 8016e34:	af00      	add	r7, sp, #0
 8016e36:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8016e38:	f3ef 8310 	mrs	r3, PRIMASK
 8016e3c:	60fb      	str	r3, [r7, #12]
  return(result);
 8016e3e:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8016e40:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8016e42:	b672      	cpsid	i
}
 8016e44:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  (node->prev)->next = node->next;
 8016e46:	687b      	ldr	r3, [r7, #4]
 8016e48:	685b      	ldr	r3, [r3, #4]
 8016e4a:	687a      	ldr	r2, [r7, #4]
 8016e4c:	6812      	ldr	r2, [r2, #0]
 8016e4e:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 8016e50:	687b      	ldr	r3, [r7, #4]
 8016e52:	681b      	ldr	r3, [r3, #0]
 8016e54:	687a      	ldr	r2, [r7, #4]
 8016e56:	6852      	ldr	r2, [r2, #4]
 8016e58:	605a      	str	r2, [r3, #4]
 8016e5a:	697b      	ldr	r3, [r7, #20]
 8016e5c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8016e5e:	693b      	ldr	r3, [r7, #16]
 8016e60:	f383 8810 	msr	PRIMASK, r3
}
 8016e64:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8016e66:	bf00      	nop
 8016e68:	371c      	adds	r7, #28
 8016e6a:	46bd      	mov	sp, r7
 8016e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e70:	4770      	bx	lr

08016e72 <list_remove_head>:

void list_remove_head (tListNode * listHead, tListNode ** node )
{
 8016e72:	b580      	push	{r7, lr}
 8016e74:	b086      	sub	sp, #24
 8016e76:	af00      	add	r7, sp, #0
 8016e78:	6078      	str	r0, [r7, #4]
 8016e7a:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8016e7c:	f3ef 8310 	mrs	r3, PRIMASK
 8016e80:	60fb      	str	r3, [r7, #12]
  return(result);
 8016e82:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8016e84:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8016e86:	b672      	cpsid	i
}
 8016e88:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->next;
 8016e8a:	687b      	ldr	r3, [r7, #4]
 8016e8c:	681a      	ldr	r2, [r3, #0]
 8016e8e:	683b      	ldr	r3, [r7, #0]
 8016e90:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->next);
 8016e92:	687b      	ldr	r3, [r7, #4]
 8016e94:	681b      	ldr	r3, [r3, #0]
 8016e96:	4618      	mov	r0, r3
 8016e98:	f7ff ffca 	bl	8016e30 <list_remove_node>
  (*node)->next = NULL;
 8016e9c:	683b      	ldr	r3, [r7, #0]
 8016e9e:	681b      	ldr	r3, [r3, #0]
 8016ea0:	2200      	movs	r2, #0
 8016ea2:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 8016ea4:	683b      	ldr	r3, [r7, #0]
 8016ea6:	681b      	ldr	r3, [r3, #0]
 8016ea8:	2200      	movs	r2, #0
 8016eaa:	605a      	str	r2, [r3, #4]
 8016eac:	697b      	ldr	r3, [r7, #20]
 8016eae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8016eb0:	693b      	ldr	r3, [r7, #16]
 8016eb2:	f383 8810 	msr	PRIMASK, r3
}
 8016eb6:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8016eb8:	bf00      	nop
 8016eba:	3718      	adds	r7, #24
 8016ebc:	46bd      	mov	sp, r7
 8016ebe:	bd80      	pop	{r7, pc}

08016ec0 <list_remove_tail>:

void list_remove_tail (tListNode * listHead, tListNode ** node )
{
 8016ec0:	b580      	push	{r7, lr}
 8016ec2:	b086      	sub	sp, #24
 8016ec4:	af00      	add	r7, sp, #0
 8016ec6:	6078      	str	r0, [r7, #4]
 8016ec8:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8016eca:	f3ef 8310 	mrs	r3, PRIMASK
 8016ece:	60fb      	str	r3, [r7, #12]
  return(result);
 8016ed0:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8016ed2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8016ed4:	b672      	cpsid	i
}
 8016ed6:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->prev;
 8016ed8:	687b      	ldr	r3, [r7, #4]
 8016eda:	685a      	ldr	r2, [r3, #4]
 8016edc:	683b      	ldr	r3, [r7, #0]
 8016ede:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->prev);
 8016ee0:	687b      	ldr	r3, [r7, #4]
 8016ee2:	685b      	ldr	r3, [r3, #4]
 8016ee4:	4618      	mov	r0, r3
 8016ee6:	f7ff ffa3 	bl	8016e30 <list_remove_node>
  (*node)->next = NULL;
 8016eea:	683b      	ldr	r3, [r7, #0]
 8016eec:	681b      	ldr	r3, [r3, #0]
 8016eee:	2200      	movs	r2, #0
 8016ef0:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 8016ef2:	683b      	ldr	r3, [r7, #0]
 8016ef4:	681b      	ldr	r3, [r3, #0]
 8016ef6:	2200      	movs	r2, #0
 8016ef8:	605a      	str	r2, [r3, #4]
 8016efa:	697b      	ldr	r3, [r7, #20]
 8016efc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8016efe:	693b      	ldr	r3, [r7, #16]
 8016f00:	f383 8810 	msr	PRIMASK, r3
}
 8016f04:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8016f06:	bf00      	nop
 8016f08:	3718      	adds	r7, #24
 8016f0a:	46bd      	mov	sp, r7
 8016f0c:	bd80      	pop	{r7, pc}

08016f0e <list_get_size>:
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}

int list_get_size (tListNode * listHead)
{
 8016f0e:	b480      	push	{r7}
 8016f10:	b089      	sub	sp, #36	; 0x24
 8016f12:	af00      	add	r7, sp, #0
 8016f14:	6078      	str	r0, [r7, #4]
  int size = 0;
 8016f16:	2300      	movs	r3, #0
 8016f18:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8016f1a:	f3ef 8310 	mrs	r3, PRIMASK
 8016f1e:	613b      	str	r3, [r7, #16]
  return(result);
 8016f20:	693b      	ldr	r3, [r7, #16]
  tListNode * temp;

  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8016f22:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8016f24:	b672      	cpsid	i
}
 8016f26:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  temp = listHead->next;
 8016f28:	687b      	ldr	r3, [r7, #4]
 8016f2a:	681b      	ldr	r3, [r3, #0]
 8016f2c:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 8016f2e:	e005      	b.n	8016f3c <list_get_size+0x2e>
  {
    size++;
 8016f30:	69fb      	ldr	r3, [r7, #28]
 8016f32:	3301      	adds	r3, #1
 8016f34:	61fb      	str	r3, [r7, #28]
    temp = temp->next;		
 8016f36:	69bb      	ldr	r3, [r7, #24]
 8016f38:	681b      	ldr	r3, [r3, #0]
 8016f3a:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 8016f3c:	69ba      	ldr	r2, [r7, #24]
 8016f3e:	687b      	ldr	r3, [r7, #4]
 8016f40:	429a      	cmp	r2, r3
 8016f42:	d1f5      	bne.n	8016f30 <list_get_size+0x22>
 8016f44:	697b      	ldr	r3, [r7, #20]
 8016f46:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8016f48:	68fb      	ldr	r3, [r7, #12]
 8016f4a:	f383 8810 	msr	PRIMASK, r3
}
 8016f4e:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return (size);
 8016f50:	69fb      	ldr	r3, [r7, #28]
}
 8016f52:	4618      	mov	r0, r3
 8016f54:	3724      	adds	r7, #36	; 0x24
 8016f56:	46bd      	mov	sp, r7
 8016f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f5c:	4770      	bx	lr
	...

08016f60 <__errno>:
 8016f60:	4b01      	ldr	r3, [pc, #4]	; (8016f68 <__errno+0x8>)
 8016f62:	6818      	ldr	r0, [r3, #0]
 8016f64:	4770      	bx	lr
 8016f66:	bf00      	nop
 8016f68:	2000001c 	.word	0x2000001c

08016f6c <__sflush_r>:
 8016f6c:	898a      	ldrh	r2, [r1, #12]
 8016f6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016f72:	4605      	mov	r5, r0
 8016f74:	0710      	lsls	r0, r2, #28
 8016f76:	460c      	mov	r4, r1
 8016f78:	d458      	bmi.n	801702c <__sflush_r+0xc0>
 8016f7a:	684b      	ldr	r3, [r1, #4]
 8016f7c:	2b00      	cmp	r3, #0
 8016f7e:	dc05      	bgt.n	8016f8c <__sflush_r+0x20>
 8016f80:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8016f82:	2b00      	cmp	r3, #0
 8016f84:	dc02      	bgt.n	8016f8c <__sflush_r+0x20>
 8016f86:	2000      	movs	r0, #0
 8016f88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016f8c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8016f8e:	2e00      	cmp	r6, #0
 8016f90:	d0f9      	beq.n	8016f86 <__sflush_r+0x1a>
 8016f92:	2300      	movs	r3, #0
 8016f94:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8016f98:	682f      	ldr	r7, [r5, #0]
 8016f9a:	602b      	str	r3, [r5, #0]
 8016f9c:	d032      	beq.n	8017004 <__sflush_r+0x98>
 8016f9e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8016fa0:	89a3      	ldrh	r3, [r4, #12]
 8016fa2:	075a      	lsls	r2, r3, #29
 8016fa4:	d505      	bpl.n	8016fb2 <__sflush_r+0x46>
 8016fa6:	6863      	ldr	r3, [r4, #4]
 8016fa8:	1ac0      	subs	r0, r0, r3
 8016faa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8016fac:	b10b      	cbz	r3, 8016fb2 <__sflush_r+0x46>
 8016fae:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8016fb0:	1ac0      	subs	r0, r0, r3
 8016fb2:	2300      	movs	r3, #0
 8016fb4:	4602      	mov	r2, r0
 8016fb6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8016fb8:	6a21      	ldr	r1, [r4, #32]
 8016fba:	4628      	mov	r0, r5
 8016fbc:	47b0      	blx	r6
 8016fbe:	1c43      	adds	r3, r0, #1
 8016fc0:	89a3      	ldrh	r3, [r4, #12]
 8016fc2:	d106      	bne.n	8016fd2 <__sflush_r+0x66>
 8016fc4:	6829      	ldr	r1, [r5, #0]
 8016fc6:	291d      	cmp	r1, #29
 8016fc8:	d82c      	bhi.n	8017024 <__sflush_r+0xb8>
 8016fca:	4a2a      	ldr	r2, [pc, #168]	; (8017074 <__sflush_r+0x108>)
 8016fcc:	40ca      	lsrs	r2, r1
 8016fce:	07d6      	lsls	r6, r2, #31
 8016fd0:	d528      	bpl.n	8017024 <__sflush_r+0xb8>
 8016fd2:	2200      	movs	r2, #0
 8016fd4:	6062      	str	r2, [r4, #4]
 8016fd6:	04d9      	lsls	r1, r3, #19
 8016fd8:	6922      	ldr	r2, [r4, #16]
 8016fda:	6022      	str	r2, [r4, #0]
 8016fdc:	d504      	bpl.n	8016fe8 <__sflush_r+0x7c>
 8016fde:	1c42      	adds	r2, r0, #1
 8016fe0:	d101      	bne.n	8016fe6 <__sflush_r+0x7a>
 8016fe2:	682b      	ldr	r3, [r5, #0]
 8016fe4:	b903      	cbnz	r3, 8016fe8 <__sflush_r+0x7c>
 8016fe6:	6560      	str	r0, [r4, #84]	; 0x54
 8016fe8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8016fea:	602f      	str	r7, [r5, #0]
 8016fec:	2900      	cmp	r1, #0
 8016fee:	d0ca      	beq.n	8016f86 <__sflush_r+0x1a>
 8016ff0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016ff4:	4299      	cmp	r1, r3
 8016ff6:	d002      	beq.n	8016ffe <__sflush_r+0x92>
 8016ff8:	4628      	mov	r0, r5
 8016ffa:	f000 f9bf 	bl	801737c <_free_r>
 8016ffe:	2000      	movs	r0, #0
 8017000:	6360      	str	r0, [r4, #52]	; 0x34
 8017002:	e7c1      	b.n	8016f88 <__sflush_r+0x1c>
 8017004:	6a21      	ldr	r1, [r4, #32]
 8017006:	2301      	movs	r3, #1
 8017008:	4628      	mov	r0, r5
 801700a:	47b0      	blx	r6
 801700c:	1c41      	adds	r1, r0, #1
 801700e:	d1c7      	bne.n	8016fa0 <__sflush_r+0x34>
 8017010:	682b      	ldr	r3, [r5, #0]
 8017012:	2b00      	cmp	r3, #0
 8017014:	d0c4      	beq.n	8016fa0 <__sflush_r+0x34>
 8017016:	2b1d      	cmp	r3, #29
 8017018:	d001      	beq.n	801701e <__sflush_r+0xb2>
 801701a:	2b16      	cmp	r3, #22
 801701c:	d101      	bne.n	8017022 <__sflush_r+0xb6>
 801701e:	602f      	str	r7, [r5, #0]
 8017020:	e7b1      	b.n	8016f86 <__sflush_r+0x1a>
 8017022:	89a3      	ldrh	r3, [r4, #12]
 8017024:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017028:	81a3      	strh	r3, [r4, #12]
 801702a:	e7ad      	b.n	8016f88 <__sflush_r+0x1c>
 801702c:	690f      	ldr	r7, [r1, #16]
 801702e:	2f00      	cmp	r7, #0
 8017030:	d0a9      	beq.n	8016f86 <__sflush_r+0x1a>
 8017032:	0793      	lsls	r3, r2, #30
 8017034:	680e      	ldr	r6, [r1, #0]
 8017036:	bf08      	it	eq
 8017038:	694b      	ldreq	r3, [r1, #20]
 801703a:	600f      	str	r7, [r1, #0]
 801703c:	bf18      	it	ne
 801703e:	2300      	movne	r3, #0
 8017040:	eba6 0807 	sub.w	r8, r6, r7
 8017044:	608b      	str	r3, [r1, #8]
 8017046:	f1b8 0f00 	cmp.w	r8, #0
 801704a:	dd9c      	ble.n	8016f86 <__sflush_r+0x1a>
 801704c:	6a21      	ldr	r1, [r4, #32]
 801704e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8017050:	4643      	mov	r3, r8
 8017052:	463a      	mov	r2, r7
 8017054:	4628      	mov	r0, r5
 8017056:	47b0      	blx	r6
 8017058:	2800      	cmp	r0, #0
 801705a:	dc06      	bgt.n	801706a <__sflush_r+0xfe>
 801705c:	89a3      	ldrh	r3, [r4, #12]
 801705e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017062:	81a3      	strh	r3, [r4, #12]
 8017064:	f04f 30ff 	mov.w	r0, #4294967295
 8017068:	e78e      	b.n	8016f88 <__sflush_r+0x1c>
 801706a:	4407      	add	r7, r0
 801706c:	eba8 0800 	sub.w	r8, r8, r0
 8017070:	e7e9      	b.n	8017046 <__sflush_r+0xda>
 8017072:	bf00      	nop
 8017074:	20400001 	.word	0x20400001

08017078 <_fflush_r>:
 8017078:	b538      	push	{r3, r4, r5, lr}
 801707a:	690b      	ldr	r3, [r1, #16]
 801707c:	4605      	mov	r5, r0
 801707e:	460c      	mov	r4, r1
 8017080:	b913      	cbnz	r3, 8017088 <_fflush_r+0x10>
 8017082:	2500      	movs	r5, #0
 8017084:	4628      	mov	r0, r5
 8017086:	bd38      	pop	{r3, r4, r5, pc}
 8017088:	b118      	cbz	r0, 8017092 <_fflush_r+0x1a>
 801708a:	6983      	ldr	r3, [r0, #24]
 801708c:	b90b      	cbnz	r3, 8017092 <_fflush_r+0x1a>
 801708e:	f000 f899 	bl	80171c4 <__sinit>
 8017092:	4b14      	ldr	r3, [pc, #80]	; (80170e4 <_fflush_r+0x6c>)
 8017094:	429c      	cmp	r4, r3
 8017096:	d11b      	bne.n	80170d0 <_fflush_r+0x58>
 8017098:	686c      	ldr	r4, [r5, #4]
 801709a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801709e:	2b00      	cmp	r3, #0
 80170a0:	d0ef      	beq.n	8017082 <_fflush_r+0xa>
 80170a2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80170a4:	07d0      	lsls	r0, r2, #31
 80170a6:	d404      	bmi.n	80170b2 <_fflush_r+0x3a>
 80170a8:	0599      	lsls	r1, r3, #22
 80170aa:	d402      	bmi.n	80170b2 <_fflush_r+0x3a>
 80170ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80170ae:	f000 f94c 	bl	801734a <__retarget_lock_acquire_recursive>
 80170b2:	4628      	mov	r0, r5
 80170b4:	4621      	mov	r1, r4
 80170b6:	f7ff ff59 	bl	8016f6c <__sflush_r>
 80170ba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80170bc:	07da      	lsls	r2, r3, #31
 80170be:	4605      	mov	r5, r0
 80170c0:	d4e0      	bmi.n	8017084 <_fflush_r+0xc>
 80170c2:	89a3      	ldrh	r3, [r4, #12]
 80170c4:	059b      	lsls	r3, r3, #22
 80170c6:	d4dd      	bmi.n	8017084 <_fflush_r+0xc>
 80170c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80170ca:	f000 f93f 	bl	801734c <__retarget_lock_release_recursive>
 80170ce:	e7d9      	b.n	8017084 <_fflush_r+0xc>
 80170d0:	4b05      	ldr	r3, [pc, #20]	; (80170e8 <_fflush_r+0x70>)
 80170d2:	429c      	cmp	r4, r3
 80170d4:	d101      	bne.n	80170da <_fflush_r+0x62>
 80170d6:	68ac      	ldr	r4, [r5, #8]
 80170d8:	e7df      	b.n	801709a <_fflush_r+0x22>
 80170da:	4b04      	ldr	r3, [pc, #16]	; (80170ec <_fflush_r+0x74>)
 80170dc:	429c      	cmp	r4, r3
 80170de:	bf08      	it	eq
 80170e0:	68ec      	ldreq	r4, [r5, #12]
 80170e2:	e7da      	b.n	801709a <_fflush_r+0x22>
 80170e4:	08018280 	.word	0x08018280
 80170e8:	080182a0 	.word	0x080182a0
 80170ec:	08018260 	.word	0x08018260

080170f0 <fflush>:
 80170f0:	4601      	mov	r1, r0
 80170f2:	b920      	cbnz	r0, 80170fe <fflush+0xe>
 80170f4:	4b04      	ldr	r3, [pc, #16]	; (8017108 <fflush+0x18>)
 80170f6:	4905      	ldr	r1, [pc, #20]	; (801710c <fflush+0x1c>)
 80170f8:	6818      	ldr	r0, [r3, #0]
 80170fa:	f000 b8e1 	b.w	80172c0 <_fwalk_reent>
 80170fe:	4b04      	ldr	r3, [pc, #16]	; (8017110 <fflush+0x20>)
 8017100:	6818      	ldr	r0, [r3, #0]
 8017102:	f7ff bfb9 	b.w	8017078 <_fflush_r>
 8017106:	bf00      	nop
 8017108:	080182c0 	.word	0x080182c0
 801710c:	08017079 	.word	0x08017079
 8017110:	2000001c 	.word	0x2000001c

08017114 <std>:
 8017114:	2300      	movs	r3, #0
 8017116:	b510      	push	{r4, lr}
 8017118:	4604      	mov	r4, r0
 801711a:	e9c0 3300 	strd	r3, r3, [r0]
 801711e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8017122:	6083      	str	r3, [r0, #8]
 8017124:	8181      	strh	r1, [r0, #12]
 8017126:	6643      	str	r3, [r0, #100]	; 0x64
 8017128:	81c2      	strh	r2, [r0, #14]
 801712a:	6183      	str	r3, [r0, #24]
 801712c:	4619      	mov	r1, r3
 801712e:	2208      	movs	r2, #8
 8017130:	305c      	adds	r0, #92	; 0x5c
 8017132:	f000 f91a 	bl	801736a <memset>
 8017136:	4b05      	ldr	r3, [pc, #20]	; (801714c <std+0x38>)
 8017138:	6263      	str	r3, [r4, #36]	; 0x24
 801713a:	4b05      	ldr	r3, [pc, #20]	; (8017150 <std+0x3c>)
 801713c:	62a3      	str	r3, [r4, #40]	; 0x28
 801713e:	4b05      	ldr	r3, [pc, #20]	; (8017154 <std+0x40>)
 8017140:	62e3      	str	r3, [r4, #44]	; 0x2c
 8017142:	4b05      	ldr	r3, [pc, #20]	; (8017158 <std+0x44>)
 8017144:	6224      	str	r4, [r4, #32]
 8017146:	6323      	str	r3, [r4, #48]	; 0x30
 8017148:	bd10      	pop	{r4, pc}
 801714a:	bf00      	nop
 801714c:	08017639 	.word	0x08017639
 8017150:	0801765b 	.word	0x0801765b
 8017154:	08017693 	.word	0x08017693
 8017158:	080176b7 	.word	0x080176b7

0801715c <_cleanup_r>:
 801715c:	4901      	ldr	r1, [pc, #4]	; (8017164 <_cleanup_r+0x8>)
 801715e:	f000 b8af 	b.w	80172c0 <_fwalk_reent>
 8017162:	bf00      	nop
 8017164:	08017079 	.word	0x08017079

08017168 <__sfmoreglue>:
 8017168:	b570      	push	{r4, r5, r6, lr}
 801716a:	1e4a      	subs	r2, r1, #1
 801716c:	2568      	movs	r5, #104	; 0x68
 801716e:	4355      	muls	r5, r2
 8017170:	460e      	mov	r6, r1
 8017172:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8017176:	f000 f951 	bl	801741c <_malloc_r>
 801717a:	4604      	mov	r4, r0
 801717c:	b140      	cbz	r0, 8017190 <__sfmoreglue+0x28>
 801717e:	2100      	movs	r1, #0
 8017180:	e9c0 1600 	strd	r1, r6, [r0]
 8017184:	300c      	adds	r0, #12
 8017186:	60a0      	str	r0, [r4, #8]
 8017188:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801718c:	f000 f8ed 	bl	801736a <memset>
 8017190:	4620      	mov	r0, r4
 8017192:	bd70      	pop	{r4, r5, r6, pc}

08017194 <__sfp_lock_acquire>:
 8017194:	4801      	ldr	r0, [pc, #4]	; (801719c <__sfp_lock_acquire+0x8>)
 8017196:	f000 b8d8 	b.w	801734a <__retarget_lock_acquire_recursive>
 801719a:	bf00      	nop
 801719c:	20000620 	.word	0x20000620

080171a0 <__sfp_lock_release>:
 80171a0:	4801      	ldr	r0, [pc, #4]	; (80171a8 <__sfp_lock_release+0x8>)
 80171a2:	f000 b8d3 	b.w	801734c <__retarget_lock_release_recursive>
 80171a6:	bf00      	nop
 80171a8:	20000620 	.word	0x20000620

080171ac <__sinit_lock_acquire>:
 80171ac:	4801      	ldr	r0, [pc, #4]	; (80171b4 <__sinit_lock_acquire+0x8>)
 80171ae:	f000 b8cc 	b.w	801734a <__retarget_lock_acquire_recursive>
 80171b2:	bf00      	nop
 80171b4:	2000061b 	.word	0x2000061b

080171b8 <__sinit_lock_release>:
 80171b8:	4801      	ldr	r0, [pc, #4]	; (80171c0 <__sinit_lock_release+0x8>)
 80171ba:	f000 b8c7 	b.w	801734c <__retarget_lock_release_recursive>
 80171be:	bf00      	nop
 80171c0:	2000061b 	.word	0x2000061b

080171c4 <__sinit>:
 80171c4:	b510      	push	{r4, lr}
 80171c6:	4604      	mov	r4, r0
 80171c8:	f7ff fff0 	bl	80171ac <__sinit_lock_acquire>
 80171cc:	69a3      	ldr	r3, [r4, #24]
 80171ce:	b11b      	cbz	r3, 80171d8 <__sinit+0x14>
 80171d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80171d4:	f7ff bff0 	b.w	80171b8 <__sinit_lock_release>
 80171d8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80171dc:	6523      	str	r3, [r4, #80]	; 0x50
 80171de:	4b13      	ldr	r3, [pc, #76]	; (801722c <__sinit+0x68>)
 80171e0:	4a13      	ldr	r2, [pc, #76]	; (8017230 <__sinit+0x6c>)
 80171e2:	681b      	ldr	r3, [r3, #0]
 80171e4:	62a2      	str	r2, [r4, #40]	; 0x28
 80171e6:	42a3      	cmp	r3, r4
 80171e8:	bf04      	itt	eq
 80171ea:	2301      	moveq	r3, #1
 80171ec:	61a3      	streq	r3, [r4, #24]
 80171ee:	4620      	mov	r0, r4
 80171f0:	f000 f820 	bl	8017234 <__sfp>
 80171f4:	6060      	str	r0, [r4, #4]
 80171f6:	4620      	mov	r0, r4
 80171f8:	f000 f81c 	bl	8017234 <__sfp>
 80171fc:	60a0      	str	r0, [r4, #8]
 80171fe:	4620      	mov	r0, r4
 8017200:	f000 f818 	bl	8017234 <__sfp>
 8017204:	2200      	movs	r2, #0
 8017206:	60e0      	str	r0, [r4, #12]
 8017208:	2104      	movs	r1, #4
 801720a:	6860      	ldr	r0, [r4, #4]
 801720c:	f7ff ff82 	bl	8017114 <std>
 8017210:	68a0      	ldr	r0, [r4, #8]
 8017212:	2201      	movs	r2, #1
 8017214:	2109      	movs	r1, #9
 8017216:	f7ff ff7d 	bl	8017114 <std>
 801721a:	68e0      	ldr	r0, [r4, #12]
 801721c:	2202      	movs	r2, #2
 801721e:	2112      	movs	r1, #18
 8017220:	f7ff ff78 	bl	8017114 <std>
 8017224:	2301      	movs	r3, #1
 8017226:	61a3      	str	r3, [r4, #24]
 8017228:	e7d2      	b.n	80171d0 <__sinit+0xc>
 801722a:	bf00      	nop
 801722c:	080182c0 	.word	0x080182c0
 8017230:	0801715d 	.word	0x0801715d

08017234 <__sfp>:
 8017234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017236:	4607      	mov	r7, r0
 8017238:	f7ff ffac 	bl	8017194 <__sfp_lock_acquire>
 801723c:	4b1e      	ldr	r3, [pc, #120]	; (80172b8 <__sfp+0x84>)
 801723e:	681e      	ldr	r6, [r3, #0]
 8017240:	69b3      	ldr	r3, [r6, #24]
 8017242:	b913      	cbnz	r3, 801724a <__sfp+0x16>
 8017244:	4630      	mov	r0, r6
 8017246:	f7ff ffbd 	bl	80171c4 <__sinit>
 801724a:	3648      	adds	r6, #72	; 0x48
 801724c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8017250:	3b01      	subs	r3, #1
 8017252:	d503      	bpl.n	801725c <__sfp+0x28>
 8017254:	6833      	ldr	r3, [r6, #0]
 8017256:	b30b      	cbz	r3, 801729c <__sfp+0x68>
 8017258:	6836      	ldr	r6, [r6, #0]
 801725a:	e7f7      	b.n	801724c <__sfp+0x18>
 801725c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8017260:	b9d5      	cbnz	r5, 8017298 <__sfp+0x64>
 8017262:	4b16      	ldr	r3, [pc, #88]	; (80172bc <__sfp+0x88>)
 8017264:	60e3      	str	r3, [r4, #12]
 8017266:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801726a:	6665      	str	r5, [r4, #100]	; 0x64
 801726c:	f000 f86c 	bl	8017348 <__retarget_lock_init_recursive>
 8017270:	f7ff ff96 	bl	80171a0 <__sfp_lock_release>
 8017274:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8017278:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801727c:	6025      	str	r5, [r4, #0]
 801727e:	61a5      	str	r5, [r4, #24]
 8017280:	2208      	movs	r2, #8
 8017282:	4629      	mov	r1, r5
 8017284:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8017288:	f000 f86f 	bl	801736a <memset>
 801728c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8017290:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8017294:	4620      	mov	r0, r4
 8017296:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017298:	3468      	adds	r4, #104	; 0x68
 801729a:	e7d9      	b.n	8017250 <__sfp+0x1c>
 801729c:	2104      	movs	r1, #4
 801729e:	4638      	mov	r0, r7
 80172a0:	f7ff ff62 	bl	8017168 <__sfmoreglue>
 80172a4:	4604      	mov	r4, r0
 80172a6:	6030      	str	r0, [r6, #0]
 80172a8:	2800      	cmp	r0, #0
 80172aa:	d1d5      	bne.n	8017258 <__sfp+0x24>
 80172ac:	f7ff ff78 	bl	80171a0 <__sfp_lock_release>
 80172b0:	230c      	movs	r3, #12
 80172b2:	603b      	str	r3, [r7, #0]
 80172b4:	e7ee      	b.n	8017294 <__sfp+0x60>
 80172b6:	bf00      	nop
 80172b8:	080182c0 	.word	0x080182c0
 80172bc:	ffff0001 	.word	0xffff0001

080172c0 <_fwalk_reent>:
 80172c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80172c4:	4606      	mov	r6, r0
 80172c6:	4688      	mov	r8, r1
 80172c8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80172cc:	2700      	movs	r7, #0
 80172ce:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80172d2:	f1b9 0901 	subs.w	r9, r9, #1
 80172d6:	d505      	bpl.n	80172e4 <_fwalk_reent+0x24>
 80172d8:	6824      	ldr	r4, [r4, #0]
 80172da:	2c00      	cmp	r4, #0
 80172dc:	d1f7      	bne.n	80172ce <_fwalk_reent+0xe>
 80172de:	4638      	mov	r0, r7
 80172e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80172e4:	89ab      	ldrh	r3, [r5, #12]
 80172e6:	2b01      	cmp	r3, #1
 80172e8:	d907      	bls.n	80172fa <_fwalk_reent+0x3a>
 80172ea:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80172ee:	3301      	adds	r3, #1
 80172f0:	d003      	beq.n	80172fa <_fwalk_reent+0x3a>
 80172f2:	4629      	mov	r1, r5
 80172f4:	4630      	mov	r0, r6
 80172f6:	47c0      	blx	r8
 80172f8:	4307      	orrs	r7, r0
 80172fa:	3568      	adds	r5, #104	; 0x68
 80172fc:	e7e9      	b.n	80172d2 <_fwalk_reent+0x12>
	...

08017300 <__libc_init_array>:
 8017300:	b570      	push	{r4, r5, r6, lr}
 8017302:	4d0d      	ldr	r5, [pc, #52]	; (8017338 <__libc_init_array+0x38>)
 8017304:	4c0d      	ldr	r4, [pc, #52]	; (801733c <__libc_init_array+0x3c>)
 8017306:	1b64      	subs	r4, r4, r5
 8017308:	10a4      	asrs	r4, r4, #2
 801730a:	2600      	movs	r6, #0
 801730c:	42a6      	cmp	r6, r4
 801730e:	d109      	bne.n	8017324 <__libc_init_array+0x24>
 8017310:	4d0b      	ldr	r5, [pc, #44]	; (8017340 <__libc_init_array+0x40>)
 8017312:	4c0c      	ldr	r4, [pc, #48]	; (8017344 <__libc_init_array+0x44>)
 8017314:	f000 fea2 	bl	801805c <_init>
 8017318:	1b64      	subs	r4, r4, r5
 801731a:	10a4      	asrs	r4, r4, #2
 801731c:	2600      	movs	r6, #0
 801731e:	42a6      	cmp	r6, r4
 8017320:	d105      	bne.n	801732e <__libc_init_array+0x2e>
 8017322:	bd70      	pop	{r4, r5, r6, pc}
 8017324:	f855 3b04 	ldr.w	r3, [r5], #4
 8017328:	4798      	blx	r3
 801732a:	3601      	adds	r6, #1
 801732c:	e7ee      	b.n	801730c <__libc_init_array+0xc>
 801732e:	f855 3b04 	ldr.w	r3, [r5], #4
 8017332:	4798      	blx	r3
 8017334:	3601      	adds	r6, #1
 8017336:	e7f2      	b.n	801731e <__libc_init_array+0x1e>
 8017338:	08018300 	.word	0x08018300
 801733c:	08018300 	.word	0x08018300
 8017340:	08018300 	.word	0x08018300
 8017344:	08018304 	.word	0x08018304

08017348 <__retarget_lock_init_recursive>:
 8017348:	4770      	bx	lr

0801734a <__retarget_lock_acquire_recursive>:
 801734a:	4770      	bx	lr

0801734c <__retarget_lock_release_recursive>:
 801734c:	4770      	bx	lr

0801734e <memcpy>:
 801734e:	440a      	add	r2, r1
 8017350:	4291      	cmp	r1, r2
 8017352:	f100 33ff 	add.w	r3, r0, #4294967295
 8017356:	d100      	bne.n	801735a <memcpy+0xc>
 8017358:	4770      	bx	lr
 801735a:	b510      	push	{r4, lr}
 801735c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017360:	f803 4f01 	strb.w	r4, [r3, #1]!
 8017364:	4291      	cmp	r1, r2
 8017366:	d1f9      	bne.n	801735c <memcpy+0xe>
 8017368:	bd10      	pop	{r4, pc}

0801736a <memset>:
 801736a:	4402      	add	r2, r0
 801736c:	4603      	mov	r3, r0
 801736e:	4293      	cmp	r3, r2
 8017370:	d100      	bne.n	8017374 <memset+0xa>
 8017372:	4770      	bx	lr
 8017374:	f803 1b01 	strb.w	r1, [r3], #1
 8017378:	e7f9      	b.n	801736e <memset+0x4>
	...

0801737c <_free_r>:
 801737c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801737e:	2900      	cmp	r1, #0
 8017380:	d048      	beq.n	8017414 <_free_r+0x98>
 8017382:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017386:	9001      	str	r0, [sp, #4]
 8017388:	2b00      	cmp	r3, #0
 801738a:	f1a1 0404 	sub.w	r4, r1, #4
 801738e:	bfb8      	it	lt
 8017390:	18e4      	addlt	r4, r4, r3
 8017392:	f000 faed 	bl	8017970 <__malloc_lock>
 8017396:	4a20      	ldr	r2, [pc, #128]	; (8017418 <_free_r+0x9c>)
 8017398:	9801      	ldr	r0, [sp, #4]
 801739a:	6813      	ldr	r3, [r2, #0]
 801739c:	4615      	mov	r5, r2
 801739e:	b933      	cbnz	r3, 80173ae <_free_r+0x32>
 80173a0:	6063      	str	r3, [r4, #4]
 80173a2:	6014      	str	r4, [r2, #0]
 80173a4:	b003      	add	sp, #12
 80173a6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80173aa:	f000 bae7 	b.w	801797c <__malloc_unlock>
 80173ae:	42a3      	cmp	r3, r4
 80173b0:	d90b      	bls.n	80173ca <_free_r+0x4e>
 80173b2:	6821      	ldr	r1, [r4, #0]
 80173b4:	1862      	adds	r2, r4, r1
 80173b6:	4293      	cmp	r3, r2
 80173b8:	bf04      	itt	eq
 80173ba:	681a      	ldreq	r2, [r3, #0]
 80173bc:	685b      	ldreq	r3, [r3, #4]
 80173be:	6063      	str	r3, [r4, #4]
 80173c0:	bf04      	itt	eq
 80173c2:	1852      	addeq	r2, r2, r1
 80173c4:	6022      	streq	r2, [r4, #0]
 80173c6:	602c      	str	r4, [r5, #0]
 80173c8:	e7ec      	b.n	80173a4 <_free_r+0x28>
 80173ca:	461a      	mov	r2, r3
 80173cc:	685b      	ldr	r3, [r3, #4]
 80173ce:	b10b      	cbz	r3, 80173d4 <_free_r+0x58>
 80173d0:	42a3      	cmp	r3, r4
 80173d2:	d9fa      	bls.n	80173ca <_free_r+0x4e>
 80173d4:	6811      	ldr	r1, [r2, #0]
 80173d6:	1855      	adds	r5, r2, r1
 80173d8:	42a5      	cmp	r5, r4
 80173da:	d10b      	bne.n	80173f4 <_free_r+0x78>
 80173dc:	6824      	ldr	r4, [r4, #0]
 80173de:	4421      	add	r1, r4
 80173e0:	1854      	adds	r4, r2, r1
 80173e2:	42a3      	cmp	r3, r4
 80173e4:	6011      	str	r1, [r2, #0]
 80173e6:	d1dd      	bne.n	80173a4 <_free_r+0x28>
 80173e8:	681c      	ldr	r4, [r3, #0]
 80173ea:	685b      	ldr	r3, [r3, #4]
 80173ec:	6053      	str	r3, [r2, #4]
 80173ee:	4421      	add	r1, r4
 80173f0:	6011      	str	r1, [r2, #0]
 80173f2:	e7d7      	b.n	80173a4 <_free_r+0x28>
 80173f4:	d902      	bls.n	80173fc <_free_r+0x80>
 80173f6:	230c      	movs	r3, #12
 80173f8:	6003      	str	r3, [r0, #0]
 80173fa:	e7d3      	b.n	80173a4 <_free_r+0x28>
 80173fc:	6825      	ldr	r5, [r4, #0]
 80173fe:	1961      	adds	r1, r4, r5
 8017400:	428b      	cmp	r3, r1
 8017402:	bf04      	itt	eq
 8017404:	6819      	ldreq	r1, [r3, #0]
 8017406:	685b      	ldreq	r3, [r3, #4]
 8017408:	6063      	str	r3, [r4, #4]
 801740a:	bf04      	itt	eq
 801740c:	1949      	addeq	r1, r1, r5
 801740e:	6021      	streq	r1, [r4, #0]
 8017410:	6054      	str	r4, [r2, #4]
 8017412:	e7c7      	b.n	80173a4 <_free_r+0x28>
 8017414:	b003      	add	sp, #12
 8017416:	bd30      	pop	{r4, r5, pc}
 8017418:	2000048c 	.word	0x2000048c

0801741c <_malloc_r>:
 801741c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801741e:	1ccd      	adds	r5, r1, #3
 8017420:	f025 0503 	bic.w	r5, r5, #3
 8017424:	3508      	adds	r5, #8
 8017426:	2d0c      	cmp	r5, #12
 8017428:	bf38      	it	cc
 801742a:	250c      	movcc	r5, #12
 801742c:	2d00      	cmp	r5, #0
 801742e:	4606      	mov	r6, r0
 8017430:	db01      	blt.n	8017436 <_malloc_r+0x1a>
 8017432:	42a9      	cmp	r1, r5
 8017434:	d903      	bls.n	801743e <_malloc_r+0x22>
 8017436:	230c      	movs	r3, #12
 8017438:	6033      	str	r3, [r6, #0]
 801743a:	2000      	movs	r0, #0
 801743c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801743e:	f000 fa97 	bl	8017970 <__malloc_lock>
 8017442:	4921      	ldr	r1, [pc, #132]	; (80174c8 <_malloc_r+0xac>)
 8017444:	680a      	ldr	r2, [r1, #0]
 8017446:	4614      	mov	r4, r2
 8017448:	b99c      	cbnz	r4, 8017472 <_malloc_r+0x56>
 801744a:	4f20      	ldr	r7, [pc, #128]	; (80174cc <_malloc_r+0xb0>)
 801744c:	683b      	ldr	r3, [r7, #0]
 801744e:	b923      	cbnz	r3, 801745a <_malloc_r+0x3e>
 8017450:	4621      	mov	r1, r4
 8017452:	4630      	mov	r0, r6
 8017454:	f000 f8e0 	bl	8017618 <_sbrk_r>
 8017458:	6038      	str	r0, [r7, #0]
 801745a:	4629      	mov	r1, r5
 801745c:	4630      	mov	r0, r6
 801745e:	f000 f8db 	bl	8017618 <_sbrk_r>
 8017462:	1c43      	adds	r3, r0, #1
 8017464:	d123      	bne.n	80174ae <_malloc_r+0x92>
 8017466:	230c      	movs	r3, #12
 8017468:	6033      	str	r3, [r6, #0]
 801746a:	4630      	mov	r0, r6
 801746c:	f000 fa86 	bl	801797c <__malloc_unlock>
 8017470:	e7e3      	b.n	801743a <_malloc_r+0x1e>
 8017472:	6823      	ldr	r3, [r4, #0]
 8017474:	1b5b      	subs	r3, r3, r5
 8017476:	d417      	bmi.n	80174a8 <_malloc_r+0x8c>
 8017478:	2b0b      	cmp	r3, #11
 801747a:	d903      	bls.n	8017484 <_malloc_r+0x68>
 801747c:	6023      	str	r3, [r4, #0]
 801747e:	441c      	add	r4, r3
 8017480:	6025      	str	r5, [r4, #0]
 8017482:	e004      	b.n	801748e <_malloc_r+0x72>
 8017484:	6863      	ldr	r3, [r4, #4]
 8017486:	42a2      	cmp	r2, r4
 8017488:	bf0c      	ite	eq
 801748a:	600b      	streq	r3, [r1, #0]
 801748c:	6053      	strne	r3, [r2, #4]
 801748e:	4630      	mov	r0, r6
 8017490:	f000 fa74 	bl	801797c <__malloc_unlock>
 8017494:	f104 000b 	add.w	r0, r4, #11
 8017498:	1d23      	adds	r3, r4, #4
 801749a:	f020 0007 	bic.w	r0, r0, #7
 801749e:	1ac2      	subs	r2, r0, r3
 80174a0:	d0cc      	beq.n	801743c <_malloc_r+0x20>
 80174a2:	1a1b      	subs	r3, r3, r0
 80174a4:	50a3      	str	r3, [r4, r2]
 80174a6:	e7c9      	b.n	801743c <_malloc_r+0x20>
 80174a8:	4622      	mov	r2, r4
 80174aa:	6864      	ldr	r4, [r4, #4]
 80174ac:	e7cc      	b.n	8017448 <_malloc_r+0x2c>
 80174ae:	1cc4      	adds	r4, r0, #3
 80174b0:	f024 0403 	bic.w	r4, r4, #3
 80174b4:	42a0      	cmp	r0, r4
 80174b6:	d0e3      	beq.n	8017480 <_malloc_r+0x64>
 80174b8:	1a21      	subs	r1, r4, r0
 80174ba:	4630      	mov	r0, r6
 80174bc:	f000 f8ac 	bl	8017618 <_sbrk_r>
 80174c0:	3001      	adds	r0, #1
 80174c2:	d1dd      	bne.n	8017480 <_malloc_r+0x64>
 80174c4:	e7cf      	b.n	8017466 <_malloc_r+0x4a>
 80174c6:	bf00      	nop
 80174c8:	2000048c 	.word	0x2000048c
 80174cc:	20000490 	.word	0x20000490

080174d0 <iprintf>:
 80174d0:	b40f      	push	{r0, r1, r2, r3}
 80174d2:	4b0a      	ldr	r3, [pc, #40]	; (80174fc <iprintf+0x2c>)
 80174d4:	b513      	push	{r0, r1, r4, lr}
 80174d6:	681c      	ldr	r4, [r3, #0]
 80174d8:	b124      	cbz	r4, 80174e4 <iprintf+0x14>
 80174da:	69a3      	ldr	r3, [r4, #24]
 80174dc:	b913      	cbnz	r3, 80174e4 <iprintf+0x14>
 80174de:	4620      	mov	r0, r4
 80174e0:	f7ff fe70 	bl	80171c4 <__sinit>
 80174e4:	ab05      	add	r3, sp, #20
 80174e6:	9a04      	ldr	r2, [sp, #16]
 80174e8:	68a1      	ldr	r1, [r4, #8]
 80174ea:	9301      	str	r3, [sp, #4]
 80174ec:	4620      	mov	r0, r4
 80174ee:	f000 fa75 	bl	80179dc <_vfiprintf_r>
 80174f2:	b002      	add	sp, #8
 80174f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80174f8:	b004      	add	sp, #16
 80174fa:	4770      	bx	lr
 80174fc:	2000001c 	.word	0x2000001c

08017500 <putchar>:
 8017500:	4b09      	ldr	r3, [pc, #36]	; (8017528 <putchar+0x28>)
 8017502:	b513      	push	{r0, r1, r4, lr}
 8017504:	681c      	ldr	r4, [r3, #0]
 8017506:	4601      	mov	r1, r0
 8017508:	b134      	cbz	r4, 8017518 <putchar+0x18>
 801750a:	69a3      	ldr	r3, [r4, #24]
 801750c:	b923      	cbnz	r3, 8017518 <putchar+0x18>
 801750e:	9001      	str	r0, [sp, #4]
 8017510:	4620      	mov	r0, r4
 8017512:	f7ff fe57 	bl	80171c4 <__sinit>
 8017516:	9901      	ldr	r1, [sp, #4]
 8017518:	68a2      	ldr	r2, [r4, #8]
 801751a:	4620      	mov	r0, r4
 801751c:	b002      	add	sp, #8
 801751e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017522:	f000 bd1f 	b.w	8017f64 <_putc_r>
 8017526:	bf00      	nop
 8017528:	2000001c 	.word	0x2000001c

0801752c <_puts_r>:
 801752c:	b570      	push	{r4, r5, r6, lr}
 801752e:	460e      	mov	r6, r1
 8017530:	4605      	mov	r5, r0
 8017532:	b118      	cbz	r0, 801753c <_puts_r+0x10>
 8017534:	6983      	ldr	r3, [r0, #24]
 8017536:	b90b      	cbnz	r3, 801753c <_puts_r+0x10>
 8017538:	f7ff fe44 	bl	80171c4 <__sinit>
 801753c:	69ab      	ldr	r3, [r5, #24]
 801753e:	68ac      	ldr	r4, [r5, #8]
 8017540:	b913      	cbnz	r3, 8017548 <_puts_r+0x1c>
 8017542:	4628      	mov	r0, r5
 8017544:	f7ff fe3e 	bl	80171c4 <__sinit>
 8017548:	4b2c      	ldr	r3, [pc, #176]	; (80175fc <_puts_r+0xd0>)
 801754a:	429c      	cmp	r4, r3
 801754c:	d120      	bne.n	8017590 <_puts_r+0x64>
 801754e:	686c      	ldr	r4, [r5, #4]
 8017550:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8017552:	07db      	lsls	r3, r3, #31
 8017554:	d405      	bmi.n	8017562 <_puts_r+0x36>
 8017556:	89a3      	ldrh	r3, [r4, #12]
 8017558:	0598      	lsls	r0, r3, #22
 801755a:	d402      	bmi.n	8017562 <_puts_r+0x36>
 801755c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801755e:	f7ff fef4 	bl	801734a <__retarget_lock_acquire_recursive>
 8017562:	89a3      	ldrh	r3, [r4, #12]
 8017564:	0719      	lsls	r1, r3, #28
 8017566:	d51d      	bpl.n	80175a4 <_puts_r+0x78>
 8017568:	6923      	ldr	r3, [r4, #16]
 801756a:	b1db      	cbz	r3, 80175a4 <_puts_r+0x78>
 801756c:	3e01      	subs	r6, #1
 801756e:	68a3      	ldr	r3, [r4, #8]
 8017570:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8017574:	3b01      	subs	r3, #1
 8017576:	60a3      	str	r3, [r4, #8]
 8017578:	bb39      	cbnz	r1, 80175ca <_puts_r+0x9e>
 801757a:	2b00      	cmp	r3, #0
 801757c:	da38      	bge.n	80175f0 <_puts_r+0xc4>
 801757e:	4622      	mov	r2, r4
 8017580:	210a      	movs	r1, #10
 8017582:	4628      	mov	r0, r5
 8017584:	f000 f89c 	bl	80176c0 <__swbuf_r>
 8017588:	3001      	adds	r0, #1
 801758a:	d011      	beq.n	80175b0 <_puts_r+0x84>
 801758c:	250a      	movs	r5, #10
 801758e:	e011      	b.n	80175b4 <_puts_r+0x88>
 8017590:	4b1b      	ldr	r3, [pc, #108]	; (8017600 <_puts_r+0xd4>)
 8017592:	429c      	cmp	r4, r3
 8017594:	d101      	bne.n	801759a <_puts_r+0x6e>
 8017596:	68ac      	ldr	r4, [r5, #8]
 8017598:	e7da      	b.n	8017550 <_puts_r+0x24>
 801759a:	4b1a      	ldr	r3, [pc, #104]	; (8017604 <_puts_r+0xd8>)
 801759c:	429c      	cmp	r4, r3
 801759e:	bf08      	it	eq
 80175a0:	68ec      	ldreq	r4, [r5, #12]
 80175a2:	e7d5      	b.n	8017550 <_puts_r+0x24>
 80175a4:	4621      	mov	r1, r4
 80175a6:	4628      	mov	r0, r5
 80175a8:	f000 f8ee 	bl	8017788 <__swsetup_r>
 80175ac:	2800      	cmp	r0, #0
 80175ae:	d0dd      	beq.n	801756c <_puts_r+0x40>
 80175b0:	f04f 35ff 	mov.w	r5, #4294967295
 80175b4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80175b6:	07da      	lsls	r2, r3, #31
 80175b8:	d405      	bmi.n	80175c6 <_puts_r+0x9a>
 80175ba:	89a3      	ldrh	r3, [r4, #12]
 80175bc:	059b      	lsls	r3, r3, #22
 80175be:	d402      	bmi.n	80175c6 <_puts_r+0x9a>
 80175c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80175c2:	f7ff fec3 	bl	801734c <__retarget_lock_release_recursive>
 80175c6:	4628      	mov	r0, r5
 80175c8:	bd70      	pop	{r4, r5, r6, pc}
 80175ca:	2b00      	cmp	r3, #0
 80175cc:	da04      	bge.n	80175d8 <_puts_r+0xac>
 80175ce:	69a2      	ldr	r2, [r4, #24]
 80175d0:	429a      	cmp	r2, r3
 80175d2:	dc06      	bgt.n	80175e2 <_puts_r+0xb6>
 80175d4:	290a      	cmp	r1, #10
 80175d6:	d004      	beq.n	80175e2 <_puts_r+0xb6>
 80175d8:	6823      	ldr	r3, [r4, #0]
 80175da:	1c5a      	adds	r2, r3, #1
 80175dc:	6022      	str	r2, [r4, #0]
 80175de:	7019      	strb	r1, [r3, #0]
 80175e0:	e7c5      	b.n	801756e <_puts_r+0x42>
 80175e2:	4622      	mov	r2, r4
 80175e4:	4628      	mov	r0, r5
 80175e6:	f000 f86b 	bl	80176c0 <__swbuf_r>
 80175ea:	3001      	adds	r0, #1
 80175ec:	d1bf      	bne.n	801756e <_puts_r+0x42>
 80175ee:	e7df      	b.n	80175b0 <_puts_r+0x84>
 80175f0:	6823      	ldr	r3, [r4, #0]
 80175f2:	250a      	movs	r5, #10
 80175f4:	1c5a      	adds	r2, r3, #1
 80175f6:	6022      	str	r2, [r4, #0]
 80175f8:	701d      	strb	r5, [r3, #0]
 80175fa:	e7db      	b.n	80175b4 <_puts_r+0x88>
 80175fc:	08018280 	.word	0x08018280
 8017600:	080182a0 	.word	0x080182a0
 8017604:	08018260 	.word	0x08018260

08017608 <puts>:
 8017608:	4b02      	ldr	r3, [pc, #8]	; (8017614 <puts+0xc>)
 801760a:	4601      	mov	r1, r0
 801760c:	6818      	ldr	r0, [r3, #0]
 801760e:	f7ff bf8d 	b.w	801752c <_puts_r>
 8017612:	bf00      	nop
 8017614:	2000001c 	.word	0x2000001c

08017618 <_sbrk_r>:
 8017618:	b538      	push	{r3, r4, r5, lr}
 801761a:	4d06      	ldr	r5, [pc, #24]	; (8017634 <_sbrk_r+0x1c>)
 801761c:	2300      	movs	r3, #0
 801761e:	4604      	mov	r4, r0
 8017620:	4608      	mov	r0, r1
 8017622:	602b      	str	r3, [r5, #0]
 8017624:	f7fa f94c 	bl	80118c0 <_sbrk>
 8017628:	1c43      	adds	r3, r0, #1
 801762a:	d102      	bne.n	8017632 <_sbrk_r+0x1a>
 801762c:	682b      	ldr	r3, [r5, #0]
 801762e:	b103      	cbz	r3, 8017632 <_sbrk_r+0x1a>
 8017630:	6023      	str	r3, [r4, #0]
 8017632:	bd38      	pop	{r3, r4, r5, pc}
 8017634:	20000624 	.word	0x20000624

08017638 <__sread>:
 8017638:	b510      	push	{r4, lr}
 801763a:	460c      	mov	r4, r1
 801763c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017640:	f000 fcd8 	bl	8017ff4 <_read_r>
 8017644:	2800      	cmp	r0, #0
 8017646:	bfab      	itete	ge
 8017648:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801764a:	89a3      	ldrhlt	r3, [r4, #12]
 801764c:	181b      	addge	r3, r3, r0
 801764e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8017652:	bfac      	ite	ge
 8017654:	6563      	strge	r3, [r4, #84]	; 0x54
 8017656:	81a3      	strhlt	r3, [r4, #12]
 8017658:	bd10      	pop	{r4, pc}

0801765a <__swrite>:
 801765a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801765e:	461f      	mov	r7, r3
 8017660:	898b      	ldrh	r3, [r1, #12]
 8017662:	05db      	lsls	r3, r3, #23
 8017664:	4605      	mov	r5, r0
 8017666:	460c      	mov	r4, r1
 8017668:	4616      	mov	r6, r2
 801766a:	d505      	bpl.n	8017678 <__swrite+0x1e>
 801766c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017670:	2302      	movs	r3, #2
 8017672:	2200      	movs	r2, #0
 8017674:	f000 f906 	bl	8017884 <_lseek_r>
 8017678:	89a3      	ldrh	r3, [r4, #12]
 801767a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801767e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8017682:	81a3      	strh	r3, [r4, #12]
 8017684:	4632      	mov	r2, r6
 8017686:	463b      	mov	r3, r7
 8017688:	4628      	mov	r0, r5
 801768a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801768e:	f000 b869 	b.w	8017764 <_write_r>

08017692 <__sseek>:
 8017692:	b510      	push	{r4, lr}
 8017694:	460c      	mov	r4, r1
 8017696:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801769a:	f000 f8f3 	bl	8017884 <_lseek_r>
 801769e:	1c43      	adds	r3, r0, #1
 80176a0:	89a3      	ldrh	r3, [r4, #12]
 80176a2:	bf15      	itete	ne
 80176a4:	6560      	strne	r0, [r4, #84]	; 0x54
 80176a6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80176aa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80176ae:	81a3      	strheq	r3, [r4, #12]
 80176b0:	bf18      	it	ne
 80176b2:	81a3      	strhne	r3, [r4, #12]
 80176b4:	bd10      	pop	{r4, pc}

080176b6 <__sclose>:
 80176b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80176ba:	f000 b8d3 	b.w	8017864 <_close_r>
	...

080176c0 <__swbuf_r>:
 80176c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80176c2:	460e      	mov	r6, r1
 80176c4:	4614      	mov	r4, r2
 80176c6:	4605      	mov	r5, r0
 80176c8:	b118      	cbz	r0, 80176d2 <__swbuf_r+0x12>
 80176ca:	6983      	ldr	r3, [r0, #24]
 80176cc:	b90b      	cbnz	r3, 80176d2 <__swbuf_r+0x12>
 80176ce:	f7ff fd79 	bl	80171c4 <__sinit>
 80176d2:	4b21      	ldr	r3, [pc, #132]	; (8017758 <__swbuf_r+0x98>)
 80176d4:	429c      	cmp	r4, r3
 80176d6:	d12b      	bne.n	8017730 <__swbuf_r+0x70>
 80176d8:	686c      	ldr	r4, [r5, #4]
 80176da:	69a3      	ldr	r3, [r4, #24]
 80176dc:	60a3      	str	r3, [r4, #8]
 80176de:	89a3      	ldrh	r3, [r4, #12]
 80176e0:	071a      	lsls	r2, r3, #28
 80176e2:	d52f      	bpl.n	8017744 <__swbuf_r+0x84>
 80176e4:	6923      	ldr	r3, [r4, #16]
 80176e6:	b36b      	cbz	r3, 8017744 <__swbuf_r+0x84>
 80176e8:	6923      	ldr	r3, [r4, #16]
 80176ea:	6820      	ldr	r0, [r4, #0]
 80176ec:	1ac0      	subs	r0, r0, r3
 80176ee:	6963      	ldr	r3, [r4, #20]
 80176f0:	b2f6      	uxtb	r6, r6
 80176f2:	4283      	cmp	r3, r0
 80176f4:	4637      	mov	r7, r6
 80176f6:	dc04      	bgt.n	8017702 <__swbuf_r+0x42>
 80176f8:	4621      	mov	r1, r4
 80176fa:	4628      	mov	r0, r5
 80176fc:	f7ff fcbc 	bl	8017078 <_fflush_r>
 8017700:	bb30      	cbnz	r0, 8017750 <__swbuf_r+0x90>
 8017702:	68a3      	ldr	r3, [r4, #8]
 8017704:	3b01      	subs	r3, #1
 8017706:	60a3      	str	r3, [r4, #8]
 8017708:	6823      	ldr	r3, [r4, #0]
 801770a:	1c5a      	adds	r2, r3, #1
 801770c:	6022      	str	r2, [r4, #0]
 801770e:	701e      	strb	r6, [r3, #0]
 8017710:	6963      	ldr	r3, [r4, #20]
 8017712:	3001      	adds	r0, #1
 8017714:	4283      	cmp	r3, r0
 8017716:	d004      	beq.n	8017722 <__swbuf_r+0x62>
 8017718:	89a3      	ldrh	r3, [r4, #12]
 801771a:	07db      	lsls	r3, r3, #31
 801771c:	d506      	bpl.n	801772c <__swbuf_r+0x6c>
 801771e:	2e0a      	cmp	r6, #10
 8017720:	d104      	bne.n	801772c <__swbuf_r+0x6c>
 8017722:	4621      	mov	r1, r4
 8017724:	4628      	mov	r0, r5
 8017726:	f7ff fca7 	bl	8017078 <_fflush_r>
 801772a:	b988      	cbnz	r0, 8017750 <__swbuf_r+0x90>
 801772c:	4638      	mov	r0, r7
 801772e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017730:	4b0a      	ldr	r3, [pc, #40]	; (801775c <__swbuf_r+0x9c>)
 8017732:	429c      	cmp	r4, r3
 8017734:	d101      	bne.n	801773a <__swbuf_r+0x7a>
 8017736:	68ac      	ldr	r4, [r5, #8]
 8017738:	e7cf      	b.n	80176da <__swbuf_r+0x1a>
 801773a:	4b09      	ldr	r3, [pc, #36]	; (8017760 <__swbuf_r+0xa0>)
 801773c:	429c      	cmp	r4, r3
 801773e:	bf08      	it	eq
 8017740:	68ec      	ldreq	r4, [r5, #12]
 8017742:	e7ca      	b.n	80176da <__swbuf_r+0x1a>
 8017744:	4621      	mov	r1, r4
 8017746:	4628      	mov	r0, r5
 8017748:	f000 f81e 	bl	8017788 <__swsetup_r>
 801774c:	2800      	cmp	r0, #0
 801774e:	d0cb      	beq.n	80176e8 <__swbuf_r+0x28>
 8017750:	f04f 37ff 	mov.w	r7, #4294967295
 8017754:	e7ea      	b.n	801772c <__swbuf_r+0x6c>
 8017756:	bf00      	nop
 8017758:	08018280 	.word	0x08018280
 801775c:	080182a0 	.word	0x080182a0
 8017760:	08018260 	.word	0x08018260

08017764 <_write_r>:
 8017764:	b538      	push	{r3, r4, r5, lr}
 8017766:	4d07      	ldr	r5, [pc, #28]	; (8017784 <_write_r+0x20>)
 8017768:	4604      	mov	r4, r0
 801776a:	4608      	mov	r0, r1
 801776c:	4611      	mov	r1, r2
 801776e:	2200      	movs	r2, #0
 8017770:	602a      	str	r2, [r5, #0]
 8017772:	461a      	mov	r2, r3
 8017774:	f7f9 fbc2 	bl	8010efc <_write>
 8017778:	1c43      	adds	r3, r0, #1
 801777a:	d102      	bne.n	8017782 <_write_r+0x1e>
 801777c:	682b      	ldr	r3, [r5, #0]
 801777e:	b103      	cbz	r3, 8017782 <_write_r+0x1e>
 8017780:	6023      	str	r3, [r4, #0]
 8017782:	bd38      	pop	{r3, r4, r5, pc}
 8017784:	20000624 	.word	0x20000624

08017788 <__swsetup_r>:
 8017788:	4b32      	ldr	r3, [pc, #200]	; (8017854 <__swsetup_r+0xcc>)
 801778a:	b570      	push	{r4, r5, r6, lr}
 801778c:	681d      	ldr	r5, [r3, #0]
 801778e:	4606      	mov	r6, r0
 8017790:	460c      	mov	r4, r1
 8017792:	b125      	cbz	r5, 801779e <__swsetup_r+0x16>
 8017794:	69ab      	ldr	r3, [r5, #24]
 8017796:	b913      	cbnz	r3, 801779e <__swsetup_r+0x16>
 8017798:	4628      	mov	r0, r5
 801779a:	f7ff fd13 	bl	80171c4 <__sinit>
 801779e:	4b2e      	ldr	r3, [pc, #184]	; (8017858 <__swsetup_r+0xd0>)
 80177a0:	429c      	cmp	r4, r3
 80177a2:	d10f      	bne.n	80177c4 <__swsetup_r+0x3c>
 80177a4:	686c      	ldr	r4, [r5, #4]
 80177a6:	89a3      	ldrh	r3, [r4, #12]
 80177a8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80177ac:	0719      	lsls	r1, r3, #28
 80177ae:	d42c      	bmi.n	801780a <__swsetup_r+0x82>
 80177b0:	06dd      	lsls	r5, r3, #27
 80177b2:	d411      	bmi.n	80177d8 <__swsetup_r+0x50>
 80177b4:	2309      	movs	r3, #9
 80177b6:	6033      	str	r3, [r6, #0]
 80177b8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80177bc:	81a3      	strh	r3, [r4, #12]
 80177be:	f04f 30ff 	mov.w	r0, #4294967295
 80177c2:	e03e      	b.n	8017842 <__swsetup_r+0xba>
 80177c4:	4b25      	ldr	r3, [pc, #148]	; (801785c <__swsetup_r+0xd4>)
 80177c6:	429c      	cmp	r4, r3
 80177c8:	d101      	bne.n	80177ce <__swsetup_r+0x46>
 80177ca:	68ac      	ldr	r4, [r5, #8]
 80177cc:	e7eb      	b.n	80177a6 <__swsetup_r+0x1e>
 80177ce:	4b24      	ldr	r3, [pc, #144]	; (8017860 <__swsetup_r+0xd8>)
 80177d0:	429c      	cmp	r4, r3
 80177d2:	bf08      	it	eq
 80177d4:	68ec      	ldreq	r4, [r5, #12]
 80177d6:	e7e6      	b.n	80177a6 <__swsetup_r+0x1e>
 80177d8:	0758      	lsls	r0, r3, #29
 80177da:	d512      	bpl.n	8017802 <__swsetup_r+0x7a>
 80177dc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80177de:	b141      	cbz	r1, 80177f2 <__swsetup_r+0x6a>
 80177e0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80177e4:	4299      	cmp	r1, r3
 80177e6:	d002      	beq.n	80177ee <__swsetup_r+0x66>
 80177e8:	4630      	mov	r0, r6
 80177ea:	f7ff fdc7 	bl	801737c <_free_r>
 80177ee:	2300      	movs	r3, #0
 80177f0:	6363      	str	r3, [r4, #52]	; 0x34
 80177f2:	89a3      	ldrh	r3, [r4, #12]
 80177f4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80177f8:	81a3      	strh	r3, [r4, #12]
 80177fa:	2300      	movs	r3, #0
 80177fc:	6063      	str	r3, [r4, #4]
 80177fe:	6923      	ldr	r3, [r4, #16]
 8017800:	6023      	str	r3, [r4, #0]
 8017802:	89a3      	ldrh	r3, [r4, #12]
 8017804:	f043 0308 	orr.w	r3, r3, #8
 8017808:	81a3      	strh	r3, [r4, #12]
 801780a:	6923      	ldr	r3, [r4, #16]
 801780c:	b94b      	cbnz	r3, 8017822 <__swsetup_r+0x9a>
 801780e:	89a3      	ldrh	r3, [r4, #12]
 8017810:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8017814:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8017818:	d003      	beq.n	8017822 <__swsetup_r+0x9a>
 801781a:	4621      	mov	r1, r4
 801781c:	4630      	mov	r0, r6
 801781e:	f000 f867 	bl	80178f0 <__smakebuf_r>
 8017822:	89a0      	ldrh	r0, [r4, #12]
 8017824:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8017828:	f010 0301 	ands.w	r3, r0, #1
 801782c:	d00a      	beq.n	8017844 <__swsetup_r+0xbc>
 801782e:	2300      	movs	r3, #0
 8017830:	60a3      	str	r3, [r4, #8]
 8017832:	6963      	ldr	r3, [r4, #20]
 8017834:	425b      	negs	r3, r3
 8017836:	61a3      	str	r3, [r4, #24]
 8017838:	6923      	ldr	r3, [r4, #16]
 801783a:	b943      	cbnz	r3, 801784e <__swsetup_r+0xc6>
 801783c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8017840:	d1ba      	bne.n	80177b8 <__swsetup_r+0x30>
 8017842:	bd70      	pop	{r4, r5, r6, pc}
 8017844:	0781      	lsls	r1, r0, #30
 8017846:	bf58      	it	pl
 8017848:	6963      	ldrpl	r3, [r4, #20]
 801784a:	60a3      	str	r3, [r4, #8]
 801784c:	e7f4      	b.n	8017838 <__swsetup_r+0xb0>
 801784e:	2000      	movs	r0, #0
 8017850:	e7f7      	b.n	8017842 <__swsetup_r+0xba>
 8017852:	bf00      	nop
 8017854:	2000001c 	.word	0x2000001c
 8017858:	08018280 	.word	0x08018280
 801785c:	080182a0 	.word	0x080182a0
 8017860:	08018260 	.word	0x08018260

08017864 <_close_r>:
 8017864:	b538      	push	{r3, r4, r5, lr}
 8017866:	4d06      	ldr	r5, [pc, #24]	; (8017880 <_close_r+0x1c>)
 8017868:	2300      	movs	r3, #0
 801786a:	4604      	mov	r4, r0
 801786c:	4608      	mov	r0, r1
 801786e:	602b      	str	r3, [r5, #0]
 8017870:	f7f9 fff1 	bl	8011856 <_close>
 8017874:	1c43      	adds	r3, r0, #1
 8017876:	d102      	bne.n	801787e <_close_r+0x1a>
 8017878:	682b      	ldr	r3, [r5, #0]
 801787a:	b103      	cbz	r3, 801787e <_close_r+0x1a>
 801787c:	6023      	str	r3, [r4, #0]
 801787e:	bd38      	pop	{r3, r4, r5, pc}
 8017880:	20000624 	.word	0x20000624

08017884 <_lseek_r>:
 8017884:	b538      	push	{r3, r4, r5, lr}
 8017886:	4d07      	ldr	r5, [pc, #28]	; (80178a4 <_lseek_r+0x20>)
 8017888:	4604      	mov	r4, r0
 801788a:	4608      	mov	r0, r1
 801788c:	4611      	mov	r1, r2
 801788e:	2200      	movs	r2, #0
 8017890:	602a      	str	r2, [r5, #0]
 8017892:	461a      	mov	r2, r3
 8017894:	f7fa f806 	bl	80118a4 <_lseek>
 8017898:	1c43      	adds	r3, r0, #1
 801789a:	d102      	bne.n	80178a2 <_lseek_r+0x1e>
 801789c:	682b      	ldr	r3, [r5, #0]
 801789e:	b103      	cbz	r3, 80178a2 <_lseek_r+0x1e>
 80178a0:	6023      	str	r3, [r4, #0]
 80178a2:	bd38      	pop	{r3, r4, r5, pc}
 80178a4:	20000624 	.word	0x20000624

080178a8 <__swhatbuf_r>:
 80178a8:	b570      	push	{r4, r5, r6, lr}
 80178aa:	460e      	mov	r6, r1
 80178ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80178b0:	2900      	cmp	r1, #0
 80178b2:	b096      	sub	sp, #88	; 0x58
 80178b4:	4614      	mov	r4, r2
 80178b6:	461d      	mov	r5, r3
 80178b8:	da07      	bge.n	80178ca <__swhatbuf_r+0x22>
 80178ba:	2300      	movs	r3, #0
 80178bc:	602b      	str	r3, [r5, #0]
 80178be:	89b3      	ldrh	r3, [r6, #12]
 80178c0:	061a      	lsls	r2, r3, #24
 80178c2:	d410      	bmi.n	80178e6 <__swhatbuf_r+0x3e>
 80178c4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80178c8:	e00e      	b.n	80178e8 <__swhatbuf_r+0x40>
 80178ca:	466a      	mov	r2, sp
 80178cc:	f000 fba4 	bl	8018018 <_fstat_r>
 80178d0:	2800      	cmp	r0, #0
 80178d2:	dbf2      	blt.n	80178ba <__swhatbuf_r+0x12>
 80178d4:	9a01      	ldr	r2, [sp, #4]
 80178d6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80178da:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80178de:	425a      	negs	r2, r3
 80178e0:	415a      	adcs	r2, r3
 80178e2:	602a      	str	r2, [r5, #0]
 80178e4:	e7ee      	b.n	80178c4 <__swhatbuf_r+0x1c>
 80178e6:	2340      	movs	r3, #64	; 0x40
 80178e8:	2000      	movs	r0, #0
 80178ea:	6023      	str	r3, [r4, #0]
 80178ec:	b016      	add	sp, #88	; 0x58
 80178ee:	bd70      	pop	{r4, r5, r6, pc}

080178f0 <__smakebuf_r>:
 80178f0:	898b      	ldrh	r3, [r1, #12]
 80178f2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80178f4:	079d      	lsls	r5, r3, #30
 80178f6:	4606      	mov	r6, r0
 80178f8:	460c      	mov	r4, r1
 80178fa:	d507      	bpl.n	801790c <__smakebuf_r+0x1c>
 80178fc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8017900:	6023      	str	r3, [r4, #0]
 8017902:	6123      	str	r3, [r4, #16]
 8017904:	2301      	movs	r3, #1
 8017906:	6163      	str	r3, [r4, #20]
 8017908:	b002      	add	sp, #8
 801790a:	bd70      	pop	{r4, r5, r6, pc}
 801790c:	ab01      	add	r3, sp, #4
 801790e:	466a      	mov	r2, sp
 8017910:	f7ff ffca 	bl	80178a8 <__swhatbuf_r>
 8017914:	9900      	ldr	r1, [sp, #0]
 8017916:	4605      	mov	r5, r0
 8017918:	4630      	mov	r0, r6
 801791a:	f7ff fd7f 	bl	801741c <_malloc_r>
 801791e:	b948      	cbnz	r0, 8017934 <__smakebuf_r+0x44>
 8017920:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017924:	059a      	lsls	r2, r3, #22
 8017926:	d4ef      	bmi.n	8017908 <__smakebuf_r+0x18>
 8017928:	f023 0303 	bic.w	r3, r3, #3
 801792c:	f043 0302 	orr.w	r3, r3, #2
 8017930:	81a3      	strh	r3, [r4, #12]
 8017932:	e7e3      	b.n	80178fc <__smakebuf_r+0xc>
 8017934:	4b0d      	ldr	r3, [pc, #52]	; (801796c <__smakebuf_r+0x7c>)
 8017936:	62b3      	str	r3, [r6, #40]	; 0x28
 8017938:	89a3      	ldrh	r3, [r4, #12]
 801793a:	6020      	str	r0, [r4, #0]
 801793c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8017940:	81a3      	strh	r3, [r4, #12]
 8017942:	9b00      	ldr	r3, [sp, #0]
 8017944:	6163      	str	r3, [r4, #20]
 8017946:	9b01      	ldr	r3, [sp, #4]
 8017948:	6120      	str	r0, [r4, #16]
 801794a:	b15b      	cbz	r3, 8017964 <__smakebuf_r+0x74>
 801794c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017950:	4630      	mov	r0, r6
 8017952:	f000 fb73 	bl	801803c <_isatty_r>
 8017956:	b128      	cbz	r0, 8017964 <__smakebuf_r+0x74>
 8017958:	89a3      	ldrh	r3, [r4, #12]
 801795a:	f023 0303 	bic.w	r3, r3, #3
 801795e:	f043 0301 	orr.w	r3, r3, #1
 8017962:	81a3      	strh	r3, [r4, #12]
 8017964:	89a0      	ldrh	r0, [r4, #12]
 8017966:	4305      	orrs	r5, r0
 8017968:	81a5      	strh	r5, [r4, #12]
 801796a:	e7cd      	b.n	8017908 <__smakebuf_r+0x18>
 801796c:	0801715d 	.word	0x0801715d

08017970 <__malloc_lock>:
 8017970:	4801      	ldr	r0, [pc, #4]	; (8017978 <__malloc_lock+0x8>)
 8017972:	f7ff bcea 	b.w	801734a <__retarget_lock_acquire_recursive>
 8017976:	bf00      	nop
 8017978:	2000061c 	.word	0x2000061c

0801797c <__malloc_unlock>:
 801797c:	4801      	ldr	r0, [pc, #4]	; (8017984 <__malloc_unlock+0x8>)
 801797e:	f7ff bce5 	b.w	801734c <__retarget_lock_release_recursive>
 8017982:	bf00      	nop
 8017984:	2000061c 	.word	0x2000061c

08017988 <__sfputc_r>:
 8017988:	6893      	ldr	r3, [r2, #8]
 801798a:	3b01      	subs	r3, #1
 801798c:	2b00      	cmp	r3, #0
 801798e:	b410      	push	{r4}
 8017990:	6093      	str	r3, [r2, #8]
 8017992:	da08      	bge.n	80179a6 <__sfputc_r+0x1e>
 8017994:	6994      	ldr	r4, [r2, #24]
 8017996:	42a3      	cmp	r3, r4
 8017998:	db01      	blt.n	801799e <__sfputc_r+0x16>
 801799a:	290a      	cmp	r1, #10
 801799c:	d103      	bne.n	80179a6 <__sfputc_r+0x1e>
 801799e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80179a2:	f7ff be8d 	b.w	80176c0 <__swbuf_r>
 80179a6:	6813      	ldr	r3, [r2, #0]
 80179a8:	1c58      	adds	r0, r3, #1
 80179aa:	6010      	str	r0, [r2, #0]
 80179ac:	7019      	strb	r1, [r3, #0]
 80179ae:	4608      	mov	r0, r1
 80179b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80179b4:	4770      	bx	lr

080179b6 <__sfputs_r>:
 80179b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80179b8:	4606      	mov	r6, r0
 80179ba:	460f      	mov	r7, r1
 80179bc:	4614      	mov	r4, r2
 80179be:	18d5      	adds	r5, r2, r3
 80179c0:	42ac      	cmp	r4, r5
 80179c2:	d101      	bne.n	80179c8 <__sfputs_r+0x12>
 80179c4:	2000      	movs	r0, #0
 80179c6:	e007      	b.n	80179d8 <__sfputs_r+0x22>
 80179c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80179cc:	463a      	mov	r2, r7
 80179ce:	4630      	mov	r0, r6
 80179d0:	f7ff ffda 	bl	8017988 <__sfputc_r>
 80179d4:	1c43      	adds	r3, r0, #1
 80179d6:	d1f3      	bne.n	80179c0 <__sfputs_r+0xa>
 80179d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080179dc <_vfiprintf_r>:
 80179dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80179e0:	460d      	mov	r5, r1
 80179e2:	b09d      	sub	sp, #116	; 0x74
 80179e4:	4614      	mov	r4, r2
 80179e6:	4698      	mov	r8, r3
 80179e8:	4606      	mov	r6, r0
 80179ea:	b118      	cbz	r0, 80179f4 <_vfiprintf_r+0x18>
 80179ec:	6983      	ldr	r3, [r0, #24]
 80179ee:	b90b      	cbnz	r3, 80179f4 <_vfiprintf_r+0x18>
 80179f0:	f7ff fbe8 	bl	80171c4 <__sinit>
 80179f4:	4b89      	ldr	r3, [pc, #548]	; (8017c1c <_vfiprintf_r+0x240>)
 80179f6:	429d      	cmp	r5, r3
 80179f8:	d11b      	bne.n	8017a32 <_vfiprintf_r+0x56>
 80179fa:	6875      	ldr	r5, [r6, #4]
 80179fc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80179fe:	07d9      	lsls	r1, r3, #31
 8017a00:	d405      	bmi.n	8017a0e <_vfiprintf_r+0x32>
 8017a02:	89ab      	ldrh	r3, [r5, #12]
 8017a04:	059a      	lsls	r2, r3, #22
 8017a06:	d402      	bmi.n	8017a0e <_vfiprintf_r+0x32>
 8017a08:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8017a0a:	f7ff fc9e 	bl	801734a <__retarget_lock_acquire_recursive>
 8017a0e:	89ab      	ldrh	r3, [r5, #12]
 8017a10:	071b      	lsls	r3, r3, #28
 8017a12:	d501      	bpl.n	8017a18 <_vfiprintf_r+0x3c>
 8017a14:	692b      	ldr	r3, [r5, #16]
 8017a16:	b9eb      	cbnz	r3, 8017a54 <_vfiprintf_r+0x78>
 8017a18:	4629      	mov	r1, r5
 8017a1a:	4630      	mov	r0, r6
 8017a1c:	f7ff feb4 	bl	8017788 <__swsetup_r>
 8017a20:	b1c0      	cbz	r0, 8017a54 <_vfiprintf_r+0x78>
 8017a22:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8017a24:	07dc      	lsls	r4, r3, #31
 8017a26:	d50e      	bpl.n	8017a46 <_vfiprintf_r+0x6a>
 8017a28:	f04f 30ff 	mov.w	r0, #4294967295
 8017a2c:	b01d      	add	sp, #116	; 0x74
 8017a2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017a32:	4b7b      	ldr	r3, [pc, #492]	; (8017c20 <_vfiprintf_r+0x244>)
 8017a34:	429d      	cmp	r5, r3
 8017a36:	d101      	bne.n	8017a3c <_vfiprintf_r+0x60>
 8017a38:	68b5      	ldr	r5, [r6, #8]
 8017a3a:	e7df      	b.n	80179fc <_vfiprintf_r+0x20>
 8017a3c:	4b79      	ldr	r3, [pc, #484]	; (8017c24 <_vfiprintf_r+0x248>)
 8017a3e:	429d      	cmp	r5, r3
 8017a40:	bf08      	it	eq
 8017a42:	68f5      	ldreq	r5, [r6, #12]
 8017a44:	e7da      	b.n	80179fc <_vfiprintf_r+0x20>
 8017a46:	89ab      	ldrh	r3, [r5, #12]
 8017a48:	0598      	lsls	r0, r3, #22
 8017a4a:	d4ed      	bmi.n	8017a28 <_vfiprintf_r+0x4c>
 8017a4c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8017a4e:	f7ff fc7d 	bl	801734c <__retarget_lock_release_recursive>
 8017a52:	e7e9      	b.n	8017a28 <_vfiprintf_r+0x4c>
 8017a54:	2300      	movs	r3, #0
 8017a56:	9309      	str	r3, [sp, #36]	; 0x24
 8017a58:	2320      	movs	r3, #32
 8017a5a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8017a5e:	f8cd 800c 	str.w	r8, [sp, #12]
 8017a62:	2330      	movs	r3, #48	; 0x30
 8017a64:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8017c28 <_vfiprintf_r+0x24c>
 8017a68:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8017a6c:	f04f 0901 	mov.w	r9, #1
 8017a70:	4623      	mov	r3, r4
 8017a72:	469a      	mov	sl, r3
 8017a74:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017a78:	b10a      	cbz	r2, 8017a7e <_vfiprintf_r+0xa2>
 8017a7a:	2a25      	cmp	r2, #37	; 0x25
 8017a7c:	d1f9      	bne.n	8017a72 <_vfiprintf_r+0x96>
 8017a7e:	ebba 0b04 	subs.w	fp, sl, r4
 8017a82:	d00b      	beq.n	8017a9c <_vfiprintf_r+0xc0>
 8017a84:	465b      	mov	r3, fp
 8017a86:	4622      	mov	r2, r4
 8017a88:	4629      	mov	r1, r5
 8017a8a:	4630      	mov	r0, r6
 8017a8c:	f7ff ff93 	bl	80179b6 <__sfputs_r>
 8017a90:	3001      	adds	r0, #1
 8017a92:	f000 80aa 	beq.w	8017bea <_vfiprintf_r+0x20e>
 8017a96:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8017a98:	445a      	add	r2, fp
 8017a9a:	9209      	str	r2, [sp, #36]	; 0x24
 8017a9c:	f89a 3000 	ldrb.w	r3, [sl]
 8017aa0:	2b00      	cmp	r3, #0
 8017aa2:	f000 80a2 	beq.w	8017bea <_vfiprintf_r+0x20e>
 8017aa6:	2300      	movs	r3, #0
 8017aa8:	f04f 32ff 	mov.w	r2, #4294967295
 8017aac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017ab0:	f10a 0a01 	add.w	sl, sl, #1
 8017ab4:	9304      	str	r3, [sp, #16]
 8017ab6:	9307      	str	r3, [sp, #28]
 8017ab8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8017abc:	931a      	str	r3, [sp, #104]	; 0x68
 8017abe:	4654      	mov	r4, sl
 8017ac0:	2205      	movs	r2, #5
 8017ac2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017ac6:	4858      	ldr	r0, [pc, #352]	; (8017c28 <_vfiprintf_r+0x24c>)
 8017ac8:	f7f8 fb8a 	bl	80101e0 <memchr>
 8017acc:	9a04      	ldr	r2, [sp, #16]
 8017ace:	b9d8      	cbnz	r0, 8017b08 <_vfiprintf_r+0x12c>
 8017ad0:	06d1      	lsls	r1, r2, #27
 8017ad2:	bf44      	itt	mi
 8017ad4:	2320      	movmi	r3, #32
 8017ad6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8017ada:	0713      	lsls	r3, r2, #28
 8017adc:	bf44      	itt	mi
 8017ade:	232b      	movmi	r3, #43	; 0x2b
 8017ae0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8017ae4:	f89a 3000 	ldrb.w	r3, [sl]
 8017ae8:	2b2a      	cmp	r3, #42	; 0x2a
 8017aea:	d015      	beq.n	8017b18 <_vfiprintf_r+0x13c>
 8017aec:	9a07      	ldr	r2, [sp, #28]
 8017aee:	4654      	mov	r4, sl
 8017af0:	2000      	movs	r0, #0
 8017af2:	f04f 0c0a 	mov.w	ip, #10
 8017af6:	4621      	mov	r1, r4
 8017af8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017afc:	3b30      	subs	r3, #48	; 0x30
 8017afe:	2b09      	cmp	r3, #9
 8017b00:	d94e      	bls.n	8017ba0 <_vfiprintf_r+0x1c4>
 8017b02:	b1b0      	cbz	r0, 8017b32 <_vfiprintf_r+0x156>
 8017b04:	9207      	str	r2, [sp, #28]
 8017b06:	e014      	b.n	8017b32 <_vfiprintf_r+0x156>
 8017b08:	eba0 0308 	sub.w	r3, r0, r8
 8017b0c:	fa09 f303 	lsl.w	r3, r9, r3
 8017b10:	4313      	orrs	r3, r2
 8017b12:	9304      	str	r3, [sp, #16]
 8017b14:	46a2      	mov	sl, r4
 8017b16:	e7d2      	b.n	8017abe <_vfiprintf_r+0xe2>
 8017b18:	9b03      	ldr	r3, [sp, #12]
 8017b1a:	1d19      	adds	r1, r3, #4
 8017b1c:	681b      	ldr	r3, [r3, #0]
 8017b1e:	9103      	str	r1, [sp, #12]
 8017b20:	2b00      	cmp	r3, #0
 8017b22:	bfbb      	ittet	lt
 8017b24:	425b      	neglt	r3, r3
 8017b26:	f042 0202 	orrlt.w	r2, r2, #2
 8017b2a:	9307      	strge	r3, [sp, #28]
 8017b2c:	9307      	strlt	r3, [sp, #28]
 8017b2e:	bfb8      	it	lt
 8017b30:	9204      	strlt	r2, [sp, #16]
 8017b32:	7823      	ldrb	r3, [r4, #0]
 8017b34:	2b2e      	cmp	r3, #46	; 0x2e
 8017b36:	d10c      	bne.n	8017b52 <_vfiprintf_r+0x176>
 8017b38:	7863      	ldrb	r3, [r4, #1]
 8017b3a:	2b2a      	cmp	r3, #42	; 0x2a
 8017b3c:	d135      	bne.n	8017baa <_vfiprintf_r+0x1ce>
 8017b3e:	9b03      	ldr	r3, [sp, #12]
 8017b40:	1d1a      	adds	r2, r3, #4
 8017b42:	681b      	ldr	r3, [r3, #0]
 8017b44:	9203      	str	r2, [sp, #12]
 8017b46:	2b00      	cmp	r3, #0
 8017b48:	bfb8      	it	lt
 8017b4a:	f04f 33ff 	movlt.w	r3, #4294967295
 8017b4e:	3402      	adds	r4, #2
 8017b50:	9305      	str	r3, [sp, #20]
 8017b52:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8017c38 <_vfiprintf_r+0x25c>
 8017b56:	7821      	ldrb	r1, [r4, #0]
 8017b58:	2203      	movs	r2, #3
 8017b5a:	4650      	mov	r0, sl
 8017b5c:	f7f8 fb40 	bl	80101e0 <memchr>
 8017b60:	b140      	cbz	r0, 8017b74 <_vfiprintf_r+0x198>
 8017b62:	2340      	movs	r3, #64	; 0x40
 8017b64:	eba0 000a 	sub.w	r0, r0, sl
 8017b68:	fa03 f000 	lsl.w	r0, r3, r0
 8017b6c:	9b04      	ldr	r3, [sp, #16]
 8017b6e:	4303      	orrs	r3, r0
 8017b70:	3401      	adds	r4, #1
 8017b72:	9304      	str	r3, [sp, #16]
 8017b74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017b78:	482c      	ldr	r0, [pc, #176]	; (8017c2c <_vfiprintf_r+0x250>)
 8017b7a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8017b7e:	2206      	movs	r2, #6
 8017b80:	f7f8 fb2e 	bl	80101e0 <memchr>
 8017b84:	2800      	cmp	r0, #0
 8017b86:	d03f      	beq.n	8017c08 <_vfiprintf_r+0x22c>
 8017b88:	4b29      	ldr	r3, [pc, #164]	; (8017c30 <_vfiprintf_r+0x254>)
 8017b8a:	bb1b      	cbnz	r3, 8017bd4 <_vfiprintf_r+0x1f8>
 8017b8c:	9b03      	ldr	r3, [sp, #12]
 8017b8e:	3307      	adds	r3, #7
 8017b90:	f023 0307 	bic.w	r3, r3, #7
 8017b94:	3308      	adds	r3, #8
 8017b96:	9303      	str	r3, [sp, #12]
 8017b98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017b9a:	443b      	add	r3, r7
 8017b9c:	9309      	str	r3, [sp, #36]	; 0x24
 8017b9e:	e767      	b.n	8017a70 <_vfiprintf_r+0x94>
 8017ba0:	fb0c 3202 	mla	r2, ip, r2, r3
 8017ba4:	460c      	mov	r4, r1
 8017ba6:	2001      	movs	r0, #1
 8017ba8:	e7a5      	b.n	8017af6 <_vfiprintf_r+0x11a>
 8017baa:	2300      	movs	r3, #0
 8017bac:	3401      	adds	r4, #1
 8017bae:	9305      	str	r3, [sp, #20]
 8017bb0:	4619      	mov	r1, r3
 8017bb2:	f04f 0c0a 	mov.w	ip, #10
 8017bb6:	4620      	mov	r0, r4
 8017bb8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017bbc:	3a30      	subs	r2, #48	; 0x30
 8017bbe:	2a09      	cmp	r2, #9
 8017bc0:	d903      	bls.n	8017bca <_vfiprintf_r+0x1ee>
 8017bc2:	2b00      	cmp	r3, #0
 8017bc4:	d0c5      	beq.n	8017b52 <_vfiprintf_r+0x176>
 8017bc6:	9105      	str	r1, [sp, #20]
 8017bc8:	e7c3      	b.n	8017b52 <_vfiprintf_r+0x176>
 8017bca:	fb0c 2101 	mla	r1, ip, r1, r2
 8017bce:	4604      	mov	r4, r0
 8017bd0:	2301      	movs	r3, #1
 8017bd2:	e7f0      	b.n	8017bb6 <_vfiprintf_r+0x1da>
 8017bd4:	ab03      	add	r3, sp, #12
 8017bd6:	9300      	str	r3, [sp, #0]
 8017bd8:	462a      	mov	r2, r5
 8017bda:	4b16      	ldr	r3, [pc, #88]	; (8017c34 <_vfiprintf_r+0x258>)
 8017bdc:	a904      	add	r1, sp, #16
 8017bde:	4630      	mov	r0, r6
 8017be0:	f3af 8000 	nop.w
 8017be4:	4607      	mov	r7, r0
 8017be6:	1c78      	adds	r0, r7, #1
 8017be8:	d1d6      	bne.n	8017b98 <_vfiprintf_r+0x1bc>
 8017bea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8017bec:	07d9      	lsls	r1, r3, #31
 8017bee:	d405      	bmi.n	8017bfc <_vfiprintf_r+0x220>
 8017bf0:	89ab      	ldrh	r3, [r5, #12]
 8017bf2:	059a      	lsls	r2, r3, #22
 8017bf4:	d402      	bmi.n	8017bfc <_vfiprintf_r+0x220>
 8017bf6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8017bf8:	f7ff fba8 	bl	801734c <__retarget_lock_release_recursive>
 8017bfc:	89ab      	ldrh	r3, [r5, #12]
 8017bfe:	065b      	lsls	r3, r3, #25
 8017c00:	f53f af12 	bmi.w	8017a28 <_vfiprintf_r+0x4c>
 8017c04:	9809      	ldr	r0, [sp, #36]	; 0x24
 8017c06:	e711      	b.n	8017a2c <_vfiprintf_r+0x50>
 8017c08:	ab03      	add	r3, sp, #12
 8017c0a:	9300      	str	r3, [sp, #0]
 8017c0c:	462a      	mov	r2, r5
 8017c0e:	4b09      	ldr	r3, [pc, #36]	; (8017c34 <_vfiprintf_r+0x258>)
 8017c10:	a904      	add	r1, sp, #16
 8017c12:	4630      	mov	r0, r6
 8017c14:	f000 f880 	bl	8017d18 <_printf_i>
 8017c18:	e7e4      	b.n	8017be4 <_vfiprintf_r+0x208>
 8017c1a:	bf00      	nop
 8017c1c:	08018280 	.word	0x08018280
 8017c20:	080182a0 	.word	0x080182a0
 8017c24:	08018260 	.word	0x08018260
 8017c28:	080182c4 	.word	0x080182c4
 8017c2c:	080182ce 	.word	0x080182ce
 8017c30:	00000000 	.word	0x00000000
 8017c34:	080179b7 	.word	0x080179b7
 8017c38:	080182ca 	.word	0x080182ca

08017c3c <_printf_common>:
 8017c3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017c40:	4616      	mov	r6, r2
 8017c42:	4699      	mov	r9, r3
 8017c44:	688a      	ldr	r2, [r1, #8]
 8017c46:	690b      	ldr	r3, [r1, #16]
 8017c48:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8017c4c:	4293      	cmp	r3, r2
 8017c4e:	bfb8      	it	lt
 8017c50:	4613      	movlt	r3, r2
 8017c52:	6033      	str	r3, [r6, #0]
 8017c54:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8017c58:	4607      	mov	r7, r0
 8017c5a:	460c      	mov	r4, r1
 8017c5c:	b10a      	cbz	r2, 8017c62 <_printf_common+0x26>
 8017c5e:	3301      	adds	r3, #1
 8017c60:	6033      	str	r3, [r6, #0]
 8017c62:	6823      	ldr	r3, [r4, #0]
 8017c64:	0699      	lsls	r1, r3, #26
 8017c66:	bf42      	ittt	mi
 8017c68:	6833      	ldrmi	r3, [r6, #0]
 8017c6a:	3302      	addmi	r3, #2
 8017c6c:	6033      	strmi	r3, [r6, #0]
 8017c6e:	6825      	ldr	r5, [r4, #0]
 8017c70:	f015 0506 	ands.w	r5, r5, #6
 8017c74:	d106      	bne.n	8017c84 <_printf_common+0x48>
 8017c76:	f104 0a19 	add.w	sl, r4, #25
 8017c7a:	68e3      	ldr	r3, [r4, #12]
 8017c7c:	6832      	ldr	r2, [r6, #0]
 8017c7e:	1a9b      	subs	r3, r3, r2
 8017c80:	42ab      	cmp	r3, r5
 8017c82:	dc26      	bgt.n	8017cd2 <_printf_common+0x96>
 8017c84:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8017c88:	1e13      	subs	r3, r2, #0
 8017c8a:	6822      	ldr	r2, [r4, #0]
 8017c8c:	bf18      	it	ne
 8017c8e:	2301      	movne	r3, #1
 8017c90:	0692      	lsls	r2, r2, #26
 8017c92:	d42b      	bmi.n	8017cec <_printf_common+0xb0>
 8017c94:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8017c98:	4649      	mov	r1, r9
 8017c9a:	4638      	mov	r0, r7
 8017c9c:	47c0      	blx	r8
 8017c9e:	3001      	adds	r0, #1
 8017ca0:	d01e      	beq.n	8017ce0 <_printf_common+0xa4>
 8017ca2:	6823      	ldr	r3, [r4, #0]
 8017ca4:	68e5      	ldr	r5, [r4, #12]
 8017ca6:	6832      	ldr	r2, [r6, #0]
 8017ca8:	f003 0306 	and.w	r3, r3, #6
 8017cac:	2b04      	cmp	r3, #4
 8017cae:	bf08      	it	eq
 8017cb0:	1aad      	subeq	r5, r5, r2
 8017cb2:	68a3      	ldr	r3, [r4, #8]
 8017cb4:	6922      	ldr	r2, [r4, #16]
 8017cb6:	bf0c      	ite	eq
 8017cb8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8017cbc:	2500      	movne	r5, #0
 8017cbe:	4293      	cmp	r3, r2
 8017cc0:	bfc4      	itt	gt
 8017cc2:	1a9b      	subgt	r3, r3, r2
 8017cc4:	18ed      	addgt	r5, r5, r3
 8017cc6:	2600      	movs	r6, #0
 8017cc8:	341a      	adds	r4, #26
 8017cca:	42b5      	cmp	r5, r6
 8017ccc:	d11a      	bne.n	8017d04 <_printf_common+0xc8>
 8017cce:	2000      	movs	r0, #0
 8017cd0:	e008      	b.n	8017ce4 <_printf_common+0xa8>
 8017cd2:	2301      	movs	r3, #1
 8017cd4:	4652      	mov	r2, sl
 8017cd6:	4649      	mov	r1, r9
 8017cd8:	4638      	mov	r0, r7
 8017cda:	47c0      	blx	r8
 8017cdc:	3001      	adds	r0, #1
 8017cde:	d103      	bne.n	8017ce8 <_printf_common+0xac>
 8017ce0:	f04f 30ff 	mov.w	r0, #4294967295
 8017ce4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017ce8:	3501      	adds	r5, #1
 8017cea:	e7c6      	b.n	8017c7a <_printf_common+0x3e>
 8017cec:	18e1      	adds	r1, r4, r3
 8017cee:	1c5a      	adds	r2, r3, #1
 8017cf0:	2030      	movs	r0, #48	; 0x30
 8017cf2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8017cf6:	4422      	add	r2, r4
 8017cf8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8017cfc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8017d00:	3302      	adds	r3, #2
 8017d02:	e7c7      	b.n	8017c94 <_printf_common+0x58>
 8017d04:	2301      	movs	r3, #1
 8017d06:	4622      	mov	r2, r4
 8017d08:	4649      	mov	r1, r9
 8017d0a:	4638      	mov	r0, r7
 8017d0c:	47c0      	blx	r8
 8017d0e:	3001      	adds	r0, #1
 8017d10:	d0e6      	beq.n	8017ce0 <_printf_common+0xa4>
 8017d12:	3601      	adds	r6, #1
 8017d14:	e7d9      	b.n	8017cca <_printf_common+0x8e>
	...

08017d18 <_printf_i>:
 8017d18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8017d1c:	460c      	mov	r4, r1
 8017d1e:	4691      	mov	r9, r2
 8017d20:	7e27      	ldrb	r7, [r4, #24]
 8017d22:	990c      	ldr	r1, [sp, #48]	; 0x30
 8017d24:	2f78      	cmp	r7, #120	; 0x78
 8017d26:	4680      	mov	r8, r0
 8017d28:	469a      	mov	sl, r3
 8017d2a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8017d2e:	d807      	bhi.n	8017d40 <_printf_i+0x28>
 8017d30:	2f62      	cmp	r7, #98	; 0x62
 8017d32:	d80a      	bhi.n	8017d4a <_printf_i+0x32>
 8017d34:	2f00      	cmp	r7, #0
 8017d36:	f000 80d8 	beq.w	8017eea <_printf_i+0x1d2>
 8017d3a:	2f58      	cmp	r7, #88	; 0x58
 8017d3c:	f000 80a3 	beq.w	8017e86 <_printf_i+0x16e>
 8017d40:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8017d44:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8017d48:	e03a      	b.n	8017dc0 <_printf_i+0xa8>
 8017d4a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8017d4e:	2b15      	cmp	r3, #21
 8017d50:	d8f6      	bhi.n	8017d40 <_printf_i+0x28>
 8017d52:	a001      	add	r0, pc, #4	; (adr r0, 8017d58 <_printf_i+0x40>)
 8017d54:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8017d58:	08017db1 	.word	0x08017db1
 8017d5c:	08017dc5 	.word	0x08017dc5
 8017d60:	08017d41 	.word	0x08017d41
 8017d64:	08017d41 	.word	0x08017d41
 8017d68:	08017d41 	.word	0x08017d41
 8017d6c:	08017d41 	.word	0x08017d41
 8017d70:	08017dc5 	.word	0x08017dc5
 8017d74:	08017d41 	.word	0x08017d41
 8017d78:	08017d41 	.word	0x08017d41
 8017d7c:	08017d41 	.word	0x08017d41
 8017d80:	08017d41 	.word	0x08017d41
 8017d84:	08017ed1 	.word	0x08017ed1
 8017d88:	08017df5 	.word	0x08017df5
 8017d8c:	08017eb3 	.word	0x08017eb3
 8017d90:	08017d41 	.word	0x08017d41
 8017d94:	08017d41 	.word	0x08017d41
 8017d98:	08017ef3 	.word	0x08017ef3
 8017d9c:	08017d41 	.word	0x08017d41
 8017da0:	08017df5 	.word	0x08017df5
 8017da4:	08017d41 	.word	0x08017d41
 8017da8:	08017d41 	.word	0x08017d41
 8017dac:	08017ebb 	.word	0x08017ebb
 8017db0:	680b      	ldr	r3, [r1, #0]
 8017db2:	1d1a      	adds	r2, r3, #4
 8017db4:	681b      	ldr	r3, [r3, #0]
 8017db6:	600a      	str	r2, [r1, #0]
 8017db8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8017dbc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8017dc0:	2301      	movs	r3, #1
 8017dc2:	e0a3      	b.n	8017f0c <_printf_i+0x1f4>
 8017dc4:	6825      	ldr	r5, [r4, #0]
 8017dc6:	6808      	ldr	r0, [r1, #0]
 8017dc8:	062e      	lsls	r6, r5, #24
 8017dca:	f100 0304 	add.w	r3, r0, #4
 8017dce:	d50a      	bpl.n	8017de6 <_printf_i+0xce>
 8017dd0:	6805      	ldr	r5, [r0, #0]
 8017dd2:	600b      	str	r3, [r1, #0]
 8017dd4:	2d00      	cmp	r5, #0
 8017dd6:	da03      	bge.n	8017de0 <_printf_i+0xc8>
 8017dd8:	232d      	movs	r3, #45	; 0x2d
 8017dda:	426d      	negs	r5, r5
 8017ddc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8017de0:	485e      	ldr	r0, [pc, #376]	; (8017f5c <_printf_i+0x244>)
 8017de2:	230a      	movs	r3, #10
 8017de4:	e019      	b.n	8017e1a <_printf_i+0x102>
 8017de6:	f015 0f40 	tst.w	r5, #64	; 0x40
 8017dea:	6805      	ldr	r5, [r0, #0]
 8017dec:	600b      	str	r3, [r1, #0]
 8017dee:	bf18      	it	ne
 8017df0:	b22d      	sxthne	r5, r5
 8017df2:	e7ef      	b.n	8017dd4 <_printf_i+0xbc>
 8017df4:	680b      	ldr	r3, [r1, #0]
 8017df6:	6825      	ldr	r5, [r4, #0]
 8017df8:	1d18      	adds	r0, r3, #4
 8017dfa:	6008      	str	r0, [r1, #0]
 8017dfc:	0628      	lsls	r0, r5, #24
 8017dfe:	d501      	bpl.n	8017e04 <_printf_i+0xec>
 8017e00:	681d      	ldr	r5, [r3, #0]
 8017e02:	e002      	b.n	8017e0a <_printf_i+0xf2>
 8017e04:	0669      	lsls	r1, r5, #25
 8017e06:	d5fb      	bpl.n	8017e00 <_printf_i+0xe8>
 8017e08:	881d      	ldrh	r5, [r3, #0]
 8017e0a:	4854      	ldr	r0, [pc, #336]	; (8017f5c <_printf_i+0x244>)
 8017e0c:	2f6f      	cmp	r7, #111	; 0x6f
 8017e0e:	bf0c      	ite	eq
 8017e10:	2308      	moveq	r3, #8
 8017e12:	230a      	movne	r3, #10
 8017e14:	2100      	movs	r1, #0
 8017e16:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8017e1a:	6866      	ldr	r6, [r4, #4]
 8017e1c:	60a6      	str	r6, [r4, #8]
 8017e1e:	2e00      	cmp	r6, #0
 8017e20:	bfa2      	ittt	ge
 8017e22:	6821      	ldrge	r1, [r4, #0]
 8017e24:	f021 0104 	bicge.w	r1, r1, #4
 8017e28:	6021      	strge	r1, [r4, #0]
 8017e2a:	b90d      	cbnz	r5, 8017e30 <_printf_i+0x118>
 8017e2c:	2e00      	cmp	r6, #0
 8017e2e:	d04d      	beq.n	8017ecc <_printf_i+0x1b4>
 8017e30:	4616      	mov	r6, r2
 8017e32:	fbb5 f1f3 	udiv	r1, r5, r3
 8017e36:	fb03 5711 	mls	r7, r3, r1, r5
 8017e3a:	5dc7      	ldrb	r7, [r0, r7]
 8017e3c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8017e40:	462f      	mov	r7, r5
 8017e42:	42bb      	cmp	r3, r7
 8017e44:	460d      	mov	r5, r1
 8017e46:	d9f4      	bls.n	8017e32 <_printf_i+0x11a>
 8017e48:	2b08      	cmp	r3, #8
 8017e4a:	d10b      	bne.n	8017e64 <_printf_i+0x14c>
 8017e4c:	6823      	ldr	r3, [r4, #0]
 8017e4e:	07df      	lsls	r7, r3, #31
 8017e50:	d508      	bpl.n	8017e64 <_printf_i+0x14c>
 8017e52:	6923      	ldr	r3, [r4, #16]
 8017e54:	6861      	ldr	r1, [r4, #4]
 8017e56:	4299      	cmp	r1, r3
 8017e58:	bfde      	ittt	le
 8017e5a:	2330      	movle	r3, #48	; 0x30
 8017e5c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8017e60:	f106 36ff 	addle.w	r6, r6, #4294967295
 8017e64:	1b92      	subs	r2, r2, r6
 8017e66:	6122      	str	r2, [r4, #16]
 8017e68:	f8cd a000 	str.w	sl, [sp]
 8017e6c:	464b      	mov	r3, r9
 8017e6e:	aa03      	add	r2, sp, #12
 8017e70:	4621      	mov	r1, r4
 8017e72:	4640      	mov	r0, r8
 8017e74:	f7ff fee2 	bl	8017c3c <_printf_common>
 8017e78:	3001      	adds	r0, #1
 8017e7a:	d14c      	bne.n	8017f16 <_printf_i+0x1fe>
 8017e7c:	f04f 30ff 	mov.w	r0, #4294967295
 8017e80:	b004      	add	sp, #16
 8017e82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017e86:	4835      	ldr	r0, [pc, #212]	; (8017f5c <_printf_i+0x244>)
 8017e88:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8017e8c:	6823      	ldr	r3, [r4, #0]
 8017e8e:	680e      	ldr	r6, [r1, #0]
 8017e90:	061f      	lsls	r7, r3, #24
 8017e92:	f856 5b04 	ldr.w	r5, [r6], #4
 8017e96:	600e      	str	r6, [r1, #0]
 8017e98:	d514      	bpl.n	8017ec4 <_printf_i+0x1ac>
 8017e9a:	07d9      	lsls	r1, r3, #31
 8017e9c:	bf44      	itt	mi
 8017e9e:	f043 0320 	orrmi.w	r3, r3, #32
 8017ea2:	6023      	strmi	r3, [r4, #0]
 8017ea4:	b91d      	cbnz	r5, 8017eae <_printf_i+0x196>
 8017ea6:	6823      	ldr	r3, [r4, #0]
 8017ea8:	f023 0320 	bic.w	r3, r3, #32
 8017eac:	6023      	str	r3, [r4, #0]
 8017eae:	2310      	movs	r3, #16
 8017eb0:	e7b0      	b.n	8017e14 <_printf_i+0xfc>
 8017eb2:	6823      	ldr	r3, [r4, #0]
 8017eb4:	f043 0320 	orr.w	r3, r3, #32
 8017eb8:	6023      	str	r3, [r4, #0]
 8017eba:	2378      	movs	r3, #120	; 0x78
 8017ebc:	4828      	ldr	r0, [pc, #160]	; (8017f60 <_printf_i+0x248>)
 8017ebe:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8017ec2:	e7e3      	b.n	8017e8c <_printf_i+0x174>
 8017ec4:	065e      	lsls	r6, r3, #25
 8017ec6:	bf48      	it	mi
 8017ec8:	b2ad      	uxthmi	r5, r5
 8017eca:	e7e6      	b.n	8017e9a <_printf_i+0x182>
 8017ecc:	4616      	mov	r6, r2
 8017ece:	e7bb      	b.n	8017e48 <_printf_i+0x130>
 8017ed0:	680b      	ldr	r3, [r1, #0]
 8017ed2:	6826      	ldr	r6, [r4, #0]
 8017ed4:	6960      	ldr	r0, [r4, #20]
 8017ed6:	1d1d      	adds	r5, r3, #4
 8017ed8:	600d      	str	r5, [r1, #0]
 8017eda:	0635      	lsls	r5, r6, #24
 8017edc:	681b      	ldr	r3, [r3, #0]
 8017ede:	d501      	bpl.n	8017ee4 <_printf_i+0x1cc>
 8017ee0:	6018      	str	r0, [r3, #0]
 8017ee2:	e002      	b.n	8017eea <_printf_i+0x1d2>
 8017ee4:	0671      	lsls	r1, r6, #25
 8017ee6:	d5fb      	bpl.n	8017ee0 <_printf_i+0x1c8>
 8017ee8:	8018      	strh	r0, [r3, #0]
 8017eea:	2300      	movs	r3, #0
 8017eec:	6123      	str	r3, [r4, #16]
 8017eee:	4616      	mov	r6, r2
 8017ef0:	e7ba      	b.n	8017e68 <_printf_i+0x150>
 8017ef2:	680b      	ldr	r3, [r1, #0]
 8017ef4:	1d1a      	adds	r2, r3, #4
 8017ef6:	600a      	str	r2, [r1, #0]
 8017ef8:	681e      	ldr	r6, [r3, #0]
 8017efa:	6862      	ldr	r2, [r4, #4]
 8017efc:	2100      	movs	r1, #0
 8017efe:	4630      	mov	r0, r6
 8017f00:	f7f8 f96e 	bl	80101e0 <memchr>
 8017f04:	b108      	cbz	r0, 8017f0a <_printf_i+0x1f2>
 8017f06:	1b80      	subs	r0, r0, r6
 8017f08:	6060      	str	r0, [r4, #4]
 8017f0a:	6863      	ldr	r3, [r4, #4]
 8017f0c:	6123      	str	r3, [r4, #16]
 8017f0e:	2300      	movs	r3, #0
 8017f10:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8017f14:	e7a8      	b.n	8017e68 <_printf_i+0x150>
 8017f16:	6923      	ldr	r3, [r4, #16]
 8017f18:	4632      	mov	r2, r6
 8017f1a:	4649      	mov	r1, r9
 8017f1c:	4640      	mov	r0, r8
 8017f1e:	47d0      	blx	sl
 8017f20:	3001      	adds	r0, #1
 8017f22:	d0ab      	beq.n	8017e7c <_printf_i+0x164>
 8017f24:	6823      	ldr	r3, [r4, #0]
 8017f26:	079b      	lsls	r3, r3, #30
 8017f28:	d413      	bmi.n	8017f52 <_printf_i+0x23a>
 8017f2a:	68e0      	ldr	r0, [r4, #12]
 8017f2c:	9b03      	ldr	r3, [sp, #12]
 8017f2e:	4298      	cmp	r0, r3
 8017f30:	bfb8      	it	lt
 8017f32:	4618      	movlt	r0, r3
 8017f34:	e7a4      	b.n	8017e80 <_printf_i+0x168>
 8017f36:	2301      	movs	r3, #1
 8017f38:	4632      	mov	r2, r6
 8017f3a:	4649      	mov	r1, r9
 8017f3c:	4640      	mov	r0, r8
 8017f3e:	47d0      	blx	sl
 8017f40:	3001      	adds	r0, #1
 8017f42:	d09b      	beq.n	8017e7c <_printf_i+0x164>
 8017f44:	3501      	adds	r5, #1
 8017f46:	68e3      	ldr	r3, [r4, #12]
 8017f48:	9903      	ldr	r1, [sp, #12]
 8017f4a:	1a5b      	subs	r3, r3, r1
 8017f4c:	42ab      	cmp	r3, r5
 8017f4e:	dcf2      	bgt.n	8017f36 <_printf_i+0x21e>
 8017f50:	e7eb      	b.n	8017f2a <_printf_i+0x212>
 8017f52:	2500      	movs	r5, #0
 8017f54:	f104 0619 	add.w	r6, r4, #25
 8017f58:	e7f5      	b.n	8017f46 <_printf_i+0x22e>
 8017f5a:	bf00      	nop
 8017f5c:	080182d5 	.word	0x080182d5
 8017f60:	080182e6 	.word	0x080182e6

08017f64 <_putc_r>:
 8017f64:	b570      	push	{r4, r5, r6, lr}
 8017f66:	460d      	mov	r5, r1
 8017f68:	4614      	mov	r4, r2
 8017f6a:	4606      	mov	r6, r0
 8017f6c:	b118      	cbz	r0, 8017f76 <_putc_r+0x12>
 8017f6e:	6983      	ldr	r3, [r0, #24]
 8017f70:	b90b      	cbnz	r3, 8017f76 <_putc_r+0x12>
 8017f72:	f7ff f927 	bl	80171c4 <__sinit>
 8017f76:	4b1c      	ldr	r3, [pc, #112]	; (8017fe8 <_putc_r+0x84>)
 8017f78:	429c      	cmp	r4, r3
 8017f7a:	d124      	bne.n	8017fc6 <_putc_r+0x62>
 8017f7c:	6874      	ldr	r4, [r6, #4]
 8017f7e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8017f80:	07d8      	lsls	r0, r3, #31
 8017f82:	d405      	bmi.n	8017f90 <_putc_r+0x2c>
 8017f84:	89a3      	ldrh	r3, [r4, #12]
 8017f86:	0599      	lsls	r1, r3, #22
 8017f88:	d402      	bmi.n	8017f90 <_putc_r+0x2c>
 8017f8a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8017f8c:	f7ff f9dd 	bl	801734a <__retarget_lock_acquire_recursive>
 8017f90:	68a3      	ldr	r3, [r4, #8]
 8017f92:	3b01      	subs	r3, #1
 8017f94:	2b00      	cmp	r3, #0
 8017f96:	60a3      	str	r3, [r4, #8]
 8017f98:	da05      	bge.n	8017fa6 <_putc_r+0x42>
 8017f9a:	69a2      	ldr	r2, [r4, #24]
 8017f9c:	4293      	cmp	r3, r2
 8017f9e:	db1c      	blt.n	8017fda <_putc_r+0x76>
 8017fa0:	b2eb      	uxtb	r3, r5
 8017fa2:	2b0a      	cmp	r3, #10
 8017fa4:	d019      	beq.n	8017fda <_putc_r+0x76>
 8017fa6:	6823      	ldr	r3, [r4, #0]
 8017fa8:	1c5a      	adds	r2, r3, #1
 8017faa:	6022      	str	r2, [r4, #0]
 8017fac:	701d      	strb	r5, [r3, #0]
 8017fae:	b2ed      	uxtb	r5, r5
 8017fb0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8017fb2:	07da      	lsls	r2, r3, #31
 8017fb4:	d405      	bmi.n	8017fc2 <_putc_r+0x5e>
 8017fb6:	89a3      	ldrh	r3, [r4, #12]
 8017fb8:	059b      	lsls	r3, r3, #22
 8017fba:	d402      	bmi.n	8017fc2 <_putc_r+0x5e>
 8017fbc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8017fbe:	f7ff f9c5 	bl	801734c <__retarget_lock_release_recursive>
 8017fc2:	4628      	mov	r0, r5
 8017fc4:	bd70      	pop	{r4, r5, r6, pc}
 8017fc6:	4b09      	ldr	r3, [pc, #36]	; (8017fec <_putc_r+0x88>)
 8017fc8:	429c      	cmp	r4, r3
 8017fca:	d101      	bne.n	8017fd0 <_putc_r+0x6c>
 8017fcc:	68b4      	ldr	r4, [r6, #8]
 8017fce:	e7d6      	b.n	8017f7e <_putc_r+0x1a>
 8017fd0:	4b07      	ldr	r3, [pc, #28]	; (8017ff0 <_putc_r+0x8c>)
 8017fd2:	429c      	cmp	r4, r3
 8017fd4:	bf08      	it	eq
 8017fd6:	68f4      	ldreq	r4, [r6, #12]
 8017fd8:	e7d1      	b.n	8017f7e <_putc_r+0x1a>
 8017fda:	4629      	mov	r1, r5
 8017fdc:	4622      	mov	r2, r4
 8017fde:	4630      	mov	r0, r6
 8017fe0:	f7ff fb6e 	bl	80176c0 <__swbuf_r>
 8017fe4:	4605      	mov	r5, r0
 8017fe6:	e7e3      	b.n	8017fb0 <_putc_r+0x4c>
 8017fe8:	08018280 	.word	0x08018280
 8017fec:	080182a0 	.word	0x080182a0
 8017ff0:	08018260 	.word	0x08018260

08017ff4 <_read_r>:
 8017ff4:	b538      	push	{r3, r4, r5, lr}
 8017ff6:	4d07      	ldr	r5, [pc, #28]	; (8018014 <_read_r+0x20>)
 8017ff8:	4604      	mov	r4, r0
 8017ffa:	4608      	mov	r0, r1
 8017ffc:	4611      	mov	r1, r2
 8017ffe:	2200      	movs	r2, #0
 8018000:	602a      	str	r2, [r5, #0]
 8018002:	461a      	mov	r2, r3
 8018004:	f7f9 fc0a 	bl	801181c <_read>
 8018008:	1c43      	adds	r3, r0, #1
 801800a:	d102      	bne.n	8018012 <_read_r+0x1e>
 801800c:	682b      	ldr	r3, [r5, #0]
 801800e:	b103      	cbz	r3, 8018012 <_read_r+0x1e>
 8018010:	6023      	str	r3, [r4, #0]
 8018012:	bd38      	pop	{r3, r4, r5, pc}
 8018014:	20000624 	.word	0x20000624

08018018 <_fstat_r>:
 8018018:	b538      	push	{r3, r4, r5, lr}
 801801a:	4d07      	ldr	r5, [pc, #28]	; (8018038 <_fstat_r+0x20>)
 801801c:	2300      	movs	r3, #0
 801801e:	4604      	mov	r4, r0
 8018020:	4608      	mov	r0, r1
 8018022:	4611      	mov	r1, r2
 8018024:	602b      	str	r3, [r5, #0]
 8018026:	f7f9 fc22 	bl	801186e <_fstat>
 801802a:	1c43      	adds	r3, r0, #1
 801802c:	d102      	bne.n	8018034 <_fstat_r+0x1c>
 801802e:	682b      	ldr	r3, [r5, #0]
 8018030:	b103      	cbz	r3, 8018034 <_fstat_r+0x1c>
 8018032:	6023      	str	r3, [r4, #0]
 8018034:	bd38      	pop	{r3, r4, r5, pc}
 8018036:	bf00      	nop
 8018038:	20000624 	.word	0x20000624

0801803c <_isatty_r>:
 801803c:	b538      	push	{r3, r4, r5, lr}
 801803e:	4d06      	ldr	r5, [pc, #24]	; (8018058 <_isatty_r+0x1c>)
 8018040:	2300      	movs	r3, #0
 8018042:	4604      	mov	r4, r0
 8018044:	4608      	mov	r0, r1
 8018046:	602b      	str	r3, [r5, #0]
 8018048:	f7f9 fc21 	bl	801188e <_isatty>
 801804c:	1c43      	adds	r3, r0, #1
 801804e:	d102      	bne.n	8018056 <_isatty_r+0x1a>
 8018050:	682b      	ldr	r3, [r5, #0]
 8018052:	b103      	cbz	r3, 8018056 <_isatty_r+0x1a>
 8018054:	6023      	str	r3, [r4, #0]
 8018056:	bd38      	pop	{r3, r4, r5, pc}
 8018058:	20000624 	.word	0x20000624

0801805c <_init>:
 801805c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801805e:	bf00      	nop
 8018060:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018062:	bc08      	pop	{r3}
 8018064:	469e      	mov	lr, r3
 8018066:	4770      	bx	lr

08018068 <_fini>:
 8018068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801806a:	bf00      	nop
 801806c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801806e:	bc08      	pop	{r3}
 8018070:	469e      	mov	lr, r3
 8018072:	4770      	bx	lr
