<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="pop_cpu.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ALU.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ALU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ALU.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUSrc0MUX.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALUSrc0MUX.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALUSrc0MUX.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUSrc0MUX_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUSrc0MUX_vhdl.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUSrc1MUX.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALUSrc1MUX.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALUSrc1MUX.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUSrc1MUX_vhdl.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALU_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="EXE_MEMRegs.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="EXE_MEMRegs.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="EXE_MEMRegs.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ID_EXERegs.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ID_EXERegs.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ID_EXERegs.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IF_IDRegs.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="IF_IDRegs.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="IF_IDRegs.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="InsFetcher.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="InsFetcher.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="InsFetcher.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MEMAccess.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MEMAccess.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MEMAccess.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MEMSrcMUX.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MEMSrcMUX.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MEMSrcMUX.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MEM_WBRegs.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MEM_WBRegs.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MEM_WBRegs.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="PC.fdo"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ReadWritePauser.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ReadWritePauser.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ReadWritePauser.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Registers.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Registers.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Registers.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="WBSrcMUX.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="WBSrcMUX.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="WBSrcMUX.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="pop_cpu.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1479992066" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1479992066">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479992577" xil_pn:in_ck="2977723570612421238" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1479992577">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUSrc0MUX.vhd"/>
      <outfile xil_pn:name="ALUSrc1MUX.vhd"/>
      <outfile xil_pn:name="AddressAdder.vhd"/>
      <outfile xil_pn:name="Control.vhd"/>
      <outfile xil_pn:name="EXE_MEMRegs.vhd"/>
      <outfile xil_pn:name="ID_EXERegs.vhd"/>
      <outfile xil_pn:name="IF_IDRegs.vhd"/>
      <outfile xil_pn:name="InsFetcher.vhd"/>
      <outfile xil_pn:name="MEMAccess.vhd"/>
      <outfile xil_pn:name="MEMSrcMUX.vhd"/>
      <outfile xil_pn:name="MEM_WBRegs.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="PCAdder.vhd"/>
      <outfile xil_pn:name="PCSelector.vhd"/>
      <outfile xil_pn:name="ReadWritePauser.vhd"/>
      <outfile xil_pn:name="Registers.vhd"/>
      <outfile xil_pn:name="WBSrcMUX.vhd"/>
      <outfile xil_pn:name="bypasser.vhd"/>
      <outfile xil_pn:name="extender.vhd"/>
      <outfile xil_pn:name="pop_cpu.vhd"/>
      <outfile xil_pn:name="recordDefs.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1479992633" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2594923586018491209" xil_pn:start_ts="1479992633">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479992633" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1184059066965381515" xil_pn:start_ts="1479992633">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479992066" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5471932910139845786" xil_pn:start_ts="1479992066">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1479992577" xil_pn:in_ck="2977723570612421238" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1479992577">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUSrc0MUX.vhd"/>
      <outfile xil_pn:name="ALUSrc1MUX.vhd"/>
      <outfile xil_pn:name="AddressAdder.vhd"/>
      <outfile xil_pn:name="Control.vhd"/>
      <outfile xil_pn:name="EXE_MEMRegs.vhd"/>
      <outfile xil_pn:name="ID_EXERegs.vhd"/>
      <outfile xil_pn:name="IF_IDRegs.vhd"/>
      <outfile xil_pn:name="InsFetcher.vhd"/>
      <outfile xil_pn:name="MEMAccess.vhd"/>
      <outfile xil_pn:name="MEMSrcMUX.vhd"/>
      <outfile xil_pn:name="MEM_WBRegs.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="PCAdder.vhd"/>
      <outfile xil_pn:name="PCSelector.vhd"/>
      <outfile xil_pn:name="ReadWritePauser.vhd"/>
      <outfile xil_pn:name="Registers.vhd"/>
      <outfile xil_pn:name="WBSrcMUX.vhd"/>
      <outfile xil_pn:name="bypasser.vhd"/>
      <outfile xil_pn:name="extender.vhd"/>
      <outfile xil_pn:name="pop_cpu.vhd"/>
      <outfile xil_pn:name="recordDefs.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1479992634" xil_pn:in_ck="2977723570612421238" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="-5976464138865267905" xil_pn:start_ts="1479992633">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PC.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
    <transform xil_pn:end_ts="1479635081" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1479635081">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
