

================================================================
== Vitis HLS Report for 'lab1'
================================================================
* Date:           Sat Nov 18 18:08:43 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: spartan7
* Target device:  xc7s100-fgga676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.760 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  30.000 ns|  30.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|       4|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|       4|     27|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      240|  160|  128000|  64000|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_16ns_16_4_1_U1  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 * i1 + i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  27|          5|    1|          5|
    +-----------+----+-----------+-----+-----------+
    |Total      |  27|          5|    1|          5|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  4|   0|    4|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  4|   0|    4|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|          lab1|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|          lab1|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|          lab1|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|          lab1|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|          lab1|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|          lab1|  return value|
|ap_return  |  out|   16|  ap_ctrl_hs|          lab1|  return value|
|a          |   in|   16|     ap_none|             a|        scalar|
|b          |   in|   16|     ap_none|             b|        scalar|
|c          |   in|   16|     ap_none|             c|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

