/dts-v1/;

/ {
    model = "QEMU ARM Virt";
    compatible = "linux,dummy-virt";
    #address-cells = <2>;
    #size-cells = <2>;
    interrupt-parent = <&gic>;

    chosen {
        bootargs = "console=ttyAMA0";
    };

    memory@40000000 {
        device_type = "memory";
        reg = <0x00000000 0x40000000 0x00000000 0x10000000>; // 256MB
    };

    cpus {
        #address-cells = <1>;
        #size-cells = <0>;

        cpu@0 {
            device_type = "cpu";
            compatible = "arm,cortex-a7";
            reg = <0>;
        };
    };

    gic: interrupt-controller@8000000 {
        compatible = "arm,cortex-a7-gic";
        #interrupt-cells = <3>;
        interrupt-controller;
        reg = <0x0 0x08000000 0x0 0x1000>,
              <0x0 0x08010000 0x0 0x1000>;
    };

    uart0: serial@9000000 {
        compatible = "arm,pl011";
        reg = <0x0 0x09000000 0x0 0x1000>;
        interrupts = <0 1 4>; // SPI 1
        clock-frequency = <24000000>;
        current-speed = <115200>;
        status = "okay";
    };

    rtc@9010000 {
        compatible = "arm,pl031";
        reg = <0x0 0x09010000 0x0 0x1000>;
        interrupts = <0 2 4>;
    };

    gpio@9030000 {
        compatible = "arm,pl061";
        reg = <0x0 0x09030000 0x0 0x1000>;
        gpio-controller;
        #gpio-cells = <2>;
    };

    spi@9040000 {
        compatible = "arm,pl022";
        reg = <0x0 0x09040000 0x0 0x1000>;
        interrupts = <0 3 4>;
        #address-cells = <1>;
        #size-cells = <0>;
        status = "okay";

        spidev@0 {
            compatible = "rohm,dh2228fv";
            reg = <0>;
            spi-max-frequency = <50000000>;
        };
    };

    i2c@9050000 {
        compatible = "arm,versatile-i2c";
        reg = <0x0 0x09050000 0x0 0x1000>;
        interrupts = <0 4 4>;
        #address-cells = <1>;
        #size-cells = <0>;
        status = "okay";
    };

    virtio_net@a000000 {
        compatible = "virtio,mmio";
        reg = <0x0 0x0a000000 0x0 0x1000>;
        interrupts = <0 42 4>;
    };
};
