module MMU(
    input wire clk,
    // ï¿½ï¿½ï¿½ï¿½
    input wire if_read, // ï¿½ï¿½Ê¹ï¿½Ü£ï¿½ï¿½ï¿½ï¿½ï¿½Ð§ 
    input wire if_write, // Ð´Ê¹ï¿½Ü£ï¿½ï¿½ï¿½ï¿½ï¿½Ð§ 
    input wire[31:0] addr, // MMUÍ¨ï¿½Ãµï¿½Ö· 
    input wire[31:0] input_data, // Ð´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
    input wire bytemode,
    // ï¿½ï¿½Ö¤ï¿½ï¿½Í¬Ê±ï¿½ï¿½Ð´
    
    // ï¿½ï¿½ï¿?
    output reg[31:0] output_data, // ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿?
    
    // top.v ï¿½Ó¿ï¿½ ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
    //BaseRAMï¿½Åºï¿½
    inout wire[31:0] base_ram_data,  //BaseRAMï¿½ï¿½ï¿½Ý£ï¿½ï¿½ï¿½8Î»ï¿½ï¿½CPLDï¿½ï¿½ï¿½Ú¿ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
    output wire[19:0] base_ram_addr, //BaseRAMï¿½ï¿½Ö·
    output wire[3:0] base_ram_be_n,  //BaseRAMï¿½Ö½ï¿½Ê¹ï¿½Ü£ï¿½ï¿½ï¿½ï¿½ï¿½Ð§ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ê¹ï¿½ï¿½ï¿½Ö½ï¿½Ê¹ï¿½Ü£ï¿½ï¿½ë±£ï¿½ï¿½Î?0
    output wire base_ram_ce_n,       //BaseRAMÆ¬Ñ¡ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ð§
    output wire base_ram_oe_n,       //BaseRAMï¿½ï¿½Ê¹ï¿½Ü£ï¿½ï¿½ï¿½ï¿½ï¿½Ð§
    output wire base_ram_we_n,       //BaseRAMÐ´Ê¹ï¿½Ü£ï¿½ï¿½ï¿½ï¿½ï¿½Ð§

    //ExtRAMï¿½Åºï¿½
    inout wire[31:0] ext_ram_data,  //ExtRAMï¿½ï¿½ï¿½ï¿½
    output wire[19:0] ext_ram_addr, //ExtRAMï¿½ï¿½Ö·
    output wire[3:0] ext_ram_be_n,  //ExtRAMï¿½Ö½ï¿½Ê¹ï¿½Ü£ï¿½ï¿½ï¿½ï¿½ï¿½Ð§ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ê¹ï¿½ï¿½ï¿½Ö½ï¿½Ê¹ï¿½Ü£ï¿½ï¿½ë±£ï¿½ï¿½Î?0
    output wire ext_ram_ce_n,       //ExtRAMÆ¬Ñ¡ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ð§
    output wire ext_ram_oe_n,       //ExtRAMï¿½ï¿½Ê¹ï¿½Ü£ï¿½ï¿½ï¿½ï¿½ï¿½Ð§
    output wire ext_ram_we_n        //ExtRAMÐ´Ê¹ï¿½Ü£ï¿½ï¿½ï¿½ï¿½ï¿½Ð§
    
    // ...
    );

reg w_oe1, w_we1, w_ce1, w_be1;
reg w_oe2, w_we2, w_ce2, w_be2;
reg[19:0] ram_addr, ram_addr2;
reg[31:0] ram_data, ram_data2;

assign base_ram_ce_n = w_ce1;
assign base_ram_oe_n = w_oe1;
assign base_ram_we_n = w_we1;
assign base_ram_addr = ram_addr;
assign base_ram_data = ram_data;
assign base_ram_be_n = w_be1;
assign ext_ram_ce_n = w_ce2;
assign ext_ram_oe_n = w_oe2;
assign ext_ram_we_n = w_we2;
assign ext_ram_addr = ram_addr2;
assign ext_ram_data = ram_data2;
assign ext_ram_be_n = w_be2;

always @(clk) begin
    // W/L here
    if (if_read) begin
        // for ID simulation
        // output_data <= 32'b00100000000000010000000000000001; // ADDI $0 $1 1 --> $1=$0+1
        if (~addr[20]) begin
            w_ce1 <= 1'b0;
            w_ce2 <= 1'b1;
            w_oe1 <= 1'b0;
            w_we1 <= 1'b1;
            ram_addr <= addr[19:0];
            ram_data <= 32'bz;
            if (bytemode) begin
                w_be1 <= 4'b1110;
                output_data <= {{24{ram_data[7]}}, ram_data[7:0]};
            end
            else begin
                w_be1 <= 4'b0000;
                output_data <= ram_data;
            end
        end
        if (addr[20]) begin
            w_ce1 <= 1'b1;
            w_ce2 <= 1'b0;
            w_oe2 <= 1'b0;
            w_we2 <= 1'b1;
            ram_addr2 <= addr[19:0];
            ram_data2 <= 32'bz;
            if (bytemode) begin
                w_be2 <= 4'b1110;
                output_data <= {{24{ram_data2[7]}}, ram_data2[7:0]};
            end
            else begin
                w_be2 <= 4'b0000;
                output_data <= ram_data2;
            end
        end
    end
    if (if_write) begin
        if (~addr[20]) begin
            w_ce1 <= 1'b0;
            w_ce2 <= 1'b1;
            w_oe1 <= 1'b1;
            w_we1 <= 1'b0;
            if (bytemode)
                w_be1 <= 4'b1110;
            else
                w_be1 <= 4'b0000;
            ram_addr <= addr[19:0];
            ram_data <= input_data;
        end
        if (addr[20]) begin
            w_ce1 <= 1'b1;
            w_ce2 <= 1'b0;
            w_oe2 <= 1'b1;
            w_we2 <= 1'b0;
            if (bytemode)
                w_be2 <= 4'b1110;
            else
                w_be2 <= 4'b0000;
            ram_addr2 <= addr[19:0];
            ram_data2 <= input_data;
        end
    end
end
    
endmodule
