# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir sim_build -DCOCOTB_SIM=1 --top-module harness --timescale 1ns/1ps --vpi --public-flat-rw --prefix Vtop -o Vtop -LDFLAGS -Wl,-rpath,/home/emma/gpu/tests/test_env/lib/python3.10/site-packages/cocotb/libs -L/home/emma/gpu/tests/test_env/lib/python3.10/site-packages/cocotb/libs -lcocotbvpi_verilator -I/home/emma/gpu/tests/../hdl/ -I/home/emma/gpu/tests/../hdl/instruction_engine -I/home/emma/gpu/tests/../hdl/cpu -I/home/emma/gpu/tests/../hdl/cpu/comparator_unit -I/home/emma/gpu/tests/../hdl/cpu/immediate_unit -I/home/emma/gpu/tests/../hdl/cpu/arithmetic_logic_unit -I/home/emma/gpu/tests/../hdl/ -I/home/emma/gpu/tests/../hdl/instruction_engine -I/home/emma/gpu/tests/../hdl/cpu -I/home/emma/gpu/tests/../hdl/cpu/comparator_unit -I/home/emma/gpu/tests/../hdl/cpu/immediate_unit -I/home/emma/gpu/tests/../hdl/cpu/arithmetic_logic_unit /home/emma/gpu/tests/../hdl/uart_receiver.v /home/emma/gpu/tests/../hdl/vga_out.v /home/emma/gpu/tests/../hdl/instruction_engine/instruction_engine.v /home/emma/gpu/tests/../hdl/cpu/comparator_unit/comparator_unit.vh /home/emma/gpu/tests/../hdl/cpu/comparator_unit/comparator_unit.v /home/emma/gpu/tests/../hdl/cpu/memory.v /home/emma/gpu/tests/../hdl/cpu/immediate_unit/immediate_unit.vh /home/emma/gpu/tests/../hdl/cpu/immediate_unit/immediate_unit.v /home/emma/gpu/tests/../hdl/cpu/register_file.v /home/emma/gpu/tests/../hdl/cpu/control_unit.v /home/emma/gpu/tests/../hdl/cpu/cpu_core_params.vh /home/emma/gpu/tests/../hdl/cpu/arithmetic_logic_unit/arithmetic_logic_unit.v /home/emma/gpu/tests/../hdl/cpu/arithmetic_logic_unit/arithmetic_logic_unit.vh /home/emma/gpu/tests/../hdl/cpu/cpu.v /home/emma/gpu/tests/../hdl/gpu.v /home/emma/gpu/tests/../hdl/framebuffer.v ./harness.v /home/emma/gpu/tests/test_env/lib/python3.10/site-packages/cocotb/share/lib/verilator/verilator.cpp"
S  14101056  2888768  1746881330   779436152  1746843681           0 "/home/emma/Documents/oss-cad-suite/libexec/verilator_bin"
S      6525  2512232  1746881322   944358549  1746843681           0 "/home/emma/Documents/oss-cad-suite/share/verilator/include/verilated_std.sv"
S      2787  2512224  1746881322   943358539  1746843681           0 "/home/emma/Documents/oss-cad-suite/share/verilator/include/verilated_std_waiver.vlt"
S      1122  2890145  1756552213   118176887  1756552213   118176887 "/home/emma/gpu/tests/../hdl/cpu/arithmetic_logic_unit/arithmetic_logic_unit.v"
S       548  2898939  1756553723   576572745  1756553723   576572745 "/home/emma/gpu/tests/../hdl/cpu/arithmetic_logic_unit/arithmetic_logic_unit.vh"
S       563  2898945  1756553620   505071902  1756553620   505071902 "/home/emma/gpu/tests/../hdl/cpu/comparator_unit/../cpu_core_params.vh"
S       856  2893746  1756553218   306870721  1756553218   306870721 "/home/emma/gpu/tests/../hdl/cpu/comparator_unit/comparator_unit.v"
S       470  2898948  1756553713   767431009  1756553713   767431009 "/home/emma/gpu/tests/../hdl/cpu/comparator_unit/comparator_unit.vh"
S     10798  2893016  1756552136   666255137  1756552136   666255137 "/home/emma/gpu/tests/../hdl/cpu/control_unit.v"
S      4637  2890850  1756553827   275058766  1756553827   275058766 "/home/emma/gpu/tests/../hdl/cpu/cpu.v"
S       563  2898945  1756553620   505071902  1756553620   505071902 "/home/emma/gpu/tests/../hdl/cpu/cpu_core_params.vh"
S      1170  2893711  1756555229   897156327  1756555229   897156327 "/home/emma/gpu/tests/../hdl/cpu/immediate_unit/immediate_unit.v"
S       311  2898951  1756554610   978853762  1756554610   978853762 "/home/emma/gpu/tests/../hdl/cpu/immediate_unit/immediate_unit.vh"
S      2029  2893257  1756312018   715522330  1756312018   715522330 "/home/emma/gpu/tests/../hdl/cpu/memory.v"
S       748  2893708  1754737342   749080486  1754737342   749080486 "/home/emma/gpu/tests/../hdl/cpu/register_file.v"
S       601  2761885  1754420866   741783970  1754420866   741783970 "/home/emma/gpu/tests/../hdl/framebuffer.v"
S      2645  2760900  1756537205   327640784  1756537205   327640784 "/home/emma/gpu/tests/../hdl/gpu.v"
S      3415  2761917  1756316050   801797386  1756316050   801797386 "/home/emma/gpu/tests/../hdl/instruction_engine/instruction_engine.v"
S      2530  2762220  1756537254   811515391  1756537254   811515391 "/home/emma/gpu/tests/../hdl/uart_receiver.v"
S      2890  2757957  1756316107   352644008  1756316107   352644008 "/home/emma/gpu/tests/../hdl/vga_out.v"
S       291  2898937  1756553950   307796667  1756553950   307796667 "harness.v"
T      2930  2898907  1756555232   813195279  1756555232   813195279 "sim_build/Vtop.cpp"
T      3484  2898906  1756555232   813195279  1756555232   813195279 "sim_build/Vtop.h"
T      2310  2898916  1756555232   814195292  1756555232   814195292 "sim_build/Vtop.mk"
T       669  2898905  1756555232   813195279  1756555232   813195279 "sim_build/Vtop__Dpi.cpp"
T       520  2898904  1756555232   813195279  1756555232   813195279 "sim_build/Vtop__Dpi.h"
T     11049  2898902  1756555232   812195265  1756555232   812195265 "sim_build/Vtop__Syms.cpp"
T      1346  2898903  1756555232   813195279  1756555232   813195279 "sim_build/Vtop__Syms.h"
T      1881  2898909  1756555232   813195279  1756555232   813195279 "sim_build/Vtop___024root.h"
T      1369  2898913  1756555232   814195292  1756555232   814195292 "sim_build/Vtop___024root__DepSet_h84412442__0.cpp"
T       845  2898911  1756555232   813195279  1756555232   813195279 "sim_build/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T     13786  2898914  1756555232   814195292  1756555232   814195292 "sim_build/Vtop___024root__DepSet_heccd7ead__0.cpp"
T      6504  2898912  1756555232   814195292  1756555232   814195292 "sim_build/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       796  2898910  1756555232   813195279  1756555232   813195279 "sim_build/Vtop___024root__Slow.cpp"
T      2416  2898941  1756555232   813195279  1756555232   813195279 "sim_build/Vtop___024unit.h"
T       467  2898943  1756555232   814195292  1756555232   814195292 "sim_build/Vtop___024unit__DepSet_hff17caec__0__Slow.cpp"
T      2427  2898942  1756555232   814195292  1756555232   814195292 "sim_build/Vtop___024unit__Slow.cpp"
T       773  2898908  1756555232   813195279  1756555232   813195279 "sim_build/Vtop__pch.h"
T      1838  2898917  1756555232   814195292  1756555232   814195292 "sim_build/Vtop__ver.d"
T         0        0  1756555232   814195292  1756555232   814195292 "sim_build/Vtop__verFiles.dat"
T      1839  2898915  1756555232   814195292  1756555232   814195292 "sim_build/Vtop_classes.mk"
