Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 033c32e977bb49479b0c16a31a9163ac --debug typical --relax --mt 8 -L work -L secureip --snapshot user_app_tb_behav work.user_app_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package work.config_pkg
Compiling architecture bhv of entity work.mem_map [mem_map_default]
Compiling architecture sync_read of entity work.ram [\ram(65536,16,16)\]
Compiling architecture default of entity work.user_app [user_app_default]
Compiling architecture tb of entity work.user_app_tb
Built simulation snapshot user_app_tb_behav
