{"auto_keywords": [{"score": 0.00481495049065317, "phrase": "novel_architectures"}, {"score": 0.00389164348807591, "phrase": "sparse_carry_computation_unit"}, {"score": 0.0031448288291084, "phrase": "extra_one"}, {"score": 0.0026384167183586015, "phrase": "proposed_designs"}, {"score": 0.0025730425700096365, "phrase": "significant_area"}, {"score": 0.002509284173541882, "phrase": "power_savings"}, {"score": 0.002416589459425828, "phrase": "earlier_proposals"}, {"score": 0.0022696277881969896, "phrase": "high_operation_speed"}, {"score": 0.0021049977753042253, "phrase": "elsevier_b.v."}], "paper_keywords": ["Modulo 2(n)+1 arithmetic", " Diminished-1 representation", " Parallel-prefix carry computation"], "paper_abstract": "Novel architectures for end-around inverted carry adders are proposed in this manuscript, which use a sparse carry computation unit for deriving only some of the carries in log(2)n prefix levels, while all the rest are computed in an extra one. When used for the design of modulo 2(n) + 1 adders, the proposed designs offer significant area and power savings compared to earlier proposals, while maintaining a high operation speed. (C) 2011 Elsevier B.V. All rights reserved.", "paper_title": "Area-time efficient end-around inverted carry adders", "paper_id": "WOS:000309692700005"}