<?xml version="1.0" encoding="UTF-8"?><module id="PLL2" HW_revision="" XML_version="1" description="PLL2 Module ">
     <register id="PID" acronym="PID" offset="0x0" width="32" description="PLL Peripheral ID Register">
<bitfield id="_RESV_1" width="8" begin="31" end="24" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TYPE" width="8" begin="23" end="16" resetval="1" description="Peripheral type" range="" rwaccess="R"/>
<bitfield id="CLASS" width="8" begin="15" end="8" resetval="8" description="Peripheral class" range="" rwaccess="R"/>
<bitfield id="REV" width="8" begin="7" end="0" resetval="2" description="Peripheral revision" range="" rwaccess="R"/>
</register>
     <register id="PLLCTL" acronym="PLLCTL" offset="0x100" width="32" description="PLL Control Register">
<bitfield id="_RESV_1" width="23" begin="31" end="9" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="Reserved" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="N"/>
<bitfield id="_RESV_3" width="2" begin="7" end="6" resetval="1" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PLLENSRC" width="1" begin="5" end="5" resetval="1" description="PLL Mux Control Source" range="" rwaccess="RW">
<bitenum id="PLLENBIT" value="0" token="PLLENBIT" description="PLLEN Mux is controlled by PLLCTL.PLLEN"/>
<bitenum id="PLLENPI" value="1" token="PLLENPI" description="PLLEN Mux is controlled by input pllen_pi"/>
</bitfield>
<bitfield id="PLLDIS" width="1" begin="4" end="4" resetval="0" description="PLL enable/disable" range="" rwaccess="RW">
<bitenum id="ENABLE" value="0" token="ENABLE" description="PLL Enabled"/>
<bitenum id="DISABLE" value="1" token="DISABLE" description="PLL Disabled"/>
</bitfield>
<bitfield id="PLLRST" width="1" begin="3" end="3" resetval="0" description="PLL reset" range="" rwaccess="RW">
<bitenum id="PLL_IN_RESET" value="0" token="PLL_IN_RESET" description="PLL reset asserted"/>
<bitenum id="PLL_NOT_IN_RESET" value="1" token="PLL_NOT_IN_RESET" description="PLL reset not asserted"/>
</bitfield>
<bitfield id="_RESV_7" width="1" begin="2" end="2" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PLLPWRDN" width="1" begin="1" end="1" resetval="0" description="PLL Power down" range="" rwaccess="RW">
<bitenum id="POWERED_DOWN" value="0" token="POWERED_DOWN" description="PLL is powered down, no PLL operation"/>
<bitenum id="POWERED_UP" value="1" token="POWERED_UP" description="PLL is powered up"/>
</bitfield>
<bitfield id="_RESV_9" width="1" begin="0" end="0" resetval="0" description="Reserved" range="" rwaccess="N"/>
</register>
     <register id="PLLM" acronym="PLLM" offset="0x110" width="32" description="PLL Multiplier Register">
<bitfield id="_RESV_1" width="26" begin="31" end="6" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PLLM" width="6" begin="5" end="0" resetval="16" description="PLL multiplier" range="0-3Fh" rwaccess="RW"/>
</register>
</module>
