git clone --depth 1 --no-tags https://github.com/anjalish05/IPA-2022.git f:/verilog_sva_gh_scraper/data/full_repos/454173575
git clone --depth 1 --no-tags https://github.com/srivatsanrr/EmbeddedSystemsProject.git f:/verilog_sva_gh_scraper/data/full_repos/454471665
git clone --depth 1 --no-tags https://github.com/jaylenburne/ELEC240.git f:/verilog_sva_gh_scraper/data/full_repos/454032424
git clone --depth 1 --no-tags https://github.com/Mohamed-Sharaf/SAP-I-Verilog-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/455546271
git clone --depth 1 --no-tags https://github.com/dongdongdua/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/455623951
git clone --depth 1 --no-tags https://github.com/satyaprakash-ops/Virtual_Channel_Router.git f:/verilog_sva_gh_scraper/data/full_repos/454570239
git clone --depth 1 --no-tags https://github.com/muyishen2040/Bluetooth_RC_Car.git f:/verilog_sva_gh_scraper/data/full_repos/454306743
git clone --depth 1 --no-tags https://github.com/baransolmaz/Cse331-Computer-Organization-Assignments.git f:/verilog_sva_gh_scraper/data/full_repos/454893782
git clone --depth 1 --no-tags https://github.com/rdahman/cs552-testbench-tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/455346662
git clone --depth 1 --no-tags https://github.com/yhs1202/DigitalLab_exp7.git f:/verilog_sva_gh_scraper/data/full_repos/455403208
git clone --depth 1 --no-tags https://github.com/alexspur/Project_Lab_1.git f:/verilog_sva_gh_scraper/data/full_repos/454125024
git clone --depth 1 --no-tags https://github.com/DavidFavela/BombermanTeam.git f:/verilog_sva_gh_scraper/data/full_repos/455042434
git clone --depth 1 --no-tags https://github.com/semanurozyilmaz/FB-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/444511185
git clone --depth 1 --no-tags https://github.com/zakirhussainvlsi/standard_cell_based_dd_using_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/445478334
git clone --depth 1 --no-tags https://github.com/gybp/IC2019.git f:/verilog_sva_gh_scraper/data/full_repos/445395505
git clone --depth 1 --no-tags https://github.com/architjaiswal/system_on_chip.git f:/verilog_sva_gh_scraper/data/full_repos/443886981
git clone --depth 1 --no-tags https://github.com/hubmartin/gowin-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/443630043
git clone --depth 1 --no-tags https://github.com/ahmetenesturan/Embedded_Final_Project.git f:/verilog_sva_gh_scraper/data/full_repos/447590893
git clone --depth 1 --no-tags https://github.com/Sean-Bradley/FPGA-UART-TX.git f:/verilog_sva_gh_scraper/data/full_repos/444454417
git clone --depth 1 --no-tags https://github.com/mshah12/RISCVProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/444555755
git clone --depth 1 --no-tags https://github.com/Processor-Design-Kryptonite/Matrix-Multiplication.git f:/verilog_sva_gh_scraper/data/full_repos/444492191
git clone --depth 1 --no-tags https://github.com/geffencooper/ECE154B.git f:/verilog_sva_gh_scraper/data/full_repos/454952978
git clone --depth 1 --no-tags https://github.com/pintorem/usb-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/455660246
git clone --depth 1 --no-tags https://github.com/mdzakirhussain/adder_test1.git f:/verilog_sva_gh_scraper/data/full_repos/450461570
git clone --depth 1 --no-tags https://github.com/gvevance/Computer-Organization-EE2003.git f:/verilog_sva_gh_scraper/data/full_repos/445379100
git clone --depth 1 --no-tags https://github.com/spi8as7/vga-controller.git f:/verilog_sva_gh_scraper/data/full_repos/446625160
git clone --depth 1 --no-tags https://github.com/KexinZheng5/CS152B-LAB1.git f:/verilog_sva_gh_scraper/data/full_repos/446582344
git clone --depth 1 --no-tags https://github.com/PietPtr/AOC21.git f:/verilog_sva_gh_scraper/data/full_repos/444142019
git clone --depth 1 --no-tags https://github.com/KexinZheng5/CS152B-LAB0.git f:/verilog_sva_gh_scraper/data/full_repos/444981839
git clone --depth 1 --no-tags https://github.com/francescasilvano/Testing.git f:/verilog_sva_gh_scraper/data/full_repos/445219339
git clone --depth 1 --no-tags https://github.com/mkexc/RISCV-LBIST.git f:/verilog_sva_gh_scraper/data/full_repos/446979751
git clone --depth 1 --no-tags https://github.com/RAKSHITH-JAYANTH/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/446139856
git clone --depth 1 --no-tags https://github.com/David-Simonetti-ND/VerilogPong.git f:/verilog_sva_gh_scraper/data/full_repos/446482337
git clone --depth 1 --no-tags https://github.com/minusdong/HIT-Digital-Logic.git f:/verilog_sva_gh_scraper/data/full_repos/447944377
git clone --depth 1 --no-tags https://github.com/SDongmin/Verilog_Timing.git f:/verilog_sva_gh_scraper/data/full_repos/447933027
git clone --depth 1 --no-tags https://github.com/klosvo/vending-machine.git f:/verilog_sva_gh_scraper/data/full_repos/444256969
git clone --depth 1 --no-tags https://github.com/Russ44-creator/multi-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/444446757
git clone --depth 1 --no-tags https://github.com/zettapixels/CICD.git f:/verilog_sva_gh_scraper/data/full_repos/445587777
git clone --depth 1 --no-tags https://github.com/muratbektas30/FB-CPU-RTL-Design.git f:/verilog_sva_gh_scraper/data/full_repos/445176723
git clone --depth 1 --no-tags https://github.com/seanpai96/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/445176801
git clone --depth 1 --no-tags https://github.com/yuting0412/FPGA_project.git f:/verilog_sva_gh_scraper/data/full_repos/448859325
git clone --depth 1 --no-tags https://github.com/Symbolica/iob-cache.git f:/verilog_sva_gh_scraper/data/full_repos/450069022
git clone --depth 1 --no-tags https://github.com/kpiyush25/cs220a.git f:/verilog_sva_gh_scraper/data/full_repos/449386606
git clone --depth 1 --no-tags https://github.com/McHerman/FastFM.git f:/verilog_sva_gh_scraper/data/full_repos/445836439
git clone --depth 1 --no-tags https://github.com/KRUTOMER/LCD-Driver-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/447541495
git clone --depth 1 --no-tags https://github.com/irtiq7/irtiq7.github.io.git f:/verilog_sva_gh_scraper/data/full_repos/450265577
git clone --depth 1 --no-tags https://github.com/zhy-jlzx/Verilog-snippet.git f:/verilog_sva_gh_scraper/data/full_repos/450125931
git clone --depth 1 --no-tags https://github.com/hurisson/can_ebu.git f:/verilog_sva_gh_scraper/data/full_repos/450003432
git clone --depth 1 --no-tags https://github.com/B07901087/CA_final.git f:/verilog_sva_gh_scraper/data/full_repos/452149002
git clone --depth 1 --no-tags https://github.com/iorar/verilog-practice.git f:/verilog_sva_gh_scraper/data/full_repos/449573813
git clone --depth 1 --no-tags https://github.com/xiaowuzxc/DC_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/453280569
git clone --depth 1 --no-tags https://github.com/Einthan/Computer-Architecture-and-Design-lab.git f:/verilog_sva_gh_scraper/data/full_repos/452842183
git clone --depth 1 --no-tags https://github.com/surbhika-rastogi/SequenceDetector101-iverilog.git f:/verilog_sva_gh_scraper/data/full_repos/451375386
git clone --depth 1 --no-tags https://github.com/MustafaKarakasTr/CSE-331-503-Computer-Organization-Homeworks.git f:/verilog_sva_gh_scraper/data/full_repos/451502787
git clone --depth 1 --no-tags https://github.com/coltonstoltz/N-Queens-Bit-Shifting-Algorithm-Hardware-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/451548203
git clone --depth 1 --no-tags https://github.com/Abhi575k/CS220.git f:/verilog_sva_gh_scraper/data/full_repos/451341984
git clone --depth 1 --no-tags https://github.com/a-white0/FPGA-Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/452733766
git clone --depth 1 --no-tags https://github.com/mquraish/HDL-projects.git f:/verilog_sva_gh_scraper/data/full_repos/454384641
git clone --depth 1 --no-tags https://github.com/JANAKIRAMEMANI/PACKER_UNPACKER.git f:/verilog_sva_gh_scraper/data/full_repos/453892105
git clone --depth 1 --no-tags https://github.com/dgarci23/memory-controller.git f:/verilog_sva_gh_scraper/data/full_repos/455690514
git clone --depth 1 --no-tags https://github.com/Ehsan200/ALU-processor.git f:/verilog_sva_gh_scraper/data/full_repos/455666029
git clone --depth 1 --no-tags https://github.com/pcw1029/data_collection.git f:/verilog_sva_gh_scraper/data/full_repos/455006748
git clone --depth 1 --no-tags https://github.com/pcw1029/single_bram_controller.git f:/verilog_sva_gh_scraper/data/full_repos/455076826
git clone --depth 1 --no-tags https://github.com/4tif4nwer/ELL201-Verilog-Simulations.git f:/verilog_sva_gh_scraper/data/full_repos/455115744
git clone --depth 1 --no-tags https://github.com/lphlch/Electronic-Piano.git f:/verilog_sva_gh_scraper/data/full_repos/448829543
git clone --depth 1 --no-tags https://github.com/RyanHunter-DV/riscv.git f:/verilog_sva_gh_scraper/data/full_repos/448221485
git clone --depth 1 --no-tags https://github.com/LouHaina/ECE385.git f:/verilog_sva_gh_scraper/data/full_repos/444907427
git clone --depth 1 --no-tags https://github.com/sashininliyanage/verilog_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/446357315
git clone --depth 1 --no-tags https://github.com/geekboi777/RISC-V_CPU_Core.git f:/verilog_sva_gh_scraper/data/full_repos/447371545
git clone --depth 1 --no-tags https://github.com/mfkiwl/UHD-Owl.git f:/verilog_sva_gh_scraper/data/full_repos/450071173
git clone --depth 1 --no-tags https://github.com/tamasjit/Router.git f:/verilog_sva_gh_scraper/data/full_repos/449598284
git clone --depth 1 --no-tags https://github.com/mayyamal/SAT-LL.git f:/verilog_sva_gh_scraper/data/full_repos/449712249
git clone --depth 1 --no-tags https://github.com/MeharMishra/Arbitrary-Sequence-Detector.git f:/verilog_sva_gh_scraper/data/full_repos/449235782
git clone --depth 1 --no-tags https://github.com/klosvo/574-hw1.git f:/verilog_sva_gh_scraper/data/full_repos/444250464
git clone --depth 1 --no-tags https://github.com/khyamling/VexRiscv_with_Axi_custom_interface.git f:/verilog_sva_gh_scraper/data/full_repos/446759937
git clone --depth 1 --no-tags https://github.com/BobLouis/verilog_final_project_calculator.git f:/verilog_sva_gh_scraper/data/full_repos/443790506
git clone --depth 1 --no-tags https://github.com/ngHi3u/bai_tap.git f:/verilog_sva_gh_scraper/data/full_repos/444465843
git clone --depth 1 --no-tags https://github.com/lowfifan/def77Clock.git f:/verilog_sva_gh_scraper/data/full_repos/444461694
git clone --depth 1 --no-tags https://github.com/Rumali-Siddiqua/Sequence-Detector.git f:/verilog_sva_gh_scraper/data/full_repos/450557178
git clone --depth 1 --no-tags https://github.com/KentaroToki/computer-engineering.git f:/verilog_sva_gh_scraper/data/full_repos/450707150
git clone --depth 1 --no-tags https://github.com/charithjanaka/Image-Downsampling-Processor-Design.git f:/verilog_sva_gh_scraper/data/full_repos/451546108
git clone --depth 1 --no-tags https://github.com/coltonstoltz/Pong.git f:/verilog_sva_gh_scraper/data/full_repos/451550749
git clone --depth 1 --no-tags https://github.com/tatusamel/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/452699033
git clone --depth 1 --no-tags https://github.com/ErikaKoro/Digital_Hardware_Systems_1.git f:/verilog_sva_gh_scraper/data/full_repos/449333169
git clone --depth 1 --no-tags https://github.com/visionvlsi/alu.git f:/verilog_sva_gh_scraper/data/full_repos/454134589
git clone --depth 1 --no-tags https://github.com/gozdekirbiz/Sayisal-Tasarim.git f:/verilog_sva_gh_scraper/data/full_repos/453808501
git clone --depth 1 --no-tags https://github.com/JANAKIRAMEMANI/FIFO_VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/453891474
git clone --depth 1 --no-tags https://github.com/yasamangodarzi/LAB_Logic.git f:/verilog_sva_gh_scraper/data/full_repos/455512952
git clone --depth 1 --no-tags https://github.com/cin-cout/Whack-A-Mole.git f:/verilog_sva_gh_scraper/data/full_repos/455409711
git clone --depth 1 --no-tags https://github.com/chris-poyser/Image-Decompression-Project.git f:/verilog_sva_gh_scraper/data/full_repos/454522174
git clone --depth 1 --no-tags https://github.com/nandithamerugu/VLSI_Project.git f:/verilog_sva_gh_scraper/data/full_repos/451655021
git clone --depth 1 --no-tags https://github.com/Eric-Wxh/RISC-V_ERIC.git f:/verilog_sva_gh_scraper/data/full_repos/453288732
git clone --depth 1 --no-tags https://github.com/The-Endurance/4-Bit-CLA.git f:/verilog_sva_gh_scraper/data/full_repos/455068977
git clone --depth 1 --no-tags https://github.com/SatvirSingh98/Tail-Lamp-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/452590363
git clone --depth 1 --no-tags https://github.com/tlding1/ESE571-lab.git f:/verilog_sva_gh_scraper/data/full_repos/455206901
git clone --depth 1 --no-tags https://github.com/Ever-glow/DIC_ALU.git f:/verilog_sva_gh_scraper/data/full_repos/443596629
git clone --depth 1 --no-tags https://github.com/Fready1/poco_course_design.git f:/verilog_sva_gh_scraper/data/full_repos/444433491
git clone --depth 1 --no-tags https://github.com/gastonsartori/impl_modulo_prediccion.git f:/verilog_sva_gh_scraper/data/full_repos/451917037
git clone --depth 1 --no-tags https://github.com/hongrui0722/stepfpga-carlight-.git f:/verilog_sva_gh_scraper/data/full_repos/448158532
git clone --depth 1 --no-tags https://github.com/sheriff4000/MIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/446787711
