// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="flow_calc_1,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xczu9eg-ffvb1156-2-i,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.743000,HLS_SYN_LAT=4464653,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=60,HLS_SYN_FF=2259,HLS_SYN_LUT=5323,HLS_VERSION=2018_2}" *)

module flow_calc_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        Input_1_V_V,
        Input_1_V_V_ap_vld,
        Input_1_V_V_ap_ack,
        Input_2_V_V,
        Input_2_V_V_ap_vld,
        Input_2_V_V_ap_ack,
        Output_1_V_V,
        Output_1_V_V_ap_vld,
        Output_1_V_V_ap_ack
);

parameter    ap_ST_fsm_state1 = 12'd1;
parameter    ap_ST_fsm_pp0_stage0 = 12'd2;
parameter    ap_ST_fsm_pp0_stage1 = 12'd4;
parameter    ap_ST_fsm_pp0_stage2 = 12'd8;
parameter    ap_ST_fsm_pp0_stage3 = 12'd16;
parameter    ap_ST_fsm_pp0_stage4 = 12'd32;
parameter    ap_ST_fsm_pp0_stage5 = 12'd64;
parameter    ap_ST_fsm_pp0_stage6 = 12'd128;
parameter    ap_ST_fsm_pp0_stage7 = 12'd256;
parameter    ap_ST_fsm_pp0_stage8 = 12'd512;
parameter    ap_ST_fsm_pp0_stage9 = 12'd1024;
parameter    ap_ST_fsm_state24 = 12'd2048;
parameter    ap_const_lv64_FFFFFFFFFFFFFFFF = 64'd18446744073709551615;


input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] Input_1_V_V;
input   Input_1_V_V_ap_vld;
output   Input_1_V_V_ap_ack;
input  [31:0] Input_2_V_V;
input   Input_2_V_V_ap_vld;
output   Input_2_V_V_ap_ack;
output  [31:0] Output_1_V_V;
output   Output_1_V_V_ap_vld;
input   Output_1_V_V_ap_ack;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg Input_1_V_V_ap_ack;
reg Input_2_V_V_ap_ack;
reg Output_1_V_V_ap_vld;

(* fsm_encoding = "none" *) reg   [11:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    Input_1_V_V_blk_n;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage1;
reg   [0:0] exitcond_flatten_reg_1367;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
reg    Input_2_V_V_blk_n;
reg    Output_1_V_V_blk_n;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] exitcond_flatten_reg_1367_pp0_iter2_reg;
reg   [18:0] indvar_flatten_reg_189;
reg   [8:0] r_reg_200;
reg   [10:0] c_reg_211;
reg   [31:0] reg_247;
reg    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state13_pp0_stage1_iter1;
wire    ap_block_state23_pp0_stage1_iter2;
reg    ap_sig_ioackin_Output_1_V_V_ap_ack;
reg    ap_block_state23_io;
reg    ap_block_pp0_stage1_11001;
reg    ap_block_state6_pp0_stage4_iter0;
wire    ap_block_state16_pp0_stage4_iter1;
reg    ap_block_pp0_stage4_11001;
reg   [31:0] reg_251;
reg    ap_block_state5_pp0_stage3_iter0;
wire    ap_block_state15_pp0_stage3_iter1;
reg    ap_block_pp0_stage3_11001;
wire   [0:0] exitcond_flatten_fu_283_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state12_pp0_stage0_iter1;
wire    ap_block_state22_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] exitcond_flatten_reg_1367_pp0_iter1_reg;
wire   [18:0] indvar_flatten_next_fu_289_p2;
reg   [18:0] indvar_flatten_next_reg_1371;
wire   [10:0] c_mid2_fu_301_p3;
reg   [10:0] c_mid2_reg_1376;
wire   [8:0] r_mid2_fu_351_p3;
reg   [8:0] r_mid2_reg_1381;
wire   [0:0] or_cond2_26_fu_387_p2;
reg   [0:0] or_cond2_26_reg_1386;
reg   [0:0] or_cond2_26_reg_1386_pp0_iter1_reg;
wire   [15:0] tmp_7_fu_393_p1;
reg   [15:0] tmp_7_reg_1390;
reg    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_state14_pp0_stage2_iter1;
reg    ap_block_pp0_stage2_11001;
reg   [15:0] tmp_9_reg_1395;
reg   [15:0] tmp_s_reg_1400;
wire  signed [133:0] OP2_V_cast_fu_439_p1;
reg  signed [133:0] OP2_V_cast_reg_1405;
wire   [133:0] p_Val2_s_fu_443_p2;
reg   [133:0] p_Val2_s_reg_1410;
wire   [133:0] p_Val2_4_fu_462_p2;
reg   [133:0] p_Val2_4_reg_1415;
wire   [15:0] tmp_22_fu_471_p1;
reg   [15:0] tmp_22_reg_1420;
reg    ap_block_state7_pp0_stage5_iter0;
wire    ap_block_state17_pp0_stage5_iter1;
reg    ap_block_pp0_stage5_11001;
wire  signed [133:0] OP1_V_4_cast_fu_488_p1;
reg  signed [133:0] OP1_V_4_cast_reg_1425;
wire   [95:0] p_Val2_21_fu_516_p4;
reg   [95:0] p_Val2_21_reg_1430;
wire   [0:0] tmp_17_fu_526_p2;
reg   [0:0] tmp_17_reg_1436;
reg   [0:0] tmp_17_reg_1436_pp0_iter1_reg;
reg   [0:0] is_neg_1_reg_1440;
reg   [95:0] p_Val2_6_reg_1446;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state8_pp0_stage6_iter0;
wire    ap_block_state18_pp0_stage6_iter1;
wire    ap_block_pp0_stage6_11001;
reg   [0:0] is_neg_reg_1453;
wire   [31:0] msb_idx_2_fu_684_p2;
reg   [31:0] msb_idx_2_reg_1459;
wire   [31:0] tmp32_V_9_fu_770_p3;
reg   [31:0] tmp32_V_9_reg_1464;
wire   [0:0] tmp_18_fu_778_p2;
reg   [0:0] tmp_18_reg_1469;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state9_pp0_stage7_iter0;
wire    ap_block_state19_pp0_stage7_iter1;
wire    ap_block_pp0_stage7_11001;
wire   [31:0] msb_idx_fu_870_p2;
reg   [31:0] msb_idx_reg_1474;
wire   [31:0] tmp32_V_3_fu_956_p3;
reg   [31:0] tmp32_V_3_reg_1479;
wire   [31:0] tmp32_V_13_fu_964_p1;
reg   [31:0] tmp32_V_13_reg_1484;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state11_pp0_stage9_iter0;
wire    ap_block_state21_pp0_stage9_iter1;
wire    ap_block_pp0_stage9_11001;
wire   [0:0] tmp_37_fu_978_p2;
reg   [0:0] tmp_37_reg_1489;
wire   [10:0] c_1_fu_984_p2;
reg   [10:0] c_1_reg_1494;
wire   [31:0] tmp32_V_12_fu_989_p1;
reg   [31:0] tmp32_V_12_reg_1499;
wire   [0:0] tmp_26_fu_1003_p2;
reg   [0:0] tmp_26_reg_1504;
wire   [31:0] p_Result_17_fu_1032_p5;
reg   [31:0] p_Result_17_reg_1509;
wire   [31:0] p_03_i_fu_1081_p3;
reg   [31:0] p_03_i_reg_1514;
wire   [31:0] grp_fu_236_p2;
reg   [31:0] tmp_41_reg_1524;
wire   [31:0] newSel_fu_1320_p3;
reg   [31:0] newSel_reg_1529;
wire   [0:0] or_cond_fu_1328_p2;
reg   [0:0] or_cond_reg_1534;
wire   [31:0] newSel1_fu_1334_p3;
reg   [31:0] newSel1_reg_1539;
wire   [0:0] or_cond2_fu_1348_p2;
reg   [0:0] or_cond2_reg_1544;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage9_subdone;
reg    ap_block_pp0_stage1_subdone;
reg   [18:0] ap_phi_mux_indvar_flatten_phi_fu_193_p4;
wire    ap_block_pp0_stage0;
reg   [8:0] ap_phi_mux_r_phi_fu_204_p4;
reg   [10:0] ap_phi_mux_c_phi_fu_215_p4;
reg   [31:0] ap_phi_mux_v_assign_phi_fu_226_p6;
reg    ap_block_pp0_stage1_01001;
reg    ap_reg_ioackin_Output_1_V_V_ap_ack;
wire   [31:0] grp_fu_236_p1;
reg   [31:0] grp_fu_240_p0;
wire    ap_block_pp0_stage7;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8;
wire   [7:0] tmp_fu_255_p4;
wire   [0:0] icmp_fu_265_p2;
wire   [0:0] tmp_1_fu_271_p2;
wire   [0:0] exitcond7_fu_295_p2;
wire   [8:0] r_s_fu_309_p2;
wire   [7:0] tmp_3_fu_315_p4;
wire   [0:0] icmp1_fu_325_p2;
wire   [0:0] tmp_1_mid1_fu_331_p2;
wire   [0:0] tmp1_mid1_fu_337_p2;
wire   [0:0] tmp1_fu_277_p2;
wire   [9:0] tmp_25_fu_359_p4;
wire   [0:0] icmp2_fu_369_p2;
wire   [0:0] tmp_2_fu_375_p2;
wire   [0:0] tmp2_fu_381_p2;
wire   [0:0] tmp1_mid2_fu_343_p3;
wire   [66:0] tmp_4_fu_417_p4;
wire   [66:0] tmp_6_fu_426_p4;
wire  signed [66:0] p_Val2_s_fu_443_p0;
wire  signed [66:0] p_Val2_s_fu_443_p1;
wire   [66:0] tmp_10_fu_449_p4;
wire  signed [66:0] p_Val2_4_fu_462_p0;
wire  signed [66:0] p_Val2_4_fu_462_p1;
wire   [15:0] tmp_13_fu_467_p1;
wire   [66:0] tmp_8_fu_475_p4;
wire  signed [66:0] p_Val2_1_fu_492_p0;
wire  signed [66:0] p_Val2_1_fu_492_p1;
wire   [133:0] p_Val2_1_fu_492_p2;
wire  signed [191:0] p_Val2_6_cast_fu_485_p1;
wire  signed [191:0] p_Val2_5_cast_fu_498_p1;
wire   [192:0] tmp_12_fu_502_p1;
wire   [192:0] tmp_14_fu_506_p1;
wire   [192:0] p_Val2_2_fu_510_p2;
wire    ap_block_pp0_stage6;
wire   [66:0] tmp_11_fu_540_p4;
wire  signed [66:0] p_Val2_3_fu_553_p0;
wire  signed [66:0] p_Val2_3_fu_553_p1;
wire   [133:0] p_Val2_3_fu_553_p2;
wire  signed [191:0] p_Val2_8_cast_fu_558_p1;
wire  signed [191:0] p_Val2_9_cast_fu_562_p1;
wire   [192:0] tmp_15_fu_565_p1;
wire   [192:0] tmp_16_fu_569_p1;
wire   [192:0] p_Val2_5_fu_573_p2;
wire   [95:0] tmp_30_fu_597_p2;
wire   [95:0] p_Val2_23_fu_602_p3;
wire   [63:0] p_Result_5_fu_608_p4;
reg   [63:0] tmp_32_fu_618_p3;
reg   [31:0] p_Result_6_fu_636_p4;
reg   [63:0] p_Result_16_fu_646_p5;
reg   [63:0] tmp_34_fu_658_p3;
wire   [31:0] tmp_63_fu_666_p1;
wire   [31:0] tmp_62_fu_626_p1;
wire   [0:0] tmp_33_fu_630_p2;
wire   [31:0] NZeros_1_fu_670_p2;
wire   [31:0] num_zeros_1_fu_676_p3;
wire   [0:0] tmp_65_fu_694_p3;
wire   [30:0] tmp_64_fu_690_p1;
wire   [30:0] msb_idx_3_fu_702_p3;
wire   [25:0] tmp_66_fu_714_p4;
wire   [31:0] msb_idx_3_cast_fu_710_p1;
wire   [31:0] tmp32_V_7_fu_730_p1;
wire   [31:0] tmp_36_fu_734_p2;
wire   [6:0] tmp_68_fu_746_p1;
wire   [6:0] tmp_69_fu_750_p2;
wire   [95:0] tmp_70_fu_756_p1;
wire   [95:0] tmp_71_fu_760_p2;
wire   [0:0] icmp4_fu_724_p2;
wire   [31:0] tmp32_V_6_fu_740_p2;
wire   [31:0] tmp32_V_8_fu_766_p1;
wire   [95:0] tmp_19_fu_783_p2;
wire   [95:0] p_Val2_19_fu_788_p3;
wire   [63:0] p_Result_1_fu_794_p4;
reg   [63:0] tmp_20_fu_804_p3;
reg   [31:0] p_Result_s_fu_822_p4;
reg   [63:0] p_Result_s_25_fu_832_p5;
reg   [63:0] tmp_23_fu_844_p3;
wire   [31:0] tmp_29_fu_852_p1;
wire   [31:0] tmp_27_fu_812_p1;
wire   [0:0] tmp_21_fu_816_p2;
wire   [31:0] NZeros_fu_856_p2;
wire   [31:0] num_zeros_fu_862_p3;
wire   [0:0] tmp_35_fu_880_p3;
wire   [30:0] tmp_31_fu_876_p1;
wire   [30:0] msb_idx_1_fu_888_p3;
wire   [25:0] tmp_38_fu_900_p4;
wire   [31:0] msb_idx_1_cast_fu_896_p1;
wire   [31:0] tmp32_V_fu_916_p1;
wire   [31:0] tmp_24_fu_920_p2;
wire   [6:0] tmp_40_fu_932_p1;
wire   [6:0] tmp_42_fu_936_p2;
wire   [95:0] tmp_44_fu_942_p1;
wire   [95:0] tmp_54_fu_946_p2;
wire   [0:0] icmp3_fu_910_p2;
wire   [31:0] tmp32_V_1_fu_926_p2;
wire   [31:0] tmp32_V_2_fu_952_p1;
wire   [31:0] grp_fu_240_p1;
wire    ap_block_pp0_stage9;
wire   [7:0] p_Result_9_fu_968_p4;
wire   [7:0] p_Result_3_fu_993_p4;
wire   [7:0] tmp_73_fu_1009_p1;
wire   [7:0] tmp32_cast_cast_fu_1012_p3;
wire   [7:0] p_Repl2_22_trunc_fu_1019_p2;
wire   [8:0] tmp_39_fu_1025_p3;
wire   [7:0] tmp_59_fu_1043_p1;
wire   [7:0] tmp31_cast_cast_fu_1046_p3;
wire   [7:0] p_Repl2_18_trunc_fu_1053_p2;
wire   [8:0] tmp_28_fu_1059_p3;
wire   [31:0] p_Result_15_fu_1066_p5;
wire   [31:0] f_fu_1077_p1;
wire   [63:0] d_assign_fu_243_p1;
wire   [63:0] ireg_V_fu_1092_p1;
wire   [10:0] exp_tmp_V_fu_1108_p4;
wire   [51:0] tmp_76_fu_1122_p1;
wire   [52:0] tmp_45_fu_1126_p3;
wire   [53:0] p_Result_18_fu_1134_p1;
wire   [0:0] isneg_fu_1100_p3;
wire   [53:0] man_V_1_fu_1138_p2;
wire   [62:0] tmp_74_fu_1096_p1;
wire   [11:0] tmp_43_fu_1118_p1;
wire   [11:0] F2_fu_1158_p2;
wire   [0:0] tmp_47_fu_1164_p2;
wire   [11:0] tmp_48_fu_1170_p2;
wire   [11:0] tmp_49_fu_1176_p2;
wire  signed [11:0] sh_amt_fu_1182_p3;
wire   [53:0] man_V_2_fu_1144_p3;
wire   [6:0] tmp_78_fu_1210_p4;
wire  signed [31:0] sh_amt_cast_fu_1190_p1;
wire   [53:0] tmp_52_fu_1226_p1;
wire   [53:0] tmp_53_fu_1230_p2;
wire   [31:0] tmp_77_fu_1200_p1;
wire   [0:0] tmp_46_fu_1152_p2;
wire   [0:0] tmp_50_fu_1194_p2;
wire   [0:0] sel_tmp1_fu_1254_p2;
wire   [0:0] sel_tmp6_demorgan_fu_1266_p2;
wire   [0:0] sel_tmp6_fu_1272_p2;
wire   [0:0] tmp_51_fu_1204_p2;
wire   [0:0] sel_tmp7_fu_1278_p2;
wire   [0:0] sel_tmp8_fu_1284_p2;
wire   [0:0] sel_tmp21_demorgan_fu_1302_p2;
wire   [0:0] icmp5_fu_1220_p2;
wire   [0:0] sel_tmp3_fu_1308_p2;
wire   [0:0] sel_tmp4_fu_1314_p2;
wire   [31:0] tmp_55_fu_1248_p2;
wire   [31:0] tmp_79_fu_1236_p1;
wire   [0:0] sel_tmp_fu_1296_p2;
wire   [0:0] sel_tmp9_fu_1290_p2;
wire   [31:0] storemerge_fu_1240_p3;
wire   [0:0] sel_tmp2_fu_1260_p2;
wire   [0:0] or_cond1_fu_1342_p2;
wire   [31:0] newSel2_fu_1354_p3;
reg    grp_fu_236_ce;
wire    ap_block_state10_pp0_stage8_iter0;
wire    ap_block_state20_pp0_stage8_iter1;
wire    ap_block_pp0_stage8_11001;
reg    grp_fu_240_ce;
reg    ap_predicate_op160_uitofp_state9;
reg    ap_predicate_op164_uitofp_state11;
wire    ap_CS_fsm_state24;
reg   [11:0] ap_NS_fsm;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_1294;

// power-on initialization
initial begin
#0 ap_CS_fsm = 12'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_reg_ioackin_Output_1_V_V_ap_ack = 1'b0;
end

flow_calc_1_fdiv_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
flow_calc_1_fdiv_bkb_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_03_i_reg_1514),
    .din1(grp_fu_236_p1),
    .ce(grp_fu_236_ce),
    .dout(grp_fu_236_p2)
);

flow_calc_1_uitofcud #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
flow_calc_1_uitofcud_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_240_p0),
    .ce(grp_fu_240_ce),
    .dout(grp_fu_240_p1)
);

flow_calc_1_fpextdEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
flow_calc_1_fpextdEe_U3(
    .din0(ap_phi_mux_v_assign_phi_fu_226_p6),
    .dout(d_assign_fu_243_p1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage9_subdone) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage9_subdone) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_Output_1_V_V_ap_ack <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_1294)) begin
            if ((1'b0 == ap_block_pp0_stage1_11001)) begin
                ap_reg_ioackin_Output_1_V_V_ap_ack <= 1'b0;
            end else if (((1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == Output_1_V_V_ap_ack))) begin
                ap_reg_ioackin_Output_1_V_V_ap_ack <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1367 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        c_reg_211 <= c_1_reg_1494;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        c_reg_211 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1367 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten_reg_189 <= indvar_flatten_next_reg_1371;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten_reg_189 <= 19'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1367 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_reg_200 <= r_mid2_reg_1381;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        r_reg_200 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (or_cond2_26_reg_1386 == 1'd1))) begin
        OP1_V_4_cast_reg_1425[133 : 19] <= OP1_V_4_cast_fu_488_p1[133 : 19];
        p_Val2_21_reg_1430 <= {{p_Val2_2_fu_510_p2[135:40]}};
        tmp_17_reg_1436 <= tmp_17_fu_526_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1367 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_cond2_26_reg_1386 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        OP2_V_cast_reg_1405[133 : 19] <= OP2_V_cast_fu_439_p1[133 : 19];
        p_Val2_s_reg_1410[133 : 19] <= p_Val2_s_fu_443_p2[133 : 19];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        c_1_reg_1494 <= c_1_fu_984_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_283_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        c_mid2_reg_1376 <= c_mid2_fu_301_p3;
        or_cond2_26_reg_1386 <= or_cond2_26_fu_387_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exitcond_flatten_reg_1367 <= exitcond_flatten_fu_283_p2;
        exitcond_flatten_reg_1367_pp0_iter1_reg <= exitcond_flatten_reg_1367;
        exitcond_flatten_reg_1367_pp0_iter2_reg <= exitcond_flatten_reg_1367_pp0_iter1_reg;
        or_cond2_26_reg_1386_pp0_iter1_reg <= or_cond2_26_reg_1386;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten_next_reg_1371 <= indvar_flatten_next_fu_289_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_17_fu_526_p2 == 1'd0) & (exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (or_cond2_26_reg_1386 == 1'd1))) begin
        is_neg_1_reg_1440 <= p_Val2_2_fu_510_p2[32'd135];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_17_reg_1436 == 1'd0) & (exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (or_cond2_26_reg_1386 == 1'd1))) begin
        is_neg_reg_1453 <= p_Val2_5_fu_573_p2[32'd135];
        msb_idx_2_reg_1459 <= msb_idx_2_fu_684_p2;
        tmp32_V_9_reg_1464 <= tmp32_V_9_fu_770_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_17_reg_1436 == 1'd0) & (exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (or_cond2_26_reg_1386 == 1'd1))) begin
        msb_idx_reg_1474 <= msb_idx_fu_870_p2;
        tmp32_V_3_reg_1479 <= tmp32_V_3_fu_956_p3;
        tmp_18_reg_1469 <= tmp_18_fu_778_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1367_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        newSel1_reg_1539 <= newSel1_fu_1334_p3;
        newSel_reg_1529 <= newSel_fu_1320_p3;
        or_cond2_reg_1544 <= or_cond2_fu_1348_p2;
        or_cond_reg_1534 <= or_cond_fu_1328_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_17_reg_1436 == 1'd0) & (exitcond_flatten_reg_1367_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_cond2_26_reg_1386_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        p_03_i_reg_1514 <= p_03_i_fu_1081_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_17_reg_1436 == 1'd0) & (exitcond_flatten_reg_1367 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_cond2_26_reg_1386 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Result_17_reg_1509 <= p_Result_17_fu_1032_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1367 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (or_cond2_26_reg_1386 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        p_Val2_4_reg_1415[133 : 19] <= p_Val2_4_fu_462_p2[133 : 19];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (or_cond2_26_reg_1386 == 1'd1))) begin
        p_Val2_6_reg_1446 <= {{p_Val2_5_fu_573_p2[135:40]}};
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_283_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_mid2_reg_1381 <= r_mid2_fu_351_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((exitcond_flatten_reg_1367 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((exitcond_flatten_reg_1367 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        reg_247 <= Input_1_V_V;
    end
end

always @ (posedge ap_clk) begin
    if ((((exitcond_flatten_reg_1367 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((exitcond_flatten_reg_1367 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)))) begin
        reg_251 <= Input_2_V_V;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_18_reg_1469 == 1'd0) & (tmp_17_reg_1436 == 1'd0) & (exitcond_flatten_reg_1367 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_cond2_26_reg_1386 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp32_V_12_reg_1499 <= tmp32_V_12_fu_989_p1;
        tmp_26_reg_1504 <= tmp_26_fu_1003_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_17_reg_1436 == 1'd0) & (exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (or_cond2_26_reg_1386 == 1'd1))) begin
        tmp32_V_13_reg_1484 <= tmp32_V_13_fu_964_p1;
        tmp_37_reg_1489 <= tmp_37_fu_978_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_17_reg_1436_pp0_iter1_reg <= tmp_17_reg_1436;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_22_reg_1420 <= tmp_22_fu_471_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_17_reg_1436_pp0_iter1_reg == 1'd0) & (exitcond_flatten_reg_1367_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (or_cond2_26_reg_1386_pp0_iter1_reg == 1'd1))) begin
        tmp_41_reg_1524 <= grp_fu_236_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_7_reg_1390 <= tmp_7_fu_393_p1;
        tmp_9_reg_1395 <= {{Input_1_V_V[31:16]}};
        tmp_s_reg_1400 <= {{Input_2_V_V[31:16]}};
    end
end

always @ (*) begin
    if ((((exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond_flatten_reg_1367 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((exitcond_flatten_reg_1367 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond_flatten_reg_1367 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        Input_1_V_V_ap_ack = 1'b1;
    end else begin
        Input_1_V_V_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if ((((exitcond_flatten_reg_1367 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (exitcond_flatten_reg_1367 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3) & (exitcond_flatten_reg_1367 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (exitcond_flatten_reg_1367 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        Input_1_V_V_blk_n = Input_1_V_V_ap_vld;
    end else begin
        Input_1_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond_flatten_reg_1367 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((exitcond_flatten_reg_1367 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond_flatten_reg_1367 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        Input_2_V_V_ap_ack = 1'b1;
    end else begin
        Input_2_V_V_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if ((((exitcond_flatten_reg_1367 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (exitcond_flatten_reg_1367 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3) & (exitcond_flatten_reg_1367 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (exitcond_flatten_reg_1367 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        Input_2_V_V_blk_n = Input_2_V_V_ap_vld;
    end else begin
        Input_2_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_1367_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_01001) & (ap_reg_ioackin_Output_1_V_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        Output_1_V_V_ap_vld = 1'b1;
    end else begin
        Output_1_V_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_1367_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        Output_1_V_V_blk_n = Output_1_V_V_ap_ack;
    end else begin
        Output_1_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((exitcond_flatten_fu_283_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_c_phi_fu_215_p4 = c_1_reg_1494;
    end else begin
        ap_phi_mux_c_phi_fu_215_p4 = c_reg_211;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_193_p4 = indvar_flatten_next_reg_1371;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_193_p4 = indvar_flatten_reg_189;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_r_phi_fu_204_p4 = r_mid2_reg_1381;
    end else begin
        ap_phi_mux_r_phi_fu_204_p4 = r_reg_200;
    end
end

always @ (*) begin
    if (((tmp_17_reg_1436_pp0_iter1_reg == 1'd0) & (exitcond_flatten_reg_1367_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (or_cond2_26_reg_1386_pp0_iter1_reg == 1'd1))) begin
        ap_phi_mux_v_assign_phi_fu_226_p6 = tmp_41_reg_1524;
    end else begin
        ap_phi_mux_v_assign_phi_fu_226_p6 = 32'd0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_Output_1_V_V_ap_ack == 1'b0)) begin
        ap_sig_ioackin_Output_1_V_V_ap_ack = Output_1_V_V_ap_ack;
    end else begin
        ap_sig_ioackin_Output_1_V_V_ap_ack = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_236_ce = 1'b1;
    end else begin
        grp_fu_236_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_240_ce = 1'b1;
    end else begin
        grp_fu_240_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_fu_240_p0 = tmp32_V_3_reg_1479;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            grp_fu_240_p0 = tmp32_V_9_reg_1464;
        end else begin
            grp_fu_240_p0 = 'bx;
        end
    end else begin
        grp_fu_240_p0 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_fu_283_p2 == 1'd1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_flatten_fu_283_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((~((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1)) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F2_fu_1158_p2 = (12'd1075 - tmp_43_fu_1118_p1);

assign NZeros_1_fu_670_p2 = (tmp_63_fu_666_p1 + tmp_62_fu_626_p1);

assign NZeros_fu_856_p2 = (tmp_29_fu_852_p1 + tmp_27_fu_812_p1);

assign OP1_V_4_cast_fu_488_p1 = $signed(tmp_8_fu_475_p4);

assign OP2_V_cast_fu_439_p1 = $signed(tmp_6_fu_426_p4);

assign Output_1_V_V = ((or_cond2_reg_1544[0:0] === 1'b1) ? newSel2_fu_1354_p3 : 32'd0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd11];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == Input_2_V_V_ap_vld)) | ((exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == Input_1_V_V_ap_vld))));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (((exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == Input_2_V_V_ap_vld)) | ((exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == Input_1_V_V_ap_vld)))) | ((1'b1 == ap_block_state23_io) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((ap_enable_reg_pp0_iter0 == 1'b1) & (((exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == Input_2_V_V_ap_vld)) | ((exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == Input_1_V_V_ap_vld)))) | ((1'b1 == ap_block_state23_io) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == Input_2_V_V_ap_vld)) | ((exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == Input_1_V_V_ap_vld))));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == Input_2_V_V_ap_vld)) | ((exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == Input_1_V_V_ap_vld))));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == Input_2_V_V_ap_vld)) | ((exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == Input_1_V_V_ap_vld))));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == Input_2_V_V_ap_vld)) | ((exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == Input_1_V_V_ap_vld))));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == Input_2_V_V_ap_vld)) | ((exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == Input_1_V_V_ap_vld))));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == Input_2_V_V_ap_vld)) | ((exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == Input_1_V_V_ap_vld))));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == Input_2_V_V_ap_vld)) | ((exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == Input_1_V_V_ap_vld))));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == Input_2_V_V_ap_vld)) | ((exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == Input_1_V_V_ap_vld))));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state23_io = ((exitcond_flatten_reg_1367_pp0_iter2_reg == 1'd0) & (ap_sig_ioackin_Output_1_V_V_ap_ack == 1'b0));
end

assign ap_block_state23_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0 = (((exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == Input_2_V_V_ap_vld)) | ((exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == Input_1_V_V_ap_vld)));
end

always @ (*) begin
    ap_block_state4_pp0_stage2_iter0 = (((exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == Input_2_V_V_ap_vld)) | ((exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == Input_1_V_V_ap_vld)));
end

always @ (*) begin
    ap_block_state5_pp0_stage3_iter0 = (((exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == Input_2_V_V_ap_vld)) | ((exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == Input_1_V_V_ap_vld)));
end

always @ (*) begin
    ap_block_state6_pp0_stage4_iter0 = (((exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == Input_2_V_V_ap_vld)) | ((exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == Input_1_V_V_ap_vld)));
end

always @ (*) begin
    ap_block_state7_pp0_stage5_iter0 = (((exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == Input_2_V_V_ap_vld)) | ((exitcond_flatten_reg_1367 == 1'd0) & (1'b0 == Input_1_V_V_ap_vld)));
end

assign ap_block_state8_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1294 = ((exitcond_flatten_reg_1367_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_predicate_op160_uitofp_state9 = ((tmp_17_reg_1436 == 1'd0) & (exitcond_flatten_reg_1367 == 1'd0) & (or_cond2_26_reg_1386 == 1'd1));
end

always @ (*) begin
    ap_predicate_op164_uitofp_state11 = ((tmp_17_reg_1436 == 1'd0) & (exitcond_flatten_reg_1367 == 1'd0) & (or_cond2_26_reg_1386 == 1'd1));
end

assign c_1_fu_984_p2 = (11'd1 + c_mid2_reg_1376);

assign c_mid2_fu_301_p3 = ((exitcond7_fu_295_p2[0:0] === 1'b1) ? 11'd0 : ap_phi_mux_c_phi_fu_215_p4);

assign exitcond7_fu_295_p2 = ((ap_phi_mux_c_phi_fu_215_p4 == 11'd1024) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_283_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_193_p4 == 19'd446464) ? 1'b1 : 1'b0);

assign exp_tmp_V_fu_1108_p4 = {{ireg_V_fu_1092_p1[62:52]}};

assign f_fu_1077_p1 = p_Result_15_fu_1066_p5;

assign grp_fu_236_p1 = p_Result_17_reg_1509;

assign icmp1_fu_325_p2 = ((tmp_3_fu_315_p4 != 8'd0) ? 1'b1 : 1'b0);

assign icmp2_fu_369_p2 = ((tmp_25_fu_359_p4 != 10'd0) ? 1'b1 : 1'b0);

assign icmp3_fu_910_p2 = ((tmp_38_fu_900_p4 == 26'd0) ? 1'b1 : 1'b0);

assign icmp4_fu_724_p2 = ((tmp_66_fu_714_p4 == 26'd0) ? 1'b1 : 1'b0);

assign icmp5_fu_1220_p2 = ((tmp_78_fu_1210_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_fu_265_p2 = ((tmp_fu_255_p4 != 8'd0) ? 1'b1 : 1'b0);

assign indvar_flatten_next_fu_289_p2 = (ap_phi_mux_indvar_flatten_phi_fu_193_p4 + 19'd1);

assign ireg_V_fu_1092_p1 = d_assign_fu_243_p1;

assign isneg_fu_1100_p3 = ireg_V_fu_1092_p1[32'd63];

assign man_V_1_fu_1138_p2 = (54'd0 - p_Result_18_fu_1134_p1);

assign man_V_2_fu_1144_p3 = ((isneg_fu_1100_p3[0:0] === 1'b1) ? man_V_1_fu_1138_p2 : p_Result_18_fu_1134_p1);

assign msb_idx_1_cast_fu_896_p1 = msb_idx_1_fu_888_p3;

assign msb_idx_1_fu_888_p3 = ((tmp_35_fu_880_p3[0:0] === 1'b1) ? 31'd0 : tmp_31_fu_876_p1);

assign msb_idx_2_fu_684_p2 = (32'd95 - num_zeros_1_fu_676_p3);

assign msb_idx_3_cast_fu_710_p1 = msb_idx_3_fu_702_p3;

assign msb_idx_3_fu_702_p3 = ((tmp_65_fu_694_p3[0:0] === 1'b1) ? 31'd0 : tmp_64_fu_690_p1);

assign msb_idx_fu_870_p2 = (32'd95 - num_zeros_fu_862_p3);

assign newSel1_fu_1334_p3 = ((sel_tmp9_fu_1290_p2[0:0] === 1'b1) ? storemerge_fu_1240_p3 : tmp_77_fu_1200_p1);

assign newSel2_fu_1354_p3 = ((or_cond_reg_1534[0:0] === 1'b1) ? newSel_reg_1529 : newSel1_reg_1539);

assign newSel_fu_1320_p3 = ((sel_tmp4_fu_1314_p2[0:0] === 1'b1) ? tmp_55_fu_1248_p2 : tmp_79_fu_1236_p1);

assign num_zeros_1_fu_676_p3 = ((tmp_33_fu_630_p2[0:0] === 1'b1) ? NZeros_1_fu_670_p2 : tmp_62_fu_626_p1);

assign num_zeros_fu_862_p3 = ((tmp_21_fu_816_p2[0:0] === 1'b1) ? NZeros_fu_856_p2 : tmp_27_fu_812_p1);

assign or_cond1_fu_1342_p2 = (sel_tmp9_fu_1290_p2 | sel_tmp2_fu_1260_p2);

assign or_cond2_26_fu_387_p2 = (tmp2_fu_381_p2 & tmp1_mid2_fu_343_p3);

assign or_cond2_fu_1348_p2 = (or_cond_fu_1328_p2 | or_cond1_fu_1342_p2);

assign or_cond_fu_1328_p2 = (sel_tmp_fu_1296_p2 | sel_tmp4_fu_1314_p2);

assign p_03_i_fu_1081_p3 = ((tmp_18_reg_1469[0:0] === 1'b1) ? 32'd0 : f_fu_1077_p1);

assign p_Repl2_18_trunc_fu_1053_p2 = (tmp_59_fu_1043_p1 + tmp31_cast_cast_fu_1046_p3);

assign p_Repl2_22_trunc_fu_1019_p2 = (tmp_73_fu_1009_p1 + tmp32_cast_cast_fu_1012_p3);

assign p_Result_15_fu_1066_p5 = {{tmp_28_fu_1059_p3}, {tmp32_V_12_reg_1499[22:0]}};

integer ap_tvar_int_0;

always @ (p_Result_6_fu_636_p4) begin
    for (ap_tvar_int_0 = 64 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 63 | ap_tvar_int_0 < 32) begin
            p_Result_16_fu_646_p5[ap_tvar_int_0] = ap_const_lv64_FFFFFFFFFFFFFFFF[ap_tvar_int_0];
        end else if (63 - ap_tvar_int_0 >= 32) begin
            p_Result_16_fu_646_p5[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_16_fu_646_p5[ap_tvar_int_0] = p_Result_6_fu_636_p4[63 - ap_tvar_int_0];
        end
    end
end

assign p_Result_17_fu_1032_p5 = {{tmp_39_fu_1025_p3}, {tmp32_V_13_reg_1484[22:0]}};

assign p_Result_18_fu_1134_p1 = tmp_45_fu_1126_p3;

assign p_Result_1_fu_794_p4 = {{p_Val2_19_fu_788_p3[95:32]}};

assign p_Result_3_fu_993_p4 = {{tmp32_V_12_fu_989_p1[30:23]}};

assign p_Result_5_fu_608_p4 = {{p_Val2_23_fu_602_p3[95:32]}};

integer ap_tvar_int_1;

always @ (p_Val2_23_fu_602_p3) begin
    for (ap_tvar_int_1 = 32 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 31 - 0) begin
            p_Result_6_fu_636_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            p_Result_6_fu_636_p4[ap_tvar_int_1] = p_Val2_23_fu_602_p3[31 - ap_tvar_int_1];
        end
    end
end

assign p_Result_9_fu_968_p4 = {{tmp32_V_13_fu_964_p1[30:23]}};

integer ap_tvar_int_2;

always @ (p_Result_s_fu_822_p4) begin
    for (ap_tvar_int_2 = 64 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 63 | ap_tvar_int_2 < 32) begin
            p_Result_s_25_fu_832_p5[ap_tvar_int_2] = ap_const_lv64_FFFFFFFFFFFFFFFF[ap_tvar_int_2];
        end else if (63 - ap_tvar_int_2 >= 32) begin
            p_Result_s_25_fu_832_p5[ap_tvar_int_2] = 1'b0;
        end else begin
            p_Result_s_25_fu_832_p5[ap_tvar_int_2] = p_Result_s_fu_822_p4[63 - ap_tvar_int_2];
        end
    end
end

integer ap_tvar_int_3;

always @ (p_Val2_19_fu_788_p3) begin
    for (ap_tvar_int_3 = 32 - 1; ap_tvar_int_3 >= 0; ap_tvar_int_3 = ap_tvar_int_3 - 1) begin
        if (ap_tvar_int_3 > 31 - 0) begin
            p_Result_s_fu_822_p4[ap_tvar_int_3] = 1'b0;
        end else begin
            p_Result_s_fu_822_p4[ap_tvar_int_3] = p_Val2_19_fu_788_p3[31 - ap_tvar_int_3];
        end
    end
end

assign p_Val2_19_fu_788_p3 = ((is_neg_reg_1453[0:0] === 1'b1) ? tmp_19_fu_783_p2 : p_Val2_6_reg_1446);

assign p_Val2_1_fu_492_p0 = OP1_V_4_cast_fu_488_p1;

assign p_Val2_1_fu_492_p1 = OP1_V_4_cast_fu_488_p1;

assign p_Val2_1_fu_492_p2 = ($signed(p_Val2_1_fu_492_p0) * $signed(p_Val2_1_fu_492_p1));

assign p_Val2_21_fu_516_p4 = {{p_Val2_2_fu_510_p2[135:40]}};

assign p_Val2_23_fu_602_p3 = ((is_neg_1_reg_1440[0:0] === 1'b1) ? tmp_30_fu_597_p2 : p_Val2_21_reg_1430);

assign p_Val2_2_fu_510_p2 = (tmp_12_fu_502_p1 - tmp_14_fu_506_p1);

assign p_Val2_3_fu_553_p0 = tmp_11_fu_540_p4;

assign p_Val2_3_fu_553_p1 = OP1_V_4_cast_reg_1425;

assign p_Val2_3_fu_553_p2 = ($signed(p_Val2_3_fu_553_p0) * $signed(p_Val2_3_fu_553_p1));

assign p_Val2_4_fu_462_p0 = tmp_10_fu_449_p4;

assign p_Val2_4_fu_462_p1 = OP2_V_cast_reg_1405;

assign p_Val2_4_fu_462_p2 = ($signed(p_Val2_4_fu_462_p0) * $signed(p_Val2_4_fu_462_p1));

assign p_Val2_5_cast_fu_498_p1 = $signed(p_Val2_1_fu_492_p2);

assign p_Val2_5_fu_573_p2 = (tmp_15_fu_565_p1 - tmp_16_fu_569_p1);

assign p_Val2_6_cast_fu_485_p1 = $signed(p_Val2_s_reg_1410);

assign p_Val2_8_cast_fu_558_p1 = $signed(p_Val2_3_fu_553_p2);

assign p_Val2_9_cast_fu_562_p1 = $signed(p_Val2_4_reg_1415);

assign p_Val2_s_fu_443_p0 = tmp_6_fu_426_p4;

assign p_Val2_s_fu_443_p1 = tmp_4_fu_417_p4;

assign p_Val2_s_fu_443_p2 = ($signed(p_Val2_s_fu_443_p0) * $signed(p_Val2_s_fu_443_p1));

assign r_mid2_fu_351_p3 = ((exitcond7_fu_295_p2[0:0] === 1'b1) ? r_s_fu_309_p2 : ap_phi_mux_r_phi_fu_204_p4);

assign r_s_fu_309_p2 = (9'd1 + ap_phi_mux_r_phi_fu_204_p4);

assign sel_tmp1_fu_1254_p2 = (tmp_46_fu_1152_p2 ^ 1'd1);

assign sel_tmp21_demorgan_fu_1302_p2 = (tmp_47_fu_1164_p2 | sel_tmp6_demorgan_fu_1266_p2);

assign sel_tmp2_fu_1260_p2 = (tmp_50_fu_1194_p2 & sel_tmp1_fu_1254_p2);

assign sel_tmp3_fu_1308_p2 = (sel_tmp21_demorgan_fu_1302_p2 ^ 1'd1);

assign sel_tmp4_fu_1314_p2 = (sel_tmp3_fu_1308_p2 & icmp5_fu_1220_p2);

assign sel_tmp6_demorgan_fu_1266_p2 = (tmp_50_fu_1194_p2 | tmp_46_fu_1152_p2);

assign sel_tmp6_fu_1272_p2 = (sel_tmp6_demorgan_fu_1266_p2 ^ 1'd1);

assign sel_tmp7_fu_1278_p2 = (tmp_47_fu_1164_p2 & sel_tmp6_fu_1272_p2);

assign sel_tmp8_fu_1284_p2 = (tmp_51_fu_1204_p2 ^ 1'd1);

assign sel_tmp9_fu_1290_p2 = (sel_tmp8_fu_1284_p2 & sel_tmp7_fu_1278_p2);

assign sel_tmp_fu_1296_p2 = (tmp_51_fu_1204_p2 & sel_tmp7_fu_1278_p2);

assign sh_amt_cast_fu_1190_p1 = sh_amt_fu_1182_p3;

assign sh_amt_fu_1182_p3 = ((tmp_47_fu_1164_p2[0:0] === 1'b1) ? tmp_48_fu_1170_p2 : tmp_49_fu_1176_p2);

assign storemerge_fu_1240_p3 = ((isneg_fu_1100_p3[0:0] === 1'b1) ? 32'd4294967295 : 32'd0);

assign tmp1_fu_277_p2 = (tmp_1_fu_271_p2 & icmp_fu_265_p2);

assign tmp1_mid1_fu_337_p2 = (tmp_1_mid1_fu_331_p2 & icmp1_fu_325_p2);

assign tmp1_mid2_fu_343_p3 = ((exitcond7_fu_295_p2[0:0] === 1'b1) ? tmp1_mid1_fu_337_p2 : tmp1_fu_277_p2);

assign tmp2_fu_381_p2 = (tmp_2_fu_375_p2 & icmp2_fu_369_p2);

assign tmp31_cast_cast_fu_1046_p3 = ((tmp_26_reg_1504[0:0] === 1'b1) ? 8'd88 : 8'd87);

assign tmp32_V_12_fu_989_p1 = grp_fu_240_p1;

assign tmp32_V_13_fu_964_p1 = grp_fu_240_p1;

assign tmp32_V_1_fu_926_p2 = tmp32_V_fu_916_p1 << tmp_24_fu_920_p2;

assign tmp32_V_2_fu_952_p1 = tmp_54_fu_946_p2[31:0];

assign tmp32_V_3_fu_956_p3 = ((icmp3_fu_910_p2[0:0] === 1'b1) ? tmp32_V_1_fu_926_p2 : tmp32_V_2_fu_952_p1);

assign tmp32_V_6_fu_740_p2 = tmp32_V_7_fu_730_p1 << tmp_36_fu_734_p2;

assign tmp32_V_7_fu_730_p1 = p_Val2_23_fu_602_p3[31:0];

assign tmp32_V_8_fu_766_p1 = tmp_71_fu_760_p2[31:0];

assign tmp32_V_9_fu_770_p3 = ((icmp4_fu_724_p2[0:0] === 1'b1) ? tmp32_V_6_fu_740_p2 : tmp32_V_8_fu_766_p1);

assign tmp32_V_fu_916_p1 = p_Val2_19_fu_788_p3[31:0];

assign tmp32_cast_cast_fu_1012_p3 = ((tmp_37_reg_1489[0:0] === 1'b1) ? 8'd88 : 8'd87);

assign tmp_10_fu_449_p4 = {{{reg_251}, {tmp_s_reg_1400}}, {19'd0}};

assign tmp_11_fu_540_p4 = {{{tmp_22_reg_1420}, {reg_251}}, {19'd0}};

assign tmp_12_fu_502_p1 = $unsigned(p_Val2_6_cast_fu_485_p1);

assign tmp_13_fu_467_p1 = Input_1_V_V[15:0];

assign tmp_14_fu_506_p1 = $unsigned(p_Val2_5_cast_fu_498_p1);

assign tmp_15_fu_565_p1 = $unsigned(p_Val2_8_cast_fu_558_p1);

assign tmp_16_fu_569_p1 = $unsigned(p_Val2_9_cast_fu_562_p1);

assign tmp_17_fu_526_p2 = ((p_Val2_21_fu_516_p4 == 96'd0) ? 1'b1 : 1'b0);

assign tmp_18_fu_778_p2 = ((p_Val2_6_reg_1446 == 96'd0) ? 1'b1 : 1'b0);

assign tmp_19_fu_783_p2 = (96'd0 - p_Val2_6_reg_1446);

assign tmp_1_fu_271_p2 = ((ap_phi_mux_r_phi_fu_204_p4 < 9'd434) ? 1'b1 : 1'b0);

assign tmp_1_mid1_fu_331_p2 = ((r_s_fu_309_p2 < 9'd434) ? 1'b1 : 1'b0);

always @ (p_Result_1_fu_794_p4) begin
    if (p_Result_1_fu_794_p4[63] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd0;
    end else if (p_Result_1_fu_794_p4[62] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd1;
    end else if (p_Result_1_fu_794_p4[61] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd2;
    end else if (p_Result_1_fu_794_p4[60] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd3;
    end else if (p_Result_1_fu_794_p4[59] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd4;
    end else if (p_Result_1_fu_794_p4[58] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd5;
    end else if (p_Result_1_fu_794_p4[57] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd6;
    end else if (p_Result_1_fu_794_p4[56] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd7;
    end else if (p_Result_1_fu_794_p4[55] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd8;
    end else if (p_Result_1_fu_794_p4[54] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd9;
    end else if (p_Result_1_fu_794_p4[53] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd10;
    end else if (p_Result_1_fu_794_p4[52] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd11;
    end else if (p_Result_1_fu_794_p4[51] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd12;
    end else if (p_Result_1_fu_794_p4[50] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd13;
    end else if (p_Result_1_fu_794_p4[49] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd14;
    end else if (p_Result_1_fu_794_p4[48] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd15;
    end else if (p_Result_1_fu_794_p4[47] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd16;
    end else if (p_Result_1_fu_794_p4[46] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd17;
    end else if (p_Result_1_fu_794_p4[45] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd18;
    end else if (p_Result_1_fu_794_p4[44] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd19;
    end else if (p_Result_1_fu_794_p4[43] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd20;
    end else if (p_Result_1_fu_794_p4[42] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd21;
    end else if (p_Result_1_fu_794_p4[41] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd22;
    end else if (p_Result_1_fu_794_p4[40] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd23;
    end else if (p_Result_1_fu_794_p4[39] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd24;
    end else if (p_Result_1_fu_794_p4[38] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd25;
    end else if (p_Result_1_fu_794_p4[37] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd26;
    end else if (p_Result_1_fu_794_p4[36] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd27;
    end else if (p_Result_1_fu_794_p4[35] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd28;
    end else if (p_Result_1_fu_794_p4[34] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd29;
    end else if (p_Result_1_fu_794_p4[33] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd30;
    end else if (p_Result_1_fu_794_p4[32] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd31;
    end else if (p_Result_1_fu_794_p4[31] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd32;
    end else if (p_Result_1_fu_794_p4[30] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd33;
    end else if (p_Result_1_fu_794_p4[29] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd34;
    end else if (p_Result_1_fu_794_p4[28] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd35;
    end else if (p_Result_1_fu_794_p4[27] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd36;
    end else if (p_Result_1_fu_794_p4[26] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd37;
    end else if (p_Result_1_fu_794_p4[25] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd38;
    end else if (p_Result_1_fu_794_p4[24] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd39;
    end else if (p_Result_1_fu_794_p4[23] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd40;
    end else if (p_Result_1_fu_794_p4[22] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd41;
    end else if (p_Result_1_fu_794_p4[21] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd42;
    end else if (p_Result_1_fu_794_p4[20] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd43;
    end else if (p_Result_1_fu_794_p4[19] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd44;
    end else if (p_Result_1_fu_794_p4[18] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd45;
    end else if (p_Result_1_fu_794_p4[17] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd46;
    end else if (p_Result_1_fu_794_p4[16] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd47;
    end else if (p_Result_1_fu_794_p4[15] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd48;
    end else if (p_Result_1_fu_794_p4[14] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd49;
    end else if (p_Result_1_fu_794_p4[13] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd50;
    end else if (p_Result_1_fu_794_p4[12] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd51;
    end else if (p_Result_1_fu_794_p4[11] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd52;
    end else if (p_Result_1_fu_794_p4[10] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd53;
    end else if (p_Result_1_fu_794_p4[9] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd54;
    end else if (p_Result_1_fu_794_p4[8] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd55;
    end else if (p_Result_1_fu_794_p4[7] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd56;
    end else if (p_Result_1_fu_794_p4[6] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd57;
    end else if (p_Result_1_fu_794_p4[5] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd58;
    end else if (p_Result_1_fu_794_p4[4] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd59;
    end else if (p_Result_1_fu_794_p4[3] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd60;
    end else if (p_Result_1_fu_794_p4[2] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd61;
    end else if (p_Result_1_fu_794_p4[1] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd62;
    end else if (p_Result_1_fu_794_p4[0] == 1'b1) begin
        tmp_20_fu_804_p3 = 64'd63;
    end else begin
        tmp_20_fu_804_p3 = 64'd64;
    end
end

assign tmp_21_fu_816_p2 = ((p_Result_1_fu_794_p4 == 64'd0) ? 1'b1 : 1'b0);

assign tmp_22_fu_471_p1 = Input_2_V_V[15:0];

always @ (p_Result_s_25_fu_832_p5) begin
    if (p_Result_s_25_fu_832_p5[63] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd0;
    end else if (p_Result_s_25_fu_832_p5[62] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd1;
    end else if (p_Result_s_25_fu_832_p5[61] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd2;
    end else if (p_Result_s_25_fu_832_p5[60] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd3;
    end else if (p_Result_s_25_fu_832_p5[59] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd4;
    end else if (p_Result_s_25_fu_832_p5[58] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd5;
    end else if (p_Result_s_25_fu_832_p5[57] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd6;
    end else if (p_Result_s_25_fu_832_p5[56] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd7;
    end else if (p_Result_s_25_fu_832_p5[55] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd8;
    end else if (p_Result_s_25_fu_832_p5[54] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd9;
    end else if (p_Result_s_25_fu_832_p5[53] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd10;
    end else if (p_Result_s_25_fu_832_p5[52] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd11;
    end else if (p_Result_s_25_fu_832_p5[51] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd12;
    end else if (p_Result_s_25_fu_832_p5[50] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd13;
    end else if (p_Result_s_25_fu_832_p5[49] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd14;
    end else if (p_Result_s_25_fu_832_p5[48] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd15;
    end else if (p_Result_s_25_fu_832_p5[47] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd16;
    end else if (p_Result_s_25_fu_832_p5[46] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd17;
    end else if (p_Result_s_25_fu_832_p5[45] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd18;
    end else if (p_Result_s_25_fu_832_p5[44] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd19;
    end else if (p_Result_s_25_fu_832_p5[43] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd20;
    end else if (p_Result_s_25_fu_832_p5[42] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd21;
    end else if (p_Result_s_25_fu_832_p5[41] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd22;
    end else if (p_Result_s_25_fu_832_p5[40] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd23;
    end else if (p_Result_s_25_fu_832_p5[39] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd24;
    end else if (p_Result_s_25_fu_832_p5[38] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd25;
    end else if (p_Result_s_25_fu_832_p5[37] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd26;
    end else if (p_Result_s_25_fu_832_p5[36] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd27;
    end else if (p_Result_s_25_fu_832_p5[35] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd28;
    end else if (p_Result_s_25_fu_832_p5[34] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd29;
    end else if (p_Result_s_25_fu_832_p5[33] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd30;
    end else if (p_Result_s_25_fu_832_p5[32] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd31;
    end else if (p_Result_s_25_fu_832_p5[31] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd32;
    end else if (p_Result_s_25_fu_832_p5[30] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd33;
    end else if (p_Result_s_25_fu_832_p5[29] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd34;
    end else if (p_Result_s_25_fu_832_p5[28] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd35;
    end else if (p_Result_s_25_fu_832_p5[27] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd36;
    end else if (p_Result_s_25_fu_832_p5[26] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd37;
    end else if (p_Result_s_25_fu_832_p5[25] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd38;
    end else if (p_Result_s_25_fu_832_p5[24] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd39;
    end else if (p_Result_s_25_fu_832_p5[23] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd40;
    end else if (p_Result_s_25_fu_832_p5[22] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd41;
    end else if (p_Result_s_25_fu_832_p5[21] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd42;
    end else if (p_Result_s_25_fu_832_p5[20] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd43;
    end else if (p_Result_s_25_fu_832_p5[19] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd44;
    end else if (p_Result_s_25_fu_832_p5[18] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd45;
    end else if (p_Result_s_25_fu_832_p5[17] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd46;
    end else if (p_Result_s_25_fu_832_p5[16] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd47;
    end else if (p_Result_s_25_fu_832_p5[15] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd48;
    end else if (p_Result_s_25_fu_832_p5[14] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd49;
    end else if (p_Result_s_25_fu_832_p5[13] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd50;
    end else if (p_Result_s_25_fu_832_p5[12] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd51;
    end else if (p_Result_s_25_fu_832_p5[11] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd52;
    end else if (p_Result_s_25_fu_832_p5[10] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd53;
    end else if (p_Result_s_25_fu_832_p5[9] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd54;
    end else if (p_Result_s_25_fu_832_p5[8] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd55;
    end else if (p_Result_s_25_fu_832_p5[7] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd56;
    end else if (p_Result_s_25_fu_832_p5[6] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd57;
    end else if (p_Result_s_25_fu_832_p5[5] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd58;
    end else if (p_Result_s_25_fu_832_p5[4] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd59;
    end else if (p_Result_s_25_fu_832_p5[3] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd60;
    end else if (p_Result_s_25_fu_832_p5[2] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd61;
    end else if (p_Result_s_25_fu_832_p5[1] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd62;
    end else if (p_Result_s_25_fu_832_p5[0] == 1'b1) begin
        tmp_23_fu_844_p3 = 64'd63;
    end else begin
        tmp_23_fu_844_p3 = 64'd64;
    end
end

assign tmp_24_fu_920_p2 = (32'd31 - msb_idx_1_cast_fu_896_p1);

assign tmp_25_fu_359_p4 = {{c_mid2_fu_301_p3[10:1]}};

assign tmp_26_fu_1003_p2 = ((p_Result_3_fu_993_p4 != 8'd158) ? 1'b1 : 1'b0);

assign tmp_27_fu_812_p1 = tmp_20_fu_804_p3[31:0];

assign tmp_28_fu_1059_p3 = {{is_neg_reg_1453}, {p_Repl2_18_trunc_fu_1053_p2}};

assign tmp_29_fu_852_p1 = tmp_23_fu_844_p3[31:0];

assign tmp_2_fu_375_p2 = ((c_mid2_fu_301_p3 < 11'd1022) ? 1'b1 : 1'b0);

assign tmp_30_fu_597_p2 = (96'd0 - p_Val2_21_reg_1430);

assign tmp_31_fu_876_p1 = msb_idx_fu_870_p2[30:0];

always @ (p_Result_5_fu_608_p4) begin
    if (p_Result_5_fu_608_p4[63] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd0;
    end else if (p_Result_5_fu_608_p4[62] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd1;
    end else if (p_Result_5_fu_608_p4[61] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd2;
    end else if (p_Result_5_fu_608_p4[60] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd3;
    end else if (p_Result_5_fu_608_p4[59] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd4;
    end else if (p_Result_5_fu_608_p4[58] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd5;
    end else if (p_Result_5_fu_608_p4[57] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd6;
    end else if (p_Result_5_fu_608_p4[56] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd7;
    end else if (p_Result_5_fu_608_p4[55] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd8;
    end else if (p_Result_5_fu_608_p4[54] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd9;
    end else if (p_Result_5_fu_608_p4[53] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd10;
    end else if (p_Result_5_fu_608_p4[52] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd11;
    end else if (p_Result_5_fu_608_p4[51] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd12;
    end else if (p_Result_5_fu_608_p4[50] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd13;
    end else if (p_Result_5_fu_608_p4[49] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd14;
    end else if (p_Result_5_fu_608_p4[48] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd15;
    end else if (p_Result_5_fu_608_p4[47] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd16;
    end else if (p_Result_5_fu_608_p4[46] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd17;
    end else if (p_Result_5_fu_608_p4[45] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd18;
    end else if (p_Result_5_fu_608_p4[44] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd19;
    end else if (p_Result_5_fu_608_p4[43] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd20;
    end else if (p_Result_5_fu_608_p4[42] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd21;
    end else if (p_Result_5_fu_608_p4[41] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd22;
    end else if (p_Result_5_fu_608_p4[40] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd23;
    end else if (p_Result_5_fu_608_p4[39] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd24;
    end else if (p_Result_5_fu_608_p4[38] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd25;
    end else if (p_Result_5_fu_608_p4[37] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd26;
    end else if (p_Result_5_fu_608_p4[36] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd27;
    end else if (p_Result_5_fu_608_p4[35] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd28;
    end else if (p_Result_5_fu_608_p4[34] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd29;
    end else if (p_Result_5_fu_608_p4[33] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd30;
    end else if (p_Result_5_fu_608_p4[32] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd31;
    end else if (p_Result_5_fu_608_p4[31] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd32;
    end else if (p_Result_5_fu_608_p4[30] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd33;
    end else if (p_Result_5_fu_608_p4[29] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd34;
    end else if (p_Result_5_fu_608_p4[28] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd35;
    end else if (p_Result_5_fu_608_p4[27] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd36;
    end else if (p_Result_5_fu_608_p4[26] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd37;
    end else if (p_Result_5_fu_608_p4[25] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd38;
    end else if (p_Result_5_fu_608_p4[24] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd39;
    end else if (p_Result_5_fu_608_p4[23] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd40;
    end else if (p_Result_5_fu_608_p4[22] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd41;
    end else if (p_Result_5_fu_608_p4[21] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd42;
    end else if (p_Result_5_fu_608_p4[20] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd43;
    end else if (p_Result_5_fu_608_p4[19] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd44;
    end else if (p_Result_5_fu_608_p4[18] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd45;
    end else if (p_Result_5_fu_608_p4[17] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd46;
    end else if (p_Result_5_fu_608_p4[16] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd47;
    end else if (p_Result_5_fu_608_p4[15] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd48;
    end else if (p_Result_5_fu_608_p4[14] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd49;
    end else if (p_Result_5_fu_608_p4[13] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd50;
    end else if (p_Result_5_fu_608_p4[12] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd51;
    end else if (p_Result_5_fu_608_p4[11] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd52;
    end else if (p_Result_5_fu_608_p4[10] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd53;
    end else if (p_Result_5_fu_608_p4[9] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd54;
    end else if (p_Result_5_fu_608_p4[8] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd55;
    end else if (p_Result_5_fu_608_p4[7] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd56;
    end else if (p_Result_5_fu_608_p4[6] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd57;
    end else if (p_Result_5_fu_608_p4[5] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd58;
    end else if (p_Result_5_fu_608_p4[4] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd59;
    end else if (p_Result_5_fu_608_p4[3] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd60;
    end else if (p_Result_5_fu_608_p4[2] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd61;
    end else if (p_Result_5_fu_608_p4[1] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd62;
    end else if (p_Result_5_fu_608_p4[0] == 1'b1) begin
        tmp_32_fu_618_p3 = 64'd63;
    end else begin
        tmp_32_fu_618_p3 = 64'd64;
    end
end

assign tmp_33_fu_630_p2 = ((p_Result_5_fu_608_p4 == 64'd0) ? 1'b1 : 1'b0);

always @ (p_Result_16_fu_646_p5) begin
    if (p_Result_16_fu_646_p5[63] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd0;
    end else if (p_Result_16_fu_646_p5[62] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd1;
    end else if (p_Result_16_fu_646_p5[61] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd2;
    end else if (p_Result_16_fu_646_p5[60] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd3;
    end else if (p_Result_16_fu_646_p5[59] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd4;
    end else if (p_Result_16_fu_646_p5[58] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd5;
    end else if (p_Result_16_fu_646_p5[57] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd6;
    end else if (p_Result_16_fu_646_p5[56] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd7;
    end else if (p_Result_16_fu_646_p5[55] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd8;
    end else if (p_Result_16_fu_646_p5[54] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd9;
    end else if (p_Result_16_fu_646_p5[53] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd10;
    end else if (p_Result_16_fu_646_p5[52] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd11;
    end else if (p_Result_16_fu_646_p5[51] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd12;
    end else if (p_Result_16_fu_646_p5[50] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd13;
    end else if (p_Result_16_fu_646_p5[49] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd14;
    end else if (p_Result_16_fu_646_p5[48] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd15;
    end else if (p_Result_16_fu_646_p5[47] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd16;
    end else if (p_Result_16_fu_646_p5[46] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd17;
    end else if (p_Result_16_fu_646_p5[45] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd18;
    end else if (p_Result_16_fu_646_p5[44] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd19;
    end else if (p_Result_16_fu_646_p5[43] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd20;
    end else if (p_Result_16_fu_646_p5[42] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd21;
    end else if (p_Result_16_fu_646_p5[41] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd22;
    end else if (p_Result_16_fu_646_p5[40] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd23;
    end else if (p_Result_16_fu_646_p5[39] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd24;
    end else if (p_Result_16_fu_646_p5[38] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd25;
    end else if (p_Result_16_fu_646_p5[37] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd26;
    end else if (p_Result_16_fu_646_p5[36] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd27;
    end else if (p_Result_16_fu_646_p5[35] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd28;
    end else if (p_Result_16_fu_646_p5[34] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd29;
    end else if (p_Result_16_fu_646_p5[33] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd30;
    end else if (p_Result_16_fu_646_p5[32] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd31;
    end else if (p_Result_16_fu_646_p5[31] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd32;
    end else if (p_Result_16_fu_646_p5[30] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd33;
    end else if (p_Result_16_fu_646_p5[29] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd34;
    end else if (p_Result_16_fu_646_p5[28] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd35;
    end else if (p_Result_16_fu_646_p5[27] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd36;
    end else if (p_Result_16_fu_646_p5[26] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd37;
    end else if (p_Result_16_fu_646_p5[25] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd38;
    end else if (p_Result_16_fu_646_p5[24] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd39;
    end else if (p_Result_16_fu_646_p5[23] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd40;
    end else if (p_Result_16_fu_646_p5[22] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd41;
    end else if (p_Result_16_fu_646_p5[21] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd42;
    end else if (p_Result_16_fu_646_p5[20] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd43;
    end else if (p_Result_16_fu_646_p5[19] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd44;
    end else if (p_Result_16_fu_646_p5[18] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd45;
    end else if (p_Result_16_fu_646_p5[17] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd46;
    end else if (p_Result_16_fu_646_p5[16] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd47;
    end else if (p_Result_16_fu_646_p5[15] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd48;
    end else if (p_Result_16_fu_646_p5[14] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd49;
    end else if (p_Result_16_fu_646_p5[13] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd50;
    end else if (p_Result_16_fu_646_p5[12] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd51;
    end else if (p_Result_16_fu_646_p5[11] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd52;
    end else if (p_Result_16_fu_646_p5[10] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd53;
    end else if (p_Result_16_fu_646_p5[9] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd54;
    end else if (p_Result_16_fu_646_p5[8] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd55;
    end else if (p_Result_16_fu_646_p5[7] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd56;
    end else if (p_Result_16_fu_646_p5[6] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd57;
    end else if (p_Result_16_fu_646_p5[5] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd58;
    end else if (p_Result_16_fu_646_p5[4] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd59;
    end else if (p_Result_16_fu_646_p5[3] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd60;
    end else if (p_Result_16_fu_646_p5[2] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd61;
    end else if (p_Result_16_fu_646_p5[1] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd62;
    end else if (p_Result_16_fu_646_p5[0] == 1'b1) begin
        tmp_34_fu_658_p3 = 64'd63;
    end else begin
        tmp_34_fu_658_p3 = 64'd64;
    end
end

assign tmp_35_fu_880_p3 = msb_idx_fu_870_p2[32'd31];

assign tmp_36_fu_734_p2 = (32'd31 - msb_idx_3_cast_fu_710_p1);

assign tmp_37_fu_978_p2 = ((p_Result_9_fu_968_p4 != 8'd158) ? 1'b1 : 1'b0);

assign tmp_38_fu_900_p4 = {{msb_idx_1_fu_888_p3[30:5]}};

assign tmp_39_fu_1025_p3 = {{is_neg_1_reg_1440}, {p_Repl2_22_trunc_fu_1019_p2}};

assign tmp_3_fu_315_p4 = {{r_s_fu_309_p2[8:1]}};

assign tmp_40_fu_932_p1 = msb_idx_1_fu_888_p3[6:0];

assign tmp_42_fu_936_p2 = ($signed(7'd97) + $signed(tmp_40_fu_932_p1));

assign tmp_43_fu_1118_p1 = exp_tmp_V_fu_1108_p4;

assign tmp_44_fu_942_p1 = tmp_42_fu_936_p2;

assign tmp_45_fu_1126_p3 = {{1'd1}, {tmp_76_fu_1122_p1}};

assign tmp_46_fu_1152_p2 = ((tmp_74_fu_1096_p1 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_47_fu_1164_p2 = (($signed(F2_fu_1158_p2) > $signed(12'd19)) ? 1'b1 : 1'b0);

assign tmp_48_fu_1170_p2 = ($signed(12'd4077) + $signed(F2_fu_1158_p2));

assign tmp_49_fu_1176_p2 = (12'd19 - F2_fu_1158_p2);

assign tmp_4_fu_417_p4 = {{{tmp_7_reg_1390}, {reg_247}}, {19'd0}};

assign tmp_50_fu_1194_p2 = ((F2_fu_1158_p2 == 12'd19) ? 1'b1 : 1'b0);

assign tmp_51_fu_1204_p2 = ((sh_amt_fu_1182_p3 < 12'd54) ? 1'b1 : 1'b0);

assign tmp_52_fu_1226_p1 = $unsigned(sh_amt_cast_fu_1190_p1);

assign tmp_53_fu_1230_p2 = $signed(man_V_2_fu_1144_p3) >>> tmp_52_fu_1226_p1;

assign tmp_54_fu_946_p2 = p_Val2_19_fu_788_p3 >> tmp_44_fu_942_p1;

assign tmp_55_fu_1248_p2 = tmp_77_fu_1200_p1 << sh_amt_cast_fu_1190_p1;

assign tmp_59_fu_1043_p1 = msb_idx_reg_1474[7:0];

assign tmp_62_fu_626_p1 = tmp_32_fu_618_p3[31:0];

assign tmp_63_fu_666_p1 = tmp_34_fu_658_p3[31:0];

assign tmp_64_fu_690_p1 = msb_idx_2_fu_684_p2[30:0];

assign tmp_65_fu_694_p3 = msb_idx_2_fu_684_p2[32'd31];

assign tmp_66_fu_714_p4 = {{msb_idx_3_fu_702_p3[30:5]}};

assign tmp_68_fu_746_p1 = msb_idx_3_fu_702_p3[6:0];

assign tmp_69_fu_750_p2 = ($signed(7'd97) + $signed(tmp_68_fu_746_p1));

assign tmp_6_fu_426_p4 = {{{Input_1_V_V}, {tmp_9_reg_1395}}, {19'd0}};

assign tmp_70_fu_756_p1 = tmp_69_fu_750_p2;

assign tmp_71_fu_760_p2 = p_Val2_23_fu_602_p3 >> tmp_70_fu_756_p1;

assign tmp_73_fu_1009_p1 = msb_idx_2_reg_1459[7:0];

assign tmp_74_fu_1096_p1 = ireg_V_fu_1092_p1[62:0];

assign tmp_76_fu_1122_p1 = ireg_V_fu_1092_p1[51:0];

assign tmp_77_fu_1200_p1 = man_V_2_fu_1144_p3[31:0];

assign tmp_78_fu_1210_p4 = {{sh_amt_fu_1182_p3[11:5]}};

assign tmp_79_fu_1236_p1 = tmp_53_fu_1230_p2[31:0];

assign tmp_7_fu_393_p1 = Input_1_V_V[15:0];

assign tmp_8_fu_475_p4 = {{{tmp_13_fu_467_p1}, {reg_247}}, {19'd0}};

assign tmp_fu_255_p4 = {{ap_phi_mux_r_phi_fu_204_p4[8:1]}};

always @ (posedge ap_clk) begin
    OP2_V_cast_reg_1405[18:0] <= 19'b0000000000000000000;
    p_Val2_s_reg_1410[18:0] <= 19'b0000000000000000000;
    p_Val2_4_reg_1415[18:0] <= 19'b0000000000000000000;
    OP1_V_4_cast_reg_1425[18:0] <= 19'b0000000000000000000;
end

endmodule //flow_calc_1
