

================================================================
== Vivado HLS Report for 'sha256_prepare_2'
================================================================
* Date:           Sat Jul 27 14:17:04 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        sha256d
* Solution:       solution1
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.122 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      234|      234| 2.340 us | 2.340 us |  234|  234|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       64|       64|         2|          -|          -|    32|    no    |
        |- Loop 2  |       30|       30|         1|          -|          -|    30|    no    |
        |- Loop 3  |        8|        8|         1|          -|          -|     8|    no    |
        |- Loop 4  |      128|      128|         2|          -|          -|    64|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     243|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        0|      -|      16|       8|    0|
|Multiplexer      |        -|      -|       -|     137|    -|
|Register         |        -|      -|      50|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      66|     388|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |data1_V_U  |sha256_prepare_2_eOg  |        0|  16|   8|    0|    64|    8|     1|          512|
    +-----------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |                      |        0|  16|   8|    0|    64|    8|     1|          512|
    +-----------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+-----+------------+------------+
    |i_2_fu_187_p2            |     +    |      0|  0|   15|           6|           1|
    |i_3_fu_269_p2            |     +    |      0|  0|   12|           4|           1|
    |i_4_fu_323_p2            |     +    |      0|  0|   15|           7|           1|
    |i_fu_257_p2              |     +    |      0|  0|   15|           6|           1|
    |sub_ln135_fu_225_p2      |     -    |      0|  0|   15|           5|           5|
    |icmp_ln134_fu_181_p2     |   icmp   |      0|  0|   11|           6|           7|
    |icmp_ln140_fu_246_p2     |   icmp   |      0|  0|   11|           6|           2|
    |icmp_ln146_fu_263_p2     |   icmp   |      0|  0|   11|           4|           5|
    |icmp_ln150_fu_317_p2     |   icmp   |      0|  0|   11|           7|           8|
    |lshr_ln1503_1_fu_306_p2  |   lshr   |      0|  0|   22|          10|           9|
    |lshr_ln1503_fu_235_p2    |   lshr   |      0|  0|  101|          32|          32|
    |xor_ln147_fu_275_p2      |    xor   |      0|  0|    4|           4|           2|
    +-------------------------+----------+-------+---+-----+------------+------------+
    |Total                    |          |      0|  0|  243|          97|          74|
    +-------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  41|          8|    1|          8|
    |data1_V_address0  |  33|          6|    6|         36|
    |data1_V_d0        |  27|          5|    8|         40|
    |i1_0_reg_148      |   9|          2|    6|         12|
    |i2_0_reg_159      |   9|          2|    4|          8|
    |i3_0_reg_170      |   9|          2|    7|         14|
    |i_0_reg_136       |   9|          2|    6|         12|
    +------------------+----+-----------+-----+-----------+
    |Total             | 137|         27|   38|        130|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |ap_CS_fsm           |  7|   0|    7|          0|
    |i1_0_reg_148        |  6|   0|    6|          0|
    |i2_0_reg_159        |  4|   0|    4|          0|
    |i3_0_reg_170        |  7|   0|    7|          0|
    |i_0_reg_136         |  6|   0|    6|          0|
    |i_2_reg_337         |  6|   0|    6|          0|
    |i_4_reg_366         |  7|   0|    7|          0|
    |zext_ln151_reg_371  |  7|   0|   64|         57|
    +--------------------+---+----+-----+-----------+
    |Total               | 50|   0|  107|         57|
    +--------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+------------------+-----+-----+------------+------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | sha256_prepare_2 | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | sha256_prepare_2 | return value |
|ap_start          |  in |    1| ap_ctrl_hs | sha256_prepare_2 | return value |
|ap_done           | out |    1| ap_ctrl_hs | sha256_prepare_2 | return value |
|ap_idle           | out |    1| ap_ctrl_hs | sha256_prepare_2 | return value |
|ap_ready          | out |    1| ap_ctrl_hs | sha256_prepare_2 | return value |
|input_V_address0  | out |    3|  ap_memory |      input_V     |     array    |
|input_V_ce0       | out |    1|  ap_memory |      input_V     |     array    |
|input_V_q0        |  in |   32|  ap_memory |      input_V     |     array    |
|data_V_address0   | out |    6|  ap_memory |      data_V      |     array    |
|data_V_ce0        | out |    1|  ap_memory |      data_V      |     array    |
|data_V_we0        | out |    1|  ap_memory |      data_V      |     array    |
|data_V_d0         | out |    8|  ap_memory |      data_V      |     array    |
+------------------+-----+-----+------------+------------------+--------------+

