

================================================================
== Vitis HLS Report for 'forward_fcc'
================================================================
* Date:           Sat Feb 19 18:17:22 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        forward_fcc
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+-------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1    |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- Loop 2    |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- LOOP1     |        ?|        ?|     4 ~ ?|          -|          -|      ?|        no|
        | + LOOP2    |        6|        ?|         7|          2|          2|  1 ~ ?|       yes|
        | + LOOPADD  |        7|        ?|         7|          7|         11|  1 ~ ?|       yes|
        |- Loop 4    |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 2, depth = 7
  * Pipeline-3: initiation interval (II) = 7, depth = 7
  * Pipeline-4: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 59
* Pipeline : 5
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 3, States = { 22 23 24 }
  Pipeline-2 : II = 2, D = 7, States = { 35 36 37 38 39 40 41 }
  Pipeline-3 : II = 7, D = 7, States = { 43 44 45 46 47 48 49 }
  Pipeline-4 : II = 1, D = 3, States = { 52 53 54 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 12 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 25 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 25 23 
23 --> 24 
24 --> 22 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 51 
33 --> 34 
34 --> 50 35 
35 --> 42 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 35 
42 --> 43 
43 --> 50 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 43 
50 --> 32 
51 --> 59 52 
52 --> 55 53 
53 --> 54 
54 --> 52 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.47>
ST_1 : Operation 60 [1/1] (1.00ns)   --->   "%ydimension_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ydimension"   --->   Operation 60 'read' 'ydimension_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 61 [1/1] (1.00ns)   --->   "%xdimension_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %xdimension"   --->   Operation 61 'read' 'xdimension_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 62 [1/1] (1.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %b"   --->   Operation 62 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 63 [1/1] (1.00ns)   --->   "%y_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %y"   --->   Operation 63 'read' 'y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 64 [1/1] (1.00ns)   --->   "%w_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %w"   --->   Operation 64 'read' 'w_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 65 [1/1] (1.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %x"   --->   Operation 65 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%x_t = alloca i32 1" [forward_fcc/fwprop.cpp:24]   --->   Operation 66 'alloca' 'x_t' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%y_t = alloca i32 1" [forward_fcc/fwprop.cpp:25]   --->   Operation 67 'alloca' 'y_t' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%w_t = alloca i32 1" [forward_fcc/fwprop.cpp:27]   --->   Operation 68 'alloca' 'w_t' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%mulbuffer_t = alloca i32 1" [forward_fcc/fwprop.cpp:29]   --->   Operation 69 'alloca' 'mulbuffer_t' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i32 %xdimension_read" [forward_fcc/fwprop.cpp:31]   --->   Operation 70 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (2.47ns)   --->   "%icmp_ln31 = icmp_eq  i32 %xdimension_read, i32 0" [forward_fcc/fwprop.cpp:31]   --->   Operation 71 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10"   --->   Operation 72 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_2, i32 0, i32 0, void @empty_16, i32 0, i32 200, void @empty_9, void @empty_15, void @empty_16, i32 16, i32 16, i32 16, i32 16, void @empty_16, void @empty_16"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty_5, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty_6, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty_3, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %xdimension"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdimension, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty_4, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdimension, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ydimension"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydimension, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty_8, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydimension, void @empty_1, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i32 %xdimension_read" [forward_fcc/fwprop.cpp:31]   --->   Operation 90 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %loop-memcpy-expansion21.preheader, void %loop-memcpy-residual-header24" [forward_fcc/fwprop.cpp:31]   --->   Operation 91 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%p_cast = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %x_read, i32 2, i32 31"   --->   Operation 92 'partselect' 'p_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i30 %p_cast"   --->   Operation 93 'sext' 'p_cast_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i32 %p_cast_cast"   --->   Operation 94 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 95 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 95 'readreq' 'empty' <Predicate = (!icmp_ln31)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 96 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 96 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 97 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 97 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 98 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 98 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 99 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 99 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 100 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 100 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 101 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %xdimension_read"   --->   Operation 101 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 102 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion21"   --->   Operation 102 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 3.46>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%loop_index22 = phi i62 %empty_22, void %loop-memcpy-expansion21.split, i62 0, void %loop-memcpy-expansion21.preheader"   --->   Operation 103 'phi' 'loop_index22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (3.46ns)   --->   "%empty_22 = add i62 %loop_index22, i62 1"   --->   Operation 104 'add' 'empty_22' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 105 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (2.79ns)   --->   "%exitcond3810 = icmp_eq  i62 %loop_index22, i62 %sext_ln31" [forward_fcc/fwprop.cpp:31]   --->   Operation 106 'icmp' 'exitcond3810' <Predicate = true> <Delay = 2.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 107 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %exitcond3810, void %loop-memcpy-expansion21.split, void %loop-memcpy-residual-header24.loopexit" [forward_fcc/fwprop.cpp:31]   --->   Operation 108 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%empty_25 = trunc i62 %loop_index22"   --->   Operation 109 'trunc' 'empty_25' <Predicate = (!exitcond3810)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 110 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 110 'read' 'gmem_addr_read' <Predicate = (!exitcond3810)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%empty_24 = bitcast i32 %gmem_addr_read"   --->   Operation 111 'bitcast' 'empty_24' <Predicate = (!exitcond3810)> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%loop_index22_cast_cast = zext i7 %empty_25"   --->   Operation 112 'zext' 'loop_index22_cast_cast' <Predicate = (!exitcond3810)> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%x_t_addr = getelementptr i32 %x_t, i32 0, i32 %loop_index22_cast_cast"   --->   Operation 113 'getelementptr' 'x_t_addr' <Predicate = (!exitcond3810)> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 %empty_24, i7 %x_t_addr"   --->   Operation 114 'store' 'store_ln0' <Predicate = (!exitcond3810)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion21"   --->   Operation 115 'br' 'br_ln0' <Predicate = (!exitcond3810)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 6.91>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header24"   --->   Operation 116 'br' 'br_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_12 : Operation 117 [2/2] (6.91ns)   --->   "%mul_ln33 = mul i32 %ydimension_read, i32 %xdimension_read" [forward_fcc/fwprop.cpp:33]   --->   Operation 117 'mul' 'mul_ln33' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 6.91>
ST_13 : Operation 118 [1/2] (6.91ns)   --->   "%mul_ln33 = mul i32 %ydimension_read, i32 %xdimension_read" [forward_fcc/fwprop.cpp:33]   --->   Operation 118 'mul' 'mul_ln33' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 2.47>
ST_14 : Operation 119 [1/1] (2.47ns)   --->   "%icmp_ln33 = icmp_eq  i32 %mul_ln33, i32 0" [forward_fcc/fwprop.cpp:33]   --->   Operation 119 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 12> <Delay = 7.30>
ST_15 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i32 %mul_ln33" [forward_fcc/fwprop.cpp:33]   --->   Operation 120 'sext' 'sext_ln33' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %loop-memcpy-expansion15.preheader, void %loop-memcpy-residual-header18" [forward_fcc/fwprop.cpp:33]   --->   Operation 121 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "%p_cast1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %w_read, i32 2, i32 31"   --->   Operation 122 'partselect' 'p_cast1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "%p_cast1_cast = sext i30 %p_cast1"   --->   Operation 123 'sext' 'p_cast1_cast' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_15 : Operation 124 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i32 %p_cast1_cast"   --->   Operation 124 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_15 : Operation 125 [7/7] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %mul_ln33" [forward_fcc/fwprop.cpp:33]   --->   Operation 125 'readreq' 'empty_39' <Predicate = (!icmp_ln33)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 7.30>
ST_16 : Operation 126 [6/7] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %mul_ln33" [forward_fcc/fwprop.cpp:33]   --->   Operation 126 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 7.30>
ST_17 : Operation 127 [5/7] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %mul_ln33" [forward_fcc/fwprop.cpp:33]   --->   Operation 127 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 7.30>
ST_18 : Operation 128 [4/7] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %mul_ln33" [forward_fcc/fwprop.cpp:33]   --->   Operation 128 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 16> <Delay = 7.30>
ST_19 : Operation 129 [3/7] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %mul_ln33" [forward_fcc/fwprop.cpp:33]   --->   Operation 129 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 17> <Delay = 7.30>
ST_20 : Operation 130 [2/7] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %mul_ln33" [forward_fcc/fwprop.cpp:33]   --->   Operation 130 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 18> <Delay = 7.30>
ST_21 : Operation 131 [1/7] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %mul_ln33" [forward_fcc/fwprop.cpp:33]   --->   Operation 131 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 132 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion15"   --->   Operation 132 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 22 <SV = 19> <Delay = 3.46>
ST_22 : Operation 133 [1/1] (0.00ns)   --->   "%loop_index16 = phi i62 %empty_26, void %loop-memcpy-expansion15.split, i62 0, void %loop-memcpy-expansion15.preheader"   --->   Operation 133 'phi' 'loop_index16' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 134 [1/1] (3.46ns)   --->   "%empty_26 = add i62 %loop_index16, i62 1"   --->   Operation 134 'add' 'empty_26' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 135 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 135 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 136 [1/1] (2.79ns)   --->   "%exitcond379 = icmp_eq  i62 %loop_index16, i62 %sext_ln33" [forward_fcc/fwprop.cpp:33]   --->   Operation 136 'icmp' 'exitcond379' <Predicate = true> <Delay = 2.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 137 [1/1] (0.00ns)   --->   "%empty_27 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 137 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %exitcond379, void %loop-memcpy-expansion15.split, void %loop-memcpy-residual-header18.loopexit" [forward_fcc/fwprop.cpp:33]   --->   Operation 138 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 139 [1/1] (0.00ns)   --->   "%empty_29 = trunc i62 %loop_index16"   --->   Operation 139 'trunc' 'empty_29' <Predicate = (!exitcond379)> <Delay = 0.00>

State 23 <SV = 20> <Delay = 7.30>
ST_23 : Operation 140 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1"   --->   Operation 140 'read' 'gmem_addr_1_read' <Predicate = (!exitcond379)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 21> <Delay = 3.25>
ST_24 : Operation 141 [1/1] (0.00ns)   --->   "%empty_28 = bitcast i32 %gmem_addr_1_read"   --->   Operation 141 'bitcast' 'empty_28' <Predicate = (!exitcond379)> <Delay = 0.00>
ST_24 : Operation 142 [1/1] (0.00ns)   --->   "%loop_index16_cast_cast = zext i7 %empty_29"   --->   Operation 142 'zext' 'loop_index16_cast_cast' <Predicate = (!exitcond379)> <Delay = 0.00>
ST_24 : Operation 143 [1/1] (0.00ns)   --->   "%w_t_addr = getelementptr i32 %w_t, i32 0, i32 %loop_index16_cast_cast"   --->   Operation 143 'getelementptr' 'w_t_addr' <Predicate = (!exitcond379)> <Delay = 0.00>
ST_24 : Operation 144 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 %empty_28, i7 %w_t_addr"   --->   Operation 144 'store' 'store_ln0' <Predicate = (!exitcond379)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_24 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion15"   --->   Operation 145 'br' 'br_ln0' <Predicate = (!exitcond379)> <Delay = 0.00>

State 25 <SV = 20> <Delay = 7.30>
ST_25 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header18"   --->   Operation 146 'br' 'br_ln0' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_25 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln37_3 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %b_read, i32 2, i32 31" [forward_fcc/fwprop.cpp:37]   --->   Operation 147 'partselect' 'trunc_ln37_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i30 %trunc_ln37_3" [forward_fcc/fwprop.cpp:37]   --->   Operation 148 'sext' 'sext_ln37' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 149 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i32 %sext_ln37" [forward_fcc/fwprop.cpp:37]   --->   Operation 149 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 150 [7/7] (7.30ns)   --->   "%gmem_addr_4_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 %ydimension_read" [forward_fcc/fwprop.cpp:37]   --->   Operation 150 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 21> <Delay = 7.30>
ST_26 : Operation 151 [6/7] (7.30ns)   --->   "%gmem_addr_4_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 %ydimension_read" [forward_fcc/fwprop.cpp:37]   --->   Operation 151 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 22> <Delay = 7.30>
ST_27 : Operation 152 [5/7] (7.30ns)   --->   "%gmem_addr_4_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 %ydimension_read" [forward_fcc/fwprop.cpp:37]   --->   Operation 152 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 23> <Delay = 7.30>
ST_28 : Operation 153 [4/7] (7.30ns)   --->   "%gmem_addr_4_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 %ydimension_read" [forward_fcc/fwprop.cpp:37]   --->   Operation 153 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 24> <Delay = 7.30>
ST_29 : Operation 154 [3/7] (7.30ns)   --->   "%gmem_addr_4_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 %ydimension_read" [forward_fcc/fwprop.cpp:37]   --->   Operation 154 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 25> <Delay = 7.30>
ST_30 : Operation 155 [2/7] (7.30ns)   --->   "%gmem_addr_4_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 %ydimension_read" [forward_fcc/fwprop.cpp:37]   --->   Operation 155 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 26> <Delay = 7.30>
ST_31 : Operation 156 [1/1] (2.47ns)   --->   "%cmp101 = icmp_sgt  i32 %xdimension_read, i32 0"   --->   Operation 156 'icmp' 'cmp101' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 157 [1/7] (7.30ns)   --->   "%gmem_addr_4_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 %ydimension_read" [forward_fcc/fwprop.cpp:37]   --->   Operation 157 'readreq' 'gmem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 158 [1/1] (1.58ns)   --->   "%br_ln35 = br void" [forward_fcc/fwprop.cpp:35]   --->   Operation 158 'br' 'br_ln35' <Predicate = true> <Delay = 1.58>

State 32 <SV = 27> <Delay = 3.74>
ST_32 : Operation 159 [1/1] (0.00ns)   --->   "%i = phi i32 %add_ln35, void %._crit_edge7, i32 0, void %loop-memcpy-residual-header18" [forward_fcc/fwprop.cpp:35]   --->   Operation 159 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 160 [1/1] (2.55ns)   --->   "%add_ln35 = add i32 %i, i32 1" [forward_fcc/fwprop.cpp:35]   --->   Operation 160 'add' 'add_ln35' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 161 [1/1] (2.47ns)   --->   "%icmp_ln35 = icmp_eq  i32 %i, i32 %ydimension_read" [forward_fcc/fwprop.cpp:35]   --->   Operation 161 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %.split7, void %._crit_edge12.loopexit" [forward_fcc/fwprop.cpp:35]   --->   Operation 162 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i32 %i" [forward_fcc/fwprop.cpp:35]   --->   Operation 163 'trunc' 'trunc_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_32 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i32 %i" [forward_fcc/fwprop.cpp:37]   --->   Operation 164 'trunc' 'trunc_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_32 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i30 %trunc_ln37" [forward_fcc/fwprop.cpp:37]   --->   Operation 165 'zext' 'zext_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_32 : Operation 166 [1/1] (0.00ns)   --->   "%y_t_addr = getelementptr i32 %y_t, i32 0, i32 %zext_ln37" [forward_fcc/fwprop.cpp:37]   --->   Operation 166 'getelementptr' 'y_t_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_32 : Operation 167 [1/1] (3.74ns)   --->   "%empty_30 = mul i7 %trunc_ln35, i7 %trunc_ln31" [forward_fcc/fwprop.cpp:35]   --->   Operation 167 'mul' 'empty_30' <Predicate = (!icmp_ln35)> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 168 [1/1] (2.47ns)   --->   "%icmp_ln53 = icmp_eq  i32 %ydimension_read, i32 0" [forward_fcc/fwprop.cpp:53]   --->   Operation 168 'icmp' 'icmp_ln53' <Predicate = (icmp_ln35)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 28> <Delay = 7.30>
ST_33 : Operation 169 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_2" [forward_fcc/fwprop.cpp:37]   --->   Operation 169 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 29> <Delay = 3.25>
ST_34 : Operation 170 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [forward_fcc/fwprop.cpp:35]   --->   Operation 170 'specloopname' 'specloopname_ln35' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 171 [1/1] (0.00ns)   --->   "%bitcast_ln37 = bitcast i32 %gmem_addr_2_read" [forward_fcc/fwprop.cpp:37]   --->   Operation 171 'bitcast' 'bitcast_ln37' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 172 [1/1] (3.25ns)   --->   "%store_ln37 = store i32 %bitcast_ln37, i7 %y_t_addr" [forward_fcc/fwprop.cpp:37]   --->   Operation 172 'store' 'store_ln37' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_34 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %cmp101, void %._crit_edge7, void %.lr.ph.preheader" [forward_fcc/fwprop.cpp:39]   --->   Operation 173 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 174 [1/1] (1.58ns)   --->   "%br_ln39 = br void %.lr.ph" [forward_fcc/fwprop.cpp:39]   --->   Operation 174 'br' 'br_ln39' <Predicate = (cmp101)> <Delay = 1.58>

State 35 <SV = 30> <Delay = 5.12>
ST_35 : Operation 175 [1/1] (0.00ns)   --->   "%j = phi i31 %add_ln39, void %.split, i31 0, void %.lr.ph.preheader" [forward_fcc/fwprop.cpp:39]   --->   Operation 175 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 176 [1/1] (2.52ns)   --->   "%add_ln39 = add i31 %j, i31 1" [forward_fcc/fwprop.cpp:39]   --->   Operation 176 'add' 'add_ln39' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i31 %j" [forward_fcc/fwprop.cpp:39]   --->   Operation 177 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 178 [1/1] (2.47ns)   --->   "%icmp_ln39 = icmp_eq  i32 %zext_ln39, i32 %xdimension_read" [forward_fcc/fwprop.cpp:39]   --->   Operation 178 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 179 [1/1] (0.00ns)   --->   "%empty_31 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 179 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %.split, void %.lr.ph6.preheader" [forward_fcc/fwprop.cpp:39]   --->   Operation 180 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i31 %j" [forward_fcc/fwprop.cpp:39]   --->   Operation 181 'trunc' 'trunc_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_35 : Operation 182 [1/1] (1.87ns)   --->   "%add_ln42 = add i7 %trunc_ln39, i7 %empty_30" [forward_fcc/fwprop.cpp:42]   --->   Operation 182 'add' 'add_ln42' <Predicate = (!icmp_ln39)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i7 %add_ln42" [forward_fcc/fwprop.cpp:42]   --->   Operation 183 'zext' 'zext_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_35 : Operation 184 [1/1] (0.00ns)   --->   "%w_t_addr_1 = getelementptr i32 %w_t, i32 0, i32 %zext_ln42" [forward_fcc/fwprop.cpp:42]   --->   Operation 184 'getelementptr' 'w_t_addr_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_35 : Operation 185 [2/2] (3.25ns)   --->   "%w_t_load = load i7 %w_t_addr_1" [forward_fcc/fwprop.cpp:42]   --->   Operation 185 'load' 'w_t_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_35 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i7 %trunc_ln39" [forward_fcc/fwprop.cpp:42]   --->   Operation 186 'zext' 'zext_ln42_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_35 : Operation 187 [1/1] (0.00ns)   --->   "%x_t_addr_1 = getelementptr i32 %x_t, i32 0, i32 %zext_ln42_1" [forward_fcc/fwprop.cpp:42]   --->   Operation 187 'getelementptr' 'x_t_addr_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_35 : Operation 188 [2/2] (3.25ns)   --->   "%x_t_load = load i7 %x_t_addr_1" [forward_fcc/fwprop.cpp:42]   --->   Operation 188 'load' 'x_t_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 36 <SV = 31> <Delay = 3.25>
ST_36 : Operation 189 [1/2] (3.25ns)   --->   "%w_t_load = load i7 %w_t_addr_1" [forward_fcc/fwprop.cpp:42]   --->   Operation 189 'load' 'w_t_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_36 : Operation 190 [1/2] (3.25ns)   --->   "%x_t_load = load i7 %x_t_addr_1" [forward_fcc/fwprop.cpp:42]   --->   Operation 190 'load' 'x_t_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 37 <SV = 32> <Delay = 5.70>
ST_37 : Operation 191 [4/4] (5.70ns)   --->   "%mul = fmul i32 %w_t_load, i32 %x_t_load" [forward_fcc/fwprop.cpp:42]   --->   Operation 191 'fmul' 'mul' <Predicate = (!icmp_ln39)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 33> <Delay = 5.70>
ST_38 : Operation 192 [3/4] (5.70ns)   --->   "%mul = fmul i32 %w_t_load, i32 %x_t_load" [forward_fcc/fwprop.cpp:42]   --->   Operation 192 'fmul' 'mul' <Predicate = (!icmp_ln39)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 34> <Delay = 5.70>
ST_39 : Operation 193 [2/4] (5.70ns)   --->   "%mul = fmul i32 %w_t_load, i32 %x_t_load" [forward_fcc/fwprop.cpp:42]   --->   Operation 193 'fmul' 'mul' <Predicate = (!icmp_ln39)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 35> <Delay = 5.70>
ST_40 : Operation 194 [1/4] (5.70ns)   --->   "%mul = fmul i32 %w_t_load, i32 %x_t_load" [forward_fcc/fwprop.cpp:42]   --->   Operation 194 'fmul' 'mul' <Predicate = (!icmp_ln39)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 36> <Delay = 3.25>
ST_41 : Operation 195 [1/1] (0.00ns)   --->   "%specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_16" [forward_fcc/fwprop.cpp:39]   --->   Operation 195 'specpipeline' 'specpipeline_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_41 : Operation 196 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [forward_fcc/fwprop.cpp:39]   --->   Operation 196 'specloopname' 'specloopname_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_41 : Operation 197 [1/1] (0.00ns)   --->   "%mulbuffer_t_addr = getelementptr i32 %mulbuffer_t, i32 0, i32 %zext_ln42_1" [forward_fcc/fwprop.cpp:42]   --->   Operation 197 'getelementptr' 'mulbuffer_t_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_41 : Operation 198 [1/1] (3.25ns)   --->   "%store_ln42 = store i32 %mul, i7 %mulbuffer_t_addr" [forward_fcc/fwprop.cpp:42]   --->   Operation 198 'store' 'store_ln42' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_41 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 199 'br' 'br_ln0' <Predicate = (!icmp_ln39)> <Delay = 0.00>

State 42 <SV = 31> <Delay = 1.58>
ST_42 : Operation 200 [1/1] (1.58ns)   --->   "%br_ln45 = br void %.lr.ph6" [forward_fcc/fwprop.cpp:45]   --->   Operation 200 'br' 'br_ln45' <Predicate = true> <Delay = 1.58>

State 43 <SV = 32> <Delay = 3.25>
ST_43 : Operation 201 [1/1] (0.00ns)   --->   "%j_1 = phi i31 %add_ln45, void %.split5, i31 0, void %.lr.ph6.preheader" [forward_fcc/fwprop.cpp:45]   --->   Operation 201 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 202 [1/1] (0.00ns)   --->   "%add2513 = phi i32 %add, void %.split5, i32 %bitcast_ln37, void %.lr.ph6.preheader" [forward_fcc/fwprop.cpp:48]   --->   Operation 202 'phi' 'add2513' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 203 [1/1] (2.52ns)   --->   "%add_ln45 = add i31 %j_1, i31 1" [forward_fcc/fwprop.cpp:45]   --->   Operation 203 'add' 'add_ln45' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i31 %j_1" [forward_fcc/fwprop.cpp:45]   --->   Operation 204 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 205 [1/1] (2.47ns)   --->   "%icmp_ln45 = icmp_eq  i32 %zext_ln45, i32 %xdimension_read" [forward_fcc/fwprop.cpp:45]   --->   Operation 205 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 206 [1/1] (0.00ns)   --->   "%empty_32 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 206 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %.split5, void %._crit_edge7.loopexit" [forward_fcc/fwprop.cpp:45]   --->   Operation 207 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i31 %j_1" [forward_fcc/fwprop.cpp:48]   --->   Operation 208 'trunc' 'trunc_ln48' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_43 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i7 %trunc_ln48" [forward_fcc/fwprop.cpp:48]   --->   Operation 209 'zext' 'zext_ln48' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_43 : Operation 210 [1/1] (0.00ns)   --->   "%mulbuffer_t_addr_1 = getelementptr i32 %mulbuffer_t, i32 0, i32 %zext_ln48" [forward_fcc/fwprop.cpp:48]   --->   Operation 210 'getelementptr' 'mulbuffer_t_addr_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_43 : Operation 211 [2/2] (3.25ns)   --->   "%mulbuffer_t_load = load i7 %mulbuffer_t_addr_1" [forward_fcc/fwprop.cpp:48]   --->   Operation 211 'load' 'mulbuffer_t_load' <Predicate = (!icmp_ln45)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 44 <SV = 33> <Delay = 3.25>
ST_44 : Operation 212 [1/2] (3.25ns)   --->   "%mulbuffer_t_load = load i7 %mulbuffer_t_addr_1" [forward_fcc/fwprop.cpp:48]   --->   Operation 212 'load' 'mulbuffer_t_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 45 <SV = 34> <Delay = 7.25>
ST_45 : Operation 213 [5/5] (7.25ns)   --->   "%add = fadd i32 %add2513, i32 %mulbuffer_t_load" [forward_fcc/fwprop.cpp:48]   --->   Operation 213 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 35> <Delay = 7.25>
ST_46 : Operation 214 [4/5] (7.25ns)   --->   "%add = fadd i32 %add2513, i32 %mulbuffer_t_load" [forward_fcc/fwprop.cpp:48]   --->   Operation 214 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 36> <Delay = 7.25>
ST_47 : Operation 215 [3/5] (7.25ns)   --->   "%add = fadd i32 %add2513, i32 %mulbuffer_t_load" [forward_fcc/fwprop.cpp:48]   --->   Operation 215 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 37> <Delay = 7.25>
ST_48 : Operation 216 [2/5] (7.25ns)   --->   "%add = fadd i32 %add2513, i32 %mulbuffer_t_load" [forward_fcc/fwprop.cpp:48]   --->   Operation 216 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 38> <Delay = 7.25>
ST_49 : Operation 217 [1/1] (0.00ns)   --->   "%specpipeline_ln45 = specpipeline void @_ssdm_op_SpecPipeline, i32 11, i32 0, i32 0, i32 0, void @empty_16" [forward_fcc/fwprop.cpp:45]   --->   Operation 217 'specpipeline' 'specpipeline_ln45' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 218 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [forward_fcc/fwprop.cpp:45]   --->   Operation 218 'specloopname' 'specloopname_ln45' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 219 [1/5] (7.25ns)   --->   "%add = fadd i32 %add2513, i32 %mulbuffer_t_load" [forward_fcc/fwprop.cpp:48]   --->   Operation 219 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph6"   --->   Operation 220 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 50 <SV = 33> <Delay = 3.25>
ST_50 : Operation 221 [1/1] (3.25ns)   --->   "%store_ln48 = store i32 %add2513, i7 %y_t_addr" [forward_fcc/fwprop.cpp:48]   --->   Operation 221 'store' 'store_ln48' <Predicate = (cmp101)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_50 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln35 = br void %._crit_edge7" [forward_fcc/fwprop.cpp:35]   --->   Operation 222 'br' 'br_ln35' <Predicate = (cmp101)> <Delay = 0.00>
ST_50 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 223 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 51 <SV = 28> <Delay = 7.30>
ST_51 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i32 %ydimension_read" [forward_fcc/fwprop.cpp:53]   --->   Operation 224 'sext' 'sext_ln53' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %loop-memcpy-expansion.preheader, void %loop-memcpy-residual-header" [forward_fcc/fwprop.cpp:53]   --->   Operation 225 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 226 [1/1] (0.00ns)   --->   "%p_cast3 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %y_read, i32 2, i32 31"   --->   Operation 226 'partselect' 'p_cast3' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_51 : Operation 227 [1/1] (0.00ns)   --->   "%p_cast3_cast = sext i30 %p_cast3"   --->   Operation 227 'sext' 'p_cast3_cast' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_51 : Operation 228 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i32 %p_cast3_cast"   --->   Operation 228 'getelementptr' 'gmem_addr_3' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_51 : Operation 229 [1/1] (7.30ns)   --->   "%empty_33 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_3, i32 %ydimension_read"   --->   Operation 229 'writereq' 'empty_33' <Predicate = (!icmp_ln53)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 230 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 230 'br' 'br_ln0' <Predicate = (!icmp_ln53)> <Delay = 1.58>

State 52 <SV = 29> <Delay = 3.46>
ST_52 : Operation 231 [1/1] (0.00ns)   --->   "%loop_index = phi i62 %empty_34, void %loop-memcpy-expansion.split, i62 0, void %loop-memcpy-expansion.preheader"   --->   Operation 231 'phi' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 232 [1/1] (3.46ns)   --->   "%empty_34 = add i62 %loop_index, i62 1"   --->   Operation 232 'add' 'empty_34' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 233 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 233 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 234 [1/1] (2.79ns)   --->   "%exitcond3 = icmp_eq  i62 %loop_index, i62 %sext_ln53" [forward_fcc/fwprop.cpp:53]   --->   Operation 234 'icmp' 'exitcond3' <Predicate = true> <Delay = 2.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 235 [1/1] (0.00ns)   --->   "%empty_35 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 235 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %exitcond3, void %loop-memcpy-expansion.split, void %loop-memcpy-residual-header.loopexit" [forward_fcc/fwprop.cpp:53]   --->   Operation 236 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 237 [1/1] (0.00ns)   --->   "%empty_36 = trunc i62 %loop_index"   --->   Operation 237 'trunc' 'empty_36' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_52 : Operation 238 [1/1] (0.00ns)   --->   "%loop_index_cast_cast = zext i7 %empty_36"   --->   Operation 238 'zext' 'loop_index_cast_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_52 : Operation 239 [1/1] (0.00ns)   --->   "%y_t_addr_1 = getelementptr i32 %y_t, i32 0, i32 %loop_index_cast_cast"   --->   Operation 239 'getelementptr' 'y_t_addr_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_52 : Operation 240 [2/2] (3.25ns)   --->   "%y_t_load = load i7 %y_t_addr_1"   --->   Operation 240 'load' 'y_t_load' <Predicate = (!exitcond3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 53 <SV = 30> <Delay = 3.25>
ST_53 : Operation 241 [1/2] (3.25ns)   --->   "%y_t_load = load i7 %y_t_addr_1"   --->   Operation 241 'load' 'y_t_load' <Predicate = (!exitcond3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 54 <SV = 31> <Delay = 7.30>
ST_54 : Operation 242 [1/1] (0.00ns)   --->   "%empty_37 = bitcast i32 %y_t_load"   --->   Operation 242 'bitcast' 'empty_37' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_54 : Operation 243 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_3, i32 %empty_37, i4 15"   --->   Operation 243 'write' 'write_ln0' <Predicate = (!exitcond3)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 244 'br' 'br_ln0' <Predicate = (!exitcond3)> <Delay = 0.00>

State 55 <SV = 30> <Delay = 7.30>
ST_55 : Operation 245 [5/5] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_3" [forward_fcc/fwprop.cpp:55]   --->   Operation 245 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 31> <Delay = 7.30>
ST_56 : Operation 246 [4/5] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_3" [forward_fcc/fwprop.cpp:55]   --->   Operation 246 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 32> <Delay = 7.30>
ST_57 : Operation 247 [3/5] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_3" [forward_fcc/fwprop.cpp:55]   --->   Operation 247 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 33> <Delay = 7.30>
ST_58 : Operation 248 [2/5] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_3" [forward_fcc/fwprop.cpp:55]   --->   Operation 248 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 34> <Delay = 7.30>
ST_59 : Operation 249 [1/5] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_3" [forward_fcc/fwprop.cpp:55]   --->   Operation 249 'writeresp' 'empty_38' <Predicate = (!icmp_ln53)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln55 = br void %loop-memcpy-residual-header" [forward_fcc/fwprop.cpp:55]   --->   Operation 250 'br' 'br_ln55' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_59 : Operation 251 [1/1] (0.00ns)   --->   "%ret_ln55 = ret" [forward_fcc/fwprop.cpp:55]   --->   Operation 251 'ret' 'ret_ln55' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.47ns
The critical path consists of the following:
	s_axi read on port 'xdimension' [27]  (1 ns)
	'icmp' operation ('icmp_ln31', forward_fcc/fwprop.cpp:31) [38]  (2.47 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr') [43]  (0 ns)
	bus request on port 'gmem' [44]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [44]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [44]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [44]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [44]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [44]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [44]  (7.3 ns)

 <State 9>: 3.47ns
The critical path consists of the following:
	'phi' operation ('loop_index22') with incoming values : ('empty_22') [47]  (0 ns)
	'add' operation ('empty_22') [48]  (3.47 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' [54]  (7.3 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln0') of variable 'empty_24' on array 'x_t', forward_fcc/fwprop.cpp:24 [59]  (3.25 ns)

 <State 12>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln33', forward_fcc/fwprop.cpp:33) [64]  (6.91 ns)

 <State 13>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln33', forward_fcc/fwprop.cpp:33) [64]  (6.91 ns)

 <State 14>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln33', forward_fcc/fwprop.cpp:33) [66]  (2.47 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1') [71]  (0 ns)
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:33) [72]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:33) [72]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:33) [72]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:33) [72]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:33) [72]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:33) [72]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:33) [72]  (7.3 ns)

 <State 22>: 3.47ns
The critical path consists of the following:
	'phi' operation ('loop_index16') with incoming values : ('empty_26') [75]  (0 ns)
	'add' operation ('empty_26') [76]  (3.47 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' [82]  (7.3 ns)

 <State 24>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln0') of variable 'empty_28' on array 'w_t', forward_fcc/fwprop.cpp:27 [87]  (3.25 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_2', forward_fcc/fwprop.cpp:37) [95]  (0 ns)
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:37) [96]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:37) [96]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:37) [96]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:37) [96]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:37) [96]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:37) [96]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (forward_fcc/fwprop.cpp:37) [96]  (7.3 ns)

 <State 32>: 3.74ns
The critical path consists of the following:
	'phi' operation ('i', forward_fcc/fwprop.cpp:35) with incoming values : ('add_ln35', forward_fcc/fwprop.cpp:35) [99]  (0 ns)
	'mul' operation ('empty_30', forward_fcc/fwprop.cpp:35) [112]  (3.74 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (forward_fcc/fwprop.cpp:37) [108]  (7.3 ns)

 <State 34>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln37', forward_fcc/fwprop.cpp:37) of variable 'bitcast_ln37', forward_fcc/fwprop.cpp:37 on array 'y_t', forward_fcc/fwprop.cpp:25 [111]  (3.25 ns)

 <State 35>: 5.12ns
The critical path consists of the following:
	'phi' operation ('j', forward_fcc/fwprop.cpp:39) with incoming values : ('add_ln39', forward_fcc/fwprop.cpp:39) [117]  (0 ns)
	'add' operation ('add_ln42', forward_fcc/fwprop.cpp:42) [127]  (1.87 ns)
	'getelementptr' operation ('w_t_addr_1', forward_fcc/fwprop.cpp:42) [129]  (0 ns)
	'load' operation ('w_t_load', forward_fcc/fwprop.cpp:42) on array 'w_t', forward_fcc/fwprop.cpp:27 [130]  (3.25 ns)

 <State 36>: 3.25ns
The critical path consists of the following:
	'load' operation ('w_t_load', forward_fcc/fwprop.cpp:42) on array 'w_t', forward_fcc/fwprop.cpp:27 [130]  (3.25 ns)

 <State 37>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', forward_fcc/fwprop.cpp:42) [134]  (5.7 ns)

 <State 38>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', forward_fcc/fwprop.cpp:42) [134]  (5.7 ns)

 <State 39>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', forward_fcc/fwprop.cpp:42) [134]  (5.7 ns)

 <State 40>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', forward_fcc/fwprop.cpp:42) [134]  (5.7 ns)

 <State 41>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('mulbuffer_t_addr', forward_fcc/fwprop.cpp:42) [135]  (0 ns)
	'store' operation ('store_ln42', forward_fcc/fwprop.cpp:42) of variable 'mul', forward_fcc/fwprop.cpp:42 on array 'mulbuffer_t', forward_fcc/fwprop.cpp:29 [136]  (3.25 ns)

 <State 42>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', forward_fcc/fwprop.cpp:45) with incoming values : ('add_ln45', forward_fcc/fwprop.cpp:45) [141]  (1.59 ns)

 <State 43>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j', forward_fcc/fwprop.cpp:45) with incoming values : ('add_ln45', forward_fcc/fwprop.cpp:45) [141]  (0 ns)
	'getelementptr' operation ('mulbuffer_t_addr_1', forward_fcc/fwprop.cpp:48) [153]  (0 ns)
	'load' operation ('mulbuffer_t_load', forward_fcc/fwprop.cpp:48) on array 'mulbuffer_t', forward_fcc/fwprop.cpp:29 [154]  (3.25 ns)

 <State 44>: 3.25ns
The critical path consists of the following:
	'load' operation ('mulbuffer_t_load', forward_fcc/fwprop.cpp:48) on array 'mulbuffer_t', forward_fcc/fwprop.cpp:29 [154]  (3.25 ns)

 <State 45>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', forward_fcc/fwprop.cpp:48) [155]  (7.26 ns)

 <State 46>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', forward_fcc/fwprop.cpp:48) [155]  (7.26 ns)

 <State 47>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', forward_fcc/fwprop.cpp:48) [155]  (7.26 ns)

 <State 48>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', forward_fcc/fwprop.cpp:48) [155]  (7.26 ns)

 <State 49>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', forward_fcc/fwprop.cpp:48) [155]  (7.26 ns)

 <State 50>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln48', forward_fcc/fwprop.cpp:48) of variable 'add2513', forward_fcc/fwprop.cpp:48 on array 'y_t', forward_fcc/fwprop.cpp:25 [158]  (3.25 ns)

 <State 51>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_3') [169]  (0 ns)
	bus request on port 'gmem' [170]  (7.3 ns)

 <State 52>: 3.47ns
The critical path consists of the following:
	'phi' operation ('loop_index') with incoming values : ('empty_34') [173]  (0 ns)
	'add' operation ('empty_34') [174]  (3.47 ns)

 <State 53>: 3.25ns
The critical path consists of the following:
	'load' operation ('y_t_load') on array 'y_t', forward_fcc/fwprop.cpp:25 [183]  (3.25 ns)

 <State 54>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' [185]  (7.3 ns)

 <State 55>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (forward_fcc/fwprop.cpp:55) [188]  (7.3 ns)

 <State 56>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (forward_fcc/fwprop.cpp:55) [188]  (7.3 ns)

 <State 57>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (forward_fcc/fwprop.cpp:55) [188]  (7.3 ns)

 <State 58>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (forward_fcc/fwprop.cpp:55) [188]  (7.3 ns)

 <State 59>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (forward_fcc/fwprop.cpp:55) [188]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
