# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do reloj_ajedrez_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is u_electro@C081466.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is u_electro@C081466.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is Juanp@LAPTOP-FHLBCN8O.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying c:/intelfpga_lite/23.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Frank/Documents/GitHub/reloj_didi/counter_dect.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:37:05 on Jun 26,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Frank/Documents/GitHub/reloj_didi/counter_dect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter_dect
# -- Compiling architecture arq of counter_dect
# End time: 20:37:05 on Jun 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Frank/Documents/GitHub/reloj_didi/reg.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:37:05 on Jun 26,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Frank/Documents/GitHub/reloj_didi/reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg
# -- Compiling architecture arq of reg
# End time: 20:37:05 on Jun 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Frank/Documents/GitHub/reloj_didi/my_components_reloj.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:37:05 on Jun 26,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Frank/Documents/GitHub/reloj_didi/my_components_reloj.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package my_components_reloj
# End time: 20:37:05 on Jun 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Frank/Documents/GitHub/reloj_didi/my_components.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:37:05 on Jun 26,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Frank/Documents/GitHub/reloj_didi/my_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package my_components
# End time: 20:37:05 on Jun 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Frank/Documents/GitHub/reloj_didi/mux4a1.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:37:05 on Jun 26,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Frank/Documents/GitHub/reloj_didi/mux4a1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux4a1
# -- Compiling architecture structural of mux4a1
# End time: 20:37:05 on Jun 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Frank/Documents/GitHub/reloj_didi/hexa.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:37:05 on Jun 26,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Frank/Documents/GitHub/reloj_didi/hexa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hexa
# -- Compiling architecture structural_0 of hexa
# End time: 20:37:05 on Jun 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Frank/Documents/GitHub/reloj_didi/fsm.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:37:05 on Jun 26,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Frank/Documents/GitHub/reloj_didi/fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fsm
# -- Compiling architecture strc_1 of fsm
# End time: 20:37:05 on Jun 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Frank/Documents/GitHub/reloj_didi/divisor_freq.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:37:05 on Jun 26,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Frank/Documents/GitHub/reloj_didi/divisor_freq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity divisor_freq
# -- Compiling architecture structural of divisor_freq
# End time: 20:37:06 on Jun 26,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Frank/Documents/GitHub/reloj_didi/counter_dec.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:37:06 on Jun 26,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Frank/Documents/GitHub/reloj_didi/counter_dec.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter_dec
# -- Compiling architecture arq of counter_dec
# End time: 20:37:06 on Jun 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
