s1(12Jul2022:10:43:14):  ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" 
s2(12Jul2022:10:44:13):  ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" 
s3(12Jul2022:10:45:07):  ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" 
s4(12Jul2022:10:47:52):  ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" 
s5(12Jul2022:10:50:14):  ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" 
s6(12Jul2022:10:55:03):  ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" 
s7(12Jul2022:10:57:59):  ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" 
s8(12Jul2022:11:00:15):  ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" 
s9(12Jul2022:11:14:40):  ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" 
s10(12Jul2022:11:15:44):  ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" 
s11(12Jul2022:11:16:01):  ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" 
s12(12Jul2022:11:19:16):  ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" 
s13(12Jul2022:11:21:55):  ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" 
s14(12Jul2022:11:28:36):  ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" 
s15(12Jul2022:11:30:12):  ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" 
s16(12Jul2022:11:30:33):  ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" 
s17(12Jul2022:11:33:06):  ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" 
s18(12Jul2022:11:33:34):  ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" 
s19(12Jul2022:11:39:50):  ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" 
s20(12Jul2022:11:40:30):  ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" 
s21(12Jul2022:11:40:36):  ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" 
s22(12Jul2022:11:40:45):  ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" 
s23(12Jul2022:11:40:52):  ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" 
s24(12Jul2022:11:42:14):  ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" 
s25(12Jul2022:11:42:26):  ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" 
s26(12Jul2022:11:42:53):  ncverilog /home/caid023/Verilog_pratice/HW5/sim/testfixture.v /home/caid023/Verilog_pratice/HW5/src/LBP.v +incdir+/home/caid023/Verilog_pratice/HW5/src +nc64bit +access+r +define+FSDB_FILE="LBP.fsdb" 
