-------- Solution 1 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 2 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 3 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 4 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 3]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 4]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 5]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 8]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 5 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 3]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 4]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 5]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 8]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 6 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 3]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 4]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 5]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 8]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 7 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 3]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 4]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 5]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 8]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 8 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 13]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 14]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 15]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 16]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 17]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 18]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 9 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 13]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 14]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 15]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 16]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 17]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 18]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]

-------- Solution 10 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 3]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 4]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 5]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 8]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 9]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 10]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 17]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 11 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 3]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 4]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 5]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 8]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 9]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 10]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 17]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 12 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 13]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 14]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 15]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 16]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 17]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 18]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 13 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 13]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 14]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 15]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 16]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 17]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 18]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]

-------- Solution 14 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 15 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 16 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 17 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 3]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 4]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 5]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 8]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 9]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 10]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 17]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 18 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 3]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 4]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 5]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 8]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 9]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 10]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 17]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 19 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 3]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 4]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 5]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 8]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 20 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 3]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 4]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 5]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 8]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 21 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 3]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 4]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 5]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 8]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 22 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 3]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 4]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 5]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 8]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 23 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 24 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 25 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 26 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 27 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 12]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 15]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 16]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 17]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 18]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 20]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]

-------- Solution 28 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 12]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 15]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 16]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 17]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 18]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 20]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]

-------- Solution 29 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 3]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 4]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 5]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 8]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 11]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 14]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 15]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 16]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 17]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 30 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 3]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 4]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 5]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 8]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 11]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 14]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 15]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 16]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 17]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 31 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 3]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 4]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 5]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 8]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 11]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 14]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 15]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 16]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 17]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 32 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 3]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 4]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 5]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 8]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 11]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 14]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 15]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 16]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 17]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 33 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 19]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 20]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]

-------- Solution 34 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 35 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 12]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 15]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 16]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 17]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 18]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 36 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 13]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 37 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 13]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 38 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 13]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 39 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 40 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 41 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 15]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 16]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 17]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 18]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 42 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 15]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 16]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 17]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 18]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 43 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 13]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 14]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 15]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 16]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 44 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 13]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 14]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 15]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 16]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 45 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 13]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 14]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 15]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 16]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 46 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 47 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 12]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 15]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 16]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 17]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 18]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 48 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 13]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 49 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 13]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 14]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 15]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 16]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 50 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 6]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 51 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 6]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 52 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 6]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 12]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 53 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 6]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 12]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 15]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 16]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 17]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 18]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 54 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 6]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 55 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 6]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 15]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 16]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 17]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 18]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 56 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 6]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 12]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 13]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 14]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 15]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 57 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 6]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 12]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 13]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 14]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 15]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 58 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 6]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 59 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 6]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 60 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 6]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 13]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 61 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 6]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 13]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 62 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 6]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 63 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 6]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 15]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 16]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 17]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 18]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 64 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 6]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 13]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 14]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 15]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 16]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 65 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 6]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 13]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 14]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 15]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 16]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 66 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 6]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 13]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 67 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 6]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 13]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 68 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 6]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 69 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 6]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 15]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 16]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 17]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 18]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 70 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 6]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 13]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 14]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 15]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 16]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 71 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 6]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 13]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 14]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 15]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 16]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 72 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 6]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 10]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 11]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 12]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 13]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 73 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 6]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 10]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 11]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 12]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 13]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 74 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 19]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 20]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]

-------- Solution 75 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 12]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 13]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 76 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 12]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 13]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 77 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 19]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 20]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]

-------- Solution 78 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 6]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 12]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 79 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 6]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 12]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 15]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 16]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 17]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 18]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 80 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 6]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 81 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 6]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 15]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 16]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 17]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 18]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 82 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 6]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 13]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 83 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 6]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 84 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 6]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 15]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 16]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 17]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 18]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 85 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 6]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 13]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 14]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 15]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 16]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 86 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 6]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 13]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 87 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 6]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 88 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 6]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 15]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 16]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 17]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 18]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 89 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 6]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 13]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 14]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 15]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 16]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 90 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 6]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 91 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 6]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 92 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 6]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 12]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 13]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 14]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 15]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 93 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 6]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 12]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 13]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 14]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 15]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 94 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 6]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 95 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 6]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 96 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 6]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 13]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 97 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 6]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 13]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 14]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 15]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 16]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 98 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 6]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 13]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 99 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 6]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 13]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 14]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 15]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 16]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 100 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 6]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 10]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 11]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 12]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 13]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 101 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 6]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 10]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 11]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 12]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 13]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 102 --------
[Column 1]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 2]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 3]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 5]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 6]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 7]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 10]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 103 --------
[Column 1]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 2]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 3]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 5]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 6]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 7]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 10]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 104 --------
[Column 1]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 2]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 3]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 5]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 6]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 7]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 10]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 105 --------
[Column 1]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 2]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 3]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 5]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 6]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 7]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 10]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 106 --------
[Column 1]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 2]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 3]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 5]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 6]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 7]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 10]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 107 --------
[Column 1]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 2]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 3]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 5]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 6]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 7]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 10]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 108 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 109 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 110 --------
[Column 1]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 2]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 3]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 5]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 6]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 7]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 10]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 111 --------
[Column 1]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 2]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 3]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 5]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 6]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 7]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 10]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 112 --------
[Column 1]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 2]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 3]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 5]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 6]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 7]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 10]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 113 --------
[Column 1]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 2]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 3]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 5]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 6]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 7]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 10]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 114 --------
[Column 1]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 2]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 3]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 5]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 6]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 7]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 10]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 115 --------
[Column 1]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 2]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 3]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 5]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 6]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 7]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 10]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 116 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 19]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 20]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]

-------- Solution 117 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 12]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 13]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 118 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 12]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 13]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 119 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 13]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 120 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 13]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 121 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 122 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 123 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 19]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 124 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 19]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 125 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 12]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 15]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 16]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 17]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 18]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 126 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 15]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 16]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 17]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 18]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 127 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 5]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 6]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 7]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 10]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 128 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 5]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 6]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 7]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 10]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 129 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 5]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 6]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 7]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 10]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 130 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 5]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 6]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 7]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 10]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 131 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 5]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 6]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 7]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 10]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 132 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 5]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 6]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 7]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 10]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 133 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 12]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 134 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 12]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 15]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 16]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 17]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 18]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 135 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 136 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 15]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 16]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 17]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 18]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 137 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 138 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 139 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 140 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 141 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 12]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 142 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 143 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 12]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 13]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 14]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 15]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 144 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 12]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 13]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 14]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 15]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 145 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 12]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 13]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 14]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 15]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 146 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 12]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 13]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 14]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 15]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 147 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 5]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 6]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 7]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 10]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 148 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 5]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 6]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 7]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 10]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 149 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 5]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 6]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 7]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 10]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 150 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 5]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 6]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 7]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 10]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 151 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 5]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 6]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 7]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 10]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 152 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 5]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 6]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 7]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 10]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 153 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 11]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 17]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 18]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 19]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 20]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]

-------- Solution 154 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 11]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 14]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 15]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 16]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 17]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 18]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 155 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 11]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 156 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 11]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 157 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 11]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 14]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 15]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 16]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 17]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 18]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]

-------- Solution 158 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 11]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 17]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 18]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 19]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 20]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]

-------- Solution 159 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 11]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 14]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 15]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 16]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 17]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 18]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 160 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 11]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 161 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 11]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 162 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 11]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 14]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 15]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 16]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 17]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 18]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]

-------- Solution 163 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 11]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 14]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 15]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 16]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 17]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 18]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 164 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 11]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 165 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 11]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 14]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 15]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 16]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 17]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 166 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 11]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 14]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 15]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 16]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 17]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 18]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]

-------- Solution 167 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 11]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 14]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 15]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 16]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 17]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 18]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 168 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 11]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 169 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 11]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 14]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 15]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 16]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 17]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 170 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 11]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 14]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 15]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 16]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 17]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 18]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]

-------- Solution 171 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 12]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 13]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 172 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 9]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 10]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 13]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 173 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 12]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 13]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 174 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 9]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 10]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 13]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 175 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 11]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 176 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 11]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 177 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 11]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 178 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 11]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 179 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 11]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 180 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 11]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 181 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 6]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 7]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 10]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 182 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 6]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 7]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 10]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 183 --------
[Column 1]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 4]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 5]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 184 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 4]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 5]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 185 --------
[Column 1]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 4]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 5]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 13]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 186 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 4]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 5]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 13]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 187 --------
[Column 1]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 4]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 5]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 13]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 188 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 4]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 5]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 13]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 189 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 11]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 17]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 18]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 19]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 20]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]

-------- Solution 190 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 11]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 14]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 15]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 16]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 17]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 18]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 191 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 11]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 192 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 11]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 193 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 11]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 14]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 15]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 16]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 17]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 18]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]

-------- Solution 194 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 11]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 17]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 18]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 19]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 20]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]

-------- Solution 195 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 11]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 14]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 15]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 16]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 17]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 18]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 196 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 11]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 197 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 11]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 198 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 11]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 14]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 15]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 16]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 17]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 18]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]

-------- Solution 199 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 11]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 14]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 15]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 16]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 17]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 18]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 200 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 11]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 201 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 11]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 14]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 15]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 16]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 17]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 202 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 11]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 14]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 15]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 16]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 17]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 18]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]

-------- Solution 203 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 11]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 14]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 15]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 16]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 17]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 18]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 204 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 11]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 205 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 11]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 14]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 15]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 16]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 17]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 206 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 11]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 14]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 15]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 16]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 17]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 18]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]

-------- Solution 207 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 6]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 7]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 10]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 208 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 6]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 7]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 10]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 209 --------
[Column 1]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 4]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 5]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 210 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 4]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 5]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 211 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 9]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 10]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 212 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 9]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 10]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 213 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 11]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 214 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 11]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 215 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 11]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 216 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 11]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 217 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 11]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 218 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 11]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 219 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 13]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 19]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 220 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 13]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 19]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 221 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 12]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 13]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 222 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 12]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 13]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 223 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 12]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 13]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 224 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 12]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 13]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 225 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 226 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 227 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 228 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 229 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 9]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 10]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 17]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 230 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 8]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 9]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 10]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 17]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 231 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 9]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 10]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 17]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 232 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 8]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 9]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 10]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 17]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 233 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 234 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 235 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 236 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 237 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 238 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 239 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 240 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 241 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 5]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 13]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 242 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 5]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 13]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 243 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 9]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 10]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 17]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 244 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 8]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 9]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 10]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 17]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 245 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 9]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 10]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 17]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 246 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 8]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 9]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 10]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 17]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 247 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 12]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 13]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 248 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 12]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 13]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 249 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 250 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 251 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 252 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 253 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 5]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 254 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 12]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 13]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 255 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 12]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 13]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 256 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 257 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 258 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 5]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 259 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 12]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 13]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 260 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 12]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 13]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 261 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [net078 RESET VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 8]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 9]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 10]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 17]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 262 --------
[Column 1]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 2]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 3]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 4]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [VDD RESET net078]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net078 MS net051]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 8]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 9]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 10]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 17]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 263 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [net078 RESET VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 8]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 9]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 10]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 17]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 264 --------
[Column 1]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 2]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 3]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 4]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [VDD RESET net078]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net078 MS net051]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 8]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 9]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 10]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 17]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 265 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [net078 RESET VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 8]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 9]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 10]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 17]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 266 --------
[Column 1]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 2]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 3]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 4]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [VDD RESET net078]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net078 MS net051]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 8]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 9]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 10]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 17]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 267 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [net078 RESET VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 8]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 9]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 10]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 17]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 268 --------
[Column 1]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 2]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 3]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 4]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [VDD RESET net078]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net078 MS net051]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 8]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 9]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 10]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 17]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 269 --------
[Column 1]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 4]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 5]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 6]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 7]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 8]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 270 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 4]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 5]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 6]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 7]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 8]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 271 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 13]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 14]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 15]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 16]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 17]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 18]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 272 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 13]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 14]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 15]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 16]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 17]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 18]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]

-------- Solution 273 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 13]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 14]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 15]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 16]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 17]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 18]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 274 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 13]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 14]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 15]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 16]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 17]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 18]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]

-------- Solution 275 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 13]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 14]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 15]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 16]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 17]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 18]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 276 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 13]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 14]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 15]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 16]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 17]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 18]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]

-------- Solution 277 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 13]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 14]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 15]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 16]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 17]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 18]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 278 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 13]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 14]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 15]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 16]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 17]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 18]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]

-------- Solution 279 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 5]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 13]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 280 --------
[Column 1]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 4]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 5]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 13]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 281 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 4]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 5]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 13]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 282 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 283 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 13]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 284 --------
[Column 1]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 2]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 10]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 11]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 12]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 13]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 285 --------
[Column 1]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 2]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 10]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 11]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 12]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 13]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 286 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 17]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 287 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 17]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 288 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 17]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 289 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 17]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 290 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 13]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 14]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 15]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 16]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 17]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 18]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 291 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 13]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 14]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 15]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 16]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 17]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 18]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]

-------- Solution 292 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 13]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 14]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 15]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 16]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 17]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 18]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 293 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 13]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 14]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 15]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 16]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 17]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 18]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]

-------- Solution 294 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 7]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 17]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 295 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 7]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 17]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 296 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 13]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 14]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 15]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 16]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 17]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 18]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 297 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 13]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 14]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 15]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 16]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 17]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 18]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]

-------- Solution 298 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 13]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 14]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 15]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 16]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 17]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 18]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 299 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 13]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 14]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 15]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 16]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 17]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 18]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]

-------- Solution 300 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 12]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 13]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 301 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 12]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 13]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 302 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 5]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 13]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 303 --------
[Column 1]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 4]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 5]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 13]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 304 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 4]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 5]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 13]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 305 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 306 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 5]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 13]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 307 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 5]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 13]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 308 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 13]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 309 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 13]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 310 --------
[Column 1]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 4]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 5]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 6]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 7]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 8]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 311 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 4]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 5]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 6]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 7]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 8]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 312 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 17]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 313 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 17]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 314 --------
[Column 1]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 4]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 5]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 315 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 5]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 316 --------
[Column 1]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 4]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 5]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 317 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 4]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 5]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 318 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 5]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 319 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 320 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 321 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 13]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 322 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 13]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 323 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 17]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 324 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 17]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 325 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 7]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 17]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 326 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 7]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 17]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 327 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 5]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 328 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 4]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 5]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 329 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 5]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 330 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 13]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 331 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 6]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 7]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 9]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 10]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 11]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 14]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 17]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 18]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 19]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 20]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]

-------- Solution 332 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 6]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 7]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 9]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 10]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 11]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 14]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 17]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 18]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 19]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 20]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]

-------- Solution 333 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 13]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 14]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 15]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 16]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 334 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 13]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 14]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 15]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 16]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 335 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 6]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 7]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 9]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 10]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 11]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 14]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 336 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 6]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 7]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 9]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 10]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 11]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 14]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 337 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 6]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 7]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 9]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 10]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 11]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 14]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 17]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 18]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 19]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 20]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]

-------- Solution 338 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 6]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 7]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 9]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 10]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 11]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 14]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 339 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 6]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 7]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 9]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 10]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 11]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 14]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 340 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 6]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 7]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 9]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 10]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 11]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 14]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 17]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 18]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 19]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 20]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]

-------- Solution 341 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 12]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 15]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 16]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 17]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 18]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 20]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]

-------- Solution 342 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 12]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 13]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 343 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 12]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 15]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 16]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 344 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 12]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 13]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 345 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 12]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 13]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 346 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 12]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 15]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 16]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 347 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 12]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 13]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 348 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 12]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 13]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 349 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 12]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 15]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 16]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 350 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 12]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 13]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 351 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 12]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 13]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 352 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 12]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 15]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 16]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 353 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 12]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 13]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 354 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 5]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 13]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 355 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 12]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 13]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 356 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 12]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 13]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 357 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 7]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 17]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 358 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 7]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 17]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 359 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 13]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 360 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 13]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 361 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 5]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 13]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 362 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 12]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 13]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 363 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 12]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 13]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 364 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 12]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 15]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 16]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 17]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 18]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 20]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]

-------- Solution 365 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 366 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 12]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 13]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 367 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 368 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 12]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 13]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 369 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 5]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 370 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 12]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 13]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 371 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 12]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 13]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 372 --------
[Column 1]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 2]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 10]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 11]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 12]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 13]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 373 --------
[Column 1]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 2]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 10]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 11]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 12]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 13]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 374 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 7]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 17]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 375 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 7]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 17]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 376 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 5]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 377 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 12]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 13]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 378 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 12]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 13]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 379 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 380 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 381 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 13]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 19]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 382 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 6]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 7]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 10]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 383 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 6]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 7]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 10]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 384 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 6]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 7]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 10]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 385 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 6]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 7]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 10]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 386 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 6]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 7]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 10]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 387 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 6]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 7]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 10]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 388 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 13]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 19]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 389 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 19]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 390 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 6]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 7]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 10]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 391 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 6]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 7]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 10]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 392 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 7]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 8]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 9]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 12]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 393 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 7]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 8]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 9]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 12]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 394 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 6]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 7]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 10]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 395 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 6]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 7]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 10]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 396 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 6]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 7]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 10]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 397 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 6]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 7]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 10]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 398 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 6]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 7]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 10]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 399 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 6]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 7]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 10]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 400 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 19]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 401 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 6]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 7]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 10]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 402 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 6]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 7]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 10]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 403 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 7]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 8]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 9]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 12]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 404 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 7]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 8]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 9]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 12]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 405 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 12]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 15]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 16]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 17]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 18]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 406 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 407 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 408 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 8]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 409 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 410 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 12]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 13]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 411 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 12]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 15]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 16]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 412 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 413 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 414 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 8]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 415 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 416 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 12]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 13]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 417 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 12]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 15]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 16]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 418 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 419 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 420 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 8]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 421 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 422 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 12]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 13]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 423 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 424 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 425 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 8]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 426 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 427 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 12]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 13]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 428 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 429 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 430 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 431 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 432 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 13]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 14]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 17]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 433 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 13]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 14]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 17]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 434 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 435 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 436 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 8]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 437 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 438 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 12]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 15]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 16]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 439 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 440 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 441 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 8]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 442 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 443 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 12]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 15]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 16]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 444 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 7]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 13]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 14]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 17]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 445 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 7]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 13]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 14]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 17]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 446 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 447 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 448 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 8]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 449 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 450 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 451 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 452 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 8]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 453 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 454 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 13]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 455 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 13]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 456 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 12]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 15]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 16]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 17]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 18]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 457 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 12]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 458 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 459 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 460 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 13]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 14]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 17]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 461 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 462 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 13]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 14]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 17]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 463 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 12]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 13]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 464 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 12]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 13]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 465 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 7]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 466 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 7]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 13]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 14]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 17]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 467 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 7]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 468 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 7]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 13]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 14]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 17]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 469 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 12]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 13]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 470 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 12]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 13]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 471 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 12]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 472 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 473 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 13]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 14]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 15]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 16]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 474 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 13]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 14]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 15]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 16]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 475 --------
[Column 1]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 2]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 13]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 14]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 15]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 16]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 476 --------
[Column 1]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 2]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 13]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 14]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 15]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 16]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 477 --------
[Column 1]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 2]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 13]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 14]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 15]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 16]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 478 --------
[Column 1]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 2]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 13]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 14]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 15]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 16]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 479 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 480 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 481 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 482 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 483 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 484 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 485 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 12]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 13]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 486 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 12]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 13]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 487 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 12]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 13]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 488 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 12]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 13]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 489 --------
[Column 1]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 2]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 12]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 13]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 14]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 15]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 490 --------
[Column 1]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 2]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 12]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 13]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 14]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 15]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 491 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 492 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 493 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 494 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 495 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 12]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 15]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 16]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 496 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 12]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 15]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 16]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 497 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 12]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 15]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 16]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 498 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 12]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 15]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 16]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 499 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 7]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 500 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 7]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 501 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 7]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 502 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 7]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 503 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 9]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 10]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 17]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 504 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 9]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 10]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 17]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 505 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 12]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 13]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 506 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 12]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 13]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 507 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 12]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 13]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 508 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 12]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 13]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 509 --------
[Column 1]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 2]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 3]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 6]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 510 --------
[Column 1]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 2]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 3]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 6]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 511 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 512 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 513 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 514 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 515 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 516 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 517 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 518 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 519 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 520 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 521 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 7]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 522 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 7]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 523 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 524 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 525 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 526 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 527 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 528 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 529 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 9]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 10]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 17]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 530 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 9]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 10]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 17]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 531 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 5]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 6]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 7]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 9]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 10]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 11]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 14]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 532 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 5]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 6]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 7]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 9]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 10]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 11]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 14]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 17]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 18]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 19]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 20]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]

-------- Solution 533 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 5]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 6]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 7]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 9]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 10]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 11]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 14]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 534 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 5]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 6]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 7]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 9]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 10]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 11]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 14]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 17]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 18]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 19]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 20]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]

-------- Solution 535 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 536 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 537 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 538 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 539 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 5]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 6]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 7]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 9]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 10]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 11]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 14]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 540 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 5]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 6]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 7]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 9]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 10]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 11]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 14]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 17]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 18]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 19]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 20]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]

-------- Solution 541 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 5]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 6]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 7]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 9]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 10]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 11]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 14]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 542 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 5]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 6]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 7]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 9]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 10]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 11]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 14]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 17]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 18]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 19]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 20]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]

-------- Solution 543 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 5]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 6]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 7]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 9]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 10]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 11]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 14]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 544 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 5]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 6]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 7]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 9]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 10]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 11]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 14]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 17]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 18]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 19]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 20]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]

-------- Solution 545 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 546 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 547 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 548 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 549 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 5]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 6]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 7]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 9]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 10]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 11]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 14]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 550 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 5]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 6]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 7]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 9]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 10]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 11]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 14]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 17]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 18]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 19]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 20]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]

-------- Solution 551 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 12]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 13]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 552 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 12]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 13]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 553 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 12]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 13]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 554 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 12]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 13]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 555 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 556 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 557 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 13]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 558 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 13]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 559 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 560 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 561 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 12]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 13]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 562 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 12]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 13]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 563 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 12]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 13]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 564 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 12]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 13]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 565 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 566 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 17]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 567 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 17]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 568 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 17]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 569 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 17]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 570 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 13]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 571 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 4]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 5]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 6]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 7]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 17]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 572 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 4]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 5]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 6]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 7]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 17]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 573 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 574 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 19]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 20]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]

-------- Solution 575 --------
[Column 1]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 2]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 13]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 14]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 15]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 16]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 576 --------
[Column 1]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 2]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 13]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 14]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 15]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 16]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 577 --------
[Column 1]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 2]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 13]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 14]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 15]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 16]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 578 --------
[Column 1]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 2]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 13]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 14]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 15]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 16]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 579 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 13]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 580 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 13]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 581 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 12]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 13]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 582 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 3]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 4]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 5]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 8]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 11]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 14]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 15]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 16]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 17]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 583 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 12]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 13]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 584 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 7]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 13]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 585 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 7]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 13]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 586 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 12]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 13]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 587 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 12]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 13]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 588 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 13]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 589 --------
[Column 1]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 6]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 7]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 8]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 590 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 6]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 7]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 8]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 591 --------
[Column 1]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 2]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 12]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 13]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 14]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 15]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 592 --------
[Column 1]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 2]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 12]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 13]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 14]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 15]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 593 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 12]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 15]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 16]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 594 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 12]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 15]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 16]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 595 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 3]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 4]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 5]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 8]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 11]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 14]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 15]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 16]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 17]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 596 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 12]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 15]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 16]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 597 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 12]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 15]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 16]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 598 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 17]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 599 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 17]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 600 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 17]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 601 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 17]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 602 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 13]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 14]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 15]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 16]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 17]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 18]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 603 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 13]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 14]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 15]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 16]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 17]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 18]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 604 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 13]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 14]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 15]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 16]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 17]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 18]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]

-------- Solution 605 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 13]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 14]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 15]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 16]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 17]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 18]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]

-------- Solution 606 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 13]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 14]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 15]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 16]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 17]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 18]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 607 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 13]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 14]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 15]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 16]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 17]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 18]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 608 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 13]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 14]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 15]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 16]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 17]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 18]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]

-------- Solution 609 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 13]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 14]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 15]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 16]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 17]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 18]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]

-------- Solution 610 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 611 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 4]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 5]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 6]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 7]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 17]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 612 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 4]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 5]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 6]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 7]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 17]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 613 --------
[Column 1]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 6]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 7]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 8]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 614 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 6]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 7]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 8]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 615 --------
[Column 1]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 2]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 616 --------
[Column 1]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 2]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 3]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 6]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 617 --------
[Column 1]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 2]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 618 --------
[Column 1]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 2]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 3]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 6]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 619 --------
[Column 1]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 2]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 620 --------
[Column 1]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 2]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 621 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 622 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 12]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 13]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 623 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 624 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 12]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 13]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 625 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 12]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 13]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 626 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 12]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 13]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 627 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 628 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 629 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 5]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 13]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 630 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 17]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 631 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 17]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 632 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 633 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 5]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 13]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 634 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 5]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 6]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 7]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 9]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 10]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 11]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 14]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 635 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 5]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 6]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 7]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 9]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 10]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 11]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 14]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 17]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 18]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 19]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 20]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]

-------- Solution 636 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 5]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 6]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 7]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 9]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 10]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 11]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 14]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 637 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 5]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 6]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 7]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 9]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 10]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 11]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 14]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 17]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 18]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 19]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 20]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]

-------- Solution 638 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 17]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 639 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 17]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 640 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 5]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 641 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 5]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 642 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 19]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 20]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]

-------- Solution 643 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 644 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 19]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 20]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]

-------- Solution 645 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 646 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 19]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 20]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]

-------- Solution 647 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 648 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 19]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 20]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]

-------- Solution 649 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 650 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 19]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 20]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]

-------- Solution 651 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 652 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 19]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 20]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]

-------- Solution 653 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 654 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 12]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 13]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 14]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 15]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 655 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 12]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 13]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 14]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 15]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 656 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 11]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 14]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 15]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 16]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 17]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 657 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 11]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 14]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 15]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 16]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 17]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 658 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 19]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 20]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]

-------- Solution 659 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 660 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 19]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 20]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]

-------- Solution 661 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 662 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 663 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 19]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 20]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]

-------- Solution 664 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 665 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 7]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 666 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 7]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 19]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 20]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]

-------- Solution 667 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 7]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 668 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 7]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 669 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 7]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 19]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 20]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]

-------- Solution 670 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 7]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 671 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 12]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 13]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 14]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 15]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 672 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 12]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 13]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 14]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 15]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 673 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 13]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 14]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 17]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 674 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 13]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 14]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 17]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 675 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 4]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 5]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 6]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 7]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 13]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 14]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 17]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 676 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 4]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 5]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 6]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 7]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 13]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 14]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 17]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 677 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 15]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 16]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 17]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 18]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 678 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 13]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 14]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 15]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 16]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 679 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 13]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 14]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 15]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 16]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 680 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(1) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM42(1) [net077 SET VDD]
[Column 4]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 5]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 8]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 9]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 13]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 14]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 15]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 16]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 681 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(1) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM42(1) [net077 SET VDD]
[Column 4]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 5]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 8]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 9]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 13]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 14]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 15]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 16]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 682 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 13]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 683 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 13]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 684 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 685 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 686 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 687 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 688 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 7]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 13]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 689 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 7]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 13]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 690 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 691 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 692 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 11]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 14]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 15]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 16]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 17]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 693 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 11]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 14]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 15]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 16]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 17]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 694 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 4]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 5]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 6]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 7]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 13]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 14]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 17]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 695 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 4]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 5]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 6]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 7]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 13]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 14]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 17]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 696 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 697 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 15]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 16]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 17]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 18]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 698 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 6]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 7]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 8]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 699 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 13]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 14]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 15]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 16]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 700 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 13]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 14]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 15]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 16]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 701 --------
[Column 1]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 2]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 3]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 6]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 702 --------
[Column 1]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 2]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 3]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 6]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 703 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 6]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM42(1) [VDD SET net077]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(1) [net077 SET VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 13]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 14]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 15]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 16]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 704 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 6]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM42(1) [VDD SET net077]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(1) [net077 SET VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 13]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 14]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 15]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 16]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 705 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 13]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 14]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 17]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 706 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 13]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 14]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 17]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 707 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 708 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 6]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 7]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 8]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 709 --------
[Column 1]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 2]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 710 --------
[Column 1]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 2]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 711 --------
[Column 1]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 2]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 712 --------
[Column 1]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 2]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 713 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 12]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 13]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 14]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 15]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 17]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 714 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 12]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 13]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 14]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 15]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 17]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 18]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]

-------- Solution 715 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 12]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 13]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 14]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 15]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 17]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 18]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 716 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 12]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 13]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 14]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 15]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 17]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 717 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 12]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 13]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 14]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 15]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 17]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 18]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]

-------- Solution 718 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 6]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 7]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 8]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 9]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 12]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 15]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 16]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 17]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 18]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 20]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]

-------- Solution 719 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 6]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 7]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 8]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 9]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 12]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 15]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 16]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 17]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 18]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 20]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]

-------- Solution 720 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 6]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 7]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 8]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 9]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 12]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 15]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 16]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 17]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 18]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 20]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]

-------- Solution 721 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 6]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 7]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 8]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 9]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 12]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 15]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 16]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 17]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 18]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 20]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]

-------- Solution 722 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 7]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 17]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 723 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 7]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 17]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 724 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 5]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 13]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 725 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 5]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 13]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 726 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 12]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 13]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 14]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 15]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 17]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 727 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 12]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 13]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 14]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 15]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 17]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 18]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]

-------- Solution 728 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 12]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 13]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 14]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 15]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 17]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 18]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 729 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 12]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 13]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 14]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 15]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 17]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 730 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 12]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 13]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 14]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 15]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 17]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 18]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]

-------- Solution 731 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 6]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 7]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 8]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 9]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 732 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 6]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 7]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 8]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 9]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 733 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 13]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 734 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 13]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 735 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 7]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 17]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 736 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 7]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 13]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 14]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 17]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 737 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 738 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 739 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 5]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 740 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 6]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 7]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 8]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 9]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 741 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 6]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 7]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 8]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 9]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 742 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 5]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 6]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 7]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 9]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 10]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 743 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 12]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 13]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 14]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 15]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 16]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 744 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 12]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 13]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 14]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 15]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 16]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 745 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 19]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 20]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]

-------- Solution 746 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 6]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 7]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 8]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 747 --------
[Column 1]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 6]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 7]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 8]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 748 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 6]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 7]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 8]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 749 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 12]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 13]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 14]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 15]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 16]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 750 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 12]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 13]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 14]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 15]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 16]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 751 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 752 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 753 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 754 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 12]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 15]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 16]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 17]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 18]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 20]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]

-------- Solution 755 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 12]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 15]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 16]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 17]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 18]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 20]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]

-------- Solution 756 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 757 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 758 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 759 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 12]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 15]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 16]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 17]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 18]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 20]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]

-------- Solution 760 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 12]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 15]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 16]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 17]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 18]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 20]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]

-------- Solution 761 --------
[Column 1]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 2]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 12]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 15]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 16]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 17]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 18]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 762 --------
[Column 1]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 2]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 15]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 16]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 17]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 18]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 763 --------
[Column 1]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 2]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 15]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 16]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 17]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 18]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 764 --------
[Column 1]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 2]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 15]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 16]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 17]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 18]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 765 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 3]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 4]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 5]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 8]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 11]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 14]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 15]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 16]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 17]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 766 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 12]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 13]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 14]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 15]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 16]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 767 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 12]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 13]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 14]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 15]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 16]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 768 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 12]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 13]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 14]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 15]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 16]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 769 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 12]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 13]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 14]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 15]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 16]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 770 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 8]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 9]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 10]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 771 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 772 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 19]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 20]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]

-------- Solution 773 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 774 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 19]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 20]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]

-------- Solution 775 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 19]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 20]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]

-------- Solution 776 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 19]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 20]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]

-------- Solution 777 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 19]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 20]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]

-------- Solution 778 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 19]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 20]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]

-------- Solution 779 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 7]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 19]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 20]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]

-------- Solution 780 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 7]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 19]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 20]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]

-------- Solution 781 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 19]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 20]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]

-------- Solution 782 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 19]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 20]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]

-------- Solution 783 --------
[Column 1]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 2]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 3]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 4]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 5]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 8]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 11]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 14]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 15]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 16]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 17]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 784 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 6]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 7]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 8]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 785 --------
[Column 1]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 6]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 7]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 8]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 786 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 4]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 5]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 6]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 7]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 8]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 787 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 788 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 789 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 790 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 12]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 13]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 791 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 12]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 13]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 792 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 793 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 794 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 11]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 12]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 795 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 12]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 13]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 796 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 11]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 12]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 13]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 797 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 8]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 9]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 12]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 798 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 8]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 9]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 12]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 799 --------
[Column 1]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 2]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 3]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 6]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 13]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 800 --------
[Column 1]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 2]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 3]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 6]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 13]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 801 --------
[Column 1]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 2]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 3]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 6]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 13]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 802 --------
[Column 1]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 2]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 3]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 6]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 13]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 803 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 804 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 805 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 8]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 9]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 10]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 806 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 8]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 9]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 12]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 807 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 8]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 9]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 12]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 808 --------
[Column 1]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 2]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 3]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 6]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 809 --------
[Column 1]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 2]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 3]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 6]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 810 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 6]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 7]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 8]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 9]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 12]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 15]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 16]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 17]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 18]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 811 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 6]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 7]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 8]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 9]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 12]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 15]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 16]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 17]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 18]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 812 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 12]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 13]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 813 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 12]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 13]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 814 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 12]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 815 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 12]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 816 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 817 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 818 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 12]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 13]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 14]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 15]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 819 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 12]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 13]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 14]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 15]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 820 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 6]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 7]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 8]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 9]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 821 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 6]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 7]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 8]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 9]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 822 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 12]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 823 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 12]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 824 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 825 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 826 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 12]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 13]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 14]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 15]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 17]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 18]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 827 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 12]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 13]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 14]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 15]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 828 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 12]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 13]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 14]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 15]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 829 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 6]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 7]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 8]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 9]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 830 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 6]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 7]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 8]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 9]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 831 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 12]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 13]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 14]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 15]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 17]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 18]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 19]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 832 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 6]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 7]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 8]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 9]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 833 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 6]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 7]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 8]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 9]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 834 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 6]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 7]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 8]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 9]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 12]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 15]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 16]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 17]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 18]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 835 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 6]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 7]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 8]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 9]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 836 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 6]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 7]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 8]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 9]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 837 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 6]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 7]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 8]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 9]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 12]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 15]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 16]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 17]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 18]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 838 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 12]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 13]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 839 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 12]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 13]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 16]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 840 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 19]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 20]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]

-------- Solution 841 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 19]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 20]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]

-------- Solution 842 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 19]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 20]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]

-------- Solution 843 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 5]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 8]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 9]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 10]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 844 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 19]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 20]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]

-------- Solution 845 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 19]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 20]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]

-------- Solution 846 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 19]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 20]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]

-------- Solution 847 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 19]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 20]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]

-------- Solution 848 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 849 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 850 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 851 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 852 --------
[Column 1]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 2]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 3]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 6]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 12]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 853 --------
[Column 1]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 2]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 3]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 6]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 854 --------
[Column 1]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 2]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 3]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 6]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 855 --------
[Column 1]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 2]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 3]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 6]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 856 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 19]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 20]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]

-------- Solution 857 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 19]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 20]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]

-------- Solution 858 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 7]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 19]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 20]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]

-------- Solution 859 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 7]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 19]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 20]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]

-------- Solution 860 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 861 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 862 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 12]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 15]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 16]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 17]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 18]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 863 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 864 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 865 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 12]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 15]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 16]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 17]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 18]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 866 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 4]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 5]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 6]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 7]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 867 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 4]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 5]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 6]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 7]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 868 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 13]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 869 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 13]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 870 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 13]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 14]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 15]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 16]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 871 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 13]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 14]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 15]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 16]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 872 --------
[Column 1]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 2]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 12]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 15]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 16]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 17]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 18]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 873 --------
[Column 1]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 2]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 15]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 16]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 17]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 18]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 874 --------
[Column 1]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 2]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 15]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 16]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 17]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 18]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 875 --------
[Column 1]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 2]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 15]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 16]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 17]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 18]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 876 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 13]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 19]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 877 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 878 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 879 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 880 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 881 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 12]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 15]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 16]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 17]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 18]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 882 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 883 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 884 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 12]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 15]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 16]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 17]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 18]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 885 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 4]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 5]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 6]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 7]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 886 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 4]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 5]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 6]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 7]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 887 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 8]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 9]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 10]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 888 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 15]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 16]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 17]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 18]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 889 --------
[Column 1]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 2]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 12]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 890 --------
[Column 1]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 2]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 891 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 6]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM42(1) [VDD SET net077]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(1) [net077 SET VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 892 --------
[Column 1]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 2]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 3]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 6]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : MM42(1) [VDD SET net077]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(1) [net077 SET VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 13]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 14]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 15]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 16]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 893 --------
[Column 1]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 2]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 894 --------
[Column 1]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 2]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 895 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 896 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 897 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 5]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 8]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 9]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 10]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 898 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 8]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 9]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 10]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 899 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 15]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 16]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 17]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 18]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 900 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 13]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 14]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 15]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 16]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 901 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 9]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 13]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 14]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 15]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 16]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 902 --------
[Column 1]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 2]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 13]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 903 --------
[Column 1]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 2]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 13]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 904 --------
[Column 1]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 2]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 13]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 905 --------
[Column 1]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 2]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 13]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 906 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 7]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 8]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 9]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 12]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 15]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 16]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 17]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 18]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 907 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 7]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 8]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 9]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 12]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 15]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 16]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 17]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 18]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 908 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 7]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 8]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 9]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 12]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 15]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 16]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 17]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 18]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 909 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 6]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 7]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 8]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 9]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 12]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 15]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 16]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 17]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 18]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 910 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 8]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 9]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 12]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 911 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 8]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 9]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 12]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 15]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 16]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 17]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 18]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 912 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 6]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 7]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 8]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 9]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 913 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 8]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 9]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 12]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 914 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 8]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 9]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 12]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 15]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 16]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 17]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 18]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 915 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 6]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 7]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 8]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 9]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 916 --------
[Column 1]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 2]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 8]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 10]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 11]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 12]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 13]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 917 --------
[Column 1]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 2]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 8]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 10]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 11]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 12]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 13]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 918 --------
[Column 1]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 2]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 8]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 10]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 11]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 12]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 13]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 919 --------
[Column 1]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 2]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 8]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 10]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 11]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 12]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 13]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 920 --------
[Column 1]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 2]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 8]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 10]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 11]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 12]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 13]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 921 --------
[Column 1]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 2]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 8]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 10]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 11]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 12]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 13]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 922 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 923 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 924 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 925 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 926 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 6]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 7]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 8]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 9]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 927 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 6]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 7]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 8]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 9]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 928 --------
[Column 1]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 2]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 8]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 10]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 11]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 12]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 13]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 929 --------
[Column 1]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 2]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 8]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 10]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 11]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 12]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 13]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 17]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 930 --------
[Column 1]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 2]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 8]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 10]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 11]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 12]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 13]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 931 --------
[Column 1]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 2]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 8]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 10]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 11]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 12]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 13]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 932 --------
[Column 1]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 2]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 8]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 10]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 11]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 12]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 13]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 933 --------
[Column 1]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 2]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [net077 SET VDD]
[Column 8]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 10]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 11]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 12]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 13]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 16]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 934 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 935 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 936 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 937 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(1) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : MM47(1) [MS SET VSS], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 938 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 8]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 9]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 12]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 939 --------
[Column 1]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 8]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 9]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 12]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 15]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 16]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 17]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 18]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 940 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 8]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 9]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 12]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 941 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 5]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 7]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 8]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 9]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 12]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 15]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 16]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 17]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 18]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 942 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 943 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 944 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 5]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 8]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 9]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 10]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 945 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 19]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 20]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]

-------- Solution 946 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 19]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 20]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]

-------- Solution 947 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 7]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 19]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 20]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]

-------- Solution 948 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 7]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 19]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 20]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]

-------- Solution 949 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 11]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [net078 RESET VDD]
[Column 14]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 15]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 16]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 17]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 950 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 11]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 14]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 15]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 16]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [VDD RESET net078]
[Column 17]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net078 MS net051]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 951 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 11]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net051 MS net078]
[Column 14]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [net078 RESET VDD]
[Column 15]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 16]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 17]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 952 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 11]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [net078 RESET VDD]
[Column 14]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 15]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 16]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 17]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 953 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 11]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 14]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 15]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 16]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [VDD RESET net078]
[Column 17]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net078 MS net051]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 954 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 11]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net051 MS net078]
[Column 14]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [net078 RESET VDD]
[Column 15]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 16]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 17]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 955 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 956 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 12]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 15]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 16]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 957 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 12]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 15]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 16]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 958 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 959 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 12]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 15]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 16]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 960 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 12]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 15]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 16]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 961 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 12]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 15]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 16]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 962 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 12]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 15]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 16]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 963 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 19]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 20]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]

-------- Solution 964 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 19]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 20]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]

-------- Solution 965 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 19]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 20]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]

-------- Solution 966 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 19]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 20]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]

-------- Solution 967 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 19]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 20]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]

-------- Solution 968 --------
[Column 1]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 2]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 3]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 4]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 5]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 6]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 9]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 10]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 16]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 19]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 20]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]

-------- Solution 969 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 11]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 14]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 15]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 16]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [VDD RESET net078]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 970 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 11]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 14]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 15]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 16]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 17]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [VDD RESET net078]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 971 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 5]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 8]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 9]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 10]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 972 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 12]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 13]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 14]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 15]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 16]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 973 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 12]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 13]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 14]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 15]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 16]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 974 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 12]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 13]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 14]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 15]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 16]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 975 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 3]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 4]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 5]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 6]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 9]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 12]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 13]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 14]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 15]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 16]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 976 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 977 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 9]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 10]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 978 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 979 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 12]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 15]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 16]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 19]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 980 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 9]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 12]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 15]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 16]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 17]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 18]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 19]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 20]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]

-------- Solution 981 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 3]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 4]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 5]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 6]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 12]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 982 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 4]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 5]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 6]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 7]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 983 --------
[Column 1]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 2]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 3]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 4]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 5]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 6]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 7]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 8]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 9]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 10]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 984 --------
[Column 1]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 2]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 5]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 8]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 9]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 10]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 16]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 17]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 20]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]

-------- Solution 985 --------
[Column 1]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 2]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 12]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 986 --------
[Column 1]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 2]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM24(3) [VSS SH QN], PMOS : MM25(3) [VDD SH QN]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 987 --------
[Column 1]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 2]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 13]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 988 --------
[Column 1]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 2]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 13]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 989 --------
[Column 1]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 2]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 990 --------
[Column 1]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 2]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 13]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 991 --------
[Column 1]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 2]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 13]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [VDD RESET net078]
[Column 16]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net078 MS net051]
[Column 17]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 18]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 19]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 20]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]

-------- Solution 992 --------
[Column 1]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 2]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 3]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 4]
NMOS : MM12(1) [MS clkb SH], PMOS : MM13(1) [MS clkn SH]
[Column 5]
NMOS : MM34(2) [SH clkn pd3], PMOS : MM35(2) [SH clkb pd2]
[Column 6]
NMOS : MM33(1) [pd3 SS VSS], PMOS : MM37(2) [pd2 SS net077]
[Column 7]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 8]
NMOS : MM47(2) [MS SET VSS], PMOS : MM42(2) [net077 SET VDD]
[Column 9]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 10]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 11]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 12]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 13]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 14]
NMOS : MM29(1) [VSS SH SS], PMOS : MM28(2) [SS SH net076]
[Column 15]
NMOS : MM44(1) [SS RESET VSS], PMOS : MM45(2) [net076 RESET VDD]
[Column 16]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 17]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 18]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 19]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 20]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]

-------- Solution 993 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 6]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 7]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 8]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 9]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 10]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [net078 RESET VDD]
[Column 11]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 12]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 13]
NMOS : MM47(2) [VSS SET MS], PMOS : MM42(2) [VDD SET net077]
[Column 14]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 15]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 16]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 17]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 20]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]

-------- Solution 994 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 11]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [net078 RESET VDD]
[Column 17]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 18]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 19]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 20]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]

-------- Solution 995 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 11]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 14]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 17]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 18]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 19]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [VDD RESET net078]
[Column 20]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net078 MS net051]

-------- Solution 996 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 11]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [net078 RESET VDD]
[Column 17]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 18]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 19]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 20]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]

-------- Solution 997 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM43(2) [pd3 SET VSS], PMOS : MM46(2) [VDD SET net079]
[Column 11]
NMOS : MM6(1) [VSS MH MS], PMOS : MM7(2) [net079 MH MS]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM20(2) [clkn CLK VSS], PMOS : MM21(2) [clkn CLK VDD]
[Column 14]
NMOS : MM23(2) [VSS clkn clkb], PMOS : MM22(2) [VDD clkn clkb]
[Column 15]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 16]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 17]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 18]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 19]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [VDD RESET net078]
[Column 20]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net078 MS net051]

-------- Solution 998 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 11]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [net078 RESET VDD]
[Column 14]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 15]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 16]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 17]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net051 MS net078]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 999 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 11]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM9(2) [net020 clkb MH], PMOS : MM10(1) [net051 clkn MH]
[Column 14]
NMOS : MM4(3) [MH clkn pd1], PMOS : MM1(3) [MH clkb pu1]
[Column 15]
NMOS : MM5(3) [pd1 D VSS], PMOS : MM3(3) [pu1 D VDD]
[Column 16]
NMOS : MM48(2) [VSS RESET net020], PMOS : MM49(1) [VDD RESET net078]
[Column 17]
NMOS : MM8(2) [net020 MS VSS], PMOS : MM11(1) [net078 MS net051]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

-------- Solution 1000 --------
[Column 1]
NMOS : MM24(3) [QN SH VSS], PMOS : MM25(3) [QN SH VDD]
[Column 2]
NMOS : MM44(1) [VSS RESET SS], PMOS : MM45(2) [VDD RESET net076]
[Column 3]
NMOS : MM29(1) [SS SH VSS], PMOS : MM28(2) [net076 SH SS]
[Column 4]
NMOS : MM47(1) [VSS SET MS], PMOS : dummy(0) [dummy dummy dummy]
[Column 5]
NMOS : MM47(1) [MS SET VSS], PMOS : MM42(2) [VDD SET net077]
[Column 6]
NMOS : MM33(1) [VSS SS pd3], PMOS : MM37(2) [net077 SS pd2]
[Column 7]
NMOS : MM34(2) [pd3 clkn SH], PMOS : MM35(2) [pd2 clkb SH]
[Column 8]
NMOS : MM12(1) [SH clkb MS], PMOS : MM13(1) [SH clkn MS]
[Column 9]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 10]
NMOS : MM6(1) [MS MH VSS], PMOS : MM7(2) [MS MH net079]
[Column 11]
NMOS : MM43(2) [VSS SET pd3], PMOS : MM46(2) [net079 SET VDD]
[Column 12]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 13]
NMOS : MM8(2) [VSS MS net020], PMOS : MM11(1) [net051 MS net078]
[Column 14]
NMOS : MM48(2) [net020 RESET VSS], PMOS : MM49(1) [net078 RESET VDD]
[Column 15]
NMOS : MM5(3) [VSS D pd1], PMOS : MM3(3) [VDD D pu1]
[Column 16]
NMOS : MM4(3) [pd1 clkn MH], PMOS : MM1(3) [pu1 clkb MH]
[Column 17]
NMOS : MM9(2) [MH clkb net020], PMOS : MM10(1) [MH clkn net051]
[Column 18]
NMOS : dummy(0) [dummy dummy dummy], PMOS : dummy(0) [dummy dummy dummy]
[Column 19]
NMOS : MM23(2) [clkb clkn VSS], PMOS : MM22(2) [clkb clkn VDD]
[Column 20]
NMOS : MM20(2) [VSS CLK clkn], PMOS : MM21(2) [VDD CLK clkn]

