==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file '../pingpang/neuron.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 102.535 ; gain = 46.258
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 102.535 ; gain = 46.258
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 108.566 ; gain = 52.289
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 111.949 ; gain = 55.672
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'update_outdata' (../pingpang/neuron.cpp:97).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'execute' (../pingpang/neuron.cpp:35).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'update_indata' (../pingpang/neuron.cpp:5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (../pingpang/neuron.cpp:101) in function 'update_outdata' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (../pingpang/neuron.cpp:51) in function 'execute' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (../pingpang/neuron.cpp:20) in function 'update_indata' completely.
INFO: [XFORM 203-102] Partitioning array 'contrast' (../pingpang/neuron.cpp:49) automatically.
INFO: [XFORM 203-131] Reshaping array 'input01.V' (../pingpang/neuron.cpp:114) in dimension 1 with a cyclic factor of 8.
INFO: [XFORM 203-131] Reshaping array 'weighted_spikes_ex_' (../pingpang/neuron.cpp:152) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'weighted_spikes_in_' (../pingpang/neuron.cpp:152) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'I_e_' (../pingpang/neuron.cpp:152) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'i_syn_ex_' (../pingpang/neuron.cpp:152) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'i_syn_in_' (../pingpang/neuron.cpp:152) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'r_ref_' (../pingpang/neuron.cpp:152) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'V_m_' (../pingpang/neuron.cpp:153) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'V_m_r' (../pingpang/neuron.cpp:162) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'i_syn_ex_rr' (../pingpang/neuron.cpp:162) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'i_syn_in_rr' (../pingpang/neuron.cpp:162) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'r_ref_r' (../pingpang/neuron.cpp:162) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'signal_' (../pingpang/neuron.cpp:168) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'signal_1' (../pingpang/neuron.cpp:168) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'num_o' (../pingpang/neuron.cpp:172) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'weighted_spikes_ex_2' (../pingpang/neuron.cpp:175) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'weighted_spikes_in_2' (../pingpang/neuron.cpp:175) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'I_e_2' (../pingpang/neuron.cpp:175) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'i_syn_ex_2' (../pingpang/neuron.cpp:175) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'i_syn_in_2' (../pingpang/neuron.cpp:175) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'r_ref_2' (../pingpang/neuron.cpp:175) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'V_m_2' (../pingpang/neuron.cpp:176) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'stable_para' (../pingpang/neuron.cpp:112) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'input00.V' (../pingpang/neuron.cpp:113) in dimension 1 with a cyclic factor of 8.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../pingpang/neuron.cpp:95:1) in function 'execute'... converting 97 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 139.938 ; gain = 83.660
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 169.336 ; gain = 113.059
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'update_n' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_indata' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'update_indata'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between bus request on port 'input00_V' (../pingpang/neuron.cpp:22) and bus request on port 'input00_V' (../pingpang/neuron.cpp:22).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.531 seconds; current allocated memory: 125.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 126.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 129.115 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.781 seconds; current allocated memory: 132.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_outdata' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'update_outdata'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between bus request on port 'input01_V' (../pingpang/neuron.cpp:108) and bus request on port 'input01_V' (../pingpang/neuron.cpp:108).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.201 seconds; current allocated memory: 133.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 133.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_n' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 31.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 135.176 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.864 seconds; current allocated memory: 137.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_indata' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_indata'.
INFO: [HLS 200-111]  Elapsed time: 1.003 seconds; current allocated memory: 139.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'update_n_fadd_32ns_32ns_32_4_full_dsp_0' to 'update_n_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'update_n_fmul_32ns_32ns_32_2_max_dsp_0' to 'update_n_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'update_n_fcmp_32ns_32ns_1_1_0' to 'update_n_fcmp_32ndEe' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'execute' is 21946 from HDL expression: ((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'update_n_fadd_32nbkb': 96 instance(s).
INFO: [RTGEN 206-100] Generating core module 'update_n_fcmp_32ndEe': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'update_n_fmul_32ncud': 96 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 1.007 seconds; current allocated memory: 149.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_outdata' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_outdata'.
INFO: [HLS 200-111]  Elapsed time: 3.734 seconds; current allocated memory: 152.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_n' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'update_n/stable_para' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'update_n/input01' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'update_n/input00' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'update_n/output0_s' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'update_n/output1_s' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'update_n/num' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'update_n/stable_para_offset' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'update_n/input00_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'update_n/input01_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'update_n/output0_offset' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'update_n/output1_offset' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'update_n/output2_s' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'update_n/output3_s' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'update_n' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'num', 'stable_para_offset', 'input00_V', 'input01_V', 'output0_offset', 'output1_offset', 'output2_s' and 'output3_s' to AXI-Lite port ctrl_bus.
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_n'.
INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 157.562 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:00:44 . Memory (MB): peak = 240.160 ; gain = 183.883
INFO: [SYSC 207-301] Generating SystemC RTL for update_n.
INFO: [VHDL 208-304] Generating VHDL RTL for update_n.
INFO: [VLOG 209-307] Generating Verilog RTL for update_n.
INFO: [HLS 200-112] Total elapsed time: 44.066 seconds; peak allocated memory: 157.562 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file '../pingpang/neuron.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 102.570 ; gain = 46.645
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 102.570 ; gain = 46.645
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 108.543 ; gain = 52.617
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 112.031 ; gain = 56.105
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'update_outdata' (../pingpang/neuron.cpp:97).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'execute' (../pingpang/neuron.cpp:35).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'update_indata' (../pingpang/neuron.cpp:5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (../pingpang/neuron.cpp:101) in function 'update_outdata' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (../pingpang/neuron.cpp:51) in function 'execute' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (../pingpang/neuron.cpp:20) in function 'update_indata' completely.
INFO: [XFORM 203-102] Partitioning array 'contrast' (../pingpang/neuron.cpp:49) automatically.
INFO: [XFORM 203-131] Reshaping array 'input01.V' (../pingpang/neuron.cpp:114) in dimension 1 with a cyclic factor of 8.
INFO: [XFORM 203-131] Reshaping array 'weighted_spikes_ex_' (../pingpang/neuron.cpp:152) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'weighted_spikes_in_' (../pingpang/neuron.cpp:152) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'I_e_' (../pingpang/neuron.cpp:152) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'i_syn_ex_' (../pingpang/neuron.cpp:152) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'i_syn_in_' (../pingpang/neuron.cpp:152) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'r_ref_' (../pingpang/neuron.cpp:152) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'V_m_' (../pingpang/neuron.cpp:153) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'V_m_r' (../pingpang/neuron.cpp:162) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'i_syn_ex_rr' (../pingpang/neuron.cpp:162) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'i_syn_in_rr' (../pingpang/neuron.cpp:162) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'r_ref_r' (../pingpang/neuron.cpp:162) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'signal_' (../pingpang/neuron.cpp:168) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'signal_1' (../pingpang/neuron.cpp:168) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'num_o' (../pingpang/neuron.cpp:172) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'weighted_spikes_ex_2' (../pingpang/neuron.cpp:175) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'weighted_spikes_in_2' (../pingpang/neuron.cpp:175) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'I_e_2' (../pingpang/neuron.cpp:175) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'i_syn_ex_2' (../pingpang/neuron.cpp:175) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'i_syn_in_2' (../pingpang/neuron.cpp:175) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'r_ref_2' (../pingpang/neuron.cpp:175) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'V_m_2' (../pingpang/neuron.cpp:176) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'stable_para' (../pingpang/neuron.cpp:112) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'input00.V' (../pingpang/neuron.cpp:113) in dimension 1 with a cyclic factor of 8.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../pingpang/neuron.cpp:95:1) in function 'execute'... converting 97 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 140.172 ; gain = 84.246
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 168.926 ; gain = 113.000
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'update_n' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_indata' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'update_indata'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between bus request on port 'input00_V' (../pingpang/neuron.cpp:22) and bus request on port 'input00_V' (../pingpang/neuron.cpp:22).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.339 seconds; current allocated memory: 125.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 126.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.132 seconds; current allocated memory: 129.131 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.809 seconds; current allocated memory: 132.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_outdata' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'update_outdata'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between bus request on port 'input01_V' (../pingpang/neuron.cpp:108) and bus request on port 'input01_V' (../pingpang/neuron.cpp:108).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.273 seconds; current allocated memory: 133.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 133.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_n' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 31.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 135.176 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 137.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_indata' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_indata'.
INFO: [HLS 200-111]  Elapsed time: 1.063 seconds; current allocated memory: 139.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'update_n_fadd_32ns_32ns_32_4_full_dsp_0' to 'update_n_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'update_n_fmul_32ns_32ns_32_2_max_dsp_0' to 'update_n_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'update_n_fcmp_32ns_32ns_1_1_0' to 'update_n_fcmp_32ndEe' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'execute' is 21946 from HDL expression: ((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'update_n_fadd_32nbkb': 96 instance(s).
INFO: [RTGEN 206-100] Generating core module 'update_n_fcmp_32ndEe': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'update_n_fmul_32ncud': 96 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 1.008 seconds; current allocated memory: 149.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_outdata' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_outdata'.
INFO: [HLS 200-111]  Elapsed time: 3.944 seconds; current allocated memory: 152.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_n' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'update_n/stable_para' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'update_n/input01' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'update_n/input00' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'update_n/output0_s' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'update_n/output1_s' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'update_n/num' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'update_n/stable_para_offset' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'update_n/input00_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'update_n/input01_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'update_n/output0_offset' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'update_n/output1_offset' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'update_n/output2_s' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'update_n/output3_s' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'update_n' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'num', 'stable_para_offset', 'input00_V', 'input01_V', 'output0_offset', 'output1_offset', 'output2_s' and 'output3_s' to AXI-Lite port ctrl_bus.
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_n'.
INFO: [HLS 200-111]  Elapsed time: 1.056 seconds; current allocated memory: 157.562 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:00:44 . Memory (MB): peak = 240.664 ; gain = 184.738
INFO: [SYSC 207-301] Generating SystemC RTL for update_n.
INFO: [VHDL 208-304] Generating VHDL RTL for update_n.
INFO: [VLOG 209-307] Generating Verilog RTL for update_n.
INFO: [HLS 200-112] Total elapsed time: 43.624 seconds; peak allocated memory: 157.562 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file '../pingpang/neuron.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 102.238 ; gain = 46.043
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 102.238 ; gain = 46.043
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 108.910 ; gain = 52.715
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 112.246 ; gain = 56.051
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'update_outdata' (../pingpang/neuron.cpp:97).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'execute' (../pingpang/neuron.cpp:35).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'update_indata' (../pingpang/neuron.cpp:5).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (../pingpang/neuron.cpp:101) in function 'update_outdata' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (../pingpang/neuron.cpp:51) in function 'execute' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (../pingpang/neuron.cpp:20) in function 'update_indata' completely.
INFO: [XFORM 203-102] Partitioning array 'contrast' (../pingpang/neuron.cpp:49) automatically.
INFO: [XFORM 203-131] Reshaping array 'input01.V' (../pingpang/neuron.cpp:114) in dimension 1 with a cyclic factor of 8.
INFO: [XFORM 203-131] Reshaping array 'weighted_spikes_ex_' (../pingpang/neuron.cpp:152) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'weighted_spikes_in_' (../pingpang/neuron.cpp:152) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'I_e_' (../pingpang/neuron.cpp:152) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'i_syn_ex_' (../pingpang/neuron.cpp:152) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'i_syn_in_' (../pingpang/neuron.cpp:152) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'r_ref_' (../pingpang/neuron.cpp:152) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'V_m_' (../pingpang/neuron.cpp:153) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'V_m_r' (../pingpang/neuron.cpp:162) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'i_syn_ex_rr' (../pingpang/neuron.cpp:162) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'i_syn_in_rr' (../pingpang/neuron.cpp:162) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'r_ref_r' (../pingpang/neuron.cpp:162) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'signal_' (../pingpang/neuron.cpp:168) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'signal_1' (../pingpang/neuron.cpp:168) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'num_o' (../pingpang/neuron.cpp:172) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'weighted_spikes_ex_2' (../pingpang/neuron.cpp:175) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'weighted_spikes_in_2' (../pingpang/neuron.cpp:175) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'I_e_2' (../pingpang/neuron.cpp:175) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'i_syn_ex_2' (../pingpang/neuron.cpp:175) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'i_syn_in_2' (../pingpang/neuron.cpp:175) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'r_ref_2' (../pingpang/neuron.cpp:175) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'V_m_2' (../pingpang/neuron.cpp:176) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'stable_para' (../pingpang/neuron.cpp:112) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'input00.V' (../pingpang/neuron.cpp:113) in dimension 1 with a cyclic factor of 8.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../pingpang/neuron.cpp:95:1) in function 'execute'... converting 49 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 137.992 ; gain = 81.797
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 163.512 ; gain = 107.316
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'update_n' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_indata' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'update_indata'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.822 seconds; current allocated memory: 121.280 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 121.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.576 seconds; current allocated memory: 123.205 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.419 seconds; current allocated memory: 125.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_outdata' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'update_outdata'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 125.415 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 125.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_n' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between bus request on port 'output0_s' (../pingpang/neuron.cpp:230) and bus request on port 'output0_s' (../pingpang/neuron.cpp:224).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 30.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 126.811 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.558 seconds; current allocated memory: 128.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_indata' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_indata'.
INFO: [HLS 200-111]  Elapsed time: 0.589 seconds; current allocated memory: 129.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'update_n_fadd_32ns_32ns_32_4_full_dsp_0' to 'update_n_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'update_n_fmul_32ns_32ns_32_2_max_dsp_0' to 'update_n_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'update_n_fcmp_32ns_32ns_1_1_0' to 'update_n_fcmp_32ndEe' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'execute' is 11604 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))
INFO: [RTGEN 206-100] Generating core module 'update_n_fadd_32nbkb': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'update_n_fcmp_32ndEe': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'update_n_fmul_32ncud': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.498 seconds; current allocated memory: 135.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_outdata' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_outdata'.
INFO: [HLS 200-111]  Elapsed time: 1.997 seconds; current allocated memory: 136.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_n' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'update_n/stable_para' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'update_n/input01' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'update_n/input00' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'update_n/output0_s' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'update_n/output1_s' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'update_n/num' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'update_n/stable_para_offset' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'update_n/input00_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'update_n/input01_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'update_n/output0_offset' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'update_n/output1_offset' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'update_n/output2_s' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'update_n/output3_s' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'update_n' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'num', 'stable_para_offset', 'input00_V', 'input01_V', 'output0_offset', 'output1_offset', 'output2_s' and 'output3_s' to AXI-Lite port ctrl_bus.
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_n'.
INFO: [HLS 200-111]  Elapsed time: 0.729 seconds; current allocated memory: 141.730 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:36 . Memory (MB): peak = 213.742 ; gain = 157.547
INFO: [SYSC 207-301] Generating SystemC RTL for update_n.
INFO: [VHDL 208-304] Generating VHDL RTL for update_n.
INFO: [VLOG 209-307] Generating Verilog RTL for update_n.
INFO: [HLS 200-112] Total elapsed time: 35.855 seconds; peak allocated memory: 141.730 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
