// Seed: 1545936809
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wor id_1;
  assign id_1 = -1;
  assign module_1.id_18 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output tri id_1,
    input tri0 id_2,
    input wire id_3,
    output logic id_4,
    input tri1 id_5,
    input uwire id_6,
    input tri1 id_7,
    output supply1 id_8,
    output supply1 id_9
    , id_21,
    output wand id_10,
    output uwire id_11,
    output uwire id_12,
    input wire id_13,
    input wand id_14,
    input tri id_15,
    input uwire id_16,
    output supply0 id_17,
    input wire id_18,
    output wor id_19
);
  assign id_17 = id_21;
  module_0 modCall_1 (
      id_21,
      id_21,
      id_21
  );
  always @(negedge 1) id_4 = -1;
  wire  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ;
endmodule
