#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Mar 23 21:13:25 2025
# Process ID         : 10068
# Current directory  : E:/project_2
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent20688 E:\project_2\project_2.xpr
# Log file           : E:/project_2/vivado.log
# Journal file       : E:/project_2\vivado.jou
# Running On         : DESKTOP-83DKS54
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22635
# Processor Detail   : Intel(R) Core(TM) i5-10210U CPU @ 1.60GHz
# CPU Frequency      : 2112 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16794 MB
# Swap memory        : 17179 MB
# Total Virtual      : 33974 MB
# Available Virtual  : 24110 MB
#-----------------------------------------------------------
start_gui
open_project E:/project_2/project_2.xpr
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'open_project' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 23 21:15:09 2025...
_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'project_2.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 1214.395 ; gain = 142.684
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: Main_auto
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20320
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 1940.145 ; gain = 494.469
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'DEFAULT_DATA' becomes localparam in 'Auto_Mesh' with formal parameter declaration list [E:/Automation/new/Auto_Mesh.sv:43]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'wr_en' is not allowed [E:/Automation/new/Main_auto.sv:30]
INFO: [Synth 8-11241] undeclared symbol 'full_int', assumed default net type 'wire' [E:/Automation/new/Main_auto.sv:55]
INFO: [Synth 8-11241] undeclared symbol 'wr_o', assumed default net type 'wire' [E:/Automation/new/Main_auto.sv:55]
INFO: [Synth 8-11241] undeclared symbol 'beq_pc_Sel', assumed default net type 'wire' [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Risc_Processor.v:59]
INFO: [Synth 8-11241] undeclared symbol 'mux_out3', assumed default net type 'wire' [E:/Automation/Router/router/allot_vc.v:262]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'depack' [E:/Automation/NI+nidepack/depack.v:100]
INFO: [Synth 8-9937] previous definition of design element 'depack' is here [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:398]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'encoder' [E:/Automation/Router/router/encoder.v:15]
INFO: [Synth 8-9937] previous definition of design element 'encoder' is here [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:352]
INFO: [Synth 8-11241] undeclared symbol 'rd_en_out', assumed default net type 'wire' [E:/Automation/Router/router/ip_chnl.v:72]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'new1' [E:/Automation/NI+nidepack/new.v:51]
INFO: [Synth 8-9937] previous definition of design element 'new1' is here [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:330]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'nidepack' [E:/Automation/NI+nidepack/nidepack.v:53]
INFO: [Synth 8-9937] previous definition of design element 'nidepack' is here [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:295]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l1', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:167]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l2', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:168]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l3', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:169]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l4', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:170]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_c', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:171]
WARNING: [Synth 8-9400] empty statement in sequential block [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/output_select.v:32]
INFO: [Synth 8-11241] undeclared symbol 'wen_int', assumed default net type 'wire' [E:/Automation/Router/router/router_fifo.v:20]
INFO: [Synth 8-11241] undeclared symbol 'ren_int', assumed default net type 'wire' [E:/Automation/Router/router/router_fifo.v:21]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'router_fifo' [E:/Automation/Router/router/router_fifo.v:37]
INFO: [Synth 8-9937] previous definition of design element 'router_fifo' is here [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:456]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'rp1' [E:/Automation/NI+nidepack/rp1.v:126]
INFO: [Synth 8-9937] previous definition of design element 'rp1' is here [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:376]
INFO: [Synth 8-6157] synthesizing module 'Main_auto' [E:/Automation/new/Main_auto.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Risc_Processor' [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Risc_Processor.v:3]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/pc_adder.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (0#1) [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/pc_adder.v:5]
INFO: [Synth 8-6157] synthesizing module 'jump_sel_mux' [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/mux_2.v:3]
INFO: [Synth 8-6155] done synthesizing module 'jump_sel_mux' (0#1) [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/mux_2.v:3]
INFO: [Synth 8-6157] synthesizing module 'pc_select' [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/pc_select.v:4]
INFO: [Synth 8-6155] done synthesizing module 'pc_select' (0#1) [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/pc_select.v:4]
INFO: [Synth 8-6157] synthesizing module 'Inst_Fetch' [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Inst_Fetch.v:3]
INFO: [Synth 8-6157] synthesizing module 'Instructionmem' [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Instructionmem' (0#1) [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Inst_Fetch' (0#1) [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Inst_Fetch.v:3]
INFO: [Synth 8-6157] synthesizing module 'signextend' [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/signextend.v:4]
INFO: [Synth 8-6155] done synthesizing module 'signextend' (0#1) [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/signextend.v:4]
INFO: [Synth 8-6157] synthesizing module 'addresscal' [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/addresscal.v:3]
INFO: [Synth 8-6155] done synthesizing module 'addresscal' (0#1) [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/addresscal.v:3]
INFO: [Synth 8-6157] synthesizing module 'IF_ID_Register' [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/IF_ID_Register.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID_Register' (0#1) [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/IF_ID_Register.v:3]
INFO: [Synth 8-6157] synthesizing module 'Register_File' [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Register_File.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Register_File' (0#1) [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Register_File.v:2]
INFO: [Synth 8-6157] synthesizing module 'Mult' [E:/project_2/project_2.srcs/sources_1/new/Mult.v:23]
WARNING: [Synth 8-11581] system function call 'time' not supported [E:/project_2/project_2.srcs/sources_1/new/Mult.v:40]
INFO: [Synth 8-251] time:0,value:x [E:/project_2/project_2.srcs/sources_1/new/Mult.v:40]
INFO: [Synth 8-6155] done synthesizing module 'Mult' (0#1) [E:/project_2/project_2.srcs/sources_1/new/Mult.v:23]
INFO: [Synth 8-6157] synthesizing module 'beq_check' [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/beq_check.v:23]
INFO: [Synth 8-6155] done synthesizing module 'beq_check' (0#1) [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/beq_check.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_signal' [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/control_signal.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/control_signal.v:32]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/control_signal.v:47]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/control_signal.v:80]
INFO: [Synth 8-6155] done synthesizing module 'control_signal' (0#1) [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/control_signal.v:2]
INFO: [Synth 8-6157] synthesizing module 'ctrl_sgnl_mux' [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/ctrl_sgnl_mux.v:3]
WARNING: [Synth 8-567] referenced signal 'activate_mul_module' should be on the sensitivity list [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/ctrl_sgnl_mux.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ctrl_sgnl_mux' (0#1) [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/ctrl_sgnl_mux.v:3]
INFO: [Synth 8-6157] synthesizing module 'ID_EX_Register' [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/ID_EX_Register.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX_Register' (0#1) [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/ID_EX_Register.v:3]
INFO: [Synth 8-6157] synthesizing module 'stalling_unit' [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/stalling_unit.v:7]
WARNING: [Synth 8-567] referenced signal 'c4' should be on the sensitivity list [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/stalling_unit.v:25]
INFO: [Synth 8-6155] done synthesizing module 'stalling_unit' (0#1) [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/stalling_unit.v:7]
INFO: [Synth 8-6157] synthesizing module 'computing_unit' [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/computing_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'aluunit' [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/aluunit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'aluunit' (0#1) [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/aluunit.v:3]
INFO: [Synth 8-6157] synthesizing module 'mul_unit' [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/mul_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/mul_unit.v:32]
INFO: [Synth 8-6155] done synthesizing module 'mul_unit' (0#1) [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/mul_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'computing_unit' (0#1) [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/computing_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux_Read_data_2_Sel' [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Mux_Read_data_2_Sel.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux_Read_data_2_Sel' (0#1) [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Mux_Read_data_2_Sel.v:23]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM_Register' [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/EX_MEM_Register.v:3]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM_Register' (0#1) [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/EX_MEM_Register.v:3]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB_Register' [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/MEM_WB_Register.v:2]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB_Register' (0#1) [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/MEM_WB_Register.v:2]
INFO: [Synth 8-6157] synthesizing module 'Data_Memory' [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Data_Memory.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Data_Memory' (0#1) [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Data_Memory.v:3]
INFO: [Synth 8-6157] synthesizing module 'Forward_Unit' [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Forward_Unit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Forward_Unit' (0#1) [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Forward_Unit.v:3]
INFO: [Synth 8-6157] synthesizing module 'Mux_MemWriteData' [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Mux_MemWriteData.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Mux_MemWriteData' (0#1) [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Mux_MemWriteData.v:3]
INFO: [Synth 8-6157] synthesizing module 'output_select' [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/output_select.v:2]
INFO: [Synth 8-6155] done synthesizing module 'output_select' (0#1) [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/output_select.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Risc_Processor' (0#1) [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Risc_Processor.v:3]
INFO: [Synth 8-6157] synthesizing module 'new1' [E:/Automation/NI+nidepack/new.v:23]
INFO: [Synth 8-6157] synthesizing module 'MDMHC_Encoder' [E:/project_2/project_2.srcs/sources_1/new/mdmhc_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MDMHC_Encoder' (0#1) [E:/project_2/project_2.srcs/sources_1/new/mdmhc_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'rp1' [E:/Automation/NI+nidepack/rp1.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Automation/NI+nidepack/rp1.v:74]
INFO: [Synth 8-6155] done synthesizing module 'rp1' (0#1) [E:/Automation/NI+nidepack/rp1.v:23]
INFO: [Synth 8-6157] synthesizing module 'MDMHC_Decoder' [E:/project_2/project_2.srcs/sources_1/new/mdmhc_decoder.v:23]
WARNING: [Synth 8-6090] variable 'corrected_data' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/project_2/project_2.srcs/sources_1/new/mdmhc_decoder.v:75]
WARNING: [Synth 8-6090] variable 'corrected_data' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/project_2/project_2.srcs/sources_1/new/mdmhc_decoder.v:75]
WARNING: [Synth 8-6090] variable 'corrected_data' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/project_2/project_2.srcs/sources_1/new/mdmhc_decoder.v:75]
WARNING: [Synth 8-6090] variable 'corrected_data' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/project_2/project_2.srcs/sources_1/new/mdmhc_decoder.v:75]
WARNING: [Synth 8-6090] variable 'corrected_data' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/project_2/project_2.srcs/sources_1/new/mdmhc_decoder.v:75]
WARNING: [Synth 8-6090] variable 'corrected_data' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/project_2/project_2.srcs/sources_1/new/mdmhc_decoder.v:75]
WARNING: [Synth 8-6090] variable 'corrected_data' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/project_2/project_2.srcs/sources_1/new/mdmhc_decoder.v:75]
WARNING: [Synth 8-6090] variable 'corrected_data' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/project_2/project_2.srcs/sources_1/new/mdmhc_decoder.v:75]
WARNING: [Synth 8-6090] variable 'corrected_data' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/project_2/project_2.srcs/sources_1/new/mdmhc_decoder.v:75]
WARNING: [Synth 8-6090] variable 'corrected_data' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/project_2/project_2.srcs/sources_1/new/mdmhc_decoder.v:75]
WARNING: [Synth 8-6090] variable 'corrected_data' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/project_2/project_2.srcs/sources_1/new/mdmhc_decoder.v:75]
WARNING: [Synth 8-6090] variable 'corrected_data' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/project_2/project_2.srcs/sources_1/new/mdmhc_decoder.v:75]
WARNING: [Synth 8-6090] variable 'corrected_data' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/project_2/project_2.srcs/sources_1/new/mdmhc_decoder.v:75]
WARNING: [Synth 8-6090] variable 'corrected_data' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/project_2/project_2.srcs/sources_1/new/mdmhc_decoder.v:75]
WARNING: [Synth 8-6090] variable 'corrected_data' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/project_2/project_2.srcs/sources_1/new/mdmhc_decoder.v:75]
WARNING: [Synth 8-6090] variable 'corrected_data' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/project_2/project_2.srcs/sources_1/new/mdmhc_decoder.v:75]
INFO: [Synth 8-6155] done synthesizing module 'MDMHC_Decoder' (0#1) [E:/project_2/project_2.srcs/sources_1/new/mdmhc_decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'router_fifo' [E:/Automation/Router/router/router_fifo.v:5]
INFO: [Synth 8-6157] synthesizing module 'gray_mod6' [E:/Automation/Router/router/gray_mod6.v:3]
INFO: [Synth 8-6157] synthesizing module 'jk_ff' [E:/Automation/Router/router/jk_ff.v:4]
INFO: [Synth 8-6155] done synthesizing module 'jk_ff' (0#1) [E:/Automation/Router/router/jk_ff.v:4]
INFO: [Synth 8-6155] done synthesizing module 'gray_mod6' (0#1) [E:/Automation/Router/router/gray_mod6.v:3]
INFO: [Synth 8-6157] synthesizing module 'memory' [E:/Automation/Router/router/memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memory' (0#1) [E:/Automation/Router/router/memory.v:23]
WARNING: [Synth 8-689] width (68) of port connection 'data_in' does not match port width (32) of module 'memory' [E:/Automation/Router/router/router_fifo.v:30]
WARNING: [Synth 8-689] width (68) of port connection 'data_out' does not match port width (32) of module 'memory' [E:/Automation/Router/router/router_fifo.v:30]
INFO: [Synth 8-6157] synthesizing module 'asynch_comparator' [E:/Automation/Router/router/asynch_comparator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'asynch_comparator' (0#1) [E:/Automation/Router/router/asynch_comparator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'router_fifo' (0#1) [E:/Automation/Router/router/router_fifo.v:5]
WARNING: [Synth 8-7071] port 'empty' of module 'router_fifo' is unconnected for instance 'F2' [E:/Automation/NI+nidepack/new.v:49]
WARNING: [Synth 8-7023] instance 'F2' of module 'router_fifo' has 14 connections declared, but only 13 given [E:/Automation/NI+nidepack/new.v:49]
INFO: [Synth 8-6155] done synthesizing module 'new1' (0#1) [E:/Automation/NI+nidepack/new.v:23]
INFO: [Synth 8-6157] synthesizing module 'nidepack' [E:/Automation/NI+nidepack/nidepack.v:23]
INFO: [Synth 8-6157] synthesizing module 'depack' [E:/Automation/NI+nidepack/depack.v:21]
INFO: [Synth 8-6155] done synthesizing module 'depack' (0#1) [E:/Automation/NI+nidepack/depack.v:21]
WARNING: [Synth 8-7071] port 'c_rd' of module 'depack' is unconnected for instance 'D1' [E:/Automation/NI+nidepack/nidepack.v:45]
WARNING: [Synth 8-7023] instance 'D1' of module 'depack' has 6 connections declared, but only 5 given [E:/Automation/NI+nidepack/nidepack.v:45]
WARNING: [Synth 8-7071] port 'empty' of module 'router_fifo' is unconnected for instance 'F1' [E:/Automation/NI+nidepack/nidepack.v:47]
WARNING: [Synth 8-7023] instance 'F1' of module 'router_fifo' has 14 connections declared, but only 13 given [E:/Automation/NI+nidepack/nidepack.v:47]
INFO: [Synth 8-6155] done synthesizing module 'nidepack' (0#1) [E:/Automation/NI+nidepack/nidepack.v:23]
WARNING: [Synth 8-605] same-named implicit nets 'full_int' [E:/Automation/new/Main_auto.sv:55]
INFO: [Synth 8-556] previous implicit net 'full_int' [E:/Automation/new/Main_auto.sv:55]
WARNING: [Synth 8-605] same-named implicit nets 'wr_o' [E:/Automation/new/Main_auto.sv:55]
INFO: [Synth 8-556] previous implicit net 'wr_o' [E:/Automation/new/Main_auto.sv:55]
WARNING: [Synth 8-605] same-named implicit nets 'full_int' [E:/Automation/new/Main_auto.sv:55]
INFO: [Synth 8-556] previous implicit net 'full_int' [E:/Automation/new/Main_auto.sv:55]
WARNING: [Synth 8-605] same-named implicit nets 'wr_o' [E:/Automation/new/Main_auto.sv:55]
INFO: [Synth 8-556] previous implicit net 'wr_o' [E:/Automation/new/Main_auto.sv:55]
WARNING: [Synth 8-605] same-named implicit nets 'full_int' [E:/Automation/new/Main_auto.sv:55]
INFO: [Synth 8-556] previous implicit net 'full_int' [E:/Automation/new/Main_auto.sv:55]
WARNING: [Synth 8-605] same-named implicit nets 'wr_o' [E:/Automation/new/Main_auto.sv:55]
INFO: [Synth 8-556] previous implicit net 'wr_o' [E:/Automation/new/Main_auto.sv:55]
INFO: [Synth 8-6157] synthesizing module 'Auto_Mesh' [E:/Automation/new/Auto_Mesh.sv:23]
INFO: [Synth 8-6157] synthesizing module 'top_module' [E:/Automation/Router/router/top_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'ip_link' [E:/Automation/Router/router/ip_link.v:3]
INFO: [Synth 8-6157] synthesizing module 'ip_chnl' [E:/Automation/Router/router/ip_chnl.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'data_in' does not match port width (68) of module 'router_fifo' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (68) of module 'router_fifo' [E:/Automation/Router/router/ip_chnl.v:73]
WARNING: [Synth 8-7071] port 'rd_add' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'wr_add' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'wr_dir' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'rd_dir' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'full_ext' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7023] instance 'r1' of module 'router_fifo' has 14 connections declared, but only 9 given [E:/Automation/Router/router/ip_chnl.v:72]
INFO: [Synth 8-6157] synthesizing module 'register_32bit' [E:/Automation/Router/router/register_32bit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'register_32bit' (0#1) [E:/Automation/Router/router/register_32bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'routing_algo_mesh' [E:/Automation/Router/router/routing_algo_mesh.v:4]
INFO: [Synth 8-6155] done synthesizing module 'routing_algo_mesh' (0#1) [E:/Automation/Router/router/routing_algo_mesh.v:4]
INFO: [Synth 8-6157] synthesizing module 'irs' [E:/Automation/Router/router/IRS.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff_asynch_clr' [E:/Automation/Router/router/dff_asynch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dff_asynch_clr' (0#1) [E:/Automation/Router/router/dff_asynch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'irs' (0#1) [E:/Automation/Router/router/IRS.v:1]
WARNING: [Synth 8-7071] port 'en1' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en2' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en4' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en5' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en6' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7023] instance 'irs1' of module 'irs' has 14 connections declared, but only 9 given [E:/Automation/Router/router/ip_chnl.v:80]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_reset' [E:/Automation/Router/router/dff_synch_reset.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_reset' (0#1) [E:/Automation/Router/router/dff_synch_reset.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_set' [E:/Automation/Router/router/dff_synch_set.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_set' (0#1) [E:/Automation/Router/router/dff_synch_set.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ip_chnl' (0#1) [E:/Automation/Router/router/ip_chnl.v:1]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7023] instance 'vc1' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7023] instance 'vc2' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7023] instance 'vc3' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7023] instance 'vc4' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:117]
INFO: [Synth 8-6155] done synthesizing module 'ip_link' (0#1) [E:/Automation/Router/router/ip_link.v:3]
INFO: [Synth 8-6157] synthesizing module 'op_link1' [E:/Automation/Router/router/op_link1.v:4]
INFO: [Synth 8-6157] synthesizing module 'round_robin_req' [E:/Automation/Router/router/round_robin_req.v:22]
INFO: [Synth 8-6157] synthesizing module 'rr_arbiter' [E:/Automation/Router/router/rr_arbiter.v:23]
INFO: [Synth 8-6157] synthesizing module 'priority_encoder' [E:/Automation/Router/router/priority_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder' (0#1) [E:/Automation/Router/router/priority_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'falling_edge_pulse_generator' [E:/Automation/Router/router/falling_edge_pulse_generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'falling_edge_pulse_generator' (0#1) [E:/Automation/Router/router/falling_edge_pulse_generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rr_arbiter' (0#1) [E:/Automation/Router/router/rr_arbiter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'round_robin_req' (0#1) [E:/Automation/Router/router/round_robin_req.v:22]
WARNING: [Synth 8-7071] port 'g_b1' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b2' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b3' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b4' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt1' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt2' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt3' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt4' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt5' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt6' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt7' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt8' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt9' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt10' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt11' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt12' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt13' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt14' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt15' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt16' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req1' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req2' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req3' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req4' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req5' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req6' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req7' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req8' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req9' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req10' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req11' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req12' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req13' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req14' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req15' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req16' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g1_latched' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g2_latched' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g3_latched' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g4_latched' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g5_latched' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g6_latched' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g7_latched' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g8_latched' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g9_latched' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g10_latched' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g11_latched' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link1.v:123]
INFO: [Synth 8-6157] synthesizing module 'encoder_r' [E:/project_2/project_2.srcs/sources_1/new/encoder_r.v:23]
INFO: [Synth 8-6155] done synthesizing module 'encoder_r' (0#1) [E:/project_2/project_2.srcs/sources_1/new/encoder_r.v:23]
INFO: [Synth 8-6157] synthesizing module 'allot_vc' [E:/Automation/Router/router/allot_vc.v:3]
INFO: [Synth 8-6157] synthesizing module 'register_1bit' [E:/Automation/Router/router/register_1bit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'register_1bit' (0#1) [E:/Automation/Router/router/register_1bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'register_4bit' [E:/Automation/Router/router/register_4bit.v:5]
WARNING: [Synth 8-567] referenced signal 'din' should be on the sensitivity list [E:/Automation/Router/router/register_4bit.v:14]
INFO: [Synth 8-6155] done synthesizing module 'register_4bit' (0#1) [E:/Automation/Router/router/register_4bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'mux' [E:/Automation/Router/router/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [E:/Automation/Router/router/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'allot_vc' (0#1) [E:/Automation/Router/router/allot_vc.v:3]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link1.v:153]
INFO: [Synth 8-6157] synthesizing module 'rr_comb_new' [E:/Automation/Router/router/rr_comb_new.v:2]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_clr' [E:/Automation/Router/router/dff_synch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_clr' (0#1) [E:/Automation/Router/router/dff_synch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'rr_comb_new' (0#1) [E:/Automation/Router/router/rr_comb_new.v:2]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link1.v:278]
INFO: [Synth 8-6157] synthesizing module 'demux_16' [E:/Automation/Router/router/demux_16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'demux_16' (0#1) [E:/Automation/Router/router/demux_16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'op_link1' (0#1) [E:/Automation/Router/router/op_link1.v:4]
WARNING: [Synth 8-7023] instance 'op_l1' of module 'op_link1' has 140 connections declared, but only 127 given [E:/Automation/Router/router/top_module.v:1142]
INFO: [Synth 8-6157] synthesizing module 'op_link2' [E:/Automation/Router/router/op_link2.v:3]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link2.v:98]
INFO: [Synth 8-6157] synthesizing module 'encoder' [E:/Automation/Router/router/encoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'encoder' (0#1) [E:/Automation/Router/router/encoder.v:3]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link2.v:128]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link2.v:257]
INFO: [Synth 8-6155] done synthesizing module 'op_link2' (0#1) [E:/Automation/Router/router/op_link2.v:3]
INFO: [Synth 8-6157] synthesizing module 'op_link3' [E:/Automation/Router/router/op_link3.v:3]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link3.v:97]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link3.v:127]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link3.v:250]
INFO: [Synth 8-6155] done synthesizing module 'op_link3' (0#1) [E:/Automation/Router/router/op_link3.v:3]
INFO: [Synth 8-6157] synthesizing module 'op_link4' [E:/Automation/Router/router/op_link4.v:1]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link4.v:85]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link4.v:115]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link4.v:242]
INFO: [Synth 8-6155] done synthesizing module 'op_link4' (0#1) [E:/Automation/Router/router/op_link4.v:1]
INFO: [Synth 8-6157] synthesizing module 'op_core' [E:/Automation/Router/router/op_core.v:4]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_core.v:116]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_core.v:127]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_core.v:250]
INFO: [Synth 8-6155] done synthesizing module 'op_core' (0#1) [E:/Automation/Router/router/op_core.v:4]
INFO: [Synth 8-6157] synthesizing module 'op_data_path' [E:/Automation/Router/router/op_data_path.v:1]
INFO: [Synth 8-6157] synthesizing module 'final_op_data' [E:/Automation/Router/router/fop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'final_op_data' (0#1) [E:/Automation/Router/router/fop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'op_data_path' (0#1) [E:/Automation/Router/router/op_data_path.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (0#1) [E:/Automation/Router/router/top_module.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:61]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:62]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:64]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:65]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:66]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:67]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:68]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:69]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:70]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:71]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:72]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:73]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:74]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:75]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:76]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:86]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:87]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:88]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:89]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:90]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:91]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:92]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:93]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:94]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:95]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:96]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:97]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:98]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:99]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:100]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:101]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:102]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:103]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:104]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:105]
WARNING: [Synth 8-7023] instance 'inst' of module 'top_module' has 83 connections declared, but only 53 given [E:/Automation/new/Auto_Mesh.sv:52]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:61]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:62]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:64]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:65]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:66]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:67]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:68]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:69]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:70]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:71]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:72]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:73]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:74]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:75]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:76]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:86]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:87]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:88]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:89]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:90]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:91]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:92]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:93]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:94]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:95]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:96]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:97]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:98]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:99]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:100]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:101]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:102]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:103]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:104]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:105]
WARNING: [Synth 8-7023] instance 'inst' of module 'top_module' has 83 connections declared, but only 53 given [E:/Automation/new/Auto_Mesh.sv:52]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:61]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:62]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:64]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:65]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:66]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:67]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:68]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:69]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:70]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:71]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:72]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:73]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:74]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:75]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:76]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:86]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:87]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:88]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:89]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:90]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:91]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:92]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:93]
INFO: [Common 17-14] Message 'Synth 8-689' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'inst' of module 'top_module' has 83 connections declared, but only 53 given [E:/Automation/new/Auto_Mesh.sv:52]
WARNING: [Synth 8-7023] instance 'inst' of module 'top_module' has 83 connections declared, but only 53 given [E:/Automation/new/Auto_Mesh.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'Auto_Mesh' (0#1) [E:/Automation/new/Auto_Mesh.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Main_auto' (0#1) [E:/Automation/new/Main_auto.sv:23]
WARNING: [Synth 8-3848] Net Mem[99] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[98] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[97] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[96] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[95] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[94] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[93] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[92] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[91] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[90] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[89] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[88] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[87] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[86] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[85] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[84] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[83] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[82] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[81] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[80] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[79] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[78] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[77] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[76] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[75] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[74] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[73] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[72] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[71] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[70] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[69] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[68] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[67] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[66] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[65] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[64] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[63] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[62] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[61] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[60] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[59] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[58] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[57] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[56] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[55] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[54] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[53] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[52] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[51] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[50] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[49] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[48] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[47] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[46] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[45] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[44] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[43] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[42] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[41] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[40] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[39] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[38] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[37] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[36] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[35] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[34] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[33] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[32] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[31] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[30] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[29] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net Mem[28] in module/entity Instructionmem does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Instructionmem.v:9]
WARNING: [Synth 8-3848] Net c4 in module/entity stalling_unit does not have driver. [E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/stalling_unit.v:24]
WARNING: [Synth 8-6014] Unused sequential element k_reg was removed.  [E:/Automation/NI+nidepack/rp1.v:68]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [E:/Automation/NI+nidepack/depack.v:42]
WARNING: [Synth 8-3848] Net nxt_reset in module/entity ip_chnl does not have driver. [E:/Automation/Router/router/ip_chnl.v:13]
WARNING: [Synth 8-3848] Net reg_out in module/entity ip_chnl does not have driver. [E:/Automation/Router/router/ip_chnl.v:15]
WARNING: [Synth 8-6014] Unused sequential element r0_reg was removed.  [E:/Automation/Router/router/priority_encoder.v:32]
WARNING: [Synth 8-6014] Unused sequential element r1_reg was removed.  [E:/Automation/Router/router/priority_encoder.v:33]
WARNING: [Synth 8-6014] Unused sequential element r2_reg was removed.  [E:/Automation/Router/router/priority_encoder.v:34]
WARNING: [Synth 8-6014] Unused sequential element r3_reg was removed.  [E:/Automation/Router/router/priority_encoder.v:35]
WARNING: [Synth 8-3848] Net b1_logic in module/entity rr_comb_new does not have driver. [E:/Automation/Router/router/rr_comb_new.v:21]
WARNING: [Synth 8-3848] Net b0_logic in module/entity rr_comb_new does not have driver. [E:/Automation/Router/router/rr_comb_new.v:21]
WARNING: [Synth 8-3848] Net destination[0][1] in module/entity Main_auto does not have driver. [E:/Automation/new/Main_auto.sv:28]
WARNING: [Synth 8-3848] Net destination[1][1] in module/entity Main_auto does not have driver. [E:/Automation/new/Main_auto.sv:28]
WARNING: [Synth 8-7129] Port data_in[28] in module final_op_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[27] in module final_op_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk1 in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk2 in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk3 in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk4 in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk_core in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port b1_logic in module rr_comb_new is either unconnected or has no load
WARNING: [Synth 8-7129] Port b0_logic in module rr_comb_new is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module register_4bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port g1 in module encoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module priority_encoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer1 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer2 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer3 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer4 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer5 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer6 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer7 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer8 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer9 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer10 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer11 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer12 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer13 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer14 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer15 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer16 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port g1 in module encoder_r is either unconnected or has no load
WARNING: [Synth 8-7129] Port rok_link1_vc1 in module op_link1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rok_link1_vc2 in module op_link1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rok_link1_vc3 in module op_link1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rok_link1_vc4 in module op_link1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer_org in module irs is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[31] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[28] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[27] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[26] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[25] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[24] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[23] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[22] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[21] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[20] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[19] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[18] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[17] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[16] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[15] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[14] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[13] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[12] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[11] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[10] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[9] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[8] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module register_32bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[67] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[66] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[65] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[64] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[63] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[62] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[61] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[60] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[59] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[58] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[57] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[56] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[55] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[54] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[53] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[52] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[51] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[50] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[49] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[48] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[47] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[46] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[45] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[44] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[43] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[42] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[41] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[40] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[39] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[38] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[37] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[36] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[35] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[34] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[33] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[32] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port nxt_reset in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[31] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[30] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[29] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[28] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[27] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[26] in module ip_chnl is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:49 ; elapsed = 00:00:47 . Memory (MB): peak = 2091.051 ; gain = 645.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:47 . Memory (MB): peak = 2091.051 ; gain = 645.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:49 ; elapsed = 00:00:47 . Memory (MB): peak = 2091.051 ; gain = 645.375
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2091.051 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.066 . Memory (MB): peak = 2240.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:52 ; elapsed = 00:01:43 . Memory (MB): peak = 2601.242 ; gain = 1155.566
175 Infos, 443 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:23 ; elapsed = 00:02:25 . Memory (MB): peak = 2601.242 ; gain = 1374.938
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException: Cannot invoke "java.awt.event.MouseEvent.getX()" because "<parameter2>" is null (See E:/project_2/vivado_pid17212.debug)
set_property is_enabled false [get_files  E:/Automation/NI+nidepack/nidepack.v]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property is_enabled false [get_files  E:/Automation/Processor/RiscV_modified/RiscV_modified.srcs/sources_1/new/Risc_Processor.v]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property is_enabled false [get_files  E:/Automation/NI+nidepack/new.v]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2707.375 ; gain = 95.730
INFO: [Common 17-344] 'refresh_design' was cancelled
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2732.047 ; gain = 24.672
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'DEFAULT_DATA' becomes localparam in 'Auto_Mesh' with formal parameter declaration list [E:/Automation/new/Auto_Mesh.sv:43]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'wr_en' is not allowed [E:/Automation/new/Main_auto.sv:30]
INFO: [Synth 8-11241] undeclared symbol 'clk', assumed default net type 'wire' [E:/Automation/new/Main_auto.sv:59]
INFO: [Synth 8-11241] undeclared symbol 'mux_out3', assumed default net type 'wire' [E:/Automation/Router/router/allot_vc.v:262]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'depack' [E:/Automation/NI+nidepack/depack.v:100]
INFO: [Synth 8-9937] previous definition of design element 'depack' is here [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:398]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'encoder' [E:/Automation/Router/router/encoder.v:15]
INFO: [Synth 8-9937] previous definition of design element 'encoder' is here [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:352]
INFO: [Synth 8-11241] undeclared symbol 'rd_en_out', assumed default net type 'wire' [E:/Automation/Router/router/ip_chnl.v:72]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l1', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:167]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l2', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:168]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l3', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:169]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l4', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:170]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_c', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:171]
INFO: [Synth 8-11241] undeclared symbol 'wen_int', assumed default net type 'wire' [E:/Automation/Router/router/router_fifo.v:20]
INFO: [Synth 8-11241] undeclared symbol 'ren_int', assumed default net type 'wire' [E:/Automation/Router/router/router_fifo.v:21]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'router_fifo' [E:/Automation/Router/router/router_fifo.v:37]
INFO: [Synth 8-9937] previous definition of design element 'router_fifo' is here [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:456]
INFO: [Synth 8-6157] synthesizing module 'Main_auto' [E:/Automation/new/Main_auto.sv:23]
INFO: [Synth 8-6157] synthesizing module 'top_dcls_brisc_ni' [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:23]
INFO: [Synth 8-6157] synthesizing module 'DCLS_BRISC_NI' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:21]
INFO: [Synth 8-6157] synthesizing module 'RISC_V_Core' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fetch_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mem_interface' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BSRAM' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSRAM' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
INFO: [Synth 8-6155] done synthesizing module 'mem_interface' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fetch_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
INFO: [Synth 8-6157] synthesizing module 'decode_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
	Parameter CORE bound to: 0 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'regFile' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:24]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_SEL_BITS bound to: 5 - type: integer 
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[0]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[1]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[2]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[3]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[4]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[5]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[6]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[7]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[8]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[9]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[10]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[11]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[12]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[13]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[14]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[15]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[16]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[17]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[18]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[19]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[20]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[21]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[22]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[23]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[24]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[25]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[26]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[27]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[28]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[29]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[30]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[31]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
INFO: [Synth 8-6155] done synthesizing module 'regFile' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:24]
INFO: [Synth 8-6155] done synthesizing module 'decode_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
	Parameter CORE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
INFO: [Synth 8-6157] synthesizing module 'execution_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'execution_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
INFO: [Synth 8-6157] synthesizing module 'memory_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'writeback_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V_Core' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
INFO: [Synth 8-6157] synthesizing module 'RISC_V_Core__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fetch_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mem_interface__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BSRAM__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSRAM__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
INFO: [Synth 8-6155] done synthesizing module 'mem_interface__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fetch_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
INFO: [Synth 8-6157] synthesizing module 'decode_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
	Parameter CORE bound to: 1 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decode_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
	Parameter CORE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'control_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
INFO: [Synth 8-6157] synthesizing module 'execution_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'execution_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
INFO: [Synth 8-6157] synthesizing module 'memory_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'writeback_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V_Core__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
WARNING: [Synth 8-324] index 2 out of range [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:215]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:215]
WARNING: [Synth 8-689] width (32) of port connection 'address' does not match port width (20) of module 'memory_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:245]
INFO: [Synth 8-6155] done synthesizing module 'DCLS_BRISC_NI' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:21]
INFO: [Synth 8-6155] done synthesizing module 'top_dcls_brisc_ni' (0#1) [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:23]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
INFO: [Synth 8-6157] synthesizing module 'nidepack' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:271]
INFO: [Synth 8-6157] synthesizing module 'decoder_2' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:333]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:333]
WARNING: [Synth 8-689] width (32) of port connection 'dat_in' does not match port width (68) of module 'decoder_2' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:289]
INFO: [Synth 8-6157] synthesizing module 'depack' [E:/Automation/NI+nidepack/depack.v:21]
INFO: [Synth 8-6155] done synthesizing module 'depack' (0#1) [E:/Automation/NI+nidepack/depack.v:21]
INFO: [Synth 8-6157] synthesizing module 'router_fifo' [E:/Automation/Router/router/router_fifo.v:5]
INFO: [Synth 8-6157] synthesizing module 'gray_mod6' [E:/Automation/Router/router/gray_mod6.v:3]
INFO: [Synth 8-6157] synthesizing module 'jk_ff' [E:/Automation/Router/router/jk_ff.v:4]
INFO: [Synth 8-6155] done synthesizing module 'jk_ff' (0#1) [E:/Automation/Router/router/jk_ff.v:4]
INFO: [Synth 8-6155] done synthesizing module 'gray_mod6' (0#1) [E:/Automation/Router/router/gray_mod6.v:3]
INFO: [Synth 8-6157] synthesizing module 'memory' [E:/Automation/Router/router/memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memory' (0#1) [E:/Automation/Router/router/memory.v:23]
WARNING: [Synth 8-689] width (68) of port connection 'data_in' does not match port width (32) of module 'memory' [E:/Automation/Router/router/router_fifo.v:30]
WARNING: [Synth 8-689] width (68) of port connection 'data_out' does not match port width (32) of module 'memory' [E:/Automation/Router/router/router_fifo.v:30]
INFO: [Synth 8-6157] synthesizing module 'asynch_comparator' [E:/Automation/Router/router/asynch_comparator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'asynch_comparator' (0#1) [E:/Automation/Router/router/asynch_comparator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'router_fifo' (0#1) [E:/Automation/Router/router/router_fifo.v:5]
WARNING: [Synth 8-689] width (32) of port connection 'data_in' does not match port width (68) of module 'router_fifo' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:292]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (68) of module 'router_fifo' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:293]
WARNING: [Synth 8-7071] port 'empty' of module 'router_fifo' is unconnected for instance 'F1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:291]
WARNING: [Synth 8-7023] instance 'F1' of module 'router_fifo' has 14 connections declared, but only 13 given [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:291]
INFO: [Synth 8-6155] done synthesizing module 'nidepack' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:271]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
INFO: [Synth 8-6157] synthesizing module 'new1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:298]
WARNING: [Synth 8-689] width (32) of port connection 'data_in' does not match port width (68) of module 'router_fifo' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:319]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (68) of module 'router_fifo' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:320]
WARNING: [Synth 8-7071] port 'empty' of module 'router_fifo' is unconnected for instance 'F2' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:318]
WARNING: [Synth 8-7023] instance 'F2' of module 'router_fifo' has 14 connections declared, but only 13 given [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:318]
INFO: [Synth 8-6157] synthesizing module 'rp1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:355]
INFO: [Synth 8-6155] done synthesizing module 'rp1' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:355]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:329]
INFO: [Synth 8-6157] synthesizing module 'encoder' [E:/Automation/Router/router/encoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'encoder' (0#1) [E:/Automation/Router/router/encoder.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'g2' does not match port width (1) of module 'encoder' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:329]
WARNING: [Synth 8-689] width (68) of port connection 'g3' does not match port width (1) of module 'encoder' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:329]
WARNING: [Synth 8-7071] port 'g4' of module 'encoder' is unconnected for instance 'w1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:329]
WARNING: [Synth 8-7071] port 'g5' of module 'encoder' is unconnected for instance 'w1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:329]
WARNING: [Synth 8-7071] port 'g6' of module 'encoder' is unconnected for instance 'w1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:329]
WARNING: [Synth 8-7071] port 'g7' of module 'encoder' is unconnected for instance 'w1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:329]
WARNING: [Synth 8-7071] port 'g8' of module 'encoder' is unconnected for instance 'w1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:329]
WARNING: [Synth 8-7071] port 'g9' of module 'encoder' is unconnected for instance 'w1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:329]
WARNING: [Synth 8-7071] port 'g10' of module 'encoder' is unconnected for instance 'w1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:329]
WARNING: [Synth 8-7071] port 'g11' of module 'encoder' is unconnected for instance 'w1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:329]
WARNING: [Synth 8-7071] port 'g12' of module 'encoder' is unconnected for instance 'w1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:329]
WARNING: [Synth 8-7071] port 'g13' of module 'encoder' is unconnected for instance 'w1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:329]
WARNING: [Synth 8-7071] port 'g14' of module 'encoder' is unconnected for instance 'w1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:329]
WARNING: [Synth 8-7071] port 'g15' of module 'encoder' is unconnected for instance 'w1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:329]
WARNING: [Synth 8-7071] port 'g16' of module 'encoder' is unconnected for instance 'w1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:329]
WARNING: [Synth 8-7071] port 'encoded_addr' of module 'encoder' is unconnected for instance 'w1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:329]
WARNING: [Synth 8-7023] instance 'w1' of module 'encoder' has 17 connections declared, but only 3 given [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:329]
INFO: [Synth 8-6155] done synthesizing module 'new1' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:298]
WARNING: [Synth 8-689] width (32) of port connection 'ni_out' does not match port width (68) of module 'new1' [E:/Automation/new/Main_auto.sv:66]
WARNING: [Synth 8-605] same-named implicit nets 'clk' [E:/Automation/new/Main_auto.sv:59]
INFO: [Synth 8-556] previous implicit net 'clk' [E:/Automation/new/Main_auto.sv:59]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-689] width (32) of port connection 'ni_out' does not match port width (68) of module 'new1' [E:/Automation/new/Main_auto.sv:66]
WARNING: [Synth 8-605] same-named implicit nets 'clk' [E:/Automation/new/Main_auto.sv:59]
INFO: [Synth 8-556] previous implicit net 'clk' [E:/Automation/new/Main_auto.sv:59]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-689] width (32) of port connection 'ni_out' does not match port width (68) of module 'new1' [E:/Automation/new/Main_auto.sv:66]
WARNING: [Synth 8-605] same-named implicit nets 'clk' [E:/Automation/new/Main_auto.sv:59]
INFO: [Synth 8-556] previous implicit net 'clk' [E:/Automation/new/Main_auto.sv:59]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-689] width (32) of port connection 'ni_out' does not match port width (68) of module 'new1' [E:/Automation/new/Main_auto.sv:66]
INFO: [Synth 8-6157] synthesizing module 'Auto_Mesh' [E:/Automation/new/Auto_Mesh.sv:23]
INFO: [Synth 8-6157] synthesizing module 'top_module' [E:/Automation/Router/router/top_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'ip_link' [E:/Automation/Router/router/ip_link.v:3]
INFO: [Synth 8-6157] synthesizing module 'ip_chnl' [E:/Automation/Router/router/ip_chnl.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'data_in' does not match port width (68) of module 'router_fifo' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (68) of module 'router_fifo' [E:/Automation/Router/router/ip_chnl.v:73]
WARNING: [Synth 8-7071] port 'rd_add' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'wr_add' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'wr_dir' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'rd_dir' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'full_ext' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7023] instance 'r1' of module 'router_fifo' has 14 connections declared, but only 9 given [E:/Automation/Router/router/ip_chnl.v:72]
INFO: [Synth 8-6157] synthesizing module 'register_32bit' [E:/Automation/Router/router/register_32bit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'register_32bit' (0#1) [E:/Automation/Router/router/register_32bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'routing_algo_mesh' [E:/Automation/Router/router/routing_algo_mesh.v:4]
INFO: [Synth 8-6155] done synthesizing module 'routing_algo_mesh' (0#1) [E:/Automation/Router/router/routing_algo_mesh.v:4]
INFO: [Synth 8-6157] synthesizing module 'irs' [E:/Automation/Router/router/IRS.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff_asynch_clr' [E:/Automation/Router/router/dff_asynch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dff_asynch_clr' (0#1) [E:/Automation/Router/router/dff_asynch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'irs' (0#1) [E:/Automation/Router/router/IRS.v:1]
WARNING: [Synth 8-7071] port 'en1' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en2' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en4' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en5' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en6' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7023] instance 'irs1' of module 'irs' has 14 connections declared, but only 9 given [E:/Automation/Router/router/ip_chnl.v:80]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_reset' [E:/Automation/Router/router/dff_synch_reset.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_reset' (0#1) [E:/Automation/Router/router/dff_synch_reset.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_set' [E:/Automation/Router/router/dff_synch_set.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_set' (0#1) [E:/Automation/Router/router/dff_synch_set.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ip_chnl' (0#1) [E:/Automation/Router/router/ip_chnl.v:1]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7023] instance 'vc1' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7023] instance 'vc2' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7023] instance 'vc3' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7023] instance 'vc4' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:117]
INFO: [Synth 8-6155] done synthesizing module 'ip_link' (0#1) [E:/Automation/Router/router/ip_link.v:3]
INFO: [Synth 8-6157] synthesizing module 'op_link1' [E:/Automation/Router/router/op_link1.v:4]
INFO: [Synth 8-6157] synthesizing module 'round_robin_req' [E:/Automation/Router/router/round_robin_req.v:22]
INFO: [Synth 8-6157] synthesizing module 'rr_arbiter' [E:/Automation/Router/router/rr_arbiter.v:23]
INFO: [Synth 8-6157] synthesizing module 'priority_encoder' [E:/Automation/Router/router/priority_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder' (0#1) [E:/Automation/Router/router/priority_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'falling_edge_pulse_generator' [E:/Automation/Router/router/falling_edge_pulse_generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'falling_edge_pulse_generator' (0#1) [E:/Automation/Router/router/falling_edge_pulse_generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rr_arbiter' (0#1) [E:/Automation/Router/router/rr_arbiter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'round_robin_req' (0#1) [E:/Automation/Router/router/round_robin_req.v:22]
WARNING: [Synth 8-7071] port 'g_b1' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b2' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b3' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b4' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt1' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt2' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt3' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt4' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt5' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt6' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt7' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt8' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt9' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt10' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt11' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt12' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt13' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt14' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link1.v:123]
INFO: [Synth 8-6157] synthesizing module 'encoder_r' [E:/project_2/project_2.srcs/sources_1/new/encoder_r.v:23]
INFO: [Synth 8-6155] done synthesizing module 'encoder_r' (0#1) [E:/project_2/project_2.srcs/sources_1/new/encoder_r.v:23]
INFO: [Synth 8-6157] synthesizing module 'allot_vc' [E:/Automation/Router/router/allot_vc.v:3]
INFO: [Synth 8-6157] synthesizing module 'register_1bit' [E:/Automation/Router/router/register_1bit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'register_1bit' (0#1) [E:/Automation/Router/router/register_1bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'register_4bit' [E:/Automation/Router/router/register_4bit.v:5]
WARNING: [Synth 8-567] referenced signal 'din' should be on the sensitivity list [E:/Automation/Router/router/register_4bit.v:14]
INFO: [Synth 8-6155] done synthesizing module 'register_4bit' (0#1) [E:/Automation/Router/router/register_4bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'mux' [E:/Automation/Router/router/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [E:/Automation/Router/router/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'allot_vc' (0#1) [E:/Automation/Router/router/allot_vc.v:3]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link1.v:153]
INFO: [Synth 8-6157] synthesizing module 'rr_comb_new' [E:/Automation/Router/router/rr_comb_new.v:2]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_clr' [E:/Automation/Router/router/dff_synch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_clr' (0#1) [E:/Automation/Router/router/dff_synch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'rr_comb_new' (0#1) [E:/Automation/Router/router/rr_comb_new.v:2]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link1.v:278]
INFO: [Synth 8-6157] synthesizing module 'demux_16' [E:/Automation/Router/router/demux_16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'demux_16' (0#1) [E:/Automation/Router/router/demux_16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'op_link1' (0#1) [E:/Automation/Router/router/op_link1.v:4]
WARNING: [Synth 8-7023] instance 'op_l1' of module 'op_link1' has 140 connections declared, but only 127 given [E:/Automation/Router/router/top_module.v:1142]
INFO: [Synth 8-6157] synthesizing module 'op_link2' [E:/Automation/Router/router/op_link2.v:3]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link2.v:98]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link2.v:128]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link2.v:257]
INFO: [Synth 8-6155] done synthesizing module 'op_link2' (0#1) [E:/Automation/Router/router/op_link2.v:3]
INFO: [Synth 8-6157] synthesizing module 'op_link3' [E:/Automation/Router/router/op_link3.v:3]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link3.v:97]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link3.v:127]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link3.v:250]
INFO: [Synth 8-6155] done synthesizing module 'op_link3' (0#1) [E:/Automation/Router/router/op_link3.v:3]
INFO: [Synth 8-6157] synthesizing module 'op_link4' [E:/Automation/Router/router/op_link4.v:1]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link4.v:85]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link4.v:115]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link4.v:242]
INFO: [Synth 8-6155] done synthesizing module 'op_link4' (0#1) [E:/Automation/Router/router/op_link4.v:1]
INFO: [Synth 8-6157] synthesizing module 'op_core' [E:/Automation/Router/router/op_core.v:4]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_core.v:116]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_core.v:127]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_core.v:250]
INFO: [Synth 8-6155] done synthesizing module 'op_core' (0#1) [E:/Automation/Router/router/op_core.v:4]
INFO: [Synth 8-6157] synthesizing module 'op_data_path' [E:/Automation/Router/router/op_data_path.v:1]
INFO: [Synth 8-6157] synthesizing module 'final_op_data' [E:/Automation/Router/router/fop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'final_op_data' (0#1) [E:/Automation/Router/router/fop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'op_data_path' (0#1) [E:/Automation/Router/router/op_data_path.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (0#1) [E:/Automation/Router/router/top_module.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:61]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:62]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:64]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:65]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:66]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:67]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:68]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:69]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:70]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:71]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:72]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:73]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:74]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:75]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:76]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:86]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:87]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:88]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:89]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:90]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:91]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:92]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:93]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:94]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:95]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:96]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:97]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:98]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:99]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:100]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:101]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:102]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:103]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:104]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:105]
WARNING: [Synth 8-7023] instance 'inst' of module 'top_module' has 83 connections declared, but only 53 given [E:/Automation/new/Auto_Mesh.sv:52]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:61]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:62]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:64]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:65]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:66]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:67]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:68]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:69]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:70]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:71]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:72]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:73]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:74]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:75]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:76]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:86]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:87]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:88]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:89]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:90]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:91]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:92]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:93]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:94]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:95]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:96]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:97]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:98]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:99]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:100]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:101]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:102]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:103]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:104]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:105]
WARNING: [Synth 8-7023] instance 'inst' of module 'top_module' has 83 connections declared, but only 53 given [E:/Automation/new/Auto_Mesh.sv:52]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:61]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:62]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:64]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:65]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:66]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:67]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:68]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:69]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:70]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:71]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:72]
INFO: [Common 17-14] Message 'Synth 8-689' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'inst' of module 'top_module' has 83 connections declared, but only 53 given [E:/Automation/new/Auto_Mesh.sv:52]
WARNING: [Synth 8-7023] instance 'inst' of module 'top_module' has 83 connections declared, but only 53 given [E:/Automation/new/Auto_Mesh.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'Auto_Mesh' (0#1) [E:/Automation/new/Auto_Mesh.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Main_auto' (0#1) [E:/Automation/new/Main_auto.sv:23]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:76]
WARNING: [Synth 8-6014] Unused sequential element busy_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:77]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:116]
WARNING: [Synth 8-6014] Unused sequential element old_PC_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:246]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:275]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:112]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:65]
WARNING: [Synth 8-6014] Unused sequential element store_addr_reg was removed.  [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:166]
WARNING: [Synth 8-6014] Unused sequential element store_data_reg was removed.  [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:167]
WARNING: [Synth 8-6014] Unused sequential element store_valid_reg was removed.  [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:168]
WARNING: [Synth 8-6014] Unused sequential element store_executed_reg was removed.  [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:169]
WARNING: [Synth 8-6014] Unused sequential element primary_result_buffer_reg[0] was removed.  [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:201]
WARNING: [Synth 8-6014] Unused sequential element primary_result_buffer_reg[1] was removed.  [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:201]
WARNING: [Synth 8-3848] Net out_router_data in module/entity top_dcls_brisc_ni does not have driver. [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:30]
WARNING: [Synth 8-3848] Net nidepack_out in module/entity top_dcls_brisc_ni does not have driver. [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:35]
WARNING: [Synth 8-3848] Net empty in module/entity top_dcls_brisc_ni does not have driver. [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:36]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [E:/Automation/NI+nidepack/depack.v:42]
WARNING: [Synth 8-3848] Net ni_out in module/entity new1 does not have driver. [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:306]
WARNING: [Synth 8-3848] Net nxt_reset in module/entity ip_chnl does not have driver. [E:/Automation/Router/router/ip_chnl.v:13]
WARNING: [Synth 8-3848] Net reg_out in module/entity ip_chnl does not have driver. [E:/Automation/Router/router/ip_chnl.v:15]
WARNING: [Synth 8-6014] Unused sequential element r0_reg was removed.  [E:/Automation/Router/router/priority_encoder.v:32]
WARNING: [Synth 8-6014] Unused sequential element r1_reg was removed.  [E:/Automation/Router/router/priority_encoder.v:33]
WARNING: [Synth 8-6014] Unused sequential element r2_reg was removed.  [E:/Automation/Router/router/priority_encoder.v:34]
WARNING: [Synth 8-6014] Unused sequential element r3_reg was removed.  [E:/Automation/Router/router/priority_encoder.v:35]
WARNING: [Synth 8-3848] Net b1_logic in module/entity rr_comb_new does not have driver. [E:/Automation/Router/router/rr_comb_new.v:21]
WARNING: [Synth 8-3848] Net b0_logic in module/entity rr_comb_new does not have driver. [E:/Automation/Router/router/rr_comb_new.v:21]
WARNING: [Synth 8-3848] Net data_in_risc[0][0] in module/entity Main_auto does not have driver. [E:/Automation/new/Main_auto.sv:27]
WARNING: [Synth 8-3848] Net data_in_risc[0][1] in module/entity Main_auto does not have driver. [E:/Automation/new/Main_auto.sv:27]
WARNING: [Synth 8-3848] Net data_in_risc[1][0] in module/entity Main_auto does not have driver. [E:/Automation/new/Main_auto.sv:27]
WARNING: [Synth 8-3848] Net data_in_risc[1][1] in module/entity Main_auto does not have driver. [E:/Automation/new/Main_auto.sv:27]
WARNING: [Synth 8-3848] Net destination[0][1] in module/entity Main_auto does not have driver. [E:/Automation/new/Main_auto.sv:28]
WARNING: [Synth 8-3848] Net destination[1][1] in module/entity Main_auto does not have driver. [E:/Automation/new/Main_auto.sv:28]
WARNING: [Synth 8-3848] Net gen_NI_Processor_row[0].gen_NI_Processor_column[0].clk in module/entity Main_auto does not have driver. [E:/Automation/new/Main_auto.sv:59]
WARNING: [Synth 8-3848] Net gen_NI_Processor_row[0].gen_NI_Processor_column[1].clk in module/entity Main_auto does not have driver. [E:/Automation/new/Main_auto.sv:59]
WARNING: [Synth 8-3848] Net gen_NI_Processor_row[1].gen_NI_Processor_column[0].clk in module/entity Main_auto does not have driver. [E:/Automation/new/Main_auto.sv:59]
WARNING: [Synth 8-3848] Net gen_NI_Processor_row[1].gen_NI_Processor_column[1].clk in module/entity Main_auto does not have driver. [E:/Automation/new/Main_auto.sv:59]
WARNING: [Synth 8-7129] Port data_in[28] in module final_op_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[27] in module final_op_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk1 in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk2 in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk3 in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk4 in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk_core in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port b1_logic in module rr_comb_new is either unconnected or has no load
WARNING: [Synth 8-7129] Port b0_logic in module rr_comb_new is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module register_4bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port g1 in module encoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module priority_encoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer1 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer2 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer3 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer4 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer5 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer6 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer7 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer8 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer9 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer10 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer11 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer12 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer13 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer14 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer15 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer16 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port g1 in module encoder_r is either unconnected or has no load
WARNING: [Synth 8-7129] Port rok_link1_vc1 in module op_link1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rok_link1_vc2 in module op_link1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rok_link1_vc3 in module op_link1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rok_link1_vc4 in module op_link1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer_org in module irs is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[31] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[28] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[27] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[26] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[25] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[24] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[23] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[22] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[21] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[20] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[19] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[18] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[17] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[16] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[15] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[14] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[13] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[12] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[11] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[10] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[9] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[8] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module register_32bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[67] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[66] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[65] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[64] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[63] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[62] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[61] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[60] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[59] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[58] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[57] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[56] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[55] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[54] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[53] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[52] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[51] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[50] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[49] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[48] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[47] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[46] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[45] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[44] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[43] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[42] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[41] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[40] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[39] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[38] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[37] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[36] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[35] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[34] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[33] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[32] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port nxt_reset in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[31] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[30] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[29] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[28] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[27] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[26] in module ip_chnl is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 3046.805 ; gain = 339.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 3046.805 ; gain = 339.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 3046.805 ; gain = 339.430
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 3046.805 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:51 . Memory (MB): peak = 3046.805 ; gain = 339.430
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
refresh_design
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 3046.805 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'DEFAULT_DATA' becomes localparam in 'Auto_Mesh' with formal parameter declaration list [E:/Automation/new/Auto_Mesh.sv:43]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'wr_en' is not allowed [E:/Automation/new/Main_auto.sv:30]
INFO: [Synth 8-11241] undeclared symbol 'mux_out3', assumed default net type 'wire' [E:/Automation/Router/router/allot_vc.v:262]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'depack' [E:/Automation/NI+nidepack/depack.v:100]
INFO: [Synth 8-9937] previous definition of design element 'depack' is here [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:398]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'encoder' [E:/Automation/Router/router/encoder.v:15]
INFO: [Synth 8-9937] previous definition of design element 'encoder' is here [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:352]
INFO: [Synth 8-11241] undeclared symbol 'rd_en_out', assumed default net type 'wire' [E:/Automation/Router/router/ip_chnl.v:72]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l1', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:167]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l2', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:168]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l3', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:169]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l4', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:170]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_c', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:171]
INFO: [Synth 8-11241] undeclared symbol 'wen_int', assumed default net type 'wire' [E:/Automation/Router/router/router_fifo.v:20]
INFO: [Synth 8-11241] undeclared symbol 'ren_int', assumed default net type 'wire' [E:/Automation/Router/router/router_fifo.v:21]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'router_fifo' [E:/Automation/Router/router/router_fifo.v:37]
INFO: [Synth 8-9937] previous definition of design element 'router_fifo' is here [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:456]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'rp1' [E:/Automation/NI+nidepack/rp1.v:126]
INFO: [Synth 8-9937] previous definition of design element 'rp1' is here [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:376]
INFO: [Synth 8-6157] synthesizing module 'Main_auto' [E:/Automation/new/Main_auto.sv:23]
INFO: [Synth 8-6157] synthesizing module 'top_dcls_brisc_ni' [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:23]
INFO: [Synth 8-6157] synthesizing module 'DCLS_BRISC_NI' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:21]
INFO: [Synth 8-6157] synthesizing module 'RISC_V_Core' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fetch_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mem_interface' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BSRAM' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSRAM' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
INFO: [Synth 8-6155] done synthesizing module 'mem_interface' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fetch_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
INFO: [Synth 8-6157] synthesizing module 'decode_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
	Parameter CORE bound to: 0 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'regFile' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:24]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_SEL_BITS bound to: 5 - type: integer 
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[0]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[1]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[2]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[3]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[4]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[5]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[6]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[7]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[8]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[9]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[10]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[11]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[12]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[13]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[14]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[15]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[16]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[17]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[18]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[19]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[20]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[21]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[22]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[23]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[24]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[25]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[26]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[27]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[28]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[29]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[30]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[31]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
INFO: [Synth 8-6155] done synthesizing module 'regFile' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:24]
INFO: [Synth 8-6155] done synthesizing module 'decode_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
	Parameter CORE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
INFO: [Synth 8-6157] synthesizing module 'execution_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'execution_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
INFO: [Synth 8-6157] synthesizing module 'memory_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'writeback_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V_Core' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
INFO: [Synth 8-6157] synthesizing module 'RISC_V_Core__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fetch_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mem_interface__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BSRAM__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSRAM__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
INFO: [Synth 8-6155] done synthesizing module 'mem_interface__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fetch_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
INFO: [Synth 8-6157] synthesizing module 'decode_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
	Parameter CORE bound to: 1 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decode_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
	Parameter CORE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'control_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
INFO: [Synth 8-6157] synthesizing module 'execution_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'execution_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
INFO: [Synth 8-6157] synthesizing module 'memory_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'writeback_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V_Core__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
WARNING: [Synth 8-324] index 2 out of range [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:215]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:215]
WARNING: [Synth 8-689] width (32) of port connection 'address' does not match port width (20) of module 'memory_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:245]
INFO: [Synth 8-6155] done synthesizing module 'DCLS_BRISC_NI' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:21]
INFO: [Synth 8-6155] done synthesizing module 'top_dcls_brisc_ni' (0#1) [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:23]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
INFO: [Synth 8-6157] synthesizing module 'nidepack' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:271]
INFO: [Synth 8-6157] synthesizing module 'decoder_2' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:333]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:333]
WARNING: [Synth 8-689] width (32) of port connection 'dat_in' does not match port width (68) of module 'decoder_2' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:289]
INFO: [Synth 8-6157] synthesizing module 'depack' [E:/Automation/NI+nidepack/depack.v:21]
INFO: [Synth 8-6155] done synthesizing module 'depack' (0#1) [E:/Automation/NI+nidepack/depack.v:21]
INFO: [Synth 8-6157] synthesizing module 'router_fifo' [E:/Automation/Router/router/router_fifo.v:5]
INFO: [Synth 8-6157] synthesizing module 'gray_mod6' [E:/Automation/Router/router/gray_mod6.v:3]
INFO: [Synth 8-6157] synthesizing module 'jk_ff' [E:/Automation/Router/router/jk_ff.v:4]
INFO: [Synth 8-6155] done synthesizing module 'jk_ff' (0#1) [E:/Automation/Router/router/jk_ff.v:4]
INFO: [Synth 8-6155] done synthesizing module 'gray_mod6' (0#1) [E:/Automation/Router/router/gray_mod6.v:3]
INFO: [Synth 8-6157] synthesizing module 'memory' [E:/Automation/Router/router/memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memory' (0#1) [E:/Automation/Router/router/memory.v:23]
WARNING: [Synth 8-689] width (68) of port connection 'data_in' does not match port width (32) of module 'memory' [E:/Automation/Router/router/router_fifo.v:30]
WARNING: [Synth 8-689] width (68) of port connection 'data_out' does not match port width (32) of module 'memory' [E:/Automation/Router/router/router_fifo.v:30]
INFO: [Synth 8-6157] synthesizing module 'asynch_comparator' [E:/Automation/Router/router/asynch_comparator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'asynch_comparator' (0#1) [E:/Automation/Router/router/asynch_comparator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'router_fifo' (0#1) [E:/Automation/Router/router/router_fifo.v:5]
WARNING: [Synth 8-689] width (32) of port connection 'data_in' does not match port width (68) of module 'router_fifo' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:292]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (68) of module 'router_fifo' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:293]
WARNING: [Synth 8-7071] port 'empty' of module 'router_fifo' is unconnected for instance 'F1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:291]
WARNING: [Synth 8-7023] instance 'F1' of module 'router_fifo' has 14 connections declared, but only 13 given [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:291]
INFO: [Synth 8-6155] done synthesizing module 'nidepack' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:271]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
INFO: [Synth 8-6157] synthesizing module 'Auto_Mesh' [E:/Automation/new/Auto_Mesh.sv:23]
INFO: [Synth 8-6157] synthesizing module 'top_module' [E:/Automation/Router/router/top_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'ip_link' [E:/Automation/Router/router/ip_link.v:3]
INFO: [Synth 8-6157] synthesizing module 'ip_chnl' [E:/Automation/Router/router/ip_chnl.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'data_in' does not match port width (68) of module 'router_fifo' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (68) of module 'router_fifo' [E:/Automation/Router/router/ip_chnl.v:73]
WARNING: [Synth 8-7071] port 'rd_add' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'wr_add' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'wr_dir' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'rd_dir' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'full_ext' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7023] instance 'r1' of module 'router_fifo' has 14 connections declared, but only 9 given [E:/Automation/Router/router/ip_chnl.v:72]
INFO: [Synth 8-6157] synthesizing module 'register_32bit' [E:/Automation/Router/router/register_32bit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'register_32bit' (0#1) [E:/Automation/Router/router/register_32bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'routing_algo_mesh' [E:/Automation/Router/router/routing_algo_mesh.v:4]
INFO: [Synth 8-6155] done synthesizing module 'routing_algo_mesh' (0#1) [E:/Automation/Router/router/routing_algo_mesh.v:4]
INFO: [Synth 8-6157] synthesizing module 'irs' [E:/Automation/Router/router/IRS.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff_asynch_clr' [E:/Automation/Router/router/dff_asynch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dff_asynch_clr' (0#1) [E:/Automation/Router/router/dff_asynch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'irs' (0#1) [E:/Automation/Router/router/IRS.v:1]
WARNING: [Synth 8-7071] port 'en1' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en2' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en4' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en5' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en6' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7023] instance 'irs1' of module 'irs' has 14 connections declared, but only 9 given [E:/Automation/Router/router/ip_chnl.v:80]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_reset' [E:/Automation/Router/router/dff_synch_reset.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_reset' (0#1) [E:/Automation/Router/router/dff_synch_reset.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_set' [E:/Automation/Router/router/dff_synch_set.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_set' (0#1) [E:/Automation/Router/router/dff_synch_set.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ip_chnl' (0#1) [E:/Automation/Router/router/ip_chnl.v:1]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7023] instance 'vc1' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7023] instance 'vc2' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7023] instance 'vc3' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7023] instance 'vc4' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:117]
INFO: [Synth 8-6155] done synthesizing module 'ip_link' (0#1) [E:/Automation/Router/router/ip_link.v:3]
INFO: [Synth 8-6157] synthesizing module 'op_link1' [E:/Automation/Router/router/op_link1.v:4]
INFO: [Synth 8-6157] synthesizing module 'round_robin_req' [E:/Automation/Router/router/round_robin_req.v:22]
INFO: [Synth 8-6157] synthesizing module 'rr_arbiter' [E:/Automation/Router/router/rr_arbiter.v:23]
INFO: [Synth 8-6157] synthesizing module 'priority_encoder' [E:/Automation/Router/router/priority_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder' (0#1) [E:/Automation/Router/router/priority_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'falling_edge_pulse_generator' [E:/Automation/Router/router/falling_edge_pulse_generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'falling_edge_pulse_generator' (0#1) [E:/Automation/Router/router/falling_edge_pulse_generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rr_arbiter' (0#1) [E:/Automation/Router/router/rr_arbiter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'round_robin_req' (0#1) [E:/Automation/Router/router/round_robin_req.v:22]
WARNING: [Synth 8-7071] port 'g_b1' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b2' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b3' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b4' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt1' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt2' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt3' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt4' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt5' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt6' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt7' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt8' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt9' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt10' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt11' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt12' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt13' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt14' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt15' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt16' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req1' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req2' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req3' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req4' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req5' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req6' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req7' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req8' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req9' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req10' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req11' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req12' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req13' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link1.v:123]
INFO: [Synth 8-6157] synthesizing module 'encoder_r' [E:/project_2/project_2.srcs/sources_1/new/encoder_r.v:23]
INFO: [Synth 8-6155] done synthesizing module 'encoder_r' (0#1) [E:/project_2/project_2.srcs/sources_1/new/encoder_r.v:23]
INFO: [Synth 8-6157] synthesizing module 'allot_vc' [E:/Automation/Router/router/allot_vc.v:3]
INFO: [Synth 8-6157] synthesizing module 'register_1bit' [E:/Automation/Router/router/register_1bit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'register_1bit' (0#1) [E:/Automation/Router/router/register_1bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'register_4bit' [E:/Automation/Router/router/register_4bit.v:5]
WARNING: [Synth 8-567] referenced signal 'din' should be on the sensitivity list [E:/Automation/Router/router/register_4bit.v:14]
INFO: [Synth 8-6155] done synthesizing module 'register_4bit' (0#1) [E:/Automation/Router/router/register_4bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'mux' [E:/Automation/Router/router/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [E:/Automation/Router/router/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'allot_vc' (0#1) [E:/Automation/Router/router/allot_vc.v:3]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link1.v:153]
INFO: [Synth 8-6157] synthesizing module 'rr_comb_new' [E:/Automation/Router/router/rr_comb_new.v:2]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_clr' [E:/Automation/Router/router/dff_synch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_clr' (0#1) [E:/Automation/Router/router/dff_synch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'rr_comb_new' (0#1) [E:/Automation/Router/router/rr_comb_new.v:2]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link1.v:278]
INFO: [Synth 8-6157] synthesizing module 'demux_16' [E:/Automation/Router/router/demux_16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'demux_16' (0#1) [E:/Automation/Router/router/demux_16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'op_link1' (0#1) [E:/Automation/Router/router/op_link1.v:4]
WARNING: [Synth 8-7023] instance 'op_l1' of module 'op_link1' has 140 connections declared, but only 127 given [E:/Automation/Router/router/top_module.v:1142]
INFO: [Synth 8-6157] synthesizing module 'op_link2' [E:/Automation/Router/router/op_link2.v:3]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link2.v:98]
INFO: [Synth 8-6157] synthesizing module 'encoder' [E:/Automation/Router/router/encoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'encoder' (0#1) [E:/Automation/Router/router/encoder.v:3]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link2.v:128]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link2.v:257]
INFO: [Synth 8-6155] done synthesizing module 'op_link2' (0#1) [E:/Automation/Router/router/op_link2.v:3]
INFO: [Synth 8-6157] synthesizing module 'op_link3' [E:/Automation/Router/router/op_link3.v:3]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link3.v:97]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link3.v:127]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link3.v:250]
INFO: [Synth 8-6155] done synthesizing module 'op_link3' (0#1) [E:/Automation/Router/router/op_link3.v:3]
INFO: [Synth 8-6157] synthesizing module 'op_link4' [E:/Automation/Router/router/op_link4.v:1]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link4.v:85]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link4.v:115]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link4.v:242]
INFO: [Synth 8-6155] done synthesizing module 'op_link4' (0#1) [E:/Automation/Router/router/op_link4.v:1]
INFO: [Synth 8-6157] synthesizing module 'op_core' [E:/Automation/Router/router/op_core.v:4]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_core.v:116]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_core.v:127]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_core.v:250]
INFO: [Synth 8-6155] done synthesizing module 'op_core' (0#1) [E:/Automation/Router/router/op_core.v:4]
INFO: [Synth 8-6157] synthesizing module 'op_data_path' [E:/Automation/Router/router/op_data_path.v:1]
INFO: [Synth 8-6157] synthesizing module 'final_op_data' [E:/Automation/Router/router/fop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'final_op_data' (0#1) [E:/Automation/Router/router/fop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'op_data_path' (0#1) [E:/Automation/Router/router/op_data_path.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (0#1) [E:/Automation/Router/router/top_module.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:61]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:62]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:64]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:65]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:66]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:67]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:68]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:69]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:70]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:71]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:72]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:73]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:74]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:75]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:76]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:86]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:87]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:88]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:89]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:90]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:91]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:92]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:93]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:94]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:95]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:96]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:97]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:98]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:99]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:100]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:101]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:102]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:103]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:104]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:105]
WARNING: [Synth 8-7023] instance 'inst' of module 'top_module' has 83 connections declared, but only 53 given [E:/Automation/new/Auto_Mesh.sv:52]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:61]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:62]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:64]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:65]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:66]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:67]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:68]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:69]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:70]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:71]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:72]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:73]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:74]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:75]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:76]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:86]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:87]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:88]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:89]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:90]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:91]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:92]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:93]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:94]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:95]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:96]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:97]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:98]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:99]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:100]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:101]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:102]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:103]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:104]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:105]
WARNING: [Synth 8-7023] instance 'inst' of module 'top_module' has 83 connections declared, but only 53 given [E:/Automation/new/Auto_Mesh.sv:52]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:61]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:62]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:64]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:65]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:66]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:67]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:68]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:69]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:70]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:71]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:72]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:73]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:74]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:75]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:76]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:86]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:87]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:88]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:89]
INFO: [Common 17-14] Message 'Synth 8-689' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'inst' of module 'top_module' has 83 connections declared, but only 53 given [E:/Automation/new/Auto_Mesh.sv:52]
WARNING: [Synth 8-7023] instance 'inst' of module 'top_module' has 83 connections declared, but only 53 given [E:/Automation/new/Auto_Mesh.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'Auto_Mesh' (0#1) [E:/Automation/new/Auto_Mesh.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Main_auto' (0#1) [E:/Automation/new/Main_auto.sv:23]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:76]
WARNING: [Synth 8-6014] Unused sequential element busy_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:77]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:116]
WARNING: [Synth 8-6014] Unused sequential element old_PC_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:246]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:275]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:112]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:65]
WARNING: [Synth 8-6014] Unused sequential element store_addr_reg was removed.  [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:166]
WARNING: [Synth 8-6014] Unused sequential element store_data_reg was removed.  [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:167]
WARNING: [Synth 8-6014] Unused sequential element store_valid_reg was removed.  [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:168]
WARNING: [Synth 8-6014] Unused sequential element store_executed_reg was removed.  [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:169]
WARNING: [Synth 8-6014] Unused sequential element primary_result_buffer_reg[0] was removed.  [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:201]
WARNING: [Synth 8-6014] Unused sequential element primary_result_buffer_reg[1] was removed.  [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:201]
WARNING: [Synth 8-3848] Net out_router_data in module/entity top_dcls_brisc_ni does not have driver. [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:30]
WARNING: [Synth 8-3848] Net nidepack_out in module/entity top_dcls_brisc_ni does not have driver. [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:35]
WARNING: [Synth 8-3848] Net empty in module/entity top_dcls_brisc_ni does not have driver. [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:36]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [E:/Automation/NI+nidepack/depack.v:42]
WARNING: [Synth 8-3848] Net nxt_reset in module/entity ip_chnl does not have driver. [E:/Automation/Router/router/ip_chnl.v:13]
WARNING: [Synth 8-3848] Net reg_out in module/entity ip_chnl does not have driver. [E:/Automation/Router/router/ip_chnl.v:15]
WARNING: [Synth 8-6014] Unused sequential element r0_reg was removed.  [E:/Automation/Router/router/priority_encoder.v:32]
WARNING: [Synth 8-6014] Unused sequential element r1_reg was removed.  [E:/Automation/Router/router/priority_encoder.v:33]
WARNING: [Synth 8-6014] Unused sequential element r2_reg was removed.  [E:/Automation/Router/router/priority_encoder.v:34]
WARNING: [Synth 8-6014] Unused sequential element r3_reg was removed.  [E:/Automation/Router/router/priority_encoder.v:35]
WARNING: [Synth 8-3848] Net b1_logic in module/entity rr_comb_new does not have driver. [E:/Automation/Router/router/rr_comb_new.v:21]
WARNING: [Synth 8-3848] Net b0_logic in module/entity rr_comb_new does not have driver. [E:/Automation/Router/router/rr_comb_new.v:21]
WARNING: [Synth 8-7129] Port data_in[28] in module final_op_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[27] in module final_op_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk1 in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk2 in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk3 in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk4 in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk_core in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port b1_logic in module rr_comb_new is either unconnected or has no load
WARNING: [Synth 8-7129] Port b0_logic in module rr_comb_new is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module register_4bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port g1 in module encoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module priority_encoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer1 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer2 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer3 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer4 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer5 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer6 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer7 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer8 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer9 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer10 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer11 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer12 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer13 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer14 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer15 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer16 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port g1 in module encoder_r is either unconnected or has no load
WARNING: [Synth 8-7129] Port rok_link1_vc1 in module op_link1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rok_link1_vc2 in module op_link1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rok_link1_vc3 in module op_link1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rok_link1_vc4 in module op_link1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer_org in module irs is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[31] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[28] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[27] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[26] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[25] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[24] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[23] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[22] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[21] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[20] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[19] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[18] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[17] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[16] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[15] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[14] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[13] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[12] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[11] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[10] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[9] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[8] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module register_32bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[67] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[66] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[65] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[64] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[63] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[62] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[61] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[60] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[59] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[58] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[57] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[56] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[55] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[54] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[53] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[52] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[51] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[50] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[49] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[48] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[47] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[46] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[45] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[44] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[43] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[42] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[41] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[40] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[39] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[38] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[37] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[36] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[35] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[34] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[33] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[32] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port nxt_reset in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[31] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[30] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[29] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[28] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[27] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[26] in module ip_chnl is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 3059.438 ; gain = 12.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 3059.438 ; gain = 12.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 3059.438 ; gain = 12.633
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3059.438 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:59 . Memory (MB): peak = 3059.438 ; gain = 12.633
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 3059.438 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'DEFAULT_DATA' becomes localparam in 'Auto_Mesh' with formal parameter declaration list [E:/Automation/new/Auto_Mesh.sv:43]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'wr_en' is not allowed [E:/Automation/new/Main_auto.sv:30]
INFO: [Synth 8-11241] undeclared symbol 'mux_out3', assumed default net type 'wire' [E:/Automation/Router/router/allot_vc.v:262]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'depack' [E:/Automation/NI+nidepack/depack.v:100]
INFO: [Synth 8-9937] previous definition of design element 'depack' is here [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:398]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'encoder' [E:/Automation/Router/router/encoder.v:15]
INFO: [Synth 8-9937] previous definition of design element 'encoder' is here [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:352]
INFO: [Synth 8-11241] undeclared symbol 'rd_en_out', assumed default net type 'wire' [E:/Automation/Router/router/ip_chnl.v:72]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l1', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:167]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l2', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:168]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l3', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:169]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l4', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:170]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_c', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:171]
INFO: [Synth 8-11241] undeclared symbol 'wen_int', assumed default net type 'wire' [E:/Automation/Router/router/router_fifo.v:20]
INFO: [Synth 8-11241] undeclared symbol 'ren_int', assumed default net type 'wire' [E:/Automation/Router/router/router_fifo.v:21]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'router_fifo' [E:/Automation/Router/router/router_fifo.v:37]
INFO: [Synth 8-9937] previous definition of design element 'router_fifo' is here [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:456]
INFO: [Synth 8-6157] synthesizing module 'Main_auto' [E:/Automation/new/Main_auto.sv:23]
INFO: [Synth 8-6157] synthesizing module 'top_dcls_brisc_ni' [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:23]
INFO: [Synth 8-6157] synthesizing module 'DCLS_BRISC_NI' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:21]
INFO: [Synth 8-6157] synthesizing module 'RISC_V_Core' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fetch_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mem_interface' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BSRAM' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSRAM' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
INFO: [Synth 8-6155] done synthesizing module 'mem_interface' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fetch_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
INFO: [Synth 8-6157] synthesizing module 'decode_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
	Parameter CORE bound to: 0 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'regFile' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:24]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_SEL_BITS bound to: 5 - type: integer 
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[0]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[1]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[2]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[3]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[4]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[5]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[6]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[7]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[8]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[9]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[10]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[11]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[12]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[13]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[14]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[15]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[16]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[17]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[18]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[19]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[20]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[21]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[22]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[23]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[24]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[25]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[26]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[27]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[28]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[29]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[30]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[31]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
INFO: [Synth 8-6155] done synthesizing module 'regFile' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:24]
INFO: [Synth 8-6155] done synthesizing module 'decode_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
	Parameter CORE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
INFO: [Synth 8-6157] synthesizing module 'execution_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'execution_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
INFO: [Synth 8-6157] synthesizing module 'memory_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'writeback_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V_Core' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
INFO: [Synth 8-6157] synthesizing module 'RISC_V_Core__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fetch_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mem_interface__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BSRAM__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSRAM__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
INFO: [Synth 8-6155] done synthesizing module 'mem_interface__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fetch_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
INFO: [Synth 8-6157] synthesizing module 'decode_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
	Parameter CORE bound to: 1 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decode_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
	Parameter CORE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'control_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
INFO: [Synth 8-6157] synthesizing module 'execution_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'execution_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
INFO: [Synth 8-6157] synthesizing module 'memory_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'writeback_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V_Core__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
WARNING: [Synth 8-324] index 2 out of range [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:215]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:215]
WARNING: [Synth 8-689] width (32) of port connection 'address' does not match port width (20) of module 'memory_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:245]
INFO: [Synth 8-6155] done synthesizing module 'DCLS_BRISC_NI' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:21]
INFO: [Synth 8-6155] done synthesizing module 'top_dcls_brisc_ni' (0#1) [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:23]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
INFO: [Synth 8-6157] synthesizing module 'nidepack' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:271]
INFO: [Synth 8-6157] synthesizing module 'decoder_2' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:333]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:333]
WARNING: [Synth 8-689] width (32) of port connection 'dat_in' does not match port width (68) of module 'decoder_2' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:289]
INFO: [Synth 8-6157] synthesizing module 'depack' [E:/Automation/NI+nidepack/depack.v:21]
INFO: [Synth 8-6155] done synthesizing module 'depack' (0#1) [E:/Automation/NI+nidepack/depack.v:21]
INFO: [Synth 8-6157] synthesizing module 'router_fifo' [E:/Automation/Router/router/router_fifo.v:5]
INFO: [Synth 8-6157] synthesizing module 'gray_mod6' [E:/Automation/Router/router/gray_mod6.v:3]
INFO: [Synth 8-6157] synthesizing module 'jk_ff' [E:/Automation/Router/router/jk_ff.v:4]
INFO: [Synth 8-6155] done synthesizing module 'jk_ff' (0#1) [E:/Automation/Router/router/jk_ff.v:4]
INFO: [Synth 8-6155] done synthesizing module 'gray_mod6' (0#1) [E:/Automation/Router/router/gray_mod6.v:3]
INFO: [Synth 8-6157] synthesizing module 'memory' [E:/Automation/Router/router/memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memory' (0#1) [E:/Automation/Router/router/memory.v:23]
WARNING: [Synth 8-689] width (68) of port connection 'data_in' does not match port width (32) of module 'memory' [E:/Automation/Router/router/router_fifo.v:30]
WARNING: [Synth 8-689] width (68) of port connection 'data_out' does not match port width (32) of module 'memory' [E:/Automation/Router/router/router_fifo.v:30]
INFO: [Synth 8-6157] synthesizing module 'asynch_comparator' [E:/Automation/Router/router/asynch_comparator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'asynch_comparator' (0#1) [E:/Automation/Router/router/asynch_comparator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'router_fifo' (0#1) [E:/Automation/Router/router/router_fifo.v:5]
WARNING: [Synth 8-689] width (32) of port connection 'data_in' does not match port width (68) of module 'router_fifo' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:292]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (68) of module 'router_fifo' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:293]
WARNING: [Synth 8-7071] port 'empty' of module 'router_fifo' is unconnected for instance 'F1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:291]
WARNING: [Synth 8-7023] instance 'F1' of module 'router_fifo' has 14 connections declared, but only 13 given [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:291]
INFO: [Synth 8-6155] done synthesizing module 'nidepack' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:271]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
INFO: [Synth 8-6157] synthesizing module 'Auto_Mesh' [E:/Automation/new/Auto_Mesh.sv:23]
INFO: [Synth 8-6157] synthesizing module 'top_module' [E:/Automation/Router/router/top_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'ip_link' [E:/Automation/Router/router/ip_link.v:3]
INFO: [Synth 8-6157] synthesizing module 'ip_chnl' [E:/Automation/Router/router/ip_chnl.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'data_in' does not match port width (68) of module 'router_fifo' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (68) of module 'router_fifo' [E:/Automation/Router/router/ip_chnl.v:73]
WARNING: [Synth 8-7071] port 'rd_add' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'wr_add' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'wr_dir' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'rd_dir' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'full_ext' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7023] instance 'r1' of module 'router_fifo' has 14 connections declared, but only 9 given [E:/Automation/Router/router/ip_chnl.v:72]
INFO: [Synth 8-6157] synthesizing module 'register_32bit' [E:/Automation/Router/router/register_32bit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'register_32bit' (0#1) [E:/Automation/Router/router/register_32bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'routing_algo_mesh' [E:/Automation/Router/router/routing_algo_mesh.v:4]
INFO: [Synth 8-6155] done synthesizing module 'routing_algo_mesh' (0#1) [E:/Automation/Router/router/routing_algo_mesh.v:4]
INFO: [Synth 8-6157] synthesizing module 'irs' [E:/Automation/Router/router/IRS.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff_asynch_clr' [E:/Automation/Router/router/dff_asynch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dff_asynch_clr' (0#1) [E:/Automation/Router/router/dff_asynch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'irs' (0#1) [E:/Automation/Router/router/IRS.v:1]
WARNING: [Synth 8-7071] port 'en1' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en2' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en4' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en5' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en6' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7023] instance 'irs1' of module 'irs' has 14 connections declared, but only 9 given [E:/Automation/Router/router/ip_chnl.v:80]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_reset' [E:/Automation/Router/router/dff_synch_reset.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_reset' (0#1) [E:/Automation/Router/router/dff_synch_reset.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_set' [E:/Automation/Router/router/dff_synch_set.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_set' (0#1) [E:/Automation/Router/router/dff_synch_set.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ip_chnl' (0#1) [E:/Automation/Router/router/ip_chnl.v:1]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7023] instance 'vc1' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7023] instance 'vc2' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7023] instance 'vc3' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7023] instance 'vc4' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:117]
INFO: [Synth 8-6155] done synthesizing module 'ip_link' (0#1) [E:/Automation/Router/router/ip_link.v:3]
INFO: [Synth 8-6157] synthesizing module 'op_link1' [E:/Automation/Router/router/op_link1.v:4]
INFO: [Synth 8-6157] synthesizing module 'round_robin_req' [E:/Automation/Router/router/round_robin_req.v:22]
INFO: [Synth 8-6157] synthesizing module 'rr_arbiter' [E:/Automation/Router/router/rr_arbiter.v:23]
INFO: [Synth 8-6157] synthesizing module 'priority_encoder' [E:/Automation/Router/router/priority_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder' (0#1) [E:/Automation/Router/router/priority_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'falling_edge_pulse_generator' [E:/Automation/Router/router/falling_edge_pulse_generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'falling_edge_pulse_generator' (0#1) [E:/Automation/Router/router/falling_edge_pulse_generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rr_arbiter' (0#1) [E:/Automation/Router/router/rr_arbiter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'round_robin_req' (0#1) [E:/Automation/Router/router/round_robin_req.v:22]
WARNING: [Synth 8-7071] port 'g_b1' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b2' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b3' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b4' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt1' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt2' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt3' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt4' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt5' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt6' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt7' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt8' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt9' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt10' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt11' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt12' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt13' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt14' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt15' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt16' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req1' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req2' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req3' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req4' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req5' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req6' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req7' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req8' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req9' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req10' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req11' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req12' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req13' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link1.v:123]
INFO: [Synth 8-6157] synthesizing module 'encoder_r' [E:/project_2/project_2.srcs/sources_1/new/encoder_r.v:23]
INFO: [Synth 8-6155] done synthesizing module 'encoder_r' (0#1) [E:/project_2/project_2.srcs/sources_1/new/encoder_r.v:23]
INFO: [Synth 8-6157] synthesizing module 'allot_vc' [E:/Automation/Router/router/allot_vc.v:3]
INFO: [Synth 8-6157] synthesizing module 'register_1bit' [E:/Automation/Router/router/register_1bit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'register_1bit' (0#1) [E:/Automation/Router/router/register_1bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'register_4bit' [E:/Automation/Router/router/register_4bit.v:5]
WARNING: [Synth 8-567] referenced signal 'din' should be on the sensitivity list [E:/Automation/Router/router/register_4bit.v:14]
INFO: [Synth 8-6155] done synthesizing module 'register_4bit' (0#1) [E:/Automation/Router/router/register_4bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'mux' [E:/Automation/Router/router/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [E:/Automation/Router/router/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'allot_vc' (0#1) [E:/Automation/Router/router/allot_vc.v:3]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link1.v:153]
INFO: [Synth 8-6157] synthesizing module 'rr_comb_new' [E:/Automation/Router/router/rr_comb_new.v:2]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_clr' [E:/Automation/Router/router/dff_synch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_clr' (0#1) [E:/Automation/Router/router/dff_synch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'rr_comb_new' (0#1) [E:/Automation/Router/router/rr_comb_new.v:2]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link1.v:278]
INFO: [Synth 8-6157] synthesizing module 'demux_16' [E:/Automation/Router/router/demux_16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'demux_16' (0#1) [E:/Automation/Router/router/demux_16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'op_link1' (0#1) [E:/Automation/Router/router/op_link1.v:4]
WARNING: [Synth 8-7023] instance 'op_l1' of module 'op_link1' has 140 connections declared, but only 127 given [E:/Automation/Router/router/top_module.v:1142]
INFO: [Synth 8-6157] synthesizing module 'op_link2' [E:/Automation/Router/router/op_link2.v:3]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link2.v:98]
INFO: [Synth 8-6157] synthesizing module 'encoder' [E:/Automation/Router/router/encoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'encoder' (0#1) [E:/Automation/Router/router/encoder.v:3]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link2.v:128]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link2.v:257]
INFO: [Synth 8-6155] done synthesizing module 'op_link2' (0#1) [E:/Automation/Router/router/op_link2.v:3]
INFO: [Synth 8-6157] synthesizing module 'op_link3' [E:/Automation/Router/router/op_link3.v:3]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link3.v:97]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link3.v:127]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link3.v:250]
INFO: [Synth 8-6155] done synthesizing module 'op_link3' (0#1) [E:/Automation/Router/router/op_link3.v:3]
INFO: [Synth 8-6157] synthesizing module 'op_link4' [E:/Automation/Router/router/op_link4.v:1]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link4.v:85]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link4.v:115]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link4.v:242]
INFO: [Synth 8-6155] done synthesizing module 'op_link4' (0#1) [E:/Automation/Router/router/op_link4.v:1]
INFO: [Synth 8-6157] synthesizing module 'op_core' [E:/Automation/Router/router/op_core.v:4]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_core.v:116]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_core.v:127]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_core.v:250]
INFO: [Synth 8-6155] done synthesizing module 'op_core' (0#1) [E:/Automation/Router/router/op_core.v:4]
INFO: [Synth 8-6157] synthesizing module 'op_data_path' [E:/Automation/Router/router/op_data_path.v:1]
INFO: [Synth 8-6157] synthesizing module 'final_op_data' [E:/Automation/Router/router/fop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'final_op_data' (0#1) [E:/Automation/Router/router/fop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'op_data_path' (0#1) [E:/Automation/Router/router/op_data_path.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (0#1) [E:/Automation/Router/router/top_module.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:61]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:62]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:64]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:65]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:66]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:67]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:68]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:69]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:70]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:71]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:72]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:73]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:74]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:75]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:76]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:86]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:87]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:88]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:89]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:90]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:91]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:92]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:93]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:94]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:95]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:96]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:97]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:98]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:99]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:100]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:101]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:102]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:103]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:104]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:105]
WARNING: [Synth 8-7023] instance 'inst' of module 'top_module' has 83 connections declared, but only 53 given [E:/Automation/new/Auto_Mesh.sv:52]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:61]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:62]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:64]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:65]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:66]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:67]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:68]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:69]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:70]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:71]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:72]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:73]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:74]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:75]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:76]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:86]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:87]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:88]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:89]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:90]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:91]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:92]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:93]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:94]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:95]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:96]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:97]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:98]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:99]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:100]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:101]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:102]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:103]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:104]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:105]
WARNING: [Synth 8-7023] instance 'inst' of module 'top_module' has 83 connections declared, but only 53 given [E:/Automation/new/Auto_Mesh.sv:52]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:61]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:62]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:64]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:65]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:66]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:67]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:68]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:69]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:70]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:71]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:72]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:73]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:74]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:75]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:76]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:86]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:87]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:88]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:89]
INFO: [Common 17-14] Message 'Synth 8-689' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'inst' of module 'top_module' has 83 connections declared, but only 53 given [E:/Automation/new/Auto_Mesh.sv:52]
WARNING: [Synth 8-7023] instance 'inst' of module 'top_module' has 83 connections declared, but only 53 given [E:/Automation/new/Auto_Mesh.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'Auto_Mesh' (0#1) [E:/Automation/new/Auto_Mesh.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Main_auto' (0#1) [E:/Automation/new/Main_auto.sv:23]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:76]
WARNING: [Synth 8-6014] Unused sequential element busy_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:77]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:116]
WARNING: [Synth 8-6014] Unused sequential element old_PC_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:246]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:275]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:112]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:65]
WARNING: [Synth 8-6014] Unused sequential element store_addr_reg was removed.  [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:166]
WARNING: [Synth 8-6014] Unused sequential element store_data_reg was removed.  [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:167]
WARNING: [Synth 8-6014] Unused sequential element store_valid_reg was removed.  [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:168]
WARNING: [Synth 8-6014] Unused sequential element store_executed_reg was removed.  [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:169]
WARNING: [Synth 8-6014] Unused sequential element primary_result_buffer_reg[0] was removed.  [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:201]
WARNING: [Synth 8-6014] Unused sequential element primary_result_buffer_reg[1] was removed.  [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:201]
WARNING: [Synth 8-3848] Net out_router_data in module/entity top_dcls_brisc_ni does not have driver. [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:30]
WARNING: [Synth 8-3848] Net nidepack_out in module/entity top_dcls_brisc_ni does not have driver. [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:35]
WARNING: [Synth 8-3848] Net empty in module/entity top_dcls_brisc_ni does not have driver. [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:36]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [E:/Automation/NI+nidepack/depack.v:42]
WARNING: [Synth 8-3848] Net nxt_reset in module/entity ip_chnl does not have driver. [E:/Automation/Router/router/ip_chnl.v:13]
WARNING: [Synth 8-3848] Net reg_out in module/entity ip_chnl does not have driver. [E:/Automation/Router/router/ip_chnl.v:15]
WARNING: [Synth 8-6014] Unused sequential element r0_reg was removed.  [E:/Automation/Router/router/priority_encoder.v:32]
WARNING: [Synth 8-6014] Unused sequential element r1_reg was removed.  [E:/Automation/Router/router/priority_encoder.v:33]
WARNING: [Synth 8-6014] Unused sequential element r2_reg was removed.  [E:/Automation/Router/router/priority_encoder.v:34]
WARNING: [Synth 8-6014] Unused sequential element r3_reg was removed.  [E:/Automation/Router/router/priority_encoder.v:35]
WARNING: [Synth 8-3848] Net b1_logic in module/entity rr_comb_new does not have driver. [E:/Automation/Router/router/rr_comb_new.v:21]
WARNING: [Synth 8-3848] Net b0_logic in module/entity rr_comb_new does not have driver. [E:/Automation/Router/router/rr_comb_new.v:21]
WARNING: [Synth 8-7129] Port data_in[28] in module final_op_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[27] in module final_op_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk1 in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk2 in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk3 in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk4 in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk_core in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port b1_logic in module rr_comb_new is either unconnected or has no load
WARNING: [Synth 8-7129] Port b0_logic in module rr_comb_new is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module register_4bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port g1 in module encoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module priority_encoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer1 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer2 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer3 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer4 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer5 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer6 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer7 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer8 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer9 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer10 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer11 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer12 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer13 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer14 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer15 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer16 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port g1 in module encoder_r is either unconnected or has no load
WARNING: [Synth 8-7129] Port rok_link1_vc1 in module op_link1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rok_link1_vc2 in module op_link1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rok_link1_vc3 in module op_link1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rok_link1_vc4 in module op_link1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer_org in module irs is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[31] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[28] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[27] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[26] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[25] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[24] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[23] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[22] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[21] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[20] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[19] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[18] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[17] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[16] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[15] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[14] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[13] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[12] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[11] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[10] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[9] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[8] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module register_32bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[67] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[66] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[65] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[64] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[63] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[62] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[61] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[60] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[59] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[58] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[57] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[56] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[55] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[54] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[53] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[52] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[51] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[50] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[49] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[48] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[47] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[46] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[45] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[44] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[43] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[42] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[41] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[40] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[39] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[38] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[37] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[36] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[35] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[34] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[33] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[32] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port nxt_reset in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[31] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[30] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[29] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[28] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[27] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[26] in module ip_chnl is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:35 . Memory (MB): peak = 3085.262 ; gain = 25.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 3085.262 ; gain = 25.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 3085.262 ; gain = 25.824
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3085.262 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:51 . Memory (MB): peak = 3085.262 ; gain = 25.824
set_property is_enabled false [get_files  E:/Automation/Router/router/encoder.v]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_2\project_2.srcs\sources_1\new\encoder_r.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\encoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_2\project_2.srcs\sources_1\new\encoder_r.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\encoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_2\project_2.srcs\sources_1\new\encoder_r.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\encoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_2\project_2.srcs\sources_1\new\encoder_r.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\encoder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
ERROR: [Common 17-180] Spawn failed: No error
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 3085.262 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'DEFAULT_DATA' becomes localparam in 'Auto_Mesh' with formal parameter declaration list [E:/Automation/new/Auto_Mesh.sv:43]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'wr_en' is not allowed [E:/Automation/new/Main_auto.sv:30]
INFO: [Synth 8-11241] undeclared symbol 'mux_out3', assumed default net type 'wire' [E:/Automation/Router/router/allot_vc.v:262]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'depack' [E:/Automation/NI+nidepack/depack.v:100]
INFO: [Synth 8-9937] previous definition of design element 'depack' is here [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:398]
INFO: [Synth 8-11241] undeclared symbol 'rd_en_out', assumed default net type 'wire' [E:/Automation/Router/router/ip_chnl.v:72]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l1', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:167]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l2', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:168]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l3', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:169]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l4', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:170]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_c', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:171]
INFO: [Synth 8-11241] undeclared symbol 'wen_int', assumed default net type 'wire' [E:/Automation/Router/router/router_fifo.v:20]
INFO: [Synth 8-11241] undeclared symbol 'ren_int', assumed default net type 'wire' [E:/Automation/Router/router/router_fifo.v:21]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'router_fifo' [E:/Automation/Router/router/router_fifo.v:37]
INFO: [Synth 8-9937] previous definition of design element 'router_fifo' is here [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:456]
INFO: [Synth 8-11241] undeclared symbol 'to_peripheral_data', assumed default net type 'wire' [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:75]
INFO: [Synth 8-6157] synthesizing module 'Main_auto' [E:/Automation/new/Main_auto.sv:23]
INFO: [Synth 8-6157] synthesizing module 'top_dcls_brisc_ni' [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:23]
INFO: [Synth 8-6157] synthesizing module 'DCLS_BRISC_NI' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:21]
INFO: [Synth 8-6157] synthesizing module 'RISC_V_Core' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fetch_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mem_interface' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BSRAM' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSRAM' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
INFO: [Synth 8-6155] done synthesizing module 'mem_interface' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fetch_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
INFO: [Synth 8-6157] synthesizing module 'decode_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
	Parameter CORE bound to: 0 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'regFile' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:24]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_SEL_BITS bound to: 5 - type: integer 
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[0]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[1]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[2]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[3]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[4]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[5]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[6]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[7]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[8]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[9]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[10]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[11]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[12]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[13]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[14]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[15]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[16]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[17]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[18]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[19]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[20]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[21]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[22]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[23]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[24]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[25]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[26]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[27]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[28]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[29]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[30]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[31]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
INFO: [Synth 8-6155] done synthesizing module 'regFile' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:24]
INFO: [Synth 8-6155] done synthesizing module 'decode_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
	Parameter CORE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
INFO: [Synth 8-6157] synthesizing module 'execution_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'execution_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
INFO: [Synth 8-6157] synthesizing module 'memory_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'writeback_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V_Core' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
INFO: [Synth 8-6157] synthesizing module 'RISC_V_Core__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fetch_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mem_interface__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BSRAM__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSRAM__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
INFO: [Synth 8-6155] done synthesizing module 'mem_interface__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fetch_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
INFO: [Synth 8-6157] synthesizing module 'decode_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
	Parameter CORE bound to: 1 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decode_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
	Parameter CORE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'control_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
INFO: [Synth 8-6157] synthesizing module 'execution_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'execution_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
INFO: [Synth 8-6157] synthesizing module 'memory_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'writeback_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V_Core__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
WARNING: [Synth 8-324] index 2 out of range [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:215]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:215]
WARNING: [Synth 8-689] width (32) of port connection 'address' does not match port width (20) of module 'memory_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:245]
INFO: [Synth 8-6155] done synthesizing module 'DCLS_BRISC_NI' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:21]
INFO: [Synth 8-6157] synthesizing module 'encoder' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344]
INFO: [Synth 8-6155] done synthesizing module 'encoder' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344]
WARNING: [Synth 8-689] width (1) of port connection 'data_in' does not match port width (32) of module 'encoder' [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:75]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (68) of module 'encoder' [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:76]
INFO: [Synth 8-6155] done synthesizing module 'top_dcls_brisc_ni' (0#1) [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:23]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
INFO: [Synth 8-6157] synthesizing module 'nidepack' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:271]
INFO: [Synth 8-6157] synthesizing module 'decoder_2' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:333]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:333]
WARNING: [Synth 8-689] width (32) of port connection 'dat_in' does not match port width (68) of module 'decoder_2' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:289]
INFO: [Synth 8-6157] synthesizing module 'depack' [E:/Automation/NI+nidepack/depack.v:21]
INFO: [Synth 8-6155] done synthesizing module 'depack' (0#1) [E:/Automation/NI+nidepack/depack.v:21]
INFO: [Synth 8-6157] synthesizing module 'router_fifo' [E:/Automation/Router/router/router_fifo.v:5]
INFO: [Synth 8-6157] synthesizing module 'gray_mod6' [E:/Automation/Router/router/gray_mod6.v:3]
INFO: [Synth 8-6157] synthesizing module 'jk_ff' [E:/Automation/Router/router/jk_ff.v:4]
INFO: [Synth 8-6155] done synthesizing module 'jk_ff' (0#1) [E:/Automation/Router/router/jk_ff.v:4]
INFO: [Synth 8-6155] done synthesizing module 'gray_mod6' (0#1) [E:/Automation/Router/router/gray_mod6.v:3]
INFO: [Synth 8-6157] synthesizing module 'memory' [E:/Automation/Router/router/memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memory' (0#1) [E:/Automation/Router/router/memory.v:23]
WARNING: [Synth 8-689] width (68) of port connection 'data_in' does not match port width (32) of module 'memory' [E:/Automation/Router/router/router_fifo.v:30]
WARNING: [Synth 8-689] width (68) of port connection 'data_out' does not match port width (32) of module 'memory' [E:/Automation/Router/router/router_fifo.v:30]
INFO: [Synth 8-6157] synthesizing module 'asynch_comparator' [E:/Automation/Router/router/asynch_comparator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'asynch_comparator' (0#1) [E:/Automation/Router/router/asynch_comparator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'router_fifo' (0#1) [E:/Automation/Router/router/router_fifo.v:5]
WARNING: [Synth 8-689] width (32) of port connection 'data_in' does not match port width (68) of module 'router_fifo' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:292]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (68) of module 'router_fifo' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:293]
WARNING: [Synth 8-7071] port 'empty' of module 'router_fifo' is unconnected for instance 'F1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:291]
WARNING: [Synth 8-7023] instance 'F1' of module 'router_fifo' has 14 connections declared, but only 13 given [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:291]
INFO: [Synth 8-6155] done synthesizing module 'nidepack' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:271]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
INFO: [Synth 8-6157] synthesizing module 'Auto_Mesh' [E:/Automation/new/Auto_Mesh.sv:23]
INFO: [Synth 8-6157] synthesizing module 'top_module' [E:/Automation/Router/router/top_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'ip_link' [E:/Automation/Router/router/ip_link.v:3]
INFO: [Synth 8-6157] synthesizing module 'ip_chnl' [E:/Automation/Router/router/ip_chnl.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'data_in' does not match port width (68) of module 'router_fifo' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (68) of module 'router_fifo' [E:/Automation/Router/router/ip_chnl.v:73]
WARNING: [Synth 8-7071] port 'rd_add' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'wr_add' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'wr_dir' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'rd_dir' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'full_ext' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7023] instance 'r1' of module 'router_fifo' has 14 connections declared, but only 9 given [E:/Automation/Router/router/ip_chnl.v:72]
INFO: [Synth 8-6157] synthesizing module 'register_32bit' [E:/Automation/Router/router/register_32bit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'register_32bit' (0#1) [E:/Automation/Router/router/register_32bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'routing_algo_mesh' [E:/Automation/Router/router/routing_algo_mesh.v:4]
INFO: [Synth 8-6155] done synthesizing module 'routing_algo_mesh' (0#1) [E:/Automation/Router/router/routing_algo_mesh.v:4]
INFO: [Synth 8-6157] synthesizing module 'irs' [E:/Automation/Router/router/IRS.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff_asynch_clr' [E:/Automation/Router/router/dff_asynch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dff_asynch_clr' (0#1) [E:/Automation/Router/router/dff_asynch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'irs' (0#1) [E:/Automation/Router/router/IRS.v:1]
WARNING: [Synth 8-7071] port 'en1' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en2' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en4' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en5' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en6' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7023] instance 'irs1' of module 'irs' has 14 connections declared, but only 9 given [E:/Automation/Router/router/ip_chnl.v:80]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_reset' [E:/Automation/Router/router/dff_synch_reset.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_reset' (0#1) [E:/Automation/Router/router/dff_synch_reset.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_set' [E:/Automation/Router/router/dff_synch_set.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_set' (0#1) [E:/Automation/Router/router/dff_synch_set.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ip_chnl' (0#1) [E:/Automation/Router/router/ip_chnl.v:1]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7023] instance 'vc1' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7023] instance 'vc2' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7023] instance 'vc3' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7023] instance 'vc4' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:117]
INFO: [Synth 8-6155] done synthesizing module 'ip_link' (0#1) [E:/Automation/Router/router/ip_link.v:3]
INFO: [Synth 8-6157] synthesizing module 'op_link1' [E:/Automation/Router/router/op_link1.v:4]
INFO: [Synth 8-6157] synthesizing module 'round_robin_req' [E:/Automation/Router/router/round_robin_req.v:22]
INFO: [Synth 8-6157] synthesizing module 'rr_arbiter' [E:/Automation/Router/router/rr_arbiter.v:23]
INFO: [Synth 8-6157] synthesizing module 'priority_encoder' [E:/Automation/Router/router/priority_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder' (0#1) [E:/Automation/Router/router/priority_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'falling_edge_pulse_generator' [E:/Automation/Router/router/falling_edge_pulse_generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'falling_edge_pulse_generator' (0#1) [E:/Automation/Router/router/falling_edge_pulse_generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rr_arbiter' (0#1) [E:/Automation/Router/router/rr_arbiter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'round_robin_req' (0#1) [E:/Automation/Router/router/round_robin_req.v:22]
WARNING: [Synth 8-7071] port 'g_b1' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b2' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b3' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b4' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt1' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt2' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt3' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt4' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt5' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt6' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt7' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt8' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt9' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt10' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt11' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt12' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt13' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt14' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt15' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt16' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req1' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req2' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req3' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req4' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req5' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req6' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req7' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req8' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req9' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req10' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req11' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req12' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req13' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link1.v:123]
INFO: [Synth 8-6157] synthesizing module 'encoder_r' [E:/project_2/project_2.srcs/sources_1/new/encoder_r.v:23]
INFO: [Synth 8-6155] done synthesizing module 'encoder_r' (0#1) [E:/project_2/project_2.srcs/sources_1/new/encoder_r.v:23]
INFO: [Synth 8-6157] synthesizing module 'allot_vc' [E:/Automation/Router/router/allot_vc.v:3]
INFO: [Synth 8-6157] synthesizing module 'register_1bit' [E:/Automation/Router/router/register_1bit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'register_1bit' (0#1) [E:/Automation/Router/router/register_1bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'register_4bit' [E:/Automation/Router/router/register_4bit.v:5]
WARNING: [Synth 8-567] referenced signal 'din' should be on the sensitivity list [E:/Automation/Router/router/register_4bit.v:14]
INFO: [Synth 8-6155] done synthesizing module 'register_4bit' (0#1) [E:/Automation/Router/router/register_4bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'mux' [E:/Automation/Router/router/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [E:/Automation/Router/router/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'allot_vc' (0#1) [E:/Automation/Router/router/allot_vc.v:3]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link1.v:153]
INFO: [Synth 8-6157] synthesizing module 'rr_comb_new' [E:/Automation/Router/router/rr_comb_new.v:2]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_clr' [E:/Automation/Router/router/dff_synch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_clr' (0#1) [E:/Automation/Router/router/dff_synch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'rr_comb_new' (0#1) [E:/Automation/Router/router/rr_comb_new.v:2]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link1.v:278]
INFO: [Synth 8-6157] synthesizing module 'demux_16' [E:/Automation/Router/router/demux_16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'demux_16' (0#1) [E:/Automation/Router/router/demux_16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'op_link1' (0#1) [E:/Automation/Router/router/op_link1.v:4]
WARNING: [Synth 8-7023] instance 'op_l1' of module 'op_link1' has 140 connections declared, but only 127 given [E:/Automation/Router/router/top_module.v:1142]
INFO: [Synth 8-6157] synthesizing module 'op_link2' [E:/Automation/Router/router/op_link2.v:3]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link2.v:98]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/Automation/Router/router/op_link2.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g1' does not exist [E:/Automation/Router/router/op_link2.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g2' does not exist [E:/Automation/Router/router/op_link2.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g3' does not exist [E:/Automation/Router/router/op_link2.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g4' does not exist [E:/Automation/Router/router/op_link2.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g5' does not exist [E:/Automation/Router/router/op_link2.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g6' does not exist [E:/Automation/Router/router/op_link2.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g7' does not exist [E:/Automation/Router/router/op_link2.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g8' does not exist [E:/Automation/Router/router/op_link2.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g9' does not exist [E:/Automation/Router/router/op_link2.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g10' does not exist [E:/Automation/Router/router/op_link2.v:124]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g11' does not exist [E:/Automation/Router/router/op_link2.v:124]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g12' does not exist [E:/Automation/Router/router/op_link2.v:124]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g13' does not exist [E:/Automation/Router/router/op_link2.v:124]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g14' does not exist [E:/Automation/Router/router/op_link2.v:124]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g15' does not exist [E:/Automation/Router/router/op_link2.v:124]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g16' does not exist [E:/Automation/Router/router/op_link2.v:124]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'encoded_addr' does not exist [E:/Automation/Router/router/op_link2.v:125]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link2.v:128]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link2.v:257]
ERROR: [Synth 8-6156] failed synthesizing module 'op_link2' [E:/Automation/Router/router/op_link2.v:3]
ERROR: [Synth 8-6156] failed synthesizing module 'top_module' [E:/Automation/Router/router/top_module.v:3]
ERROR: [Synth 8-196] conditional expression could not be resolved to a constant [E:/Automation/new/Auto_Mesh.sv:51]
ERROR: [Synth 8-196] conditional expression could not be resolved to a constant [E:/Automation/new/Auto_Mesh.sv:50]
ERROR: [Synth 8-6156] failed synthesizing module 'Auto_Mesh' [E:/Automation/new/Auto_Mesh.sv:23]
ERROR: [Synth 8-6156] failed synthesizing module 'Main_auto' [E:/Automation/new/Main_auto.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 3085.262 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 3085.262 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
ERROR: [Common 17-180] Spawn failed: No error
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 3085.262 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'DEFAULT_DATA' becomes localparam in 'Auto_Mesh' with formal parameter declaration list [E:/Automation/new/Auto_Mesh.sv:43]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'wr_en' is not allowed [E:/Automation/new/Main_auto.sv:30]
INFO: [Synth 8-11241] undeclared symbol 'mux_out3', assumed default net type 'wire' [E:/Automation/Router/router/allot_vc.v:262]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'depack' [E:/Automation/NI+nidepack/depack.v:100]
INFO: [Synth 8-9937] previous definition of design element 'depack' is here [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:398]
INFO: [Synth 8-11241] undeclared symbol 'rd_en_out', assumed default net type 'wire' [E:/Automation/Router/router/ip_chnl.v:72]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l1', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:167]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l2', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:168]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l3', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:169]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l4', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:170]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_c', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:171]
INFO: [Synth 8-11241] undeclared symbol 'wen_int', assumed default net type 'wire' [E:/Automation/Router/router/router_fifo.v:20]
INFO: [Synth 8-11241] undeclared symbol 'ren_int', assumed default net type 'wire' [E:/Automation/Router/router/router_fifo.v:21]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'router_fifo' [E:/Automation/Router/router/router_fifo.v:37]
INFO: [Synth 8-9937] previous definition of design element 'router_fifo' is here [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:456]
INFO: [Synth 8-6157] synthesizing module 'Main_auto' [E:/Automation/new/Main_auto.sv:23]
INFO: [Synth 8-6157] synthesizing module 'top_dcls_brisc_ni' [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:23]
INFO: [Synth 8-6157] synthesizing module 'DCLS_BRISC_NI' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:21]
INFO: [Synth 8-6157] synthesizing module 'RISC_V_Core' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fetch_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mem_interface' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BSRAM' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSRAM' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
INFO: [Synth 8-6155] done synthesizing module 'mem_interface' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fetch_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
INFO: [Synth 8-6157] synthesizing module 'decode_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
	Parameter CORE bound to: 0 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'regFile' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:24]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_SEL_BITS bound to: 5 - type: integer 
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[0]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[1]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[2]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[3]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[4]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[5]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[6]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[7]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[8]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[9]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[10]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[11]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[12]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[13]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[14]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[15]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[16]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[17]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[18]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[19]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[20]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[21]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[22]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[23]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[24]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[25]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[26]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[27]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[28]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[29]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[30]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[31]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
INFO: [Synth 8-6155] done synthesizing module 'regFile' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:24]
INFO: [Synth 8-6155] done synthesizing module 'decode_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
	Parameter CORE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
INFO: [Synth 8-6157] synthesizing module 'execution_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'execution_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
INFO: [Synth 8-6157] synthesizing module 'memory_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'writeback_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V_Core' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
INFO: [Synth 8-6157] synthesizing module 'RISC_V_Core__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fetch_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mem_interface__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BSRAM__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSRAM__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
INFO: [Synth 8-6155] done synthesizing module 'mem_interface__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fetch_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
INFO: [Synth 8-6157] synthesizing module 'decode_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
	Parameter CORE bound to: 1 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decode_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
	Parameter CORE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'control_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
INFO: [Synth 8-6157] synthesizing module 'execution_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'execution_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
INFO: [Synth 8-6157] synthesizing module 'memory_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'writeback_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V_Core__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
WARNING: [Synth 8-324] index 2 out of range [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:215]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:215]
WARNING: [Synth 8-689] width (32) of port connection 'address' does not match port width (20) of module 'memory_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:245]
INFO: [Synth 8-6155] done synthesizing module 'DCLS_BRISC_NI' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:21]
INFO: [Synth 8-6157] synthesizing module 'encoder' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344]
INFO: [Synth 8-6155] done synthesizing module 'encoder' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (68) of module 'encoder' [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:77]
INFO: [Synth 8-6155] done synthesizing module 'top_dcls_brisc_ni' (0#1) [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:23]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
INFO: [Synth 8-6157] synthesizing module 'nidepack' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:271]
INFO: [Synth 8-6157] synthesizing module 'decoder_2' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:333]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:333]
WARNING: [Synth 8-689] width (32) of port connection 'dat_in' does not match port width (68) of module 'decoder_2' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:289]
INFO: [Synth 8-6157] synthesizing module 'depack' [E:/Automation/NI+nidepack/depack.v:21]
INFO: [Synth 8-6155] done synthesizing module 'depack' (0#1) [E:/Automation/NI+nidepack/depack.v:21]
INFO: [Synth 8-6157] synthesizing module 'router_fifo' [E:/Automation/Router/router/router_fifo.v:5]
INFO: [Synth 8-6157] synthesizing module 'gray_mod6' [E:/Automation/Router/router/gray_mod6.v:3]
INFO: [Synth 8-6157] synthesizing module 'jk_ff' [E:/Automation/Router/router/jk_ff.v:4]
INFO: [Synth 8-6155] done synthesizing module 'jk_ff' (0#1) [E:/Automation/Router/router/jk_ff.v:4]
INFO: [Synth 8-6155] done synthesizing module 'gray_mod6' (0#1) [E:/Automation/Router/router/gray_mod6.v:3]
INFO: [Synth 8-6157] synthesizing module 'memory' [E:/Automation/Router/router/memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memory' (0#1) [E:/Automation/Router/router/memory.v:23]
WARNING: [Synth 8-689] width (68) of port connection 'data_in' does not match port width (32) of module 'memory' [E:/Automation/Router/router/router_fifo.v:30]
WARNING: [Synth 8-689] width (68) of port connection 'data_out' does not match port width (32) of module 'memory' [E:/Automation/Router/router/router_fifo.v:30]
INFO: [Synth 8-6157] synthesizing module 'asynch_comparator' [E:/Automation/Router/router/asynch_comparator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'asynch_comparator' (0#1) [E:/Automation/Router/router/asynch_comparator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'router_fifo' (0#1) [E:/Automation/Router/router/router_fifo.v:5]
WARNING: [Synth 8-689] width (32) of port connection 'data_in' does not match port width (68) of module 'router_fifo' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:292]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (68) of module 'router_fifo' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:293]
WARNING: [Synth 8-7071] port 'empty' of module 'router_fifo' is unconnected for instance 'F1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:291]
WARNING: [Synth 8-7023] instance 'F1' of module 'router_fifo' has 14 connections declared, but only 13 given [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:291]
INFO: [Synth 8-6155] done synthesizing module 'nidepack' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:271]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
INFO: [Synth 8-6157] synthesizing module 'Auto_Mesh' [E:/Automation/new/Auto_Mesh.sv:23]
INFO: [Synth 8-6157] synthesizing module 'top_module' [E:/Automation/Router/router/top_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'ip_link' [E:/Automation/Router/router/ip_link.v:3]
INFO: [Synth 8-6157] synthesizing module 'ip_chnl' [E:/Automation/Router/router/ip_chnl.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'data_in' does not match port width (68) of module 'router_fifo' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (68) of module 'router_fifo' [E:/Automation/Router/router/ip_chnl.v:73]
WARNING: [Synth 8-7071] port 'rd_add' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'wr_add' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'wr_dir' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'rd_dir' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'full_ext' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7023] instance 'r1' of module 'router_fifo' has 14 connections declared, but only 9 given [E:/Automation/Router/router/ip_chnl.v:72]
INFO: [Synth 8-6157] synthesizing module 'register_32bit' [E:/Automation/Router/router/register_32bit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'register_32bit' (0#1) [E:/Automation/Router/router/register_32bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'routing_algo_mesh' [E:/Automation/Router/router/routing_algo_mesh.v:4]
INFO: [Synth 8-6155] done synthesizing module 'routing_algo_mesh' (0#1) [E:/Automation/Router/router/routing_algo_mesh.v:4]
INFO: [Synth 8-6157] synthesizing module 'irs' [E:/Automation/Router/router/IRS.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff_asynch_clr' [E:/Automation/Router/router/dff_asynch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dff_asynch_clr' (0#1) [E:/Automation/Router/router/dff_asynch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'irs' (0#1) [E:/Automation/Router/router/IRS.v:1]
WARNING: [Synth 8-7071] port 'en1' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en2' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en4' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en5' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en6' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7023] instance 'irs1' of module 'irs' has 14 connections declared, but only 9 given [E:/Automation/Router/router/ip_chnl.v:80]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_reset' [E:/Automation/Router/router/dff_synch_reset.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_reset' (0#1) [E:/Automation/Router/router/dff_synch_reset.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_set' [E:/Automation/Router/router/dff_synch_set.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_set' (0#1) [E:/Automation/Router/router/dff_synch_set.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ip_chnl' (0#1) [E:/Automation/Router/router/ip_chnl.v:1]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7023] instance 'vc1' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7023] instance 'vc2' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7023] instance 'vc3' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7023] instance 'vc4' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:117]
INFO: [Synth 8-6155] done synthesizing module 'ip_link' (0#1) [E:/Automation/Router/router/ip_link.v:3]
INFO: [Synth 8-6157] synthesizing module 'op_link1' [E:/Automation/Router/router/op_link1.v:4]
INFO: [Synth 8-6157] synthesizing module 'round_robin_req' [E:/Automation/Router/router/round_robin_req.v:22]
INFO: [Synth 8-6157] synthesizing module 'rr_arbiter' [E:/Automation/Router/router/rr_arbiter.v:23]
INFO: [Synth 8-6157] synthesizing module 'priority_encoder' [E:/Automation/Router/router/priority_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder' (0#1) [E:/Automation/Router/router/priority_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'falling_edge_pulse_generator' [E:/Automation/Router/router/falling_edge_pulse_generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'falling_edge_pulse_generator' (0#1) [E:/Automation/Router/router/falling_edge_pulse_generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rr_arbiter' (0#1) [E:/Automation/Router/router/rr_arbiter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'round_robin_req' (0#1) [E:/Automation/Router/router/round_robin_req.v:22]
WARNING: [Synth 8-7071] port 'g_b1' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b2' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b3' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b4' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt1' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt2' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt3' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt4' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt5' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt6' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt7' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt8' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt9' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt10' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt11' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt12' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt13' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt14' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt15' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt16' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req1' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req2' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req3' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req4' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req5' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req6' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req7' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req8' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req9' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req10' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req11' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req12' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req13' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link1.v:123]
INFO: [Synth 8-6157] synthesizing module 'encoder_r' [E:/project_2/project_2.srcs/sources_1/new/encoder_r.v:23]
INFO: [Synth 8-6155] done synthesizing module 'encoder_r' (0#1) [E:/project_2/project_2.srcs/sources_1/new/encoder_r.v:23]
INFO: [Synth 8-6157] synthesizing module 'allot_vc' [E:/Automation/Router/router/allot_vc.v:3]
INFO: [Synth 8-6157] synthesizing module 'register_1bit' [E:/Automation/Router/router/register_1bit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'register_1bit' (0#1) [E:/Automation/Router/router/register_1bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'register_4bit' [E:/Automation/Router/router/register_4bit.v:5]
WARNING: [Synth 8-567] referenced signal 'din' should be on the sensitivity list [E:/Automation/Router/router/register_4bit.v:14]
INFO: [Synth 8-6155] done synthesizing module 'register_4bit' (0#1) [E:/Automation/Router/router/register_4bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'mux' [E:/Automation/Router/router/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [E:/Automation/Router/router/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'allot_vc' (0#1) [E:/Automation/Router/router/allot_vc.v:3]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link1.v:153]
INFO: [Synth 8-6157] synthesizing module 'rr_comb_new' [E:/Automation/Router/router/rr_comb_new.v:2]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_clr' [E:/Automation/Router/router/dff_synch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_clr' (0#1) [E:/Automation/Router/router/dff_synch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'rr_comb_new' (0#1) [E:/Automation/Router/router/rr_comb_new.v:2]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link1.v:278]
INFO: [Synth 8-6157] synthesizing module 'demux_16' [E:/Automation/Router/router/demux_16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'demux_16' (0#1) [E:/Automation/Router/router/demux_16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'op_link1' (0#1) [E:/Automation/Router/router/op_link1.v:4]
WARNING: [Synth 8-7023] instance 'op_l1' of module 'op_link1' has 140 connections declared, but only 127 given [E:/Automation/Router/router/top_module.v:1142]
INFO: [Synth 8-6157] synthesizing module 'op_link2' [E:/Automation/Router/router/op_link2.v:3]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link2.v:98]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/Automation/Router/router/op_link2.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g1' does not exist [E:/Automation/Router/router/op_link2.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g2' does not exist [E:/Automation/Router/router/op_link2.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g3' does not exist [E:/Automation/Router/router/op_link2.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g4' does not exist [E:/Automation/Router/router/op_link2.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g5' does not exist [E:/Automation/Router/router/op_link2.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g6' does not exist [E:/Automation/Router/router/op_link2.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g7' does not exist [E:/Automation/Router/router/op_link2.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g8' does not exist [E:/Automation/Router/router/op_link2.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g9' does not exist [E:/Automation/Router/router/op_link2.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g10' does not exist [E:/Automation/Router/router/op_link2.v:124]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g11' does not exist [E:/Automation/Router/router/op_link2.v:124]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g12' does not exist [E:/Automation/Router/router/op_link2.v:124]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g13' does not exist [E:/Automation/Router/router/op_link2.v:124]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g14' does not exist [E:/Automation/Router/router/op_link2.v:124]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g15' does not exist [E:/Automation/Router/router/op_link2.v:124]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g16' does not exist [E:/Automation/Router/router/op_link2.v:124]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'encoded_addr' does not exist [E:/Automation/Router/router/op_link2.v:125]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link2.v:128]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link2.v:257]
ERROR: [Synth 8-6156] failed synthesizing module 'op_link2' [E:/Automation/Router/router/op_link2.v:3]
ERROR: [Synth 8-6156] failed synthesizing module 'top_module' [E:/Automation/Router/router/top_module.v:3]
ERROR: [Synth 8-196] conditional expression could not be resolved to a constant [E:/Automation/new/Auto_Mesh.sv:51]
ERROR: [Synth 8-196] conditional expression could not be resolved to a constant [E:/Automation/new/Auto_Mesh.sv:50]
ERROR: [Synth 8-6156] failed synthesizing module 'Auto_Mesh' [E:/Automation/new/Auto_Mesh.sv:23]
ERROR: [Synth 8-6156] failed synthesizing module 'Main_auto' [E:/Automation/new/Main_auto.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 3085.262 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 3085.262 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
ERROR: [Common 17-180] Spawn failed: No error
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 3085.262 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'DEFAULT_DATA' becomes localparam in 'Auto_Mesh' with formal parameter declaration list [E:/Automation/new/Auto_Mesh.sv:43]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'wr_en' is not allowed [E:/Automation/new/Main_auto.sv:30]
INFO: [Synth 8-11241] undeclared symbol 'mux_out3', assumed default net type 'wire' [E:/Automation/Router/router/allot_vc.v:262]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'depack' [E:/Automation/NI+nidepack/depack.v:100]
INFO: [Synth 8-9937] previous definition of design element 'depack' is here [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:398]
INFO: [Synth 8-11241] undeclared symbol 'rd_en_out', assumed default net type 'wire' [E:/Automation/Router/router/ip_chnl.v:72]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l1', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:167]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l2', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:168]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l3', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:169]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l4', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:170]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_c', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:171]
INFO: [Synth 8-11241] undeclared symbol 'wen_int', assumed default net type 'wire' [E:/Automation/Router/router/router_fifo.v:20]
INFO: [Synth 8-11241] undeclared symbol 'ren_int', assumed default net type 'wire' [E:/Automation/Router/router/router_fifo.v:21]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'router_fifo' [E:/Automation/Router/router/router_fifo.v:37]
INFO: [Synth 8-9937] previous definition of design element 'router_fifo' is here [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:456]
INFO: [Synth 8-6157] synthesizing module 'Main_auto' [E:/Automation/new/Main_auto.sv:23]
INFO: [Synth 8-6157] synthesizing module 'top_dcls_brisc_ni' [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:23]
INFO: [Synth 8-6157] synthesizing module 'DCLS_BRISC_NI' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:21]
INFO: [Synth 8-6157] synthesizing module 'RISC_V_Core' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fetch_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mem_interface' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BSRAM' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSRAM' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
INFO: [Synth 8-6155] done synthesizing module 'mem_interface' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fetch_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
INFO: [Synth 8-6157] synthesizing module 'decode_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
	Parameter CORE bound to: 0 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'regFile' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:24]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_SEL_BITS bound to: 5 - type: integer 
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[0]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[1]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[2]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[3]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[4]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[5]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[6]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[7]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[8]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[9]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[10]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[11]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[12]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[13]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[14]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[15]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[16]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[17]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[18]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[19]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[20]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[21]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[22]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[23]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[24]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[25]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[26]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[27]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[28]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[29]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[30]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[31]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
INFO: [Synth 8-6155] done synthesizing module 'regFile' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:24]
INFO: [Synth 8-6155] done synthesizing module 'decode_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
	Parameter CORE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
INFO: [Synth 8-6157] synthesizing module 'execution_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'execution_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
INFO: [Synth 8-6157] synthesizing module 'memory_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'writeback_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V_Core' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
INFO: [Synth 8-6157] synthesizing module 'RISC_V_Core__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fetch_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mem_interface__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BSRAM__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSRAM__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
INFO: [Synth 8-6155] done synthesizing module 'mem_interface__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fetch_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
INFO: [Synth 8-6157] synthesizing module 'decode_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
	Parameter CORE bound to: 1 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decode_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
	Parameter CORE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'control_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
INFO: [Synth 8-6157] synthesizing module 'execution_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'execution_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
INFO: [Synth 8-6157] synthesizing module 'memory_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'writeback_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V_Core__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
WARNING: [Synth 8-324] index 2 out of range [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:215]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:215]
WARNING: [Synth 8-689] width (32) of port connection 'address' does not match port width (20) of module 'memory_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:245]
INFO: [Synth 8-6155] done synthesizing module 'DCLS_BRISC_NI' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:21]
INFO: [Synth 8-6157] synthesizing module 'encoder' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344]
INFO: [Synth 8-6155] done synthesizing module 'encoder' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344]
INFO: [Synth 8-6155] done synthesizing module 'top_dcls_brisc_ni' (0#1) [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'wb_data' does not match port width (68) of module 'top_dcls_brisc_ni' [E:/Automation/new/Main_auto.sv:47]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
INFO: [Synth 8-6157] synthesizing module 'nidepack' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:271]
INFO: [Synth 8-6157] synthesizing module 'decoder_2' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:333]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:333]
WARNING: [Synth 8-689] width (32) of port connection 'dat_in' does not match port width (68) of module 'decoder_2' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:289]
INFO: [Synth 8-6157] synthesizing module 'depack' [E:/Automation/NI+nidepack/depack.v:21]
INFO: [Synth 8-6155] done synthesizing module 'depack' (0#1) [E:/Automation/NI+nidepack/depack.v:21]
INFO: [Synth 8-6157] synthesizing module 'router_fifo' [E:/Automation/Router/router/router_fifo.v:5]
INFO: [Synth 8-6157] synthesizing module 'gray_mod6' [E:/Automation/Router/router/gray_mod6.v:3]
INFO: [Synth 8-6157] synthesizing module 'jk_ff' [E:/Automation/Router/router/jk_ff.v:4]
INFO: [Synth 8-6155] done synthesizing module 'jk_ff' (0#1) [E:/Automation/Router/router/jk_ff.v:4]
INFO: [Synth 8-6155] done synthesizing module 'gray_mod6' (0#1) [E:/Automation/Router/router/gray_mod6.v:3]
INFO: [Synth 8-6157] synthesizing module 'memory' [E:/Automation/Router/router/memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memory' (0#1) [E:/Automation/Router/router/memory.v:23]
WARNING: [Synth 8-689] width (68) of port connection 'data_in' does not match port width (32) of module 'memory' [E:/Automation/Router/router/router_fifo.v:30]
WARNING: [Synth 8-689] width (68) of port connection 'data_out' does not match port width (32) of module 'memory' [E:/Automation/Router/router/router_fifo.v:30]
INFO: [Synth 8-6157] synthesizing module 'asynch_comparator' [E:/Automation/Router/router/asynch_comparator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'asynch_comparator' (0#1) [E:/Automation/Router/router/asynch_comparator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'router_fifo' (0#1) [E:/Automation/Router/router/router_fifo.v:5]
WARNING: [Synth 8-689] width (32) of port connection 'data_in' does not match port width (68) of module 'router_fifo' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:292]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (68) of module 'router_fifo' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:293]
WARNING: [Synth 8-7071] port 'empty' of module 'router_fifo' is unconnected for instance 'F1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:291]
WARNING: [Synth 8-7023] instance 'F1' of module 'router_fifo' has 14 connections declared, but only 13 given [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:291]
INFO: [Synth 8-6155] done synthesizing module 'nidepack' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:271]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-689] width (32) of port connection 'wb_data' does not match port width (68) of module 'top_dcls_brisc_ni' [E:/Automation/new/Main_auto.sv:47]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-689] width (32) of port connection 'wb_data' does not match port width (68) of module 'top_dcls_brisc_ni' [E:/Automation/new/Main_auto.sv:47]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-689] width (32) of port connection 'wb_data' does not match port width (68) of module 'top_dcls_brisc_ni' [E:/Automation/new/Main_auto.sv:47]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
INFO: [Synth 8-6157] synthesizing module 'Auto_Mesh' [E:/Automation/new/Auto_Mesh.sv:23]
INFO: [Synth 8-6157] synthesizing module 'top_module' [E:/Automation/Router/router/top_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'ip_link' [E:/Automation/Router/router/ip_link.v:3]
INFO: [Synth 8-6157] synthesizing module 'ip_chnl' [E:/Automation/Router/router/ip_chnl.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'data_in' does not match port width (68) of module 'router_fifo' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (68) of module 'router_fifo' [E:/Automation/Router/router/ip_chnl.v:73]
WARNING: [Synth 8-7071] port 'rd_add' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'wr_add' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'wr_dir' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'rd_dir' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'full_ext' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7023] instance 'r1' of module 'router_fifo' has 14 connections declared, but only 9 given [E:/Automation/Router/router/ip_chnl.v:72]
INFO: [Synth 8-6157] synthesizing module 'register_32bit' [E:/Automation/Router/router/register_32bit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'register_32bit' (0#1) [E:/Automation/Router/router/register_32bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'routing_algo_mesh' [E:/Automation/Router/router/routing_algo_mesh.v:4]
INFO: [Synth 8-6155] done synthesizing module 'routing_algo_mesh' (0#1) [E:/Automation/Router/router/routing_algo_mesh.v:4]
INFO: [Synth 8-6157] synthesizing module 'irs' [E:/Automation/Router/router/IRS.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff_asynch_clr' [E:/Automation/Router/router/dff_asynch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dff_asynch_clr' (0#1) [E:/Automation/Router/router/dff_asynch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'irs' (0#1) [E:/Automation/Router/router/IRS.v:1]
WARNING: [Synth 8-7071] port 'en1' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en2' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en4' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en5' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en6' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7023] instance 'irs1' of module 'irs' has 14 connections declared, but only 9 given [E:/Automation/Router/router/ip_chnl.v:80]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_reset' [E:/Automation/Router/router/dff_synch_reset.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_reset' (0#1) [E:/Automation/Router/router/dff_synch_reset.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_set' [E:/Automation/Router/router/dff_synch_set.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_set' (0#1) [E:/Automation/Router/router/dff_synch_set.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ip_chnl' (0#1) [E:/Automation/Router/router/ip_chnl.v:1]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7023] instance 'vc1' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7023] instance 'vc2' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7023] instance 'vc3' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7023] instance 'vc4' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:117]
INFO: [Synth 8-6155] done synthesizing module 'ip_link' (0#1) [E:/Automation/Router/router/ip_link.v:3]
WARNING: [Synth 8-689] width (68) of port connection 'data_in' does not match port width (32) of module 'ip_link' [E:/Automation/Router/router/top_module.v:1032]
INFO: [Synth 8-6157] synthesizing module 'op_link1' [E:/Automation/Router/router/op_link1.v:4]
INFO: [Synth 8-6157] synthesizing module 'round_robin_req' [E:/Automation/Router/router/round_robin_req.v:22]
INFO: [Synth 8-6157] synthesizing module 'rr_arbiter' [E:/Automation/Router/router/rr_arbiter.v:23]
INFO: [Synth 8-6157] synthesizing module 'priority_encoder' [E:/Automation/Router/router/priority_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder' (0#1) [E:/Automation/Router/router/priority_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'falling_edge_pulse_generator' [E:/Automation/Router/router/falling_edge_pulse_generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'falling_edge_pulse_generator' (0#1) [E:/Automation/Router/router/falling_edge_pulse_generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rr_arbiter' (0#1) [E:/Automation/Router/router/rr_arbiter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'round_robin_req' (0#1) [E:/Automation/Router/router/round_robin_req.v:22]
WARNING: [Synth 8-7071] port 'g_b1' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b2' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b3' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b4' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt1' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt2' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt3' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt4' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt5' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt6' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt7' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt8' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt9' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt10' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt11' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt12' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt13' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt14' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt15' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt16' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req1' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req2' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req3' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req4' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req5' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req6' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req7' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req8' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req9' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req10' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req11' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req12' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req13' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link1.v:123]
INFO: [Synth 8-6157] synthesizing module 'encoder_r' [E:/project_2/project_2.srcs/sources_1/new/encoder_r.v:23]
INFO: [Synth 8-6155] done synthesizing module 'encoder_r' (0#1) [E:/project_2/project_2.srcs/sources_1/new/encoder_r.v:23]
INFO: [Synth 8-6157] synthesizing module 'allot_vc' [E:/Automation/Router/router/allot_vc.v:3]
INFO: [Synth 8-6157] synthesizing module 'register_1bit' [E:/Automation/Router/router/register_1bit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'register_1bit' (0#1) [E:/Automation/Router/router/register_1bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'register_4bit' [E:/Automation/Router/router/register_4bit.v:5]
WARNING: [Synth 8-567] referenced signal 'din' should be on the sensitivity list [E:/Automation/Router/router/register_4bit.v:14]
INFO: [Synth 8-6155] done synthesizing module 'register_4bit' (0#1) [E:/Automation/Router/router/register_4bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'mux' [E:/Automation/Router/router/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [E:/Automation/Router/router/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'allot_vc' (0#1) [E:/Automation/Router/router/allot_vc.v:3]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link1.v:153]
INFO: [Synth 8-6157] synthesizing module 'rr_comb_new' [E:/Automation/Router/router/rr_comb_new.v:2]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_clr' [E:/Automation/Router/router/dff_synch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_clr' (0#1) [E:/Automation/Router/router/dff_synch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'rr_comb_new' (0#1) [E:/Automation/Router/router/rr_comb_new.v:2]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link1.v:278]
INFO: [Synth 8-6157] synthesizing module 'demux_16' [E:/Automation/Router/router/demux_16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'demux_16' (0#1) [E:/Automation/Router/router/demux_16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'op_link1' (0#1) [E:/Automation/Router/router/op_link1.v:4]
WARNING: [Synth 8-7023] instance 'op_l1' of module 'op_link1' has 140 connections declared, but only 127 given [E:/Automation/Router/router/top_module.v:1142]
INFO: [Synth 8-6157] synthesizing module 'op_link2' [E:/Automation/Router/router/op_link2.v:3]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link2.v:98]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/Automation/Router/router/op_link2.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g1' does not exist [E:/Automation/Router/router/op_link2.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g2' does not exist [E:/Automation/Router/router/op_link2.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g3' does not exist [E:/Automation/Router/router/op_link2.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g4' does not exist [E:/Automation/Router/router/op_link2.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g5' does not exist [E:/Automation/Router/router/op_link2.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g6' does not exist [E:/Automation/Router/router/op_link2.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g7' does not exist [E:/Automation/Router/router/op_link2.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g8' does not exist [E:/Automation/Router/router/op_link2.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g9' does not exist [E:/Automation/Router/router/op_link2.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g10' does not exist [E:/Automation/Router/router/op_link2.v:124]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g11' does not exist [E:/Automation/Router/router/op_link2.v:124]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g12' does not exist [E:/Automation/Router/router/op_link2.v:124]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g13' does not exist [E:/Automation/Router/router/op_link2.v:124]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g14' does not exist [E:/Automation/Router/router/op_link2.v:124]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g15' does not exist [E:/Automation/Router/router/op_link2.v:124]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g16' does not exist [E:/Automation/Router/router/op_link2.v:124]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'encoded_addr' does not exist [E:/Automation/Router/router/op_link2.v:125]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link2.v:128]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link2.v:257]
ERROR: [Synth 8-6156] failed synthesizing module 'op_link2' [E:/Automation/Router/router/op_link2.v:3]
ERROR: [Synth 8-6156] failed synthesizing module 'top_module' [E:/Automation/Router/router/top_module.v:3]
ERROR: [Synth 8-196] conditional expression could not be resolved to a constant [E:/Automation/new/Auto_Mesh.sv:51]
ERROR: [Synth 8-196] conditional expression could not be resolved to a constant [E:/Automation/new/Auto_Mesh.sv:50]
ERROR: [Synth 8-6156] failed synthesizing module 'Auto_Mesh' [E:/Automation/new/Auto_Mesh.sv:23]
ERROR: [Synth 8-6156] failed synthesizing module 'Main_auto' [E:/Automation/new/Main_auto.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 3085.262 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3085.262 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 3085.262 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'DEFAULT_DATA' becomes localparam in 'Auto_Mesh' with formal parameter declaration list [E:/Automation/new/Auto_Mesh.sv:43]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'wr_en' is not allowed [E:/Automation/new/Main_auto.sv:30]
INFO: [Synth 8-11241] undeclared symbol 'mux_out3', assumed default net type 'wire' [E:/Automation/Router/router/allot_vc.v:262]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'depack' [E:/Automation/NI+nidepack/depack.v:100]
INFO: [Synth 8-9937] previous definition of design element 'depack' is here [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:398]
INFO: [Synth 8-11241] undeclared symbol 'rd_en_out', assumed default net type 'wire' [E:/Automation/Router/router/ip_chnl.v:72]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l1', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:167]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l2', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:168]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l3', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:169]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l4', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:170]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_c', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:171]
INFO: [Synth 8-11241] undeclared symbol 'wen_int', assumed default net type 'wire' [E:/Automation/Router/router/router_fifo.v:20]
INFO: [Synth 8-11241] undeclared symbol 'ren_int', assumed default net type 'wire' [E:/Automation/Router/router/router_fifo.v:21]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'router_fifo' [E:/Automation/Router/router/router_fifo.v:37]
INFO: [Synth 8-9937] previous definition of design element 'router_fifo' is here [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:456]
INFO: [Synth 8-11241] undeclared symbol 'rd_clk', assumed default net type 'wire' [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:81]
INFO: [Synth 8-11241] undeclared symbol 'wr_clk', assumed default net type 'wire' [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:82]
INFO: [Synth 8-6157] synthesizing module 'Main_auto' [E:/Automation/new/Main_auto.sv:23]
INFO: [Synth 8-6157] synthesizing module 'top_dcls_brisc_ni' [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:23]
INFO: [Synth 8-6157] synthesizing module 'nidepack' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:271]
INFO: [Synth 8-6157] synthesizing module 'decoder_2' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:333]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:333]
WARNING: [Synth 8-689] width (32) of port connection 'dat_in' does not match port width (68) of module 'decoder_2' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:289]
INFO: [Synth 8-6157] synthesizing module 'depack' [E:/Automation/NI+nidepack/depack.v:21]
INFO: [Synth 8-6155] done synthesizing module 'depack' (0#1) [E:/Automation/NI+nidepack/depack.v:21]
INFO: [Synth 8-6157] synthesizing module 'router_fifo' [E:/Automation/Router/router/router_fifo.v:5]
INFO: [Synth 8-6157] synthesizing module 'gray_mod6' [E:/Automation/Router/router/gray_mod6.v:3]
INFO: [Synth 8-6157] synthesizing module 'jk_ff' [E:/Automation/Router/router/jk_ff.v:4]
INFO: [Synth 8-6155] done synthesizing module 'jk_ff' (0#1) [E:/Automation/Router/router/jk_ff.v:4]
INFO: [Synth 8-6155] done synthesizing module 'gray_mod6' (0#1) [E:/Automation/Router/router/gray_mod6.v:3]
INFO: [Synth 8-6157] synthesizing module 'memory' [E:/Automation/Router/router/memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memory' (0#1) [E:/Automation/Router/router/memory.v:23]
WARNING: [Synth 8-689] width (68) of port connection 'data_in' does not match port width (32) of module 'memory' [E:/Automation/Router/router/router_fifo.v:30]
WARNING: [Synth 8-689] width (68) of port connection 'data_out' does not match port width (32) of module 'memory' [E:/Automation/Router/router/router_fifo.v:30]
INFO: [Synth 8-6157] synthesizing module 'asynch_comparator' [E:/Automation/Router/router/asynch_comparator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'asynch_comparator' (0#1) [E:/Automation/Router/router/asynch_comparator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'router_fifo' (0#1) [E:/Automation/Router/router/router_fifo.v:5]
WARNING: [Synth 8-689] width (32) of port connection 'data_in' does not match port width (68) of module 'router_fifo' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:292]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (68) of module 'router_fifo' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:293]
WARNING: [Synth 8-7071] port 'empty' of module 'router_fifo' is unconnected for instance 'F1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:291]
WARNING: [Synth 8-7023] instance 'F1' of module 'router_fifo' has 14 connections declared, but only 13 given [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:291]
INFO: [Synth 8-6155] done synthesizing module 'nidepack' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:271]
INFO: [Synth 8-6157] synthesizing module 'DCLS_BRISC_NI' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:21]
INFO: [Synth 8-6157] synthesizing module 'RISC_V_Core' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fetch_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mem_interface' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BSRAM' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSRAM' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
INFO: [Synth 8-6155] done synthesizing module 'mem_interface' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fetch_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
INFO: [Synth 8-6157] synthesizing module 'decode_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
	Parameter CORE bound to: 0 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'regFile' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:24]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_SEL_BITS bound to: 5 - type: integer 
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[0]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[1]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[2]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[3]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[4]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[5]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[6]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[7]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[8]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[9]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[10]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[11]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[12]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[13]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[14]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[15]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[16]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[17]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[18]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[19]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[20]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[21]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[22]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[23]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[24]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[25]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[26]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[27]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[28]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[29]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[30]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[31]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
INFO: [Synth 8-6155] done synthesizing module 'regFile' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:24]
INFO: [Synth 8-6155] done synthesizing module 'decode_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
	Parameter CORE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
INFO: [Synth 8-6157] synthesizing module 'execution_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'execution_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
INFO: [Synth 8-6157] synthesizing module 'memory_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'writeback_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V_Core' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
INFO: [Synth 8-6157] synthesizing module 'RISC_V_Core__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fetch_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mem_interface__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BSRAM__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSRAM__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
INFO: [Synth 8-6155] done synthesizing module 'mem_interface__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fetch_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
INFO: [Synth 8-6157] synthesizing module 'decode_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
	Parameter CORE bound to: 1 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decode_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
	Parameter CORE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'control_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
INFO: [Synth 8-6157] synthesizing module 'execution_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'execution_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
INFO: [Synth 8-6157] synthesizing module 'memory_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'writeback_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V_Core__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
WARNING: [Synth 8-324] index 2 out of range [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:215]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:215]
WARNING: [Synth 8-689] width (32) of port connection 'address' does not match port width (20) of module 'memory_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:245]
INFO: [Synth 8-6155] done synthesizing module 'DCLS_BRISC_NI' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:21]
INFO: [Synth 8-6157] synthesizing module 'encoder' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344]
INFO: [Synth 8-6155] done synthesizing module 'encoder' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344]
INFO: [Synth 8-6157] synthesizing module 'new1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:298]
WARNING: [Synth 8-689] width (32) of port connection 'data_in' does not match port width (68) of module 'router_fifo' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:319]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (68) of module 'router_fifo' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:320]
WARNING: [Synth 8-7071] port 'empty' of module 'router_fifo' is unconnected for instance 'F2' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:318]
WARNING: [Synth 8-7023] instance 'F2' of module 'router_fifo' has 14 connections declared, but only 13 given [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:318]
INFO: [Synth 8-6157] synthesizing module 'rp1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:355]
INFO: [Synth 8-6155] done synthesizing module 'rp1' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:355]
INFO: [Synth 8-6155] done synthesizing module 'new1' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:298]
WARNING: [Synth 8-689] width (68) of port connection 'dat_in' does not match port width (32) of module 'new1' [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:83]
WARNING: [Synth 8-689] width (32) of port connection 'ni_out' does not match port width (68) of module 'new1' [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:88]
INFO: [Synth 8-6155] done synthesizing module 'top_dcls_brisc_ni' (0#1) [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'wb_data' does not match port width (68) of module 'top_dcls_brisc_ni' [E:/Automation/new/Main_auto.sv:47]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-689] width (32) of port connection 'wb_data' does not match port width (68) of module 'top_dcls_brisc_ni' [E:/Automation/new/Main_auto.sv:47]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-689] width (32) of port connection 'wb_data' does not match port width (68) of module 'top_dcls_brisc_ni' [E:/Automation/new/Main_auto.sv:47]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-689] width (32) of port connection 'wb_data' does not match port width (68) of module 'top_dcls_brisc_ni' [E:/Automation/new/Main_auto.sv:47]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
INFO: [Synth 8-6157] synthesizing module 'Auto_Mesh' [E:/Automation/new/Auto_Mesh.sv:23]
INFO: [Synth 8-6157] synthesizing module 'top_module' [E:/Automation/Router/router/top_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'ip_link' [E:/Automation/Router/router/ip_link.v:3]
INFO: [Synth 8-6157] synthesizing module 'ip_chnl' [E:/Automation/Router/router/ip_chnl.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'data_in' does not match port width (68) of module 'router_fifo' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (68) of module 'router_fifo' [E:/Automation/Router/router/ip_chnl.v:73]
WARNING: [Synth 8-7071] port 'rd_add' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'wr_add' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'wr_dir' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'rd_dir' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'full_ext' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7023] instance 'r1' of module 'router_fifo' has 14 connections declared, but only 9 given [E:/Automation/Router/router/ip_chnl.v:72]
INFO: [Synth 8-6157] synthesizing module 'register_32bit' [E:/Automation/Router/router/register_32bit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'register_32bit' (0#1) [E:/Automation/Router/router/register_32bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'routing_algo_mesh' [E:/Automation/Router/router/routing_algo_mesh.v:4]
INFO: [Synth 8-6155] done synthesizing module 'routing_algo_mesh' (0#1) [E:/Automation/Router/router/routing_algo_mesh.v:4]
INFO: [Synth 8-6157] synthesizing module 'irs' [E:/Automation/Router/router/IRS.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff_asynch_clr' [E:/Automation/Router/router/dff_asynch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dff_asynch_clr' (0#1) [E:/Automation/Router/router/dff_asynch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'irs' (0#1) [E:/Automation/Router/router/IRS.v:1]
WARNING: [Synth 8-7071] port 'en1' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en2' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en4' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en5' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en6' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7023] instance 'irs1' of module 'irs' has 14 connections declared, but only 9 given [E:/Automation/Router/router/ip_chnl.v:80]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_reset' [E:/Automation/Router/router/dff_synch_reset.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_reset' (0#1) [E:/Automation/Router/router/dff_synch_reset.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_set' [E:/Automation/Router/router/dff_synch_set.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_set' (0#1) [E:/Automation/Router/router/dff_synch_set.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ip_chnl' (0#1) [E:/Automation/Router/router/ip_chnl.v:1]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7023] instance 'vc1' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7023] instance 'vc2' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7023] instance 'vc3' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7023] instance 'vc4' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:117]
INFO: [Synth 8-6155] done synthesizing module 'ip_link' (0#1) [E:/Automation/Router/router/ip_link.v:3]
WARNING: [Synth 8-689] width (68) of port connection 'data_in' does not match port width (32) of module 'ip_link' [E:/Automation/Router/router/top_module.v:1032]
INFO: [Synth 8-6157] synthesizing module 'op_link1' [E:/Automation/Router/router/op_link1.v:4]
INFO: [Synth 8-6157] synthesizing module 'round_robin_req' [E:/Automation/Router/router/round_robin_req.v:22]
INFO: [Synth 8-6157] synthesizing module 'rr_arbiter' [E:/Automation/Router/router/rr_arbiter.v:23]
INFO: [Synth 8-6157] synthesizing module 'priority_encoder' [E:/Automation/Router/router/priority_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder' (0#1) [E:/Automation/Router/router/priority_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'falling_edge_pulse_generator' [E:/Automation/Router/router/falling_edge_pulse_generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'falling_edge_pulse_generator' (0#1) [E:/Automation/Router/router/falling_edge_pulse_generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rr_arbiter' (0#1) [E:/Automation/Router/router/rr_arbiter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'round_robin_req' (0#1) [E:/Automation/Router/router/round_robin_req.v:22]
WARNING: [Synth 8-7071] port 'g_b1' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b2' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b3' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b4' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt1' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt2' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt3' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt4' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt5' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt6' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt7' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt8' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt9' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt10' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt11' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt12' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt13' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt14' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt15' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt16' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req1' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req2' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req3' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req4' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req5' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req6' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req7' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req8' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req9' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req10' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req11' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req12' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link1.v:123]
INFO: [Synth 8-6157] synthesizing module 'encoder_r' [E:/project_2/project_2.srcs/sources_1/new/encoder_r.v:23]
INFO: [Synth 8-6155] done synthesizing module 'encoder_r' (0#1) [E:/project_2/project_2.srcs/sources_1/new/encoder_r.v:23]
INFO: [Synth 8-6157] synthesizing module 'allot_vc' [E:/Automation/Router/router/allot_vc.v:3]
INFO: [Synth 8-6157] synthesizing module 'register_1bit' [E:/Automation/Router/router/register_1bit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'register_1bit' (0#1) [E:/Automation/Router/router/register_1bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'register_4bit' [E:/Automation/Router/router/register_4bit.v:5]
WARNING: [Synth 8-567] referenced signal 'din' should be on the sensitivity list [E:/Automation/Router/router/register_4bit.v:14]
INFO: [Synth 8-6155] done synthesizing module 'register_4bit' (0#1) [E:/Automation/Router/router/register_4bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'mux' [E:/Automation/Router/router/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [E:/Automation/Router/router/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'allot_vc' (0#1) [E:/Automation/Router/router/allot_vc.v:3]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link1.v:153]
INFO: [Synth 8-6157] synthesizing module 'rr_comb_new' [E:/Automation/Router/router/rr_comb_new.v:2]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_clr' [E:/Automation/Router/router/dff_synch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_clr' (0#1) [E:/Automation/Router/router/dff_synch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'rr_comb_new' (0#1) [E:/Automation/Router/router/rr_comb_new.v:2]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link1.v:278]
INFO: [Synth 8-6157] synthesizing module 'demux_16' [E:/Automation/Router/router/demux_16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'demux_16' (0#1) [E:/Automation/Router/router/demux_16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'op_link1' (0#1) [E:/Automation/Router/router/op_link1.v:4]
WARNING: [Synth 8-7023] instance 'op_l1' of module 'op_link1' has 140 connections declared, but only 127 given [E:/Automation/Router/router/top_module.v:1142]
INFO: [Synth 8-6157] synthesizing module 'op_link2' [E:/Automation/Router/router/op_link2.v:3]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link2.v:98]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/Automation/Router/router/op_link2.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g1' does not exist [E:/Automation/Router/router/op_link2.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g2' does not exist [E:/Automation/Router/router/op_link2.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g3' does not exist [E:/Automation/Router/router/op_link2.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g4' does not exist [E:/Automation/Router/router/op_link2.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g5' does not exist [E:/Automation/Router/router/op_link2.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g6' does not exist [E:/Automation/Router/router/op_link2.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g7' does not exist [E:/Automation/Router/router/op_link2.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g8' does not exist [E:/Automation/Router/router/op_link2.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g9' does not exist [E:/Automation/Router/router/op_link2.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g10' does not exist [E:/Automation/Router/router/op_link2.v:124]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g11' does not exist [E:/Automation/Router/router/op_link2.v:124]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g12' does not exist [E:/Automation/Router/router/op_link2.v:124]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g13' does not exist [E:/Automation/Router/router/op_link2.v:124]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g14' does not exist [E:/Automation/Router/router/op_link2.v:124]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g15' does not exist [E:/Automation/Router/router/op_link2.v:124]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g16' does not exist [E:/Automation/Router/router/op_link2.v:124]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'encoded_addr' does not exist [E:/Automation/Router/router/op_link2.v:125]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link2.v:128]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link2.v:257]
ERROR: [Synth 8-6156] failed synthesizing module 'op_link2' [E:/Automation/Router/router/op_link2.v:3]
ERROR: [Synth 8-6156] failed synthesizing module 'top_module' [E:/Automation/Router/router/top_module.v:3]
ERROR: [Synth 8-196] conditional expression could not be resolved to a constant [E:/Automation/new/Auto_Mesh.sv:51]
ERROR: [Synth 8-196] conditional expression could not be resolved to a constant [E:/Automation/new/Auto_Mesh.sv:50]
ERROR: [Synth 8-6156] failed synthesizing module 'Auto_Mesh' [E:/Automation/new/Auto_Mesh.sv:23]
ERROR: [Synth 8-6156] failed synthesizing module 'Main_auto' [E:/Automation/new/Main_auto.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 3085.262 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 3085.262 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\op_link2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\op_link2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\op_link2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\op_link2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\op_link2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 3085.262 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'DEFAULT_DATA' becomes localparam in 'Auto_Mesh' with formal parameter declaration list [E:/Automation/new/Auto_Mesh.sv:43]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'wr_en' is not allowed [E:/Automation/new/Main_auto.sv:30]
INFO: [Synth 8-11241] undeclared symbol 'mux_out3', assumed default net type 'wire' [E:/Automation/Router/router/allot_vc.v:262]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'depack' [E:/Automation/NI+nidepack/depack.v:100]
INFO: [Synth 8-9937] previous definition of design element 'depack' is here [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:398]
INFO: [Synth 8-11241] undeclared symbol 'rd_en_out', assumed default net type 'wire' [E:/Automation/Router/router/ip_chnl.v:72]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l1', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:167]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l2', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:168]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l3', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:169]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l4', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:170]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_c', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:171]
INFO: [Synth 8-11241] undeclared symbol 'wen_int', assumed default net type 'wire' [E:/Automation/Router/router/router_fifo.v:20]
INFO: [Synth 8-11241] undeclared symbol 'ren_int', assumed default net type 'wire' [E:/Automation/Router/router/router_fifo.v:21]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'router_fifo' [E:/Automation/Router/router/router_fifo.v:37]
INFO: [Synth 8-9937] previous definition of design element 'router_fifo' is here [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:456]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'rp1' [E:/Automation/NI+nidepack/rp1.v:126]
INFO: [Synth 8-9937] previous definition of design element 'rp1' is here [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:376]
INFO: [Synth 8-11241] undeclared symbol 'rd_clk', assumed default net type 'wire' [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:81]
INFO: [Synth 8-11241] undeclared symbol 'wr_clk', assumed default net type 'wire' [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:82]
INFO: [Synth 8-6157] synthesizing module 'Main_auto' [E:/Automation/new/Main_auto.sv:23]
INFO: [Synth 8-6157] synthesizing module 'top_dcls_brisc_ni' [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:23]
INFO: [Synth 8-6157] synthesizing module 'nidepack' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:271]
INFO: [Synth 8-6157] synthesizing module 'decoder_2' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:333]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:333]
WARNING: [Synth 8-689] width (32) of port connection 'dat_in' does not match port width (68) of module 'decoder_2' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:289]
INFO: [Synth 8-6157] synthesizing module 'depack' [E:/Automation/NI+nidepack/depack.v:21]
INFO: [Synth 8-6155] done synthesizing module 'depack' (0#1) [E:/Automation/NI+nidepack/depack.v:21]
INFO: [Synth 8-6157] synthesizing module 'router_fifo' [E:/Automation/Router/router/router_fifo.v:5]
INFO: [Synth 8-6157] synthesizing module 'gray_mod6' [E:/Automation/Router/router/gray_mod6.v:3]
INFO: [Synth 8-6157] synthesizing module 'jk_ff' [E:/Automation/Router/router/jk_ff.v:4]
INFO: [Synth 8-6155] done synthesizing module 'jk_ff' (0#1) [E:/Automation/Router/router/jk_ff.v:4]
INFO: [Synth 8-6155] done synthesizing module 'gray_mod6' (0#1) [E:/Automation/Router/router/gray_mod6.v:3]
INFO: [Synth 8-6157] synthesizing module 'memory' [E:/Automation/Router/router/memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memory' (0#1) [E:/Automation/Router/router/memory.v:23]
WARNING: [Synth 8-689] width (68) of port connection 'data_in' does not match port width (32) of module 'memory' [E:/Automation/Router/router/router_fifo.v:30]
WARNING: [Synth 8-689] width (68) of port connection 'data_out' does not match port width (32) of module 'memory' [E:/Automation/Router/router/router_fifo.v:30]
INFO: [Synth 8-6157] synthesizing module 'asynch_comparator' [E:/Automation/Router/router/asynch_comparator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'asynch_comparator' (0#1) [E:/Automation/Router/router/asynch_comparator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'router_fifo' (0#1) [E:/Automation/Router/router/router_fifo.v:5]
WARNING: [Synth 8-689] width (32) of port connection 'data_in' does not match port width (68) of module 'router_fifo' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:292]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (68) of module 'router_fifo' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:293]
WARNING: [Synth 8-7071] port 'empty' of module 'router_fifo' is unconnected for instance 'F1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:291]
WARNING: [Synth 8-7023] instance 'F1' of module 'router_fifo' has 14 connections declared, but only 13 given [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:291]
INFO: [Synth 8-6155] done synthesizing module 'nidepack' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:271]
INFO: [Synth 8-6157] synthesizing module 'DCLS_BRISC_NI' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:21]
INFO: [Synth 8-6157] synthesizing module 'RISC_V_Core' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fetch_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mem_interface' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BSRAM' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSRAM' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
INFO: [Synth 8-6155] done synthesizing module 'mem_interface' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fetch_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
INFO: [Synth 8-6157] synthesizing module 'decode_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
	Parameter CORE bound to: 0 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'regFile' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:24]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_SEL_BITS bound to: 5 - type: integer 
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[0]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[1]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[2]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[3]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[4]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[5]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[6]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[7]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[8]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[9]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[10]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[11]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[12]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[13]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[14]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[15]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[16]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[17]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[18]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[19]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[20]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[21]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[22]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[23]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[24]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[25]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[26]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[27]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[28]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[29]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[30]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[31]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
INFO: [Synth 8-6155] done synthesizing module 'regFile' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:24]
INFO: [Synth 8-6155] done synthesizing module 'decode_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
	Parameter CORE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
INFO: [Synth 8-6157] synthesizing module 'execution_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'execution_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
INFO: [Synth 8-6157] synthesizing module 'memory_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'writeback_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V_Core' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
INFO: [Synth 8-6157] synthesizing module 'RISC_V_Core__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fetch_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mem_interface__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BSRAM__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSRAM__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
INFO: [Synth 8-6155] done synthesizing module 'mem_interface__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fetch_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
INFO: [Synth 8-6157] synthesizing module 'decode_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
	Parameter CORE bound to: 1 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decode_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
	Parameter CORE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'control_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
INFO: [Synth 8-6157] synthesizing module 'execution_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'execution_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
INFO: [Synth 8-6157] synthesizing module 'memory_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'writeback_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V_Core__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
WARNING: [Synth 8-324] index 2 out of range [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:215]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:215]
WARNING: [Synth 8-689] width (32) of port connection 'address' does not match port width (20) of module 'memory_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:245]
INFO: [Synth 8-6155] done synthesizing module 'DCLS_BRISC_NI' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:21]
INFO: [Synth 8-6157] synthesizing module 'encoder' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344]
INFO: [Synth 8-6155] done synthesizing module 'encoder' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344]
INFO: [Synth 8-6157] synthesizing module 'new1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:298]
WARNING: [Synth 8-689] width (32) of port connection 'data_in' does not match port width (68) of module 'router_fifo' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:319]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (68) of module 'router_fifo' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:320]
WARNING: [Synth 8-7071] port 'empty' of module 'router_fifo' is unconnected for instance 'F2' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:318]
WARNING: [Synth 8-7023] instance 'F2' of module 'router_fifo' has 14 connections declared, but only 13 given [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:318]
INFO: [Synth 8-6157] synthesizing module 'rp1' [E:/Automation/NI+nidepack/rp1.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Automation/NI+nidepack/rp1.v:74]
INFO: [Synth 8-6155] done synthesizing module 'rp1' (0#1) [E:/Automation/NI+nidepack/rp1.v:23]
WARNING: [Synth 8-7071] port 'wr_o' of module 'rp1' is unconnected for instance 'R1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:324]
WARNING: [Synth 8-7023] instance 'R1' of module 'rp1' has 10 connections declared, but only 9 given [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:324]
INFO: [Synth 8-6155] done synthesizing module 'new1' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:298]
WARNING: [Synth 8-689] width (68) of port connection 'dat_in' does not match port width (32) of module 'new1' [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:83]
WARNING: [Synth 8-689] width (32) of port connection 'ni_out' does not match port width (68) of module 'new1' [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:88]
INFO: [Synth 8-6155] done synthesizing module 'top_dcls_brisc_ni' (0#1) [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'wb_data' does not match port width (68) of module 'top_dcls_brisc_ni' [E:/Automation/new/Main_auto.sv:47]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-689] width (32) of port connection 'wb_data' does not match port width (68) of module 'top_dcls_brisc_ni' [E:/Automation/new/Main_auto.sv:47]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-689] width (32) of port connection 'wb_data' does not match port width (68) of module 'top_dcls_brisc_ni' [E:/Automation/new/Main_auto.sv:47]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-689] width (32) of port connection 'wb_data' does not match port width (68) of module 'top_dcls_brisc_ni' [E:/Automation/new/Main_auto.sv:47]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
INFO: [Synth 8-6157] synthesizing module 'Auto_Mesh' [E:/Automation/new/Auto_Mesh.sv:23]
INFO: [Synth 8-6157] synthesizing module 'top_module' [E:/Automation/Router/router/top_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'ip_link' [E:/Automation/Router/router/ip_link.v:3]
INFO: [Synth 8-6157] synthesizing module 'ip_chnl' [E:/Automation/Router/router/ip_chnl.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'data_in' does not match port width (68) of module 'router_fifo' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (68) of module 'router_fifo' [E:/Automation/Router/router/ip_chnl.v:73]
WARNING: [Synth 8-7071] port 'rd_add' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'wr_add' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'wr_dir' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'rd_dir' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'full_ext' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7023] instance 'r1' of module 'router_fifo' has 14 connections declared, but only 9 given [E:/Automation/Router/router/ip_chnl.v:72]
INFO: [Synth 8-6157] synthesizing module 'register_32bit' [E:/Automation/Router/router/register_32bit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'register_32bit' (0#1) [E:/Automation/Router/router/register_32bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'routing_algo_mesh' [E:/Automation/Router/router/routing_algo_mesh.v:4]
INFO: [Synth 8-6155] done synthesizing module 'routing_algo_mesh' (0#1) [E:/Automation/Router/router/routing_algo_mesh.v:4]
INFO: [Synth 8-6157] synthesizing module 'irs' [E:/Automation/Router/router/IRS.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff_asynch_clr' [E:/Automation/Router/router/dff_asynch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dff_asynch_clr' (0#1) [E:/Automation/Router/router/dff_asynch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'irs' (0#1) [E:/Automation/Router/router/IRS.v:1]
WARNING: [Synth 8-7071] port 'en1' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en2' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en4' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en5' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en6' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7023] instance 'irs1' of module 'irs' has 14 connections declared, but only 9 given [E:/Automation/Router/router/ip_chnl.v:80]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_reset' [E:/Automation/Router/router/dff_synch_reset.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_reset' (0#1) [E:/Automation/Router/router/dff_synch_reset.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_set' [E:/Automation/Router/router/dff_synch_set.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_set' (0#1) [E:/Automation/Router/router/dff_synch_set.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ip_chnl' (0#1) [E:/Automation/Router/router/ip_chnl.v:1]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7023] instance 'vc1' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7023] instance 'vc2' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7023] instance 'vc3' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7023] instance 'vc4' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:117]
INFO: [Synth 8-6155] done synthesizing module 'ip_link' (0#1) [E:/Automation/Router/router/ip_link.v:3]
WARNING: [Synth 8-689] width (68) of port connection 'data_in' does not match port width (32) of module 'ip_link' [E:/Automation/Router/router/top_module.v:1032]
INFO: [Synth 8-6157] synthesizing module 'op_link1' [E:/Automation/Router/router/op_link1.v:4]
INFO: [Synth 8-6157] synthesizing module 'round_robin_req' [E:/Automation/Router/router/round_robin_req.v:22]
INFO: [Synth 8-6157] synthesizing module 'rr_arbiter' [E:/Automation/Router/router/rr_arbiter.v:23]
INFO: [Synth 8-6157] synthesizing module 'priority_encoder' [E:/Automation/Router/router/priority_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder' (0#1) [E:/Automation/Router/router/priority_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'falling_edge_pulse_generator' [E:/Automation/Router/router/falling_edge_pulse_generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'falling_edge_pulse_generator' (0#1) [E:/Automation/Router/router/falling_edge_pulse_generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rr_arbiter' (0#1) [E:/Automation/Router/router/rr_arbiter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'round_robin_req' (0#1) [E:/Automation/Router/router/round_robin_req.v:22]
WARNING: [Synth 8-7071] port 'g_b1' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b2' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b3' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b4' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt1' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt2' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt3' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt4' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt5' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt6' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt7' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt8' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt9' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt10' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt11' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt12' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt13' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt14' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt15' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt16' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req1' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req2' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req3' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req4' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req5' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req6' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req7' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req8' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req9' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req10' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req11' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link1.v:123]
INFO: [Synth 8-6157] synthesizing module 'encoder_r' [E:/project_2/project_2.srcs/sources_1/new/encoder_r.v:23]
INFO: [Synth 8-6155] done synthesizing module 'encoder_r' (0#1) [E:/project_2/project_2.srcs/sources_1/new/encoder_r.v:23]
INFO: [Synth 8-6157] synthesizing module 'allot_vc' [E:/Automation/Router/router/allot_vc.v:3]
INFO: [Synth 8-6157] synthesizing module 'register_1bit' [E:/Automation/Router/router/register_1bit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'register_1bit' (0#1) [E:/Automation/Router/router/register_1bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'register_4bit' [E:/Automation/Router/router/register_4bit.v:5]
WARNING: [Synth 8-567] referenced signal 'din' should be on the sensitivity list [E:/Automation/Router/router/register_4bit.v:14]
INFO: [Synth 8-6155] done synthesizing module 'register_4bit' (0#1) [E:/Automation/Router/router/register_4bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'mux' [E:/Automation/Router/router/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [E:/Automation/Router/router/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'allot_vc' (0#1) [E:/Automation/Router/router/allot_vc.v:3]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link1.v:153]
INFO: [Synth 8-6157] synthesizing module 'rr_comb_new' [E:/Automation/Router/router/rr_comb_new.v:2]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_clr' [E:/Automation/Router/router/dff_synch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_clr' (0#1) [E:/Automation/Router/router/dff_synch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'rr_comb_new' (0#1) [E:/Automation/Router/router/rr_comb_new.v:2]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link1.v:278]
INFO: [Synth 8-6157] synthesizing module 'demux_16' [E:/Automation/Router/router/demux_16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'demux_16' (0#1) [E:/Automation/Router/router/demux_16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'op_link1' (0#1) [E:/Automation/Router/router/op_link1.v:4]
WARNING: [Synth 8-7023] instance 'op_l1' of module 'op_link1' has 140 connections declared, but only 127 given [E:/Automation/Router/router/top_module.v:1142]
INFO: [Synth 8-6157] synthesizing module 'op_link2' [E:/Automation/Router/router/op_link2.v:3]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link2.v:98]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link2.v:128]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link2.v:257]
INFO: [Synth 8-6155] done synthesizing module 'op_link2' (0#1) [E:/Automation/Router/router/op_link2.v:3]
INFO: [Synth 8-6157] synthesizing module 'op_link3' [E:/Automation/Router/router/op_link3.v:3]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link3.v:97]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/Automation/Router/router/op_link3.v:122]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g1' does not exist [E:/Automation/Router/router/op_link3.v:122]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g2' does not exist [E:/Automation/Router/router/op_link3.v:122]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g3' does not exist [E:/Automation/Router/router/op_link3.v:122]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g4' does not exist [E:/Automation/Router/router/op_link3.v:122]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g5' does not exist [E:/Automation/Router/router/op_link3.v:122]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g6' does not exist [E:/Automation/Router/router/op_link3.v:122]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g7' does not exist [E:/Automation/Router/router/op_link3.v:122]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g8' does not exist [E:/Automation/Router/router/op_link3.v:122]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g9' does not exist [E:/Automation/Router/router/op_link3.v:122]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g10' does not exist [E:/Automation/Router/router/op_link3.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g11' does not exist [E:/Automation/Router/router/op_link3.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g12' does not exist [E:/Automation/Router/router/op_link3.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g13' does not exist [E:/Automation/Router/router/op_link3.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g14' does not exist [E:/Automation/Router/router/op_link3.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g15' does not exist [E:/Automation/Router/router/op_link3.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g16' does not exist [E:/Automation/Router/router/op_link3.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'encoded_addr' does not exist [E:/Automation/Router/router/op_link3.v:124]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link3.v:127]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link3.v:250]
ERROR: [Synth 8-6156] failed synthesizing module 'op_link3' [E:/Automation/Router/router/op_link3.v:3]
ERROR: [Synth 8-6156] failed synthesizing module 'top_module' [E:/Automation/Router/router/top_module.v:3]
ERROR: [Synth 8-196] conditional expression could not be resolved to a constant [E:/Automation/new/Auto_Mesh.sv:51]
ERROR: [Synth 8-196] conditional expression could not be resolved to a constant [E:/Automation/new/Auto_Mesh.sv:50]
ERROR: [Synth 8-6156] failed synthesizing module 'Auto_Mesh' [E:/Automation/new/Auto_Mesh.sv:23]
ERROR: [Synth 8-6156] failed synthesizing module 'Main_auto' [E:/Automation/new/Main_auto.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3085.262 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3085.262 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\op_link3.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\op_link4.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\op_link3.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\op_link4.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\op_link3.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\op_link3.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\op_link3.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\op_link4.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\op_link4.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\op_link4.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\op_link3.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\op_link4.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\op_link3.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\op_link4.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\op_link3.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\op_link4.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\op_link3.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\op_link3.v:]
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 3085.262 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'DEFAULT_DATA' becomes localparam in 'Auto_Mesh' with formal parameter declaration list [E:/Automation/new/Auto_Mesh.sv:43]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'wr_en' is not allowed [E:/Automation/new/Main_auto.sv:30]
INFO: [Synth 8-11241] undeclared symbol 'mux_out3', assumed default net type 'wire' [E:/Automation/Router/router/allot_vc.v:262]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'depack' [E:/Automation/NI+nidepack/depack.v:100]
INFO: [Synth 8-9937] previous definition of design element 'depack' is here [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:398]
INFO: [Synth 8-11241] undeclared symbol 'rd_en_out', assumed default net type 'wire' [E:/Automation/Router/router/ip_chnl.v:72]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l1', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:167]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l2', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:168]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l3', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:169]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l4', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:170]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_c', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:171]
INFO: [Synth 8-11241] undeclared symbol 'wen_int', assumed default net type 'wire' [E:/Automation/Router/router/router_fifo.v:20]
INFO: [Synth 8-11241] undeclared symbol 'ren_int', assumed default net type 'wire' [E:/Automation/Router/router/router_fifo.v:21]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'router_fifo' [E:/Automation/Router/router/router_fifo.v:37]
INFO: [Synth 8-9937] previous definition of design element 'router_fifo' is here [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:456]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'rp1' [E:/Automation/NI+nidepack/rp1.v:126]
INFO: [Synth 8-9937] previous definition of design element 'rp1' is here [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:376]
INFO: [Synth 8-11241] undeclared symbol 'rd_clk', assumed default net type 'wire' [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:81]
INFO: [Synth 8-11241] undeclared symbol 'wr_clk', assumed default net type 'wire' [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:82]
INFO: [Synth 8-6157] synthesizing module 'Main_auto' [E:/Automation/new/Main_auto.sv:23]
INFO: [Synth 8-6157] synthesizing module 'top_dcls_brisc_ni' [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:23]
INFO: [Synth 8-6157] synthesizing module 'nidepack' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:271]
INFO: [Synth 8-6157] synthesizing module 'decoder_2' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:333]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:333]
WARNING: [Synth 8-689] width (32) of port connection 'dat_in' does not match port width (68) of module 'decoder_2' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:289]
INFO: [Synth 8-6157] synthesizing module 'depack' [E:/Automation/NI+nidepack/depack.v:21]
INFO: [Synth 8-6155] done synthesizing module 'depack' (0#1) [E:/Automation/NI+nidepack/depack.v:21]
INFO: [Synth 8-6157] synthesizing module 'router_fifo' [E:/Automation/Router/router/router_fifo.v:5]
INFO: [Synth 8-6157] synthesizing module 'gray_mod6' [E:/Automation/Router/router/gray_mod6.v:3]
INFO: [Synth 8-6157] synthesizing module 'jk_ff' [E:/Automation/Router/router/jk_ff.v:4]
INFO: [Synth 8-6155] done synthesizing module 'jk_ff' (0#1) [E:/Automation/Router/router/jk_ff.v:4]
INFO: [Synth 8-6155] done synthesizing module 'gray_mod6' (0#1) [E:/Automation/Router/router/gray_mod6.v:3]
INFO: [Synth 8-6157] synthesizing module 'memory' [E:/Automation/Router/router/memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memory' (0#1) [E:/Automation/Router/router/memory.v:23]
WARNING: [Synth 8-689] width (68) of port connection 'data_in' does not match port width (32) of module 'memory' [E:/Automation/Router/router/router_fifo.v:30]
WARNING: [Synth 8-689] width (68) of port connection 'data_out' does not match port width (32) of module 'memory' [E:/Automation/Router/router/router_fifo.v:30]
INFO: [Synth 8-6157] synthesizing module 'asynch_comparator' [E:/Automation/Router/router/asynch_comparator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'asynch_comparator' (0#1) [E:/Automation/Router/router/asynch_comparator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'router_fifo' (0#1) [E:/Automation/Router/router/router_fifo.v:5]
WARNING: [Synth 8-689] width (32) of port connection 'data_in' does not match port width (68) of module 'router_fifo' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:292]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (68) of module 'router_fifo' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:293]
WARNING: [Synth 8-7071] port 'empty' of module 'router_fifo' is unconnected for instance 'F1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:291]
WARNING: [Synth 8-7023] instance 'F1' of module 'router_fifo' has 14 connections declared, but only 13 given [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:291]
INFO: [Synth 8-6155] done synthesizing module 'nidepack' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:271]
INFO: [Synth 8-6157] synthesizing module 'DCLS_BRISC_NI' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:21]
INFO: [Synth 8-6157] synthesizing module 'RISC_V_Core' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fetch_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mem_interface' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BSRAM' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSRAM' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
INFO: [Synth 8-6155] done synthesizing module 'mem_interface' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fetch_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
INFO: [Synth 8-6157] synthesizing module 'decode_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
	Parameter CORE bound to: 0 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'regFile' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:24]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_SEL_BITS bound to: 5 - type: integer 
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[0]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[1]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[2]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[3]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[4]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[5]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[6]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[7]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[8]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[9]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[10]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[11]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[12]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[13]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[14]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[15]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[16]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[17]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[18]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[19]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[20]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[21]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[22]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[23]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[24]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[25]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[26]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[27]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[28]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[29]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[30]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[31]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
INFO: [Synth 8-6155] done synthesizing module 'regFile' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:24]
INFO: [Synth 8-6155] done synthesizing module 'decode_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
	Parameter CORE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
INFO: [Synth 8-6157] synthesizing module 'execution_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'execution_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
INFO: [Synth 8-6157] synthesizing module 'memory_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'writeback_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V_Core' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
INFO: [Synth 8-6157] synthesizing module 'RISC_V_Core__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fetch_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mem_interface__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BSRAM__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSRAM__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
INFO: [Synth 8-6155] done synthesizing module 'mem_interface__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fetch_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
INFO: [Synth 8-6157] synthesizing module 'decode_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
	Parameter CORE bound to: 1 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decode_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
	Parameter CORE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'control_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
INFO: [Synth 8-6157] synthesizing module 'execution_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'execution_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
INFO: [Synth 8-6157] synthesizing module 'memory_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'writeback_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V_Core__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
WARNING: [Synth 8-324] index 2 out of range [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:215]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:215]
WARNING: [Synth 8-689] width (32) of port connection 'address' does not match port width (20) of module 'memory_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:245]
INFO: [Synth 8-6155] done synthesizing module 'DCLS_BRISC_NI' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:21]
INFO: [Synth 8-6157] synthesizing module 'encoder' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344]
INFO: [Synth 8-6155] done synthesizing module 'encoder' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344]
INFO: [Synth 8-6157] synthesizing module 'new1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:298]
WARNING: [Synth 8-689] width (32) of port connection 'data_in' does not match port width (68) of module 'router_fifo' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:319]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (68) of module 'router_fifo' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:320]
WARNING: [Synth 8-7071] port 'empty' of module 'router_fifo' is unconnected for instance 'F2' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:318]
WARNING: [Synth 8-7023] instance 'F2' of module 'router_fifo' has 14 connections declared, but only 13 given [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:318]
INFO: [Synth 8-6157] synthesizing module 'rp1' [E:/Automation/NI+nidepack/rp1.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Automation/NI+nidepack/rp1.v:74]
INFO: [Synth 8-6155] done synthesizing module 'rp1' (0#1) [E:/Automation/NI+nidepack/rp1.v:23]
WARNING: [Synth 8-7071] port 'wr_o' of module 'rp1' is unconnected for instance 'R1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:324]
WARNING: [Synth 8-7023] instance 'R1' of module 'rp1' has 10 connections declared, but only 9 given [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:324]
INFO: [Synth 8-6155] done synthesizing module 'new1' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:298]
WARNING: [Synth 8-689] width (68) of port connection 'dat_in' does not match port width (32) of module 'new1' [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:83]
WARNING: [Synth 8-689] width (32) of port connection 'ni_out' does not match port width (68) of module 'new1' [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:88]
INFO: [Synth 8-6155] done synthesizing module 'top_dcls_brisc_ni' (0#1) [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'wb_data' does not match port width (68) of module 'top_dcls_brisc_ni' [E:/Automation/new/Main_auto.sv:47]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-689] width (32) of port connection 'wb_data' does not match port width (68) of module 'top_dcls_brisc_ni' [E:/Automation/new/Main_auto.sv:47]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-689] width (32) of port connection 'wb_data' does not match port width (68) of module 'top_dcls_brisc_ni' [E:/Automation/new/Main_auto.sv:47]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-689] width (32) of port connection 'wb_data' does not match port width (68) of module 'top_dcls_brisc_ni' [E:/Automation/new/Main_auto.sv:47]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
INFO: [Synth 8-6157] synthesizing module 'Auto_Mesh' [E:/Automation/new/Auto_Mesh.sv:23]
INFO: [Synth 8-6157] synthesizing module 'top_module' [E:/Automation/Router/router/top_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'ip_link' [E:/Automation/Router/router/ip_link.v:3]
INFO: [Synth 8-6157] synthesizing module 'ip_chnl' [E:/Automation/Router/router/ip_chnl.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'data_in' does not match port width (68) of module 'router_fifo' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (68) of module 'router_fifo' [E:/Automation/Router/router/ip_chnl.v:73]
WARNING: [Synth 8-7071] port 'rd_add' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'wr_add' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'wr_dir' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'rd_dir' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'full_ext' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7023] instance 'r1' of module 'router_fifo' has 14 connections declared, but only 9 given [E:/Automation/Router/router/ip_chnl.v:72]
INFO: [Synth 8-6157] synthesizing module 'register_32bit' [E:/Automation/Router/router/register_32bit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'register_32bit' (0#1) [E:/Automation/Router/router/register_32bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'routing_algo_mesh' [E:/Automation/Router/router/routing_algo_mesh.v:4]
INFO: [Synth 8-6155] done synthesizing module 'routing_algo_mesh' (0#1) [E:/Automation/Router/router/routing_algo_mesh.v:4]
INFO: [Synth 8-6157] synthesizing module 'irs' [E:/Automation/Router/router/IRS.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff_asynch_clr' [E:/Automation/Router/router/dff_asynch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dff_asynch_clr' (0#1) [E:/Automation/Router/router/dff_asynch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'irs' (0#1) [E:/Automation/Router/router/IRS.v:1]
WARNING: [Synth 8-7071] port 'en1' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en2' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en4' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en5' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en6' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7023] instance 'irs1' of module 'irs' has 14 connections declared, but only 9 given [E:/Automation/Router/router/ip_chnl.v:80]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_reset' [E:/Automation/Router/router/dff_synch_reset.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_reset' (0#1) [E:/Automation/Router/router/dff_synch_reset.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_set' [E:/Automation/Router/router/dff_synch_set.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_set' (0#1) [E:/Automation/Router/router/dff_synch_set.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ip_chnl' (0#1) [E:/Automation/Router/router/ip_chnl.v:1]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7023] instance 'vc1' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7023] instance 'vc2' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7023] instance 'vc3' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7023] instance 'vc4' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:117]
INFO: [Synth 8-6155] done synthesizing module 'ip_link' (0#1) [E:/Automation/Router/router/ip_link.v:3]
WARNING: [Synth 8-689] width (68) of port connection 'data_in' does not match port width (32) of module 'ip_link' [E:/Automation/Router/router/top_module.v:1032]
INFO: [Synth 8-6157] synthesizing module 'op_link1' [E:/Automation/Router/router/op_link1.v:4]
INFO: [Synth 8-6157] synthesizing module 'round_robin_req' [E:/Automation/Router/router/round_robin_req.v:22]
INFO: [Synth 8-6157] synthesizing module 'rr_arbiter' [E:/Automation/Router/router/rr_arbiter.v:23]
INFO: [Synth 8-6157] synthesizing module 'priority_encoder' [E:/Automation/Router/router/priority_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder' (0#1) [E:/Automation/Router/router/priority_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'falling_edge_pulse_generator' [E:/Automation/Router/router/falling_edge_pulse_generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'falling_edge_pulse_generator' (0#1) [E:/Automation/Router/router/falling_edge_pulse_generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rr_arbiter' (0#1) [E:/Automation/Router/router/rr_arbiter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'round_robin_req' (0#1) [E:/Automation/Router/router/round_robin_req.v:22]
WARNING: [Synth 8-7071] port 'g_b1' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b2' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b3' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b4' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt1' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt2' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt3' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt4' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt5' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt6' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt7' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt8' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt9' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt10' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt11' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt12' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt13' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt14' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt15' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt16' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req1' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req2' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req3' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req4' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req5' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req6' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req7' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req8' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req9' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req10' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req11' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link1.v:123]
INFO: [Synth 8-6157] synthesizing module 'encoder_r' [E:/project_2/project_2.srcs/sources_1/new/encoder_r.v:23]
INFO: [Synth 8-6155] done synthesizing module 'encoder_r' (0#1) [E:/project_2/project_2.srcs/sources_1/new/encoder_r.v:23]
INFO: [Synth 8-6157] synthesizing module 'allot_vc' [E:/Automation/Router/router/allot_vc.v:3]
INFO: [Synth 8-6157] synthesizing module 'register_1bit' [E:/Automation/Router/router/register_1bit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'register_1bit' (0#1) [E:/Automation/Router/router/register_1bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'register_4bit' [E:/Automation/Router/router/register_4bit.v:5]
WARNING: [Synth 8-567] referenced signal 'din' should be on the sensitivity list [E:/Automation/Router/router/register_4bit.v:14]
INFO: [Synth 8-6155] done synthesizing module 'register_4bit' (0#1) [E:/Automation/Router/router/register_4bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'mux' [E:/Automation/Router/router/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [E:/Automation/Router/router/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'allot_vc' (0#1) [E:/Automation/Router/router/allot_vc.v:3]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link1.v:153]
INFO: [Synth 8-6157] synthesizing module 'rr_comb_new' [E:/Automation/Router/router/rr_comb_new.v:2]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_clr' [E:/Automation/Router/router/dff_synch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_clr' (0#1) [E:/Automation/Router/router/dff_synch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'rr_comb_new' (0#1) [E:/Automation/Router/router/rr_comb_new.v:2]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link1.v:278]
INFO: [Synth 8-6157] synthesizing module 'demux_16' [E:/Automation/Router/router/demux_16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'demux_16' (0#1) [E:/Automation/Router/router/demux_16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'op_link1' (0#1) [E:/Automation/Router/router/op_link1.v:4]
WARNING: [Synth 8-7023] instance 'op_l1' of module 'op_link1' has 140 connections declared, but only 127 given [E:/Automation/Router/router/top_module.v:1142]
INFO: [Synth 8-6157] synthesizing module 'op_link2' [E:/Automation/Router/router/op_link2.v:3]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link2.v:98]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link2.v:128]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link2.v:257]
INFO: [Synth 8-6155] done synthesizing module 'op_link2' (0#1) [E:/Automation/Router/router/op_link2.v:3]
INFO: [Synth 8-6157] synthesizing module 'op_link3' [E:/Automation/Router/router/op_link3.v:3]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link3.v:97]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link3.v:127]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link3.v:250]
INFO: [Synth 8-6155] done synthesizing module 'op_link3' (0#1) [E:/Automation/Router/router/op_link3.v:3]
INFO: [Synth 8-6157] synthesizing module 'op_link4' [E:/Automation/Router/router/op_link4.v:1]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link4.v:85]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link4.v:115]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link4.v:242]
INFO: [Synth 8-6155] done synthesizing module 'op_link4' (0#1) [E:/Automation/Router/router/op_link4.v:1]
INFO: [Synth 8-6157] synthesizing module 'op_core' [E:/Automation/Router/router/op_core.v:4]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_core.v:116]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/Automation/Router/router/op_core.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g1' does not exist [E:/Automation/Router/router/op_core.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g2' does not exist [E:/Automation/Router/router/op_core.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g3' does not exist [E:/Automation/Router/router/op_core.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g4' does not exist [E:/Automation/Router/router/op_core.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g5' does not exist [E:/Automation/Router/router/op_core.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g6' does not exist [E:/Automation/Router/router/op_core.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g7' does not exist [E:/Automation/Router/router/op_core.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g8' does not exist [E:/Automation/Router/router/op_core.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g9' does not exist [E:/Automation/Router/router/op_core.v:123]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g10' does not exist [E:/Automation/Router/router/op_core.v:124]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g11' does not exist [E:/Automation/Router/router/op_core.v:124]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g12' does not exist [E:/Automation/Router/router/op_core.v:124]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g13' does not exist [E:/Automation/Router/router/op_core.v:124]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g14' does not exist [E:/Automation/Router/router/op_core.v:124]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g15' does not exist [E:/Automation/Router/router/op_core.v:124]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'g16' does not exist [E:/Automation/Router/router/op_core.v:124]
ERROR: [Synth 8-11365] for the instance 'enc1' of module 'encoder' declared at 'E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344', named port connection 'encoded_addr' does not exist [E:/Automation/Router/router/op_core.v:125]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_core.v:127]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_core.v:250]
ERROR: [Synth 8-6156] failed synthesizing module 'op_core' [E:/Automation/Router/router/op_core.v:4]
ERROR: [Synth 8-6156] failed synthesizing module 'top_module' [E:/Automation/Router/router/top_module.v:3]
ERROR: [Synth 8-196] conditional expression could not be resolved to a constant [E:/Automation/new/Auto_Mesh.sv:51]
ERROR: [Synth 8-196] conditional expression could not be resolved to a constant [E:/Automation/new/Auto_Mesh.sv:50]
ERROR: [Synth 8-6156] failed synthesizing module 'Auto_Mesh' [E:/Automation/new/Auto_Mesh.sv:23]
ERROR: [Synth 8-6156] failed synthesizing module 'Main_auto' [E:/Automation/new/Main_auto.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3085.262 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 3085.262 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\op_link3.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\op_link4.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\op_core.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\op_link3.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\op_link4.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\op_core.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\op_link3.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\op_link3.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\op_link3.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\op_link4.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\op_core.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\op_link4.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\op_link4.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\op_link3.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\op_link4.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\op_core.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\op_link3.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\op_link4.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\op_core.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\op_core.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\op_core.v:]
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3085.262 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'DEFAULT_DATA' becomes localparam in 'Auto_Mesh' with formal parameter declaration list [E:/Automation/new/Auto_Mesh.sv:43]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'wr_en' is not allowed [E:/Automation/new/Main_auto.sv:30]
INFO: [Synth 8-11241] undeclared symbol 'mux_out3', assumed default net type 'wire' [E:/Automation/Router/router/allot_vc.v:262]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'depack' [E:/Automation/NI+nidepack/depack.v:100]
INFO: [Synth 8-9937] previous definition of design element 'depack' is here [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:398]
INFO: [Synth 8-11241] undeclared symbol 'rd_en_out', assumed default net type 'wire' [E:/Automation/Router/router/ip_chnl.v:72]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l1', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:167]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l2', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:168]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l3', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:169]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l4', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:170]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_c', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:171]
INFO: [Synth 8-11241] undeclared symbol 'wen_int', assumed default net type 'wire' [E:/Automation/Router/router/router_fifo.v:20]
INFO: [Synth 8-11241] undeclared symbol 'ren_int', assumed default net type 'wire' [E:/Automation/Router/router/router_fifo.v:21]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'router_fifo' [E:/Automation/Router/router/router_fifo.v:37]
INFO: [Synth 8-9937] previous definition of design element 'router_fifo' is here [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:456]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'rp1' [E:/Automation/NI+nidepack/rp1.v:126]
INFO: [Synth 8-9937] previous definition of design element 'rp1' is here [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:376]
INFO: [Synth 8-11241] undeclared symbol 'rd_clk', assumed default net type 'wire' [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:81]
INFO: [Synth 8-11241] undeclared symbol 'wr_clk', assumed default net type 'wire' [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:82]
INFO: [Synth 8-6157] synthesizing module 'Main_auto' [E:/Automation/new/Main_auto.sv:23]
INFO: [Synth 8-6157] synthesizing module 'top_dcls_brisc_ni' [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:23]
INFO: [Synth 8-6157] synthesizing module 'nidepack' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:271]
INFO: [Synth 8-6157] synthesizing module 'decoder_2' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:333]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:333]
WARNING: [Synth 8-689] width (32) of port connection 'dat_in' does not match port width (68) of module 'decoder_2' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:289]
INFO: [Synth 8-6157] synthesizing module 'depack' [E:/Automation/NI+nidepack/depack.v:21]
INFO: [Synth 8-6155] done synthesizing module 'depack' (0#1) [E:/Automation/NI+nidepack/depack.v:21]
INFO: [Synth 8-6157] synthesizing module 'router_fifo' [E:/Automation/Router/router/router_fifo.v:5]
INFO: [Synth 8-6157] synthesizing module 'gray_mod6' [E:/Automation/Router/router/gray_mod6.v:3]
INFO: [Synth 8-6157] synthesizing module 'jk_ff' [E:/Automation/Router/router/jk_ff.v:4]
INFO: [Synth 8-6155] done synthesizing module 'jk_ff' (0#1) [E:/Automation/Router/router/jk_ff.v:4]
INFO: [Synth 8-6155] done synthesizing module 'gray_mod6' (0#1) [E:/Automation/Router/router/gray_mod6.v:3]
INFO: [Synth 8-6157] synthesizing module 'memory' [E:/Automation/Router/router/memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memory' (0#1) [E:/Automation/Router/router/memory.v:23]
WARNING: [Synth 8-689] width (68) of port connection 'data_in' does not match port width (32) of module 'memory' [E:/Automation/Router/router/router_fifo.v:30]
WARNING: [Synth 8-689] width (68) of port connection 'data_out' does not match port width (32) of module 'memory' [E:/Automation/Router/router/router_fifo.v:30]
INFO: [Synth 8-6157] synthesizing module 'asynch_comparator' [E:/Automation/Router/router/asynch_comparator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'asynch_comparator' (0#1) [E:/Automation/Router/router/asynch_comparator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'router_fifo' (0#1) [E:/Automation/Router/router/router_fifo.v:5]
WARNING: [Synth 8-689] width (32) of port connection 'data_in' does not match port width (68) of module 'router_fifo' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:292]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (68) of module 'router_fifo' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:293]
WARNING: [Synth 8-7071] port 'empty' of module 'router_fifo' is unconnected for instance 'F1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:291]
WARNING: [Synth 8-7023] instance 'F1' of module 'router_fifo' has 14 connections declared, but only 13 given [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:291]
INFO: [Synth 8-6155] done synthesizing module 'nidepack' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:271]
INFO: [Synth 8-6157] synthesizing module 'DCLS_BRISC_NI' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:21]
INFO: [Synth 8-6157] synthesizing module 'RISC_V_Core' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fetch_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mem_interface' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BSRAM' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSRAM' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
INFO: [Synth 8-6155] done synthesizing module 'mem_interface' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fetch_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
INFO: [Synth 8-6157] synthesizing module 'decode_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
	Parameter CORE bound to: 0 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'regFile' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:24]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_SEL_BITS bound to: 5 - type: integer 
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[0]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[1]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[2]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[3]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[4]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[5]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[6]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[7]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[8]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[9]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[10]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[11]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[12]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[13]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[14]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[15]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[16]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[17]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[18]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[19]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[20]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[21]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[22]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[23]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[24]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[25]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[26]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[27]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[28]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[29]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[30]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[31]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
INFO: [Synth 8-6155] done synthesizing module 'regFile' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:24]
INFO: [Synth 8-6155] done synthesizing module 'decode_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
	Parameter CORE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
INFO: [Synth 8-6157] synthesizing module 'execution_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'execution_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
INFO: [Synth 8-6157] synthesizing module 'memory_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'writeback_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V_Core' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
INFO: [Synth 8-6157] synthesizing module 'RISC_V_Core__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fetch_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mem_interface__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BSRAM__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSRAM__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
INFO: [Synth 8-6155] done synthesizing module 'mem_interface__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fetch_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
INFO: [Synth 8-6157] synthesizing module 'decode_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
	Parameter CORE bound to: 1 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decode_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
	Parameter CORE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'control_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
INFO: [Synth 8-6157] synthesizing module 'execution_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'execution_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
INFO: [Synth 8-6157] synthesizing module 'memory_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'writeback_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V_Core__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
WARNING: [Synth 8-324] index 2 out of range [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:215]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:215]
WARNING: [Synth 8-689] width (32) of port connection 'address' does not match port width (20) of module 'memory_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:245]
INFO: [Synth 8-6155] done synthesizing module 'DCLS_BRISC_NI' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:21]
INFO: [Synth 8-6157] synthesizing module 'encoder' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344]
INFO: [Synth 8-6155] done synthesizing module 'encoder' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344]
INFO: [Synth 8-6157] synthesizing module 'new1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:298]
WARNING: [Synth 8-689] width (32) of port connection 'data_in' does not match port width (68) of module 'router_fifo' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:319]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (68) of module 'router_fifo' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:320]
WARNING: [Synth 8-7071] port 'empty' of module 'router_fifo' is unconnected for instance 'F2' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:318]
WARNING: [Synth 8-7023] instance 'F2' of module 'router_fifo' has 14 connections declared, but only 13 given [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:318]
INFO: [Synth 8-6157] synthesizing module 'rp1' [E:/Automation/NI+nidepack/rp1.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Automation/NI+nidepack/rp1.v:74]
INFO: [Synth 8-6155] done synthesizing module 'rp1' (0#1) [E:/Automation/NI+nidepack/rp1.v:23]
WARNING: [Synth 8-7071] port 'wr_o' of module 'rp1' is unconnected for instance 'R1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:324]
WARNING: [Synth 8-7023] instance 'R1' of module 'rp1' has 10 connections declared, but only 9 given [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:324]
INFO: [Synth 8-6155] done synthesizing module 'new1' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:298]
WARNING: [Synth 8-689] width (68) of port connection 'dat_in' does not match port width (32) of module 'new1' [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:83]
WARNING: [Synth 8-689] width (32) of port connection 'ni_out' does not match port width (68) of module 'new1' [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:88]
INFO: [Synth 8-6155] done synthesizing module 'top_dcls_brisc_ni' (0#1) [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'wb_data' does not match port width (68) of module 'top_dcls_brisc_ni' [E:/Automation/new/Main_auto.sv:47]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-689] width (32) of port connection 'wb_data' does not match port width (68) of module 'top_dcls_brisc_ni' [E:/Automation/new/Main_auto.sv:47]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-689] width (32) of port connection 'wb_data' does not match port width (68) of module 'top_dcls_brisc_ni' [E:/Automation/new/Main_auto.sv:47]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-689] width (32) of port connection 'wb_data' does not match port width (68) of module 'top_dcls_brisc_ni' [E:/Automation/new/Main_auto.sv:47]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
INFO: [Synth 8-6157] synthesizing module 'Auto_Mesh' [E:/Automation/new/Auto_Mesh.sv:23]
INFO: [Synth 8-6157] synthesizing module 'top_module' [E:/Automation/Router/router/top_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'ip_link' [E:/Automation/Router/router/ip_link.v:3]
INFO: [Synth 8-6157] synthesizing module 'ip_chnl' [E:/Automation/Router/router/ip_chnl.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'data_in' does not match port width (68) of module 'router_fifo' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (68) of module 'router_fifo' [E:/Automation/Router/router/ip_chnl.v:73]
WARNING: [Synth 8-7071] port 'rd_add' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'wr_add' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'wr_dir' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'rd_dir' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'full_ext' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7023] instance 'r1' of module 'router_fifo' has 14 connections declared, but only 9 given [E:/Automation/Router/router/ip_chnl.v:72]
INFO: [Synth 8-6157] synthesizing module 'register_32bit' [E:/Automation/Router/router/register_32bit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'register_32bit' (0#1) [E:/Automation/Router/router/register_32bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'routing_algo_mesh' [E:/Automation/Router/router/routing_algo_mesh.v:4]
INFO: [Synth 8-6155] done synthesizing module 'routing_algo_mesh' (0#1) [E:/Automation/Router/router/routing_algo_mesh.v:4]
INFO: [Synth 8-6157] synthesizing module 'irs' [E:/Automation/Router/router/IRS.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff_asynch_clr' [E:/Automation/Router/router/dff_asynch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dff_asynch_clr' (0#1) [E:/Automation/Router/router/dff_asynch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'irs' (0#1) [E:/Automation/Router/router/IRS.v:1]
WARNING: [Synth 8-7071] port 'en1' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en2' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en4' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en5' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en6' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7023] instance 'irs1' of module 'irs' has 14 connections declared, but only 9 given [E:/Automation/Router/router/ip_chnl.v:80]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_reset' [E:/Automation/Router/router/dff_synch_reset.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_reset' (0#1) [E:/Automation/Router/router/dff_synch_reset.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_set' [E:/Automation/Router/router/dff_synch_set.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_set' (0#1) [E:/Automation/Router/router/dff_synch_set.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ip_chnl' (0#1) [E:/Automation/Router/router/ip_chnl.v:1]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7023] instance 'vc1' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7023] instance 'vc2' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7023] instance 'vc3' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7023] instance 'vc4' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:117]
INFO: [Synth 8-6155] done synthesizing module 'ip_link' (0#1) [E:/Automation/Router/router/ip_link.v:3]
WARNING: [Synth 8-689] width (68) of port connection 'data_in' does not match port width (32) of module 'ip_link' [E:/Automation/Router/router/top_module.v:1032]
INFO: [Synth 8-6157] synthesizing module 'op_link1' [E:/Automation/Router/router/op_link1.v:4]
INFO: [Synth 8-6157] synthesizing module 'round_robin_req' [E:/Automation/Router/router/round_robin_req.v:22]
INFO: [Synth 8-6157] synthesizing module 'rr_arbiter' [E:/Automation/Router/router/rr_arbiter.v:23]
INFO: [Synth 8-6157] synthesizing module 'priority_encoder' [E:/Automation/Router/router/priority_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder' (0#1) [E:/Automation/Router/router/priority_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'falling_edge_pulse_generator' [E:/Automation/Router/router/falling_edge_pulse_generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'falling_edge_pulse_generator' (0#1) [E:/Automation/Router/router/falling_edge_pulse_generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rr_arbiter' (0#1) [E:/Automation/Router/router/rr_arbiter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'round_robin_req' (0#1) [E:/Automation/Router/router/round_robin_req.v:22]
WARNING: [Synth 8-7071] port 'g_b1' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b2' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b3' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b4' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt1' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt2' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt3' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt4' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt5' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt6' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt7' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt8' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt9' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt10' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt11' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt12' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt13' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt14' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt15' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt16' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req1' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req2' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req3' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req4' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req5' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req6' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req7' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req8' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req9' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req10' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req11' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link1.v:123]
INFO: [Synth 8-6157] synthesizing module 'encoder_r' [E:/project_2/project_2.srcs/sources_1/new/encoder_r.v:23]
INFO: [Synth 8-6155] done synthesizing module 'encoder_r' (0#1) [E:/project_2/project_2.srcs/sources_1/new/encoder_r.v:23]
INFO: [Synth 8-6157] synthesizing module 'allot_vc' [E:/Automation/Router/router/allot_vc.v:3]
INFO: [Synth 8-6157] synthesizing module 'register_1bit' [E:/Automation/Router/router/register_1bit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'register_1bit' (0#1) [E:/Automation/Router/router/register_1bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'register_4bit' [E:/Automation/Router/router/register_4bit.v:5]
WARNING: [Synth 8-567] referenced signal 'din' should be on the sensitivity list [E:/Automation/Router/router/register_4bit.v:14]
INFO: [Synth 8-6155] done synthesizing module 'register_4bit' (0#1) [E:/Automation/Router/router/register_4bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'mux' [E:/Automation/Router/router/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [E:/Automation/Router/router/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'allot_vc' (0#1) [E:/Automation/Router/router/allot_vc.v:3]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link1.v:153]
INFO: [Synth 8-6157] synthesizing module 'rr_comb_new' [E:/Automation/Router/router/rr_comb_new.v:2]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_clr' [E:/Automation/Router/router/dff_synch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_clr' (0#1) [E:/Automation/Router/router/dff_synch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'rr_comb_new' (0#1) [E:/Automation/Router/router/rr_comb_new.v:2]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link1.v:278]
INFO: [Synth 8-6157] synthesizing module 'demux_16' [E:/Automation/Router/router/demux_16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'demux_16' (0#1) [E:/Automation/Router/router/demux_16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'op_link1' (0#1) [E:/Automation/Router/router/op_link1.v:4]
WARNING: [Synth 8-7023] instance 'op_l1' of module 'op_link1' has 140 connections declared, but only 127 given [E:/Automation/Router/router/top_module.v:1142]
INFO: [Synth 8-6157] synthesizing module 'op_link2' [E:/Automation/Router/router/op_link2.v:3]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link2.v:98]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link2.v:128]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link2.v:257]
INFO: [Synth 8-6155] done synthesizing module 'op_link2' (0#1) [E:/Automation/Router/router/op_link2.v:3]
INFO: [Synth 8-6157] synthesizing module 'op_link3' [E:/Automation/Router/router/op_link3.v:3]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link3.v:97]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link3.v:127]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link3.v:250]
INFO: [Synth 8-6155] done synthesizing module 'op_link3' (0#1) [E:/Automation/Router/router/op_link3.v:3]
INFO: [Synth 8-6157] synthesizing module 'op_link4' [E:/Automation/Router/router/op_link4.v:1]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link4.v:85]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link4.v:115]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link4.v:242]
INFO: [Synth 8-6155] done synthesizing module 'op_link4' (0#1) [E:/Automation/Router/router/op_link4.v:1]
INFO: [Synth 8-6157] synthesizing module 'op_core' [E:/Automation/Router/router/op_core.v:4]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_core.v:116]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_core.v:127]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_core.v:250]
INFO: [Synth 8-6155] done synthesizing module 'op_core' (0#1) [E:/Automation/Router/router/op_core.v:4]
INFO: [Synth 8-6157] synthesizing module 'op_data_path' [E:/Automation/Router/router/op_data_path.v:1]
INFO: [Synth 8-6157] synthesizing module 'final_op_data' [E:/Automation/Router/router/fop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'final_op_data' (0#1) [E:/Automation/Router/router/fop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'op_data_path' (0#1) [E:/Automation/Router/router/op_data_path.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (0#1) [E:/Automation/Router/router/top_module.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'data_in_core' does not match port width (68) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:57]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:61]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:62]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:64]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:65]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:66]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:67]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:68]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:69]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:70]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:71]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:72]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:73]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:74]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:75]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:76]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:86]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:87]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:88]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:89]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:90]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:91]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:92]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:93]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:94]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:95]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:96]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:97]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:98]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:99]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:100]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:101]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:102]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:103]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:104]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:105]
WARNING: [Synth 8-7023] instance 'inst' of module 'top_module' has 83 connections declared, but only 53 given [E:/Automation/new/Auto_Mesh.sv:52]
WARNING: [Synth 8-689] width (32) of port connection 'data_in_core' does not match port width (68) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:57]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:61]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:62]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:64]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:65]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:66]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:67]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:68]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:69]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:70]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:71]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:72]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:73]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:74]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:75]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:76]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:86]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:87]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:88]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:89]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:90]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:91]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:92]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:93]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:94]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:95]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:96]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:97]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:98]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:99]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:100]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:101]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:102]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:103]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:104]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:105]
WARNING: [Synth 8-7023] instance 'inst' of module 'top_module' has 83 connections declared, but only 53 given [E:/Automation/new/Auto_Mesh.sv:52]
WARNING: [Synth 8-689] width (32) of port connection 'data_in_core' does not match port width (68) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:57]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:61]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:62]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:64]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:65]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:66]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:67]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:68]
INFO: [Common 17-14] Message 'Synth 8-689' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'inst' of module 'top_module' has 83 connections declared, but only 53 given [E:/Automation/new/Auto_Mesh.sv:52]
WARNING: [Synth 8-7023] instance 'inst' of module 'top_module' has 83 connections declared, but only 53 given [E:/Automation/new/Auto_Mesh.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'Auto_Mesh' (0#1) [E:/Automation/new/Auto_Mesh.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Main_auto' (0#1) [E:/Automation/new/Main_auto.sv:23]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [E:/Automation/NI+nidepack/depack.v:42]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:76]
WARNING: [Synth 8-6014] Unused sequential element busy_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:77]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:116]
WARNING: [Synth 8-6014] Unused sequential element old_PC_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:246]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:275]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:112]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:65]
WARNING: [Synth 8-6014] Unused sequential element store_addr_reg was removed.  [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:166]
WARNING: [Synth 8-6014] Unused sequential element store_data_reg was removed.  [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:167]
WARNING: [Synth 8-6014] Unused sequential element store_valid_reg was removed.  [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:168]
WARNING: [Synth 8-6014] Unused sequential element store_executed_reg was removed.  [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:169]
WARNING: [Synth 8-6014] Unused sequential element primary_result_buffer_reg[0] was removed.  [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:201]
WARNING: [Synth 8-6014] Unused sequential element primary_result_buffer_reg[1] was removed.  [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:201]
WARNING: [Synth 8-6014] Unused sequential element k_reg was removed.  [E:/Automation/NI+nidepack/rp1.v:68]
WARNING: [Synth 8-3848] Net rd_clk in module/entity top_dcls_brisc_ni does not have driver. [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:81]
WARNING: [Synth 8-3848] Net wr_clk in module/entity top_dcls_brisc_ni does not have driver. [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:82]
WARNING: [Synth 8-3848] Net rd_en in module/entity top_dcls_brisc_ni does not have driver. [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:36]
WARNING: [Synth 8-3848] Net nxt_reset in module/entity ip_chnl does not have driver. [E:/Automation/Router/router/ip_chnl.v:13]
WARNING: [Synth 8-3848] Net reg_out in module/entity ip_chnl does not have driver. [E:/Automation/Router/router/ip_chnl.v:15]
WARNING: [Synth 8-6014] Unused sequential element r0_reg was removed.  [E:/Automation/Router/router/priority_encoder.v:32]
WARNING: [Synth 8-6014] Unused sequential element r1_reg was removed.  [E:/Automation/Router/router/priority_encoder.v:33]
WARNING: [Synth 8-6014] Unused sequential element r2_reg was removed.  [E:/Automation/Router/router/priority_encoder.v:34]
WARNING: [Synth 8-6014] Unused sequential element r3_reg was removed.  [E:/Automation/Router/router/priority_encoder.v:35]
WARNING: [Synth 8-3848] Net b1_logic in module/entity rr_comb_new does not have driver. [E:/Automation/Router/router/rr_comb_new.v:21]
WARNING: [Synth 8-3848] Net b0_logic in module/entity rr_comb_new does not have driver. [E:/Automation/Router/router/rr_comb_new.v:21]
WARNING: [Synth 8-7129] Port data_in[28] in module final_op_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[27] in module final_op_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk1 in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk2 in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk3 in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk4 in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk_core in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port b1_logic in module rr_comb_new is either unconnected or has no load
WARNING: [Synth 8-7129] Port b0_logic in module rr_comb_new is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module register_4bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port g1 in module encoder_r is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module priority_encoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer1 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer2 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer3 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer4 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer5 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer6 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer7 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer8 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer9 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer10 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer11 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer12 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer13 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer14 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer15 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer16 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port rok_link1_vc1 in module op_link1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rok_link1_vc2 in module op_link1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rok_link1_vc3 in module op_link1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rok_link1_vc4 in module op_link1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer_org in module irs is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[31] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[28] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[27] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[26] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[25] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[24] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[23] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[22] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[21] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[20] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[19] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[18] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[17] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[16] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[15] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[14] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[13] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[12] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[11] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[10] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[9] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[8] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module register_32bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[67] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[66] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[65] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[64] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[63] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[62] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[61] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[60] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[59] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[58] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[57] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[56] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[55] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[54] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[53] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[52] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[51] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[50] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[49] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[48] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[47] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[46] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[45] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[44] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[43] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[42] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[41] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[40] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[39] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[38] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[37] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[36] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[35] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[34] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[33] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[32] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port nxt_reset in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[31] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[30] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[29] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[28] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[27] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[26] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[25] in module ip_chnl is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 3139.992 ; gain = 54.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 3139.992 ; gain = 54.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 3139.992 ; gain = 54.730
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3139.992 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:46 . Memory (MB): peak = 3139.992 ; gain = 54.730
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
ERROR: [Common 17-180] Spawn failed: No error
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3139.992 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'DEFAULT_DATA' becomes localparam in 'Auto_Mesh' with formal parameter declaration list [E:/Automation/new/Auto_Mesh.sv:43]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'wr_en' is not allowed [E:/Automation/new/Main_auto.sv:30]
INFO: [Synth 8-11241] undeclared symbol 'mux_out3', assumed default net type 'wire' [E:/Automation/Router/router/allot_vc.v:262]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'depack' [E:/Automation/NI+nidepack/depack.v:100]
INFO: [Synth 8-9937] previous definition of design element 'depack' is here [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:398]
INFO: [Synth 8-11241] undeclared symbol 'rd_en_out', assumed default net type 'wire' [E:/Automation/Router/router/ip_chnl.v:72]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l1', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:167]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l2', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:168]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l3', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:169]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l4', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:170]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_c', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:171]
INFO: [Synth 8-11241] undeclared symbol 'wen_int', assumed default net type 'wire' [E:/Automation/Router/router/router_fifo.v:20]
INFO: [Synth 8-11241] undeclared symbol 'ren_int', assumed default net type 'wire' [E:/Automation/Router/router/router_fifo.v:21]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'router_fifo' [E:/Automation/Router/router/router_fifo.v:37]
INFO: [Synth 8-9937] previous definition of design element 'router_fifo' is here [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:456]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'rp1' [E:/Automation/NI+nidepack/rp1.v:126]
INFO: [Synth 8-9937] previous definition of design element 'rp1' is here [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:376]
INFO: [Synth 8-11241] undeclared symbol 'dat_in', assumed default net type 'wire' [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:78]
INFO: [Synth 8-11241] undeclared symbol 'rd_clk', assumed default net type 'wire' [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:82]
INFO: [Synth 8-11241] undeclared symbol 'wr_clk', assumed default net type 'wire' [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:83]
INFO: [Synth 8-6157] synthesizing module 'Main_auto' [E:/Automation/new/Main_auto.sv:23]
INFO: [Synth 8-6157] synthesizing module 'top_dcls_brisc_ni' [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:23]
INFO: [Synth 8-6157] synthesizing module 'DCLS_BRISC_NI' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:21]
INFO: [Synth 8-6157] synthesizing module 'RISC_V_Core' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fetch_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mem_interface' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BSRAM' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSRAM' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
INFO: [Synth 8-6155] done synthesizing module 'mem_interface' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fetch_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
INFO: [Synth 8-6157] synthesizing module 'decode_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
	Parameter CORE bound to: 0 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'regFile' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:24]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_SEL_BITS bound to: 5 - type: integer 
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[0]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[1]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[2]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[3]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[4]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[5]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[6]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[7]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[8]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[9]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[10]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[11]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[12]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[13]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[14]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[15]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[16]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[17]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[18]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[19]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[20]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[21]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[22]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[23]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[24]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[25]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[26]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[27]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[28]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[29]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[30]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[31]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
INFO: [Synth 8-6155] done synthesizing module 'regFile' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:24]
INFO: [Synth 8-6155] done synthesizing module 'decode_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
	Parameter CORE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
INFO: [Synth 8-6157] synthesizing module 'execution_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'execution_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
INFO: [Synth 8-6157] synthesizing module 'memory_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'writeback_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V_Core' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
INFO: [Synth 8-6157] synthesizing module 'RISC_V_Core__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fetch_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mem_interface__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BSRAM__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSRAM__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
INFO: [Synth 8-6155] done synthesizing module 'mem_interface__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fetch_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
INFO: [Synth 8-6157] synthesizing module 'decode_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
	Parameter CORE bound to: 1 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decode_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
	Parameter CORE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'control_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
INFO: [Synth 8-6157] synthesizing module 'execution_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'execution_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
INFO: [Synth 8-6157] synthesizing module 'memory_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'writeback_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V_Core__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
WARNING: [Synth 8-324] index 2 out of range [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:215]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:215]
WARNING: [Synth 8-689] width (32) of port connection 'address' does not match port width (20) of module 'memory_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:245]
INFO: [Synth 8-6155] done synthesizing module 'DCLS_BRISC_NI' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:21]
INFO: [Synth 8-6157] synthesizing module 'encoder' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344]
INFO: [Synth 8-6155] done synthesizing module 'encoder' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344]
WARNING: [Synth 8-689] width (1) of port connection 'data_out' does not match port width (68) of module 'encoder' [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:78]
INFO: [Synth 8-6157] synthesizing module 'new1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:298]
INFO: [Synth 8-6157] synthesizing module 'router_fifo' [E:/Automation/Router/router/router_fifo.v:5]
INFO: [Synth 8-6157] synthesizing module 'gray_mod6' [E:/Automation/Router/router/gray_mod6.v:3]
INFO: [Synth 8-6157] synthesizing module 'jk_ff' [E:/Automation/Router/router/jk_ff.v:4]
INFO: [Synth 8-6155] done synthesizing module 'jk_ff' (0#1) [E:/Automation/Router/router/jk_ff.v:4]
INFO: [Synth 8-6155] done synthesizing module 'gray_mod6' (0#1) [E:/Automation/Router/router/gray_mod6.v:3]
INFO: [Synth 8-6157] synthesizing module 'memory' [E:/Automation/Router/router/memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memory' (0#1) [E:/Automation/Router/router/memory.v:23]
WARNING: [Synth 8-689] width (68) of port connection 'data_in' does not match port width (32) of module 'memory' [E:/Automation/Router/router/router_fifo.v:30]
WARNING: [Synth 8-689] width (68) of port connection 'data_out' does not match port width (32) of module 'memory' [E:/Automation/Router/router/router_fifo.v:30]
INFO: [Synth 8-6157] synthesizing module 'asynch_comparator' [E:/Automation/Router/router/asynch_comparator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'asynch_comparator' (0#1) [E:/Automation/Router/router/asynch_comparator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'router_fifo' (0#1) [E:/Automation/Router/router/router_fifo.v:5]
WARNING: [Synth 8-7071] port 'empty' of module 'router_fifo' is unconnected for instance 'F2' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:318]
WARNING: [Synth 8-7023] instance 'F2' of module 'router_fifo' has 14 connections declared, but only 13 given [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:318]
INFO: [Synth 8-6157] synthesizing module 'rp1' [E:/Automation/NI+nidepack/rp1.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Automation/NI+nidepack/rp1.v:74]
INFO: [Synth 8-6155] done synthesizing module 'rp1' (0#1) [E:/Automation/NI+nidepack/rp1.v:23]
WARNING: [Synth 8-689] width (68) of port connection 'data_out' does not match port width (32) of module 'rp1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:325]
WARNING: [Synth 8-689] width (68) of port connection 'niout' does not match port width (32) of module 'rp1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:325]
WARNING: [Synth 8-7071] port 'wr_o' of module 'rp1' is unconnected for instance 'R1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:324]
WARNING: [Synth 8-7023] instance 'R1' of module 'rp1' has 10 connections declared, but only 9 given [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:324]
WARNING: [Synth 8-689] width (68) of port connection 'data_in' does not match port width (32) of module 'encoder' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:329]
INFO: [Synth 8-6155] done synthesizing module 'new1' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:298]
WARNING: [Synth 8-689] width (32) of port connection 'ni_out' does not match port width (68) of module 'new1' [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:89]
INFO: [Synth 8-6155] done synthesizing module 'top_dcls_brisc_ni' (0#1) [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'wb_data' does not match port width (68) of module 'top_dcls_brisc_ni' [E:/Automation/new/Main_auto.sv:47]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
INFO: [Synth 8-6157] synthesizing module 'nidepack' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:271]
INFO: [Synth 8-6157] synthesizing module 'decoder_2' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:333]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:333]
WARNING: [Synth 8-689] width (32) of port connection 'dat_in' does not match port width (68) of module 'decoder_2' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:289]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (68) of module 'decoder_2' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:289]
INFO: [Synth 8-6157] synthesizing module 'depack' [E:/Automation/NI+nidepack/depack.v:21]
INFO: [Synth 8-6155] done synthesizing module 'depack' (0#1) [E:/Automation/NI+nidepack/depack.v:21]
WARNING: [Synth 8-689] width (32) of port connection 'data_in' does not match port width (68) of module 'router_fifo' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:292]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (68) of module 'router_fifo' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:293]
WARNING: [Synth 8-7071] port 'empty' of module 'router_fifo' is unconnected for instance 'F1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:291]
WARNING: [Synth 8-7023] instance 'F1' of module 'router_fifo' has 14 connections declared, but only 13 given [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:291]
INFO: [Synth 8-6155] done synthesizing module 'nidepack' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:271]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-689] width (32) of port connection 'wb_data' does not match port width (68) of module 'top_dcls_brisc_ni' [E:/Automation/new/Main_auto.sv:47]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-689] width (32) of port connection 'wb_data' does not match port width (68) of module 'top_dcls_brisc_ni' [E:/Automation/new/Main_auto.sv:47]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-689] width (32) of port connection 'wb_data' does not match port width (68) of module 'top_dcls_brisc_ni' [E:/Automation/new/Main_auto.sv:47]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
INFO: [Synth 8-6157] synthesizing module 'Auto_Mesh' [E:/Automation/new/Auto_Mesh.sv:23]
INFO: [Synth 8-6157] synthesizing module 'top_module' [E:/Automation/Router/router/top_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'ip_link' [E:/Automation/Router/router/ip_link.v:3]
INFO: [Synth 8-6157] synthesizing module 'ip_chnl' [E:/Automation/Router/router/ip_chnl.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'data_in' does not match port width (68) of module 'router_fifo' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (68) of module 'router_fifo' [E:/Automation/Router/router/ip_chnl.v:73]
WARNING: [Synth 8-7071] port 'rd_add' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'wr_add' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'wr_dir' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'rd_dir' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'full_ext' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7023] instance 'r1' of module 'router_fifo' has 14 connections declared, but only 9 given [E:/Automation/Router/router/ip_chnl.v:72]
INFO: [Synth 8-6157] synthesizing module 'register_32bit' [E:/Automation/Router/router/register_32bit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'register_32bit' (0#1) [E:/Automation/Router/router/register_32bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'routing_algo_mesh' [E:/Automation/Router/router/routing_algo_mesh.v:4]
INFO: [Synth 8-6155] done synthesizing module 'routing_algo_mesh' (0#1) [E:/Automation/Router/router/routing_algo_mesh.v:4]
INFO: [Synth 8-6157] synthesizing module 'irs' [E:/Automation/Router/router/IRS.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff_asynch_clr' [E:/Automation/Router/router/dff_asynch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dff_asynch_clr' (0#1) [E:/Automation/Router/router/dff_asynch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'irs' (0#1) [E:/Automation/Router/router/IRS.v:1]
WARNING: [Synth 8-7071] port 'en1' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en2' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en4' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en5' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en6' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7023] instance 'irs1' of module 'irs' has 14 connections declared, but only 9 given [E:/Automation/Router/router/ip_chnl.v:80]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_reset' [E:/Automation/Router/router/dff_synch_reset.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_reset' (0#1) [E:/Automation/Router/router/dff_synch_reset.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_set' [E:/Automation/Router/router/dff_synch_set.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_set' (0#1) [E:/Automation/Router/router/dff_synch_set.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ip_chnl' (0#1) [E:/Automation/Router/router/ip_chnl.v:1]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7023] instance 'vc1' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7023] instance 'vc2' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7023] instance 'vc3' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7023] instance 'vc4' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:117]
INFO: [Synth 8-6155] done synthesizing module 'ip_link' (0#1) [E:/Automation/Router/router/ip_link.v:3]
WARNING: [Synth 8-689] width (68) of port connection 'data_in' does not match port width (32) of module 'ip_link' [E:/Automation/Router/router/top_module.v:1032]
INFO: [Synth 8-6157] synthesizing module 'op_link1' [E:/Automation/Router/router/op_link1.v:4]
INFO: [Synth 8-6157] synthesizing module 'round_robin_req' [E:/Automation/Router/router/round_robin_req.v:22]
INFO: [Synth 8-6157] synthesizing module 'rr_arbiter' [E:/Automation/Router/router/rr_arbiter.v:23]
INFO: [Synth 8-6157] synthesizing module 'priority_encoder' [E:/Automation/Router/router/priority_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder' (0#1) [E:/Automation/Router/router/priority_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'falling_edge_pulse_generator' [E:/Automation/Router/router/falling_edge_pulse_generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'falling_edge_pulse_generator' (0#1) [E:/Automation/Router/router/falling_edge_pulse_generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rr_arbiter' (0#1) [E:/Automation/Router/router/rr_arbiter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'round_robin_req' (0#1) [E:/Automation/Router/router/round_robin_req.v:22]
WARNING: [Synth 8-7071] port 'g_b1' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b2' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b3' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b4' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt1' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt2' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt3' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt4' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt5' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt6' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt7' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt8' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt9' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt10' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt11' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt12' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt13' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt14' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt15' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt16' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req1' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req2' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req3' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req4' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req5' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req6' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req7' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req8' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req9' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req10' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req11' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link1.v:123]
INFO: [Synth 8-6157] synthesizing module 'encoder_r' [E:/project_2/project_2.srcs/sources_1/new/encoder_r.v:23]
INFO: [Synth 8-6155] done synthesizing module 'encoder_r' (0#1) [E:/project_2/project_2.srcs/sources_1/new/encoder_r.v:23]
INFO: [Synth 8-6157] synthesizing module 'allot_vc' [E:/Automation/Router/router/allot_vc.v:3]
INFO: [Synth 8-6157] synthesizing module 'register_1bit' [E:/Automation/Router/router/register_1bit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'register_1bit' (0#1) [E:/Automation/Router/router/register_1bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'register_4bit' [E:/Automation/Router/router/register_4bit.v:5]
WARNING: [Synth 8-567] referenced signal 'din' should be on the sensitivity list [E:/Automation/Router/router/register_4bit.v:14]
INFO: [Synth 8-6155] done synthesizing module 'register_4bit' (0#1) [E:/Automation/Router/router/register_4bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'mux' [E:/Automation/Router/router/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [E:/Automation/Router/router/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'allot_vc' (0#1) [E:/Automation/Router/router/allot_vc.v:3]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link1.v:153]
INFO: [Synth 8-6157] synthesizing module 'rr_comb_new' [E:/Automation/Router/router/rr_comb_new.v:2]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_clr' [E:/Automation/Router/router/dff_synch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_clr' (0#1) [E:/Automation/Router/router/dff_synch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'rr_comb_new' (0#1) [E:/Automation/Router/router/rr_comb_new.v:2]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link1.v:278]
INFO: [Synth 8-6157] synthesizing module 'demux_16' [E:/Automation/Router/router/demux_16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'demux_16' (0#1) [E:/Automation/Router/router/demux_16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'op_link1' (0#1) [E:/Automation/Router/router/op_link1.v:4]
WARNING: [Synth 8-7023] instance 'op_l1' of module 'op_link1' has 140 connections declared, but only 127 given [E:/Automation/Router/router/top_module.v:1142]
INFO: [Synth 8-6157] synthesizing module 'op_link2' [E:/Automation/Router/router/op_link2.v:3]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link2.v:98]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link2.v:128]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link2.v:257]
INFO: [Synth 8-6155] done synthesizing module 'op_link2' (0#1) [E:/Automation/Router/router/op_link2.v:3]
INFO: [Synth 8-6157] synthesizing module 'op_link3' [E:/Automation/Router/router/op_link3.v:3]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link3.v:97]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link3.v:127]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link3.v:250]
INFO: [Synth 8-6155] done synthesizing module 'op_link3' (0#1) [E:/Automation/Router/router/op_link3.v:3]
INFO: [Synth 8-6157] synthesizing module 'op_link4' [E:/Automation/Router/router/op_link4.v:1]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link4.v:85]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link4.v:115]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link4.v:242]
INFO: [Synth 8-6155] done synthesizing module 'op_link4' (0#1) [E:/Automation/Router/router/op_link4.v:1]
INFO: [Synth 8-6157] synthesizing module 'op_core' [E:/Automation/Router/router/op_core.v:4]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_core.v:116]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_core.v:127]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_core.v:250]
INFO: [Synth 8-6155] done synthesizing module 'op_core' (0#1) [E:/Automation/Router/router/op_core.v:4]
INFO: [Synth 8-6157] synthesizing module 'op_data_path' [E:/Automation/Router/router/op_data_path.v:1]
INFO: [Synth 8-6157] synthesizing module 'final_op_data' [E:/Automation/Router/router/fop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'final_op_data' (0#1) [E:/Automation/Router/router/fop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'op_data_path' (0#1) [E:/Automation/Router/router/op_data_path.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (0#1) [E:/Automation/Router/router/top_module.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'data_in_core' does not match port width (68) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:57]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:61]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:62]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:64]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:65]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:66]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:67]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:68]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:69]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:70]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:71]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:72]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:73]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:74]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:75]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:76]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:86]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:87]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:88]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:89]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:90]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:91]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:92]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:93]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:94]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:95]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:96]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:97]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:98]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:99]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:100]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:101]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:102]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:103]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:104]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:105]
WARNING: [Synth 8-7023] instance 'inst' of module 'top_module' has 83 connections declared, but only 53 given [E:/Automation/new/Auto_Mesh.sv:52]
WARNING: [Synth 8-689] width (32) of port connection 'data_in_core' does not match port width (68) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:57]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:61]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:62]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:64]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:65]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:66]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:67]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:68]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:69]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:70]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:71]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:72]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:73]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:74]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:75]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:76]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:86]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:87]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:88]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:89]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:90]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:91]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:92]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:93]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:94]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:95]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:96]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:97]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:98]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:99]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:100]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:101]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:102]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:103]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:104]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:105]
WARNING: [Synth 8-7023] instance 'inst' of module 'top_module' has 83 connections declared, but only 53 given [E:/Automation/new/Auto_Mesh.sv:52]
WARNING: [Synth 8-689] width (32) of port connection 'data_in_core' does not match port width (68) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:57]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:61]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:62]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:64]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:65]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:66]
INFO: [Common 17-14] Message 'Synth 8-689' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'inst' of module 'top_module' has 83 connections declared, but only 53 given [E:/Automation/new/Auto_Mesh.sv:52]
WARNING: [Synth 8-7023] instance 'inst' of module 'top_module' has 83 connections declared, but only 53 given [E:/Automation/new/Auto_Mesh.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'Auto_Mesh' (0#1) [E:/Automation/new/Auto_Mesh.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Main_auto' (0#1) [E:/Automation/new/Main_auto.sv:23]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:76]
WARNING: [Synth 8-6014] Unused sequential element busy_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:77]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:116]
WARNING: [Synth 8-6014] Unused sequential element old_PC_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:246]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:275]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:112]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:65]
WARNING: [Synth 8-6014] Unused sequential element store_addr_reg was removed.  [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:166]
WARNING: [Synth 8-6014] Unused sequential element store_data_reg was removed.  [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:167]
WARNING: [Synth 8-6014] Unused sequential element store_valid_reg was removed.  [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:168]
WARNING: [Synth 8-6014] Unused sequential element store_executed_reg was removed.  [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:169]
WARNING: [Synth 8-6014] Unused sequential element primary_result_buffer_reg[0] was removed.  [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:201]
WARNING: [Synth 8-6014] Unused sequential element primary_result_buffer_reg[1] was removed.  [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:201]
WARNING: [Synth 8-6014] Unused sequential element k_reg was removed.  [E:/Automation/NI+nidepack/rp1.v:68]
WARNING: [Synth 8-3848] Net wb_data in module/entity top_dcls_brisc_ni does not have driver. [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:29]
WARNING: [Synth 8-3848] Net rd_clk in module/entity top_dcls_brisc_ni does not have driver. [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:82]
WARNING: [Synth 8-3848] Net wr_clk in module/entity top_dcls_brisc_ni does not have driver. [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:83]
WARNING: [Synth 8-3848] Net nidepack_out in module/entity top_dcls_brisc_ni does not have driver. [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:35]
WARNING: [Synth 8-3848] Net empty in module/entity top_dcls_brisc_ni does not have driver. [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:36]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [E:/Automation/NI+nidepack/depack.v:42]
WARNING: [Synth 8-3848] Net nxt_reset in module/entity ip_chnl does not have driver. [E:/Automation/Router/router/ip_chnl.v:13]
WARNING: [Synth 8-3848] Net reg_out in module/entity ip_chnl does not have driver. [E:/Automation/Router/router/ip_chnl.v:15]
WARNING: [Synth 8-6014] Unused sequential element r0_reg was removed.  [E:/Automation/Router/router/priority_encoder.v:32]
WARNING: [Synth 8-6014] Unused sequential element r1_reg was removed.  [E:/Automation/Router/router/priority_encoder.v:33]
WARNING: [Synth 8-6014] Unused sequential element r2_reg was removed.  [E:/Automation/Router/router/priority_encoder.v:34]
WARNING: [Synth 8-6014] Unused sequential element r3_reg was removed.  [E:/Automation/Router/router/priority_encoder.v:35]
WARNING: [Synth 8-3848] Net b1_logic in module/entity rr_comb_new does not have driver. [E:/Automation/Router/router/rr_comb_new.v:21]
WARNING: [Synth 8-3848] Net b0_logic in module/entity rr_comb_new does not have driver. [E:/Automation/Router/router/rr_comb_new.v:21]
WARNING: [Synth 8-7129] Port data_in[28] in module final_op_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[27] in module final_op_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk1 in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk2 in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk3 in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk4 in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk_core in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port b1_logic in module rr_comb_new is either unconnected or has no load
WARNING: [Synth 8-7129] Port b0_logic in module rr_comb_new is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module register_4bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port g1 in module encoder_r is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module priority_encoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer1 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer2 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer3 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer4 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer5 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer6 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer7 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer8 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer9 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer10 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer11 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer12 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer13 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer14 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer15 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer16 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port rok_link1_vc1 in module op_link1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rok_link1_vc2 in module op_link1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rok_link1_vc3 in module op_link1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rok_link1_vc4 in module op_link1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer_org in module irs is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[31] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[28] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[27] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[26] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[25] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[24] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[23] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[22] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[21] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[20] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[19] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[18] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[17] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[16] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[15] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[14] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[13] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[12] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[11] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[10] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[9] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[8] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module register_32bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[67] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[66] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[65] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[64] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[63] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[62] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[61] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[60] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[59] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[58] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[57] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[56] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[55] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[54] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[53] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[52] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[51] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[50] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[49] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[48] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[47] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[46] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[45] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[44] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[43] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[42] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[41] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[40] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[39] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[38] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[37] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[36] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[35] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[34] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[33] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[32] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port nxt_reset in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[31] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[30] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[29] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[28] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[27] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[26] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[25] in module ip_chnl is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 3180.633 ; gain = 40.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 3180.633 ; gain = 40.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 3180.633 ; gain = 40.641
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3180.633 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:50 . Memory (MB): peak = 3180.633 ; gain = 40.641
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Auto_Mesh.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Auto_Mesh.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Auto_Mesh.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Auto_Mesh.sv:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Auto_Mesh.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Auto_Mesh.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Auto_Mesh.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Auto_Mesh.sv:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Auto_Mesh.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Auto_Mesh.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Auto_Mesh.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Auto_Mesh.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Auto_Mesh.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Auto_Mesh.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
ERROR: [Common 17-180] Spawn failed: No error
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
refresh_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3180.633 ; gain = 0.000
INFO: [Common 17-344] 'refresh_design' was cancelled
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 3180.633 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'DEFAULT_DATA' becomes localparam in 'Auto_Mesh' with formal parameter declaration list [E:/Automation/new/Auto_Mesh.sv:43]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'wr_en' is not allowed [E:/Automation/new/Main_auto.sv:30]
INFO: [Synth 8-11241] undeclared symbol 'mux_out3', assumed default net type 'wire' [E:/Automation/Router/router/allot_vc.v:262]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'depack' [E:/Automation/NI+nidepack/depack.v:100]
INFO: [Synth 8-9937] previous definition of design element 'depack' is here [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:398]
INFO: [Synth 8-11241] undeclared symbol 'rd_en_out', assumed default net type 'wire' [E:/Automation/Router/router/ip_chnl.v:72]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l1', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:167]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l2', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:168]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l3', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:169]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l4', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:170]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_c', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:171]
INFO: [Synth 8-11241] undeclared symbol 'wen_int', assumed default net type 'wire' [E:/Automation/Router/router/router_fifo.v:20]
INFO: [Synth 8-11241] undeclared symbol 'ren_int', assumed default net type 'wire' [E:/Automation/Router/router/router_fifo.v:21]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'router_fifo' [E:/Automation/Router/router/router_fifo.v:37]
INFO: [Synth 8-9937] previous definition of design element 'router_fifo' is here [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:456]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'rp1' [E:/Automation/NI+nidepack/rp1.v:126]
INFO: [Synth 8-9937] previous definition of design element 'rp1' is here [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:376]
INFO: [Synth 8-11241] undeclared symbol 'rd_clk', assumed default net type 'wire' [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:83]
INFO: [Synth 8-11241] undeclared symbol 'wr_clk', assumed default net type 'wire' [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:84]
INFO: [Synth 8-6157] synthesizing module 'Main_auto' [E:/Automation/new/Main_auto.sv:23]
INFO: [Synth 8-6157] synthesizing module 'top_dcls_brisc_ni' [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:23]
INFO: [Synth 8-6157] synthesizing module 'DCLS_BRISC_NI' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:21]
INFO: [Synth 8-6157] synthesizing module 'RISC_V_Core' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fetch_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mem_interface' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BSRAM' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSRAM' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
INFO: [Synth 8-6155] done synthesizing module 'mem_interface' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fetch_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
INFO: [Synth 8-6157] synthesizing module 'decode_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
	Parameter CORE bound to: 0 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'regFile' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:24]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_SEL_BITS bound to: 5 - type: integer 
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[0]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[1]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[2]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[3]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[4]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[5]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[6]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[7]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[8]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[9]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[10]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[11]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[12]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[13]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[14]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[15]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[16]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[17]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[18]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[19]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[20]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[21]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[22]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[23]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[24]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[25]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[26]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[27]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[28]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[29]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[30]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[31]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
INFO: [Synth 8-6155] done synthesizing module 'regFile' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:24]
INFO: [Synth 8-6155] done synthesizing module 'decode_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
	Parameter CORE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
INFO: [Synth 8-6157] synthesizing module 'execution_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'execution_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
INFO: [Synth 8-6157] synthesizing module 'memory_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'writeback_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V_Core' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
INFO: [Synth 8-6157] synthesizing module 'RISC_V_Core__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fetch_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mem_interface__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BSRAM__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSRAM__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
INFO: [Synth 8-6155] done synthesizing module 'mem_interface__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fetch_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
INFO: [Synth 8-6157] synthesizing module 'decode_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
	Parameter CORE bound to: 1 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decode_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
	Parameter CORE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'control_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
INFO: [Synth 8-6157] synthesizing module 'execution_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'execution_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
INFO: [Synth 8-6157] synthesizing module 'memory_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'writeback_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V_Core__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
WARNING: [Synth 8-324] index 2 out of range [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:215]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:215]
WARNING: [Synth 8-689] width (32) of port connection 'address' does not match port width (20) of module 'memory_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:245]
INFO: [Synth 8-6155] done synthesizing module 'DCLS_BRISC_NI' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:21]
INFO: [Synth 8-6157] synthesizing module 'encoder' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344]
INFO: [Synth 8-6155] done synthesizing module 'encoder' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344]
INFO: [Synth 8-6157] synthesizing module 'new1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:298]
INFO: [Synth 8-6157] synthesizing module 'router_fifo' [E:/Automation/Router/router/router_fifo.v:5]
INFO: [Synth 8-6157] synthesizing module 'gray_mod6' [E:/Automation/Router/router/gray_mod6.v:3]
INFO: [Synth 8-6157] synthesizing module 'jk_ff' [E:/Automation/Router/router/jk_ff.v:4]
INFO: [Synth 8-6155] done synthesizing module 'jk_ff' (0#1) [E:/Automation/Router/router/jk_ff.v:4]
INFO: [Synth 8-6155] done synthesizing module 'gray_mod6' (0#1) [E:/Automation/Router/router/gray_mod6.v:3]
INFO: [Synth 8-6157] synthesizing module 'memory' [E:/Automation/Router/router/memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memory' (0#1) [E:/Automation/Router/router/memory.v:23]
WARNING: [Synth 8-689] width (68) of port connection 'data_in' does not match port width (32) of module 'memory' [E:/Automation/Router/router/router_fifo.v:30]
WARNING: [Synth 8-689] width (68) of port connection 'data_out' does not match port width (32) of module 'memory' [E:/Automation/Router/router/router_fifo.v:30]
INFO: [Synth 8-6157] synthesizing module 'asynch_comparator' [E:/Automation/Router/router/asynch_comparator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'asynch_comparator' (0#1) [E:/Automation/Router/router/asynch_comparator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'router_fifo' (0#1) [E:/Automation/Router/router/router_fifo.v:5]
WARNING: [Synth 8-7071] port 'empty' of module 'router_fifo' is unconnected for instance 'F2' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:318]
WARNING: [Synth 8-7023] instance 'F2' of module 'router_fifo' has 14 connections declared, but only 13 given [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:318]
INFO: [Synth 8-6157] synthesizing module 'rp1' [E:/Automation/NI+nidepack/rp1.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Automation/NI+nidepack/rp1.v:74]
INFO: [Synth 8-6155] done synthesizing module 'rp1' (0#1) [E:/Automation/NI+nidepack/rp1.v:23]
WARNING: [Synth 8-689] width (68) of port connection 'data_out' does not match port width (32) of module 'rp1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:325]
WARNING: [Synth 8-689] width (68) of port connection 'niout' does not match port width (32) of module 'rp1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:325]
WARNING: [Synth 8-7071] port 'wr_o' of module 'rp1' is unconnected for instance 'R1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:324]
WARNING: [Synth 8-7023] instance 'R1' of module 'rp1' has 10 connections declared, but only 9 given [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:324]
INFO: [Synth 8-6157] synthesizing module 'decoder_2' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:333]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:333]
INFO: [Synth 8-6155] done synthesizing module 'new1' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:298]
INFO: [Synth 8-6155] done synthesizing module 'top_dcls_brisc_ni' (0#1) [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'wb_data' does not match port width (68) of module 'top_dcls_brisc_ni' [E:/Automation/new/Main_auto.sv:47]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
INFO: [Synth 8-6157] synthesizing module 'nidepack' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:271]
WARNING: [Synth 8-689] width (32) of port connection 'dat_in' does not match port width (68) of module 'decoder_2' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:289]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (68) of module 'decoder_2' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:289]
INFO: [Synth 8-6157] synthesizing module 'depack' [E:/Automation/NI+nidepack/depack.v:21]
INFO: [Synth 8-6155] done synthesizing module 'depack' (0#1) [E:/Automation/NI+nidepack/depack.v:21]
WARNING: [Synth 8-689] width (32) of port connection 'data_in' does not match port width (68) of module 'router_fifo' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:292]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (68) of module 'router_fifo' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:293]
WARNING: [Synth 8-7071] port 'empty' of module 'router_fifo' is unconnected for instance 'F1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:291]
WARNING: [Synth 8-7023] instance 'F1' of module 'router_fifo' has 14 connections declared, but only 13 given [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:291]
INFO: [Synth 8-6155] done synthesizing module 'nidepack' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:271]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-689] width (32) of port connection 'wb_data' does not match port width (68) of module 'top_dcls_brisc_ni' [E:/Automation/new/Main_auto.sv:47]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-689] width (32) of port connection 'wb_data' does not match port width (68) of module 'top_dcls_brisc_ni' [E:/Automation/new/Main_auto.sv:47]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-689] width (32) of port connection 'wb_data' does not match port width (68) of module 'top_dcls_brisc_ni' [E:/Automation/new/Main_auto.sv:47]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'out_router_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
INFO: [Synth 8-6157] synthesizing module 'Auto_Mesh' [E:/Automation/new/Auto_Mesh.sv:23]
INFO: [Synth 8-6157] synthesizing module 'top_module' [E:/Automation/Router/router/top_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'ip_link' [E:/Automation/Router/router/ip_link.v:3]
INFO: [Synth 8-6157] synthesizing module 'ip_chnl' [E:/Automation/Router/router/ip_chnl.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'data_in' does not match port width (68) of module 'router_fifo' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (68) of module 'router_fifo' [E:/Automation/Router/router/ip_chnl.v:73]
WARNING: [Synth 8-7071] port 'rd_add' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'wr_add' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'wr_dir' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'rd_dir' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'full_ext' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7023] instance 'r1' of module 'router_fifo' has 14 connections declared, but only 9 given [E:/Automation/Router/router/ip_chnl.v:72]
INFO: [Synth 8-6157] synthesizing module 'register_32bit' [E:/Automation/Router/router/register_32bit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'register_32bit' (0#1) [E:/Automation/Router/router/register_32bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'routing_algo_mesh' [E:/Automation/Router/router/routing_algo_mesh.v:4]
INFO: [Synth 8-6155] done synthesizing module 'routing_algo_mesh' (0#1) [E:/Automation/Router/router/routing_algo_mesh.v:4]
INFO: [Synth 8-6157] synthesizing module 'irs' [E:/Automation/Router/router/IRS.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff_asynch_clr' [E:/Automation/Router/router/dff_asynch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dff_asynch_clr' (0#1) [E:/Automation/Router/router/dff_asynch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'irs' (0#1) [E:/Automation/Router/router/IRS.v:1]
WARNING: [Synth 8-7071] port 'en1' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en2' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en4' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en5' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en6' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7023] instance 'irs1' of module 'irs' has 14 connections declared, but only 9 given [E:/Automation/Router/router/ip_chnl.v:80]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_reset' [E:/Automation/Router/router/dff_synch_reset.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_reset' (0#1) [E:/Automation/Router/router/dff_synch_reset.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_set' [E:/Automation/Router/router/dff_synch_set.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_set' (0#1) [E:/Automation/Router/router/dff_synch_set.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ip_chnl' (0#1) [E:/Automation/Router/router/ip_chnl.v:1]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7023] instance 'vc1' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7023] instance 'vc2' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7023] instance 'vc3' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7023] instance 'vc4' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:117]
INFO: [Synth 8-6155] done synthesizing module 'ip_link' (0#1) [E:/Automation/Router/router/ip_link.v:3]
INFO: [Synth 8-6157] synthesizing module 'op_link1' [E:/Automation/Router/router/op_link1.v:4]
INFO: [Synth 8-6157] synthesizing module 'round_robin_req' [E:/Automation/Router/router/round_robin_req.v:22]
INFO: [Synth 8-6157] synthesizing module 'rr_arbiter' [E:/Automation/Router/router/rr_arbiter.v:23]
INFO: [Synth 8-6157] synthesizing module 'priority_encoder' [E:/Automation/Router/router/priority_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder' (0#1) [E:/Automation/Router/router/priority_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'falling_edge_pulse_generator' [E:/Automation/Router/router/falling_edge_pulse_generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'falling_edge_pulse_generator' (0#1) [E:/Automation/Router/router/falling_edge_pulse_generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rr_arbiter' (0#1) [E:/Automation/Router/router/rr_arbiter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'round_robin_req' (0#1) [E:/Automation/Router/router/round_robin_req.v:22]
WARNING: [Synth 8-7071] port 'g_b1' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b2' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b3' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b4' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt1' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt2' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt3' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt4' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt5' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt6' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt7' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt8' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt9' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt10' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt11' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt12' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt13' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt14' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt15' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt16' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req1' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req2' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req3' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req4' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req5' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req6' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req7' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req8' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req9' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req10' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req11' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link1.v:123]
INFO: [Synth 8-6157] synthesizing module 'encoder_r' [E:/project_2/project_2.srcs/sources_1/new/encoder_r.v:23]
INFO: [Synth 8-6155] done synthesizing module 'encoder_r' (0#1) [E:/project_2/project_2.srcs/sources_1/new/encoder_r.v:23]
INFO: [Synth 8-6157] synthesizing module 'allot_vc' [E:/Automation/Router/router/allot_vc.v:3]
INFO: [Synth 8-6157] synthesizing module 'register_1bit' [E:/Automation/Router/router/register_1bit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'register_1bit' (0#1) [E:/Automation/Router/router/register_1bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'register_4bit' [E:/Automation/Router/router/register_4bit.v:5]
WARNING: [Synth 8-567] referenced signal 'din' should be on the sensitivity list [E:/Automation/Router/router/register_4bit.v:14]
INFO: [Synth 8-6155] done synthesizing module 'register_4bit' (0#1) [E:/Automation/Router/router/register_4bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'mux' [E:/Automation/Router/router/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [E:/Automation/Router/router/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'allot_vc' (0#1) [E:/Automation/Router/router/allot_vc.v:3]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link1.v:153]
INFO: [Synth 8-6157] synthesizing module 'rr_comb_new' [E:/Automation/Router/router/rr_comb_new.v:2]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_clr' [E:/Automation/Router/router/dff_synch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_clr' (0#1) [E:/Automation/Router/router/dff_synch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'rr_comb_new' (0#1) [E:/Automation/Router/router/rr_comb_new.v:2]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link1.v:278]
INFO: [Synth 8-6157] synthesizing module 'demux_16' [E:/Automation/Router/router/demux_16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'demux_16' (0#1) [E:/Automation/Router/router/demux_16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'op_link1' (0#1) [E:/Automation/Router/router/op_link1.v:4]
WARNING: [Synth 8-7023] instance 'op_l1' of module 'op_link1' has 140 connections declared, but only 127 given [E:/Automation/Router/router/top_module.v:1142]
INFO: [Synth 8-6157] synthesizing module 'op_link2' [E:/Automation/Router/router/op_link2.v:3]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link2.v:98]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link2.v:128]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link2.v:257]
INFO: [Synth 8-6155] done synthesizing module 'op_link2' (0#1) [E:/Automation/Router/router/op_link2.v:3]
INFO: [Synth 8-6157] synthesizing module 'op_link3' [E:/Automation/Router/router/op_link3.v:3]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link3.v:97]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link3.v:127]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link3.v:250]
INFO: [Synth 8-6155] done synthesizing module 'op_link3' (0#1) [E:/Automation/Router/router/op_link3.v:3]
INFO: [Synth 8-6157] synthesizing module 'op_link4' [E:/Automation/Router/router/op_link4.v:1]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link4.v:85]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link4.v:115]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link4.v:242]
INFO: [Synth 8-6155] done synthesizing module 'op_link4' (0#1) [E:/Automation/Router/router/op_link4.v:1]
INFO: [Synth 8-6157] synthesizing module 'op_core' [E:/Automation/Router/router/op_core.v:4]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_core.v:116]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_core.v:127]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_core.v:250]
INFO: [Synth 8-6155] done synthesizing module 'op_core' (0#1) [E:/Automation/Router/router/op_core.v:4]
INFO: [Synth 8-6157] synthesizing module 'op_data_path' [E:/Automation/Router/router/op_data_path.v:1]
INFO: [Synth 8-6157] synthesizing module 'final_op_data' [E:/Automation/Router/router/fop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'final_op_data' (0#1) [E:/Automation/Router/router/fop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'op_data_path' (0#1) [E:/Automation/Router/router/op_data_path.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (0#1) [E:/Automation/Router/router/top_module.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:61]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:62]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:64]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:65]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:66]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:67]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:68]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:69]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:70]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:71]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:72]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:73]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:74]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:75]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:76]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:86]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:87]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:88]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:89]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:90]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:91]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:92]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:93]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:94]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:95]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:96]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:97]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:98]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:99]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:100]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:101]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:102]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:103]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:104]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:105]
WARNING: [Synth 8-7023] instance 'inst' of module 'top_module' has 83 connections declared, but only 53 given [E:/Automation/new/Auto_Mesh.sv:52]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:61]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:62]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:64]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:65]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:66]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:67]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:68]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:69]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:70]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:71]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:72]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:73]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:74]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:75]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:76]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:86]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:87]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:88]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:89]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:90]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:91]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:92]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:93]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:94]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:95]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:96]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:97]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:98]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:99]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:100]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:101]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:102]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:103]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:104]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:105]
WARNING: [Synth 8-7023] instance 'inst' of module 'top_module' has 83 connections declared, but only 53 given [E:/Automation/new/Auto_Mesh.sv:52]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:61]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:62]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:64]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:65]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:66]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:67]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:68]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:69]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:70]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:71]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:72]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:73]
INFO: [Common 17-14] Message 'Synth 8-689' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'inst' of module 'top_module' has 83 connections declared, but only 53 given [E:/Automation/new/Auto_Mesh.sv:52]
WARNING: [Synth 8-7023] instance 'inst' of module 'top_module' has 83 connections declared, but only 53 given [E:/Automation/new/Auto_Mesh.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'Auto_Mesh' (0#1) [E:/Automation/new/Auto_Mesh.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Main_auto' (0#1) [E:/Automation/new/Main_auto.sv:23]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:76]
WARNING: [Synth 8-6014] Unused sequential element busy_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:77]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:116]
WARNING: [Synth 8-6014] Unused sequential element old_PC_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:246]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:275]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:112]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:65]
WARNING: [Synth 8-6014] Unused sequential element store_addr_reg was removed.  [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:166]
WARNING: [Synth 8-6014] Unused sequential element store_data_reg was removed.  [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:167]
WARNING: [Synth 8-6014] Unused sequential element store_valid_reg was removed.  [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:168]
WARNING: [Synth 8-6014] Unused sequential element store_executed_reg was removed.  [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:169]
WARNING: [Synth 8-6014] Unused sequential element primary_result_buffer_reg[0] was removed.  [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:201]
WARNING: [Synth 8-6014] Unused sequential element primary_result_buffer_reg[1] was removed.  [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:201]
WARNING: [Synth 8-6014] Unused sequential element k_reg was removed.  [E:/Automation/NI+nidepack/rp1.v:68]
WARNING: [Synth 8-3848] Net wb_data in module/entity top_dcls_brisc_ni does not have driver. [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:29]
WARNING: [Synth 8-3848] Net rd_clk in module/entity top_dcls_brisc_ni does not have driver. [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:83]
WARNING: [Synth 8-3848] Net wr_clk in module/entity top_dcls_brisc_ni does not have driver. [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:84]
WARNING: [Synth 8-3848] Net nidepack_out in module/entity top_dcls_brisc_ni does not have driver. [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:35]
WARNING: [Synth 8-3848] Net empty in module/entity top_dcls_brisc_ni does not have driver. [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:36]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [E:/Automation/NI+nidepack/depack.v:42]
WARNING: [Synth 8-3848] Net nxt_reset in module/entity ip_chnl does not have driver. [E:/Automation/Router/router/ip_chnl.v:13]
WARNING: [Synth 8-3848] Net reg_out in module/entity ip_chnl does not have driver. [E:/Automation/Router/router/ip_chnl.v:15]
WARNING: [Synth 8-6014] Unused sequential element r0_reg was removed.  [E:/Automation/Router/router/priority_encoder.v:32]
WARNING: [Synth 8-6014] Unused sequential element r1_reg was removed.  [E:/Automation/Router/router/priority_encoder.v:33]
WARNING: [Synth 8-6014] Unused sequential element r2_reg was removed.  [E:/Automation/Router/router/priority_encoder.v:34]
WARNING: [Synth 8-6014] Unused sequential element r3_reg was removed.  [E:/Automation/Router/router/priority_encoder.v:35]
WARNING: [Synth 8-3848] Net b1_logic in module/entity rr_comb_new does not have driver. [E:/Automation/Router/router/rr_comb_new.v:21]
WARNING: [Synth 8-3848] Net b0_logic in module/entity rr_comb_new does not have driver. [E:/Automation/Router/router/rr_comb_new.v:21]
WARNING: [Synth 8-7129] Port data_in[28] in module final_op_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[27] in module final_op_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk1 in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk2 in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk3 in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk4 in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk_core in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port b1_logic in module rr_comb_new is either unconnected or has no load
WARNING: [Synth 8-7129] Port b0_logic in module rr_comb_new is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module register_4bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port g1 in module encoder_r is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module priority_encoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer1 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer2 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer3 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer4 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer5 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer6 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer7 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer8 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer9 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer10 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer11 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer12 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer13 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer14 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer15 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer16 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port rok_link1_vc1 in module op_link1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rok_link1_vc2 in module op_link1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rok_link1_vc3 in module op_link1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rok_link1_vc4 in module op_link1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer_org in module irs is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[31] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[28] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[27] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[26] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[25] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[24] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[23] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[22] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[21] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[20] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[19] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[18] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[17] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[16] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[15] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[14] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[13] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[12] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[11] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[10] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[9] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[8] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module register_32bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[67] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[66] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[65] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[64] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[63] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[62] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[61] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[60] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[59] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[58] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[57] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[56] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[55] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[54] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[53] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[52] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[51] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[50] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[49] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[48] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[47] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[46] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[45] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[44] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[43] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[42] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[41] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[40] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[39] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[38] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[37] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[36] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[35] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[34] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[33] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[32] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port nxt_reset in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[31] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[30] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[29] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[28] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[27] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[26] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[25] in module ip_chnl is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 3197.492 ; gain = 16.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 3197.492 ; gain = 16.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 3197.492 ; gain = 16.859
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3197.492 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:51 . Memory (MB): peak = 3197.492 ; gain = 16.859
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Auto_Mesh.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Auto_Mesh.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Auto_Mesh.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Auto_Mesh.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Auto_Mesh.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Auto_Mesh.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Auto_Mesh.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Auto_Mesh.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Auto_Mesh.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Auto_Mesh.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Auto_Mesh.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Auto_Mesh.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Auto_Mesh.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Auto_Mesh.sv:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Auto_Mesh.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Auto_Mesh.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Auto_Mesh.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Auto_Mesh.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Auto_Mesh.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Auto_Mesh.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 3197.492 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'DEFAULT_DATA' becomes localparam in 'Auto_Mesh' with formal parameter declaration list [E:/Automation/new/Auto_Mesh.sv:43]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'wr_en' is not allowed [E:/Automation/new/Main_auto.sv:30]
INFO: [Synth 8-11241] undeclared symbol 'mux_out3', assumed default net type 'wire' [E:/Automation/Router/router/allot_vc.v:262]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'depack' [E:/Automation/NI+nidepack/depack.v:100]
INFO: [Synth 8-9937] previous definition of design element 'depack' is here [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:398]
INFO: [Synth 8-11241] undeclared symbol 'rd_en_out', assumed default net type 'wire' [E:/Automation/Router/router/ip_chnl.v:72]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l1', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:167]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l2', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:168]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l3', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:169]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l4', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:170]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_c', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:171]
INFO: [Synth 8-11241] undeclared symbol 'wen_int', assumed default net type 'wire' [E:/Automation/Router/router/router_fifo.v:20]
INFO: [Synth 8-11241] undeclared symbol 'ren_int', assumed default net type 'wire' [E:/Automation/Router/router/router_fifo.v:21]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'router_fifo' [E:/Automation/Router/router/router_fifo.v:37]
INFO: [Synth 8-9937] previous definition of design element 'router_fifo' is here [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:456]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'rp1' [E:/Automation/NI+nidepack/rp1.v:126]
INFO: [Synth 8-9937] previous definition of design element 'rp1' is here [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:376]
INFO: [Synth 8-11241] undeclared symbol 'rd_clk', assumed default net type 'wire' [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:83]
INFO: [Synth 8-11241] undeclared symbol 'wr_clk', assumed default net type 'wire' [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:84]
INFO: [Synth 8-6157] synthesizing module 'Main_auto' [E:/Automation/new/Main_auto.sv:23]
INFO: [Synth 8-6157] synthesizing module 'top_dcls_brisc_ni' [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:23]
INFO: [Synth 8-6157] synthesizing module 'DCLS_BRISC_NI' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:21]
INFO: [Synth 8-6157] synthesizing module 'RISC_V_Core' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fetch_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mem_interface' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BSRAM' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSRAM' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
INFO: [Synth 8-6155] done synthesizing module 'mem_interface' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fetch_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
INFO: [Synth 8-6157] synthesizing module 'decode_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
	Parameter CORE bound to: 0 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'regFile' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:24]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_SEL_BITS bound to: 5 - type: integer 
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[0]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[1]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[2]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[3]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[4]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[5]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[6]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[7]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[8]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[9]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[10]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[11]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[12]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[13]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[14]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[15]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[16]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[17]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[18]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[19]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[20]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[21]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[22]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[23]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[24]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[25]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[26]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[27]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[28]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[29]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[30]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[31]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
INFO: [Synth 8-6155] done synthesizing module 'regFile' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:24]
INFO: [Synth 8-6155] done synthesizing module 'decode_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
	Parameter CORE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
INFO: [Synth 8-6157] synthesizing module 'execution_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'execution_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
INFO: [Synth 8-6157] synthesizing module 'memory_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'writeback_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V_Core' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
INFO: [Synth 8-6157] synthesizing module 'RISC_V_Core__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fetch_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mem_interface__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BSRAM__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSRAM__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
INFO: [Synth 8-6155] done synthesizing module 'mem_interface__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fetch_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
INFO: [Synth 8-6157] synthesizing module 'decode_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
	Parameter CORE bound to: 1 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decode_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
	Parameter CORE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'control_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
INFO: [Synth 8-6157] synthesizing module 'execution_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'execution_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
INFO: [Synth 8-6157] synthesizing module 'memory_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'writeback_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V_Core__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
WARNING: [Synth 8-324] index 2 out of range [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:215]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:215]
WARNING: [Synth 8-689] width (32) of port connection 'address' does not match port width (20) of module 'memory_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:245]
INFO: [Synth 8-6155] done synthesizing module 'DCLS_BRISC_NI' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:21]
INFO: [Synth 8-6157] synthesizing module 'encoder' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344]
INFO: [Synth 8-6155] done synthesizing module 'encoder' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344]
INFO: [Synth 8-6157] synthesizing module 'new1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:298]
INFO: [Synth 8-6157] synthesizing module 'router_fifo' [E:/Automation/Router/router/router_fifo.v:5]
INFO: [Synth 8-6157] synthesizing module 'gray_mod6' [E:/Automation/Router/router/gray_mod6.v:3]
INFO: [Synth 8-6157] synthesizing module 'jk_ff' [E:/Automation/Router/router/jk_ff.v:4]
INFO: [Synth 8-6155] done synthesizing module 'jk_ff' (0#1) [E:/Automation/Router/router/jk_ff.v:4]
INFO: [Synth 8-6155] done synthesizing module 'gray_mod6' (0#1) [E:/Automation/Router/router/gray_mod6.v:3]
INFO: [Synth 8-6157] synthesizing module 'memory' [E:/Automation/Router/router/memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memory' (0#1) [E:/Automation/Router/router/memory.v:23]
WARNING: [Synth 8-689] width (68) of port connection 'data_in' does not match port width (32) of module 'memory' [E:/Automation/Router/router/router_fifo.v:30]
WARNING: [Synth 8-689] width (68) of port connection 'data_out' does not match port width (32) of module 'memory' [E:/Automation/Router/router/router_fifo.v:30]
INFO: [Synth 8-6157] synthesizing module 'asynch_comparator' [E:/Automation/Router/router/asynch_comparator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'asynch_comparator' (0#1) [E:/Automation/Router/router/asynch_comparator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'router_fifo' (0#1) [E:/Automation/Router/router/router_fifo.v:5]
WARNING: [Synth 8-7071] port 'empty' of module 'router_fifo' is unconnected for instance 'F2' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:318]
WARNING: [Synth 8-7023] instance 'F2' of module 'router_fifo' has 14 connections declared, but only 13 given [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:318]
INFO: [Synth 8-6157] synthesizing module 'rp1' [E:/Automation/NI+nidepack/rp1.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Automation/NI+nidepack/rp1.v:74]
INFO: [Synth 8-6155] done synthesizing module 'rp1' (0#1) [E:/Automation/NI+nidepack/rp1.v:23]
WARNING: [Synth 8-689] width (68) of port connection 'data_out' does not match port width (32) of module 'rp1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:325]
WARNING: [Synth 8-689] width (68) of port connection 'niout' does not match port width (32) of module 'rp1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:325]
WARNING: [Synth 8-7071] port 'wr_o' of module 'rp1' is unconnected for instance 'R1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:324]
WARNING: [Synth 8-7023] instance 'R1' of module 'rp1' has 10 connections declared, but only 9 given [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:324]
INFO: [Synth 8-6157] synthesizing module 'decoder_2' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:333]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:333]
INFO: [Synth 8-6155] done synthesizing module 'new1' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:298]
INFO: [Synth 8-6155] done synthesizing module 'top_dcls_brisc_ni' (0#1) [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:23]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'wb_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
INFO: [Synth 8-6157] synthesizing module 'nidepack' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:271]
WARNING: [Synth 8-689] width (32) of port connection 'dat_in' does not match port width (68) of module 'decoder_2' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:289]
INFO: [Synth 8-6157] synthesizing module 'depack' [E:/Automation/NI+nidepack/depack.v:21]
INFO: [Synth 8-6155] done synthesizing module 'depack' (0#1) [E:/Automation/NI+nidepack/depack.v:21]
WARNING: [Synth 8-689] width (32) of port connection 'data_in' does not match port width (68) of module 'router_fifo' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:292]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (68) of module 'router_fifo' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:293]
WARNING: [Synth 8-7071] port 'empty' of module 'router_fifo' is unconnected for instance 'F1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:291]
WARNING: [Synth 8-7023] instance 'F1' of module 'router_fifo' has 14 connections declared, but only 13 given [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:291]
INFO: [Synth 8-6155] done synthesizing module 'nidepack' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:271]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'wb_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'wb_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'wb_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:44]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:52]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:52]
INFO: [Synth 8-6157] synthesizing module 'Auto_Mesh' [E:/Automation/new/Auto_Mesh.sv:23]
INFO: [Synth 8-6157] synthesizing module 'top_module' [E:/Automation/Router/router/top_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'ip_link' [E:/Automation/Router/router/ip_link.v:3]
INFO: [Synth 8-6157] synthesizing module 'ip_chnl' [E:/Automation/Router/router/ip_chnl.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'data_in' does not match port width (68) of module 'router_fifo' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (68) of module 'router_fifo' [E:/Automation/Router/router/ip_chnl.v:73]
WARNING: [Synth 8-7071] port 'rd_add' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'wr_add' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'wr_dir' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'rd_dir' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'full_ext' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7023] instance 'r1' of module 'router_fifo' has 14 connections declared, but only 9 given [E:/Automation/Router/router/ip_chnl.v:72]
INFO: [Synth 8-6157] synthesizing module 'register_32bit' [E:/Automation/Router/router/register_32bit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'register_32bit' (0#1) [E:/Automation/Router/router/register_32bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'routing_algo_mesh' [E:/Automation/Router/router/routing_algo_mesh.v:4]
INFO: [Synth 8-6155] done synthesizing module 'routing_algo_mesh' (0#1) [E:/Automation/Router/router/routing_algo_mesh.v:4]
INFO: [Synth 8-6157] synthesizing module 'irs' [E:/Automation/Router/router/IRS.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff_asynch_clr' [E:/Automation/Router/router/dff_asynch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dff_asynch_clr' (0#1) [E:/Automation/Router/router/dff_asynch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'irs' (0#1) [E:/Automation/Router/router/IRS.v:1]
WARNING: [Synth 8-7071] port 'en1' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en2' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en4' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en5' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en6' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7023] instance 'irs1' of module 'irs' has 14 connections declared, but only 9 given [E:/Automation/Router/router/ip_chnl.v:80]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_reset' [E:/Automation/Router/router/dff_synch_reset.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_reset' (0#1) [E:/Automation/Router/router/dff_synch_reset.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_set' [E:/Automation/Router/router/dff_synch_set.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_set' (0#1) [E:/Automation/Router/router/dff_synch_set.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ip_chnl' (0#1) [E:/Automation/Router/router/ip_chnl.v:1]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7023] instance 'vc1' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7023] instance 'vc2' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7023] instance 'vc3' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7023] instance 'vc4' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:117]
INFO: [Synth 8-6155] done synthesizing module 'ip_link' (0#1) [E:/Automation/Router/router/ip_link.v:3]
INFO: [Synth 8-6157] synthesizing module 'op_link1' [E:/Automation/Router/router/op_link1.v:4]
INFO: [Synth 8-6157] synthesizing module 'round_robin_req' [E:/Automation/Router/router/round_robin_req.v:22]
INFO: [Synth 8-6157] synthesizing module 'rr_arbiter' [E:/Automation/Router/router/rr_arbiter.v:23]
INFO: [Synth 8-6157] synthesizing module 'priority_encoder' [E:/Automation/Router/router/priority_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder' (0#1) [E:/Automation/Router/router/priority_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'falling_edge_pulse_generator' [E:/Automation/Router/router/falling_edge_pulse_generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'falling_edge_pulse_generator' (0#1) [E:/Automation/Router/router/falling_edge_pulse_generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rr_arbiter' (0#1) [E:/Automation/Router/router/rr_arbiter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'round_robin_req' (0#1) [E:/Automation/Router/router/round_robin_req.v:22]
WARNING: [Synth 8-7071] port 'g_b1' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b2' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b3' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b4' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt1' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt2' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt3' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt4' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt5' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt6' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt7' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt8' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt9' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt10' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt11' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt12' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt13' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt14' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt15' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt16' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req1' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req2' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req3' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req4' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req5' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req6' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req7' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req8' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req9' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req10' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req11' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link1.v:123]
INFO: [Synth 8-6157] synthesizing module 'encoder_r' [E:/project_2/project_2.srcs/sources_1/new/encoder_r.v:23]
INFO: [Synth 8-6155] done synthesizing module 'encoder_r' (0#1) [E:/project_2/project_2.srcs/sources_1/new/encoder_r.v:23]
INFO: [Synth 8-6157] synthesizing module 'allot_vc' [E:/Automation/Router/router/allot_vc.v:3]
INFO: [Synth 8-6157] synthesizing module 'register_1bit' [E:/Automation/Router/router/register_1bit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'register_1bit' (0#1) [E:/Automation/Router/router/register_1bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'register_4bit' [E:/Automation/Router/router/register_4bit.v:5]
WARNING: [Synth 8-567] referenced signal 'din' should be on the sensitivity list [E:/Automation/Router/router/register_4bit.v:14]
INFO: [Synth 8-6155] done synthesizing module 'register_4bit' (0#1) [E:/Automation/Router/router/register_4bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'mux' [E:/Automation/Router/router/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [E:/Automation/Router/router/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'allot_vc' (0#1) [E:/Automation/Router/router/allot_vc.v:3]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link1.v:153]
INFO: [Synth 8-6157] synthesizing module 'rr_comb_new' [E:/Automation/Router/router/rr_comb_new.v:2]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_clr' [E:/Automation/Router/router/dff_synch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_clr' (0#1) [E:/Automation/Router/router/dff_synch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'rr_comb_new' (0#1) [E:/Automation/Router/router/rr_comb_new.v:2]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link1.v:278]
INFO: [Synth 8-6157] synthesizing module 'demux_16' [E:/Automation/Router/router/demux_16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'demux_16' (0#1) [E:/Automation/Router/router/demux_16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'op_link1' (0#1) [E:/Automation/Router/router/op_link1.v:4]
WARNING: [Synth 8-7023] instance 'op_l1' of module 'op_link1' has 140 connections declared, but only 127 given [E:/Automation/Router/router/top_module.v:1142]
INFO: [Synth 8-6157] synthesizing module 'op_link2' [E:/Automation/Router/router/op_link2.v:3]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link2.v:98]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link2.v:128]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link2.v:257]
INFO: [Synth 8-6155] done synthesizing module 'op_link2' (0#1) [E:/Automation/Router/router/op_link2.v:3]
INFO: [Synth 8-6157] synthesizing module 'op_link3' [E:/Automation/Router/router/op_link3.v:3]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link3.v:97]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link3.v:127]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link3.v:250]
INFO: [Synth 8-6155] done synthesizing module 'op_link3' (0#1) [E:/Automation/Router/router/op_link3.v:3]
INFO: [Synth 8-6157] synthesizing module 'op_link4' [E:/Automation/Router/router/op_link4.v:1]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link4.v:85]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link4.v:115]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link4.v:242]
INFO: [Synth 8-6155] done synthesizing module 'op_link4' (0#1) [E:/Automation/Router/router/op_link4.v:1]
INFO: [Synth 8-6157] synthesizing module 'op_core' [E:/Automation/Router/router/op_core.v:4]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_core.v:116]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_core.v:127]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_core.v:250]
INFO: [Synth 8-6155] done synthesizing module 'op_core' (0#1) [E:/Automation/Router/router/op_core.v:4]
INFO: [Synth 8-6157] synthesizing module 'op_data_path' [E:/Automation/Router/router/op_data_path.v:1]
INFO: [Synth 8-6157] synthesizing module 'final_op_data' [E:/Automation/Router/router/fop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'final_op_data' (0#1) [E:/Automation/Router/router/fop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'op_data_path' (0#1) [E:/Automation/Router/router/op_data_path.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (0#1) [E:/Automation/Router/router/top_module.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:61]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:62]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:64]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:65]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:66]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:67]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:68]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:69]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:70]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:71]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:72]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:73]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:74]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:75]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:76]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:86]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:87]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:88]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:89]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:90]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:91]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:92]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:93]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:94]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:95]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:96]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:97]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:98]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:99]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:100]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:101]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:102]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:103]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:104]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:105]
WARNING: [Synth 8-7023] instance 'inst' of module 'top_module' has 83 connections declared, but only 53 given [E:/Automation/new/Auto_Mesh.sv:52]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:61]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:62]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:64]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:65]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:66]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:67]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:68]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:69]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:70]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:71]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:72]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:73]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:74]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:75]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:76]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:86]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:87]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:88]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:89]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:90]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:91]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:92]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:93]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:94]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:95]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:96]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:97]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:98]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:99]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:100]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:101]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:102]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:103]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:104]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:105]
WARNING: [Synth 8-7023] instance 'inst' of module 'top_module' has 83 connections declared, but only 53 given [E:/Automation/new/Auto_Mesh.sv:52]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:61]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:62]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:64]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:65]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:66]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:67]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:68]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:69]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:70]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:71]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:72]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:73]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:74]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:75]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:76]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:86]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:87]
INFO: [Common 17-14] Message 'Synth 8-689' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'inst' of module 'top_module' has 83 connections declared, but only 53 given [E:/Automation/new/Auto_Mesh.sv:52]
WARNING: [Synth 8-7023] instance 'inst' of module 'top_module' has 83 connections declared, but only 53 given [E:/Automation/new/Auto_Mesh.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'Auto_Mesh' (0#1) [E:/Automation/new/Auto_Mesh.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Main_auto' (0#1) [E:/Automation/new/Main_auto.sv:23]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:76]
WARNING: [Synth 8-6014] Unused sequential element busy_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:77]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:116]
WARNING: [Synth 8-6014] Unused sequential element old_PC_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:246]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:275]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:112]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:65]
WARNING: [Synth 8-6014] Unused sequential element store_addr_reg was removed.  [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:166]
WARNING: [Synth 8-6014] Unused sequential element store_data_reg was removed.  [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:167]
WARNING: [Synth 8-6014] Unused sequential element store_valid_reg was removed.  [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:168]
WARNING: [Synth 8-6014] Unused sequential element store_executed_reg was removed.  [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:169]
WARNING: [Synth 8-6014] Unused sequential element primary_result_buffer_reg[0] was removed.  [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:201]
WARNING: [Synth 8-6014] Unused sequential element primary_result_buffer_reg[1] was removed.  [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:201]
WARNING: [Synth 8-6014] Unused sequential element k_reg was removed.  [E:/Automation/NI+nidepack/rp1.v:68]
WARNING: [Synth 8-3848] Net wb_data in module/entity top_dcls_brisc_ni does not have driver. [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:29]
WARNING: [Synth 8-3848] Net rd_clk in module/entity top_dcls_brisc_ni does not have driver. [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:83]
WARNING: [Synth 8-3848] Net wr_clk in module/entity top_dcls_brisc_ni does not have driver. [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:84]
WARNING: [Synth 8-3848] Net nidepack_out in module/entity top_dcls_brisc_ni does not have driver. [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:35]
WARNING: [Synth 8-3848] Net empty in module/entity top_dcls_brisc_ni does not have driver. [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:36]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [E:/Automation/NI+nidepack/depack.v:42]
WARNING: [Synth 8-3848] Net nxt_reset in module/entity ip_chnl does not have driver. [E:/Automation/Router/router/ip_chnl.v:13]
WARNING: [Synth 8-3848] Net reg_out in module/entity ip_chnl does not have driver. [E:/Automation/Router/router/ip_chnl.v:15]
WARNING: [Synth 8-6014] Unused sequential element r0_reg was removed.  [E:/Automation/Router/router/priority_encoder.v:32]
WARNING: [Synth 8-6014] Unused sequential element r1_reg was removed.  [E:/Automation/Router/router/priority_encoder.v:33]
WARNING: [Synth 8-6014] Unused sequential element r2_reg was removed.  [E:/Automation/Router/router/priority_encoder.v:34]
WARNING: [Synth 8-6014] Unused sequential element r3_reg was removed.  [E:/Automation/Router/router/priority_encoder.v:35]
WARNING: [Synth 8-3848] Net b1_logic in module/entity rr_comb_new does not have driver. [E:/Automation/Router/router/rr_comb_new.v:21]
WARNING: [Synth 8-3848] Net b0_logic in module/entity rr_comb_new does not have driver. [E:/Automation/Router/router/rr_comb_new.v:21]
WARNING: [Synth 8-7129] Port data_in[28] in module final_op_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[27] in module final_op_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk1 in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk2 in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk3 in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk4 in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk_core in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port b1_logic in module rr_comb_new is either unconnected or has no load
WARNING: [Synth 8-7129] Port b0_logic in module rr_comb_new is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module register_4bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port g1 in module encoder_r is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module priority_encoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer1 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer2 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer3 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer4 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer5 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer6 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer7 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer8 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer9 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer10 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer11 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer12 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer13 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer14 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer15 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer16 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port rok_link1_vc1 in module op_link1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rok_link1_vc2 in module op_link1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rok_link1_vc3 in module op_link1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rok_link1_vc4 in module op_link1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer_org in module irs is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[31] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[28] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[27] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[26] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[25] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[24] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[23] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[22] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[21] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[20] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[19] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[18] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[17] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[16] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[15] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[14] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[13] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[12] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[11] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[10] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[9] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[8] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module register_32bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[67] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[66] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[65] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[64] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[63] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[62] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[61] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[60] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[59] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[58] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[57] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[56] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[55] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[54] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[53] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[52] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[51] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[50] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[49] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[48] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[47] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[46] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[45] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[44] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[43] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[42] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[41] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[40] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[39] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[38] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[37] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[36] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[35] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[34] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[33] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[32] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port nxt_reset in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[31] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[30] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[29] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[28] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[27] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[26] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[25] in module ip_chnl is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 3219.137 ; gain = 21.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 3219.137 ; gain = 21.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 3219.137 ; gain = 21.645
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 3219.137 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:48 . Memory (MB): peak = 3219.137 ; gain = 21.645
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 3219.137 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'DEFAULT_DATA' becomes localparam in 'Auto_Mesh' with formal parameter declaration list [E:/Automation/new/Auto_Mesh.sv:43]
INFO: [Synth 8-11241] undeclared symbol 'mux_out3', assumed default net type 'wire' [E:/Automation/Router/router/allot_vc.v:262]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'depack' [E:/Automation/NI+nidepack/depack.v:100]
INFO: [Synth 8-9937] previous definition of design element 'depack' is here [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:398]
INFO: [Synth 8-11241] undeclared symbol 'rd_en_out', assumed default net type 'wire' [E:/Automation/Router/router/ip_chnl.v:72]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l1', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:167]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l2', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:168]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l3', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:169]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_l4', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:170]
INFO: [Synth 8-11241] undeclared symbol 'gnt_or_c', assumed default net type 'wire' [E:/Automation/Router/router/op_data_path.v:171]
INFO: [Synth 8-11241] undeclared symbol 'wen_int', assumed default net type 'wire' [E:/Automation/Router/router/router_fifo.v:20]
INFO: [Synth 8-11241] undeclared symbol 'ren_int', assumed default net type 'wire' [E:/Automation/Router/router/router_fifo.v:21]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'router_fifo' [E:/Automation/Router/router/router_fifo.v:37]
INFO: [Synth 8-9937] previous definition of design element 'router_fifo' is here [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:456]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'rp1' [E:/Automation/NI+nidepack/rp1.v:126]
INFO: [Synth 8-9937] previous definition of design element 'rp1' is here [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:376]
INFO: [Synth 8-11241] undeclared symbol 'rd_clk', assumed default net type 'wire' [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:83]
INFO: [Synth 8-11241] undeclared symbol 'wr_clk', assumed default net type 'wire' [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:84]
INFO: [Synth 8-6157] synthesizing module 'Main_auto' [E:/Automation/new/Main_auto.sv:23]
INFO: [Synth 8-6157] synthesizing module 'top_dcls_brisc_ni' [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:23]
INFO: [Synth 8-6157] synthesizing module 'DCLS_BRISC_NI' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:21]
INFO: [Synth 8-6157] synthesizing module 'RISC_V_Core' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fetch_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mem_interface' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BSRAM' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSRAM' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
INFO: [Synth 8-6155] done synthesizing module 'mem_interface' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fetch_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
INFO: [Synth 8-6157] synthesizing module 'decode_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
	Parameter CORE bound to: 0 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'regFile' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:24]
	Parameter REG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REG_SEL_BITS bound to: 5 - type: integer 
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[0]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[1]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[2]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[3]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[4]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[5]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[6]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[7]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[8]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[9]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[10]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[11]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[12]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[13]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[14]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[15]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[16]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[17]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[18]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[19]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[20]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[21]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[22]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[23]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[24]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[25]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[26]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[27]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[28]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[29]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[30]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'register_file[31]' is not inferred as ram due to incorrect usage [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:37]
INFO: [Synth 8-6155] done synthesizing module 'regFile' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v:24]
INFO: [Synth 8-6155] done synthesizing module 'decode_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
	Parameter CORE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
INFO: [Synth 8-6157] synthesizing module 'execution_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'execution_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
INFO: [Synth 8-6157] synthesizing module 'memory_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_unit' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
	Parameter CORE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'writeback_unit' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V_Core' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
INFO: [Synth 8-6157] synthesizing module 'RISC_V_Core__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fetch_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mem_interface__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BSRAM__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSRAM__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:27]
INFO: [Synth 8-6155] done synthesizing module 'mem_interface__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fetch_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:158]
INFO: [Synth 8-6157] synthesizing module 'decode_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
	Parameter CORE bound to: 1 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decode_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'control_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
	Parameter CORE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'control_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v:29]
INFO: [Synth 8-6157] synthesizing module 'execution_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'execution_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v:24]
INFO: [Synth 8-6157] synthesizing module 'memory_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INDEX_BITS bound to: 6 - type: integer 
	Parameter OFFSET_BITS bound to: 3 - type: integer 
	Parameter ADDRESS_BITS bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'writeback_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
	Parameter CORE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'writeback_unit__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V_Core__parameterized0' (0#1) [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v:24]
WARNING: [Synth 8-324] index 2 out of range [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:215]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:215]
WARNING: [Synth 8-689] width (32) of port connection 'address' does not match port width (20) of module 'memory_unit__parameterized0' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:245]
INFO: [Synth 8-6155] done synthesizing module 'DCLS_BRISC_NI' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:21]
INFO: [Synth 8-6157] synthesizing module 'encoder' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344]
INFO: [Synth 8-6155] done synthesizing module 'encoder' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:344]
INFO: [Synth 8-6157] synthesizing module 'new1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:298]
INFO: [Synth 8-6157] synthesizing module 'router_fifo' [E:/Automation/Router/router/router_fifo.v:5]
INFO: [Synth 8-6157] synthesizing module 'gray_mod6' [E:/Automation/Router/router/gray_mod6.v:3]
INFO: [Synth 8-6157] synthesizing module 'jk_ff' [E:/Automation/Router/router/jk_ff.v:4]
INFO: [Synth 8-6155] done synthesizing module 'jk_ff' (0#1) [E:/Automation/Router/router/jk_ff.v:4]
INFO: [Synth 8-6155] done synthesizing module 'gray_mod6' (0#1) [E:/Automation/Router/router/gray_mod6.v:3]
INFO: [Synth 8-6157] synthesizing module 'memory' [E:/Automation/Router/router/memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memory' (0#1) [E:/Automation/Router/router/memory.v:23]
WARNING: [Synth 8-689] width (68) of port connection 'data_in' does not match port width (32) of module 'memory' [E:/Automation/Router/router/router_fifo.v:30]
WARNING: [Synth 8-689] width (68) of port connection 'data_out' does not match port width (32) of module 'memory' [E:/Automation/Router/router/router_fifo.v:30]
INFO: [Synth 8-6157] synthesizing module 'asynch_comparator' [E:/Automation/Router/router/asynch_comparator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'asynch_comparator' (0#1) [E:/Automation/Router/router/asynch_comparator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'router_fifo' (0#1) [E:/Automation/Router/router/router_fifo.v:5]
WARNING: [Synth 8-7071] port 'empty' of module 'router_fifo' is unconnected for instance 'F2' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:318]
WARNING: [Synth 8-7023] instance 'F2' of module 'router_fifo' has 14 connections declared, but only 13 given [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:318]
INFO: [Synth 8-6157] synthesizing module 'rp1' [E:/Automation/NI+nidepack/rp1.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Automation/NI+nidepack/rp1.v:74]
INFO: [Synth 8-6155] done synthesizing module 'rp1' (0#1) [E:/Automation/NI+nidepack/rp1.v:23]
WARNING: [Synth 8-689] width (68) of port connection 'data_out' does not match port width (32) of module 'rp1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:325]
WARNING: [Synth 8-689] width (68) of port connection 'niout' does not match port width (32) of module 'rp1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:325]
WARNING: [Synth 8-7071] port 'wr_o' of module 'rp1' is unconnected for instance 'R1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:324]
WARNING: [Synth 8-7023] instance 'R1' of module 'rp1' has 10 connections declared, but only 9 given [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:324]
INFO: [Synth 8-6157] synthesizing module 'decoder_2' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:333]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:333]
INFO: [Synth 8-6155] done synthesizing module 'new1' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:298]
INFO: [Synth 8-6155] done synthesizing module 'top_dcls_brisc_ni' (0#1) [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:23]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:43]
WARNING: [Synth 8-7071] port 'wb_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:43]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:43]
INFO: [Synth 8-6157] synthesizing module 'nidepack' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:271]
WARNING: [Synth 8-689] width (32) of port connection 'dat_in' does not match port width (68) of module 'decoder_2' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:289]
INFO: [Synth 8-6157] synthesizing module 'depack' [E:/Automation/NI+nidepack/depack.v:21]
INFO: [Synth 8-6155] done synthesizing module 'depack' (0#1) [E:/Automation/NI+nidepack/depack.v:21]
WARNING: [Synth 8-689] width (32) of port connection 'data_in' does not match port width (68) of module 'router_fifo' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:292]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (68) of module 'router_fifo' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:293]
WARNING: [Synth 8-7071] port 'empty' of module 'router_fifo' is unconnected for instance 'F1' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:291]
WARNING: [Synth 8-7023] instance 'F1' of module 'router_fifo' has 14 connections declared, but only 13 given [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:291]
INFO: [Synth 8-6155] done synthesizing module 'nidepack' (0#1) [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:271]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:51]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:51]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:51]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:43]
WARNING: [Synth 8-7071] port 'wb_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:43]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:43]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:51]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:51]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:51]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:43]
WARNING: [Synth 8-7071] port 'wb_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:43]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:43]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:51]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:51]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:51]
WARNING: [Synth 8-7071] port 'in_data_router' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:43]
WARNING: [Synth 8-7071] port 'wb_data' of module 'top_dcls_brisc_ni' is unconnected for instance 'P' [E:/Automation/new/Main_auto.sv:43]
WARNING: [Synth 8-7023] instance 'P' of module 'top_dcls_brisc_ni' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:43]
WARNING: [Synth 8-7071] port 'empty' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:51]
WARNING: [Synth 8-7071] port 'rd_add' of module 'nidepack' is unconnected for instance 'NP' [E:/Automation/new/Main_auto.sv:51]
WARNING: [Synth 8-7023] instance 'NP' of module 'nidepack' has 8 connections declared, but only 6 given [E:/Automation/new/Main_auto.sv:51]
INFO: [Synth 8-6157] synthesizing module 'Auto_Mesh' [E:/Automation/new/Auto_Mesh.sv:23]
INFO: [Synth 8-6157] synthesizing module 'top_module' [E:/Automation/Router/router/top_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'ip_link' [E:/Automation/Router/router/ip_link.v:3]
INFO: [Synth 8-6157] synthesizing module 'ip_chnl' [E:/Automation/Router/router/ip_chnl.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'data_in' does not match port width (68) of module 'router_fifo' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (68) of module 'router_fifo' [E:/Automation/Router/router/ip_chnl.v:73]
WARNING: [Synth 8-7071] port 'rd_add' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'wr_add' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'wr_dir' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'rd_dir' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7071] port 'full_ext' of module 'router_fifo' is unconnected for instance 'r1' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [Synth 8-7023] instance 'r1' of module 'router_fifo' has 14 connections declared, but only 9 given [E:/Automation/Router/router/ip_chnl.v:72]
INFO: [Synth 8-6157] synthesizing module 'register_32bit' [E:/Automation/Router/router/register_32bit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'register_32bit' (0#1) [E:/Automation/Router/router/register_32bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'routing_algo_mesh' [E:/Automation/Router/router/routing_algo_mesh.v:4]
INFO: [Synth 8-6155] done synthesizing module 'routing_algo_mesh' (0#1) [E:/Automation/Router/router/routing_algo_mesh.v:4]
INFO: [Synth 8-6157] synthesizing module 'irs' [E:/Automation/Router/router/IRS.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff_asynch_clr' [E:/Automation/Router/router/dff_asynch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dff_asynch_clr' (0#1) [E:/Automation/Router/router/dff_asynch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'irs' (0#1) [E:/Automation/Router/router/IRS.v:1]
WARNING: [Synth 8-7071] port 'en1' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en2' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en4' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en5' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7071] port 'en6' of module 'irs' is unconnected for instance 'irs1' [E:/Automation/Router/router/ip_chnl.v:80]
WARNING: [Synth 8-7023] instance 'irs1' of module 'irs' has 14 connections declared, but only 9 given [E:/Automation/Router/router/ip_chnl.v:80]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_reset' [E:/Automation/Router/router/dff_synch_reset.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_reset' (0#1) [E:/Automation/Router/router/dff_synch_reset.v:1]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_set' [E:/Automation/Router/router/dff_synch_set.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_set' (0#1) [E:/Automation/Router/router/dff_synch_set.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ip_chnl' (0#1) [E:/Automation/Router/router/ip_chnl.v:1]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc1' [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7023] instance 'vc1' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:63]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc2' [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7023] instance 'vc2' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:81]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc3' [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7023] instance 'vc3' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:99]
WARNING: [Synth 8-7071] port 'tailer_org' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'nxt_reset' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'data_sel' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'empty' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'fifo_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header_flit' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'reg_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'mux_data_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7071] port 'header_out' of module 'ip_chnl' is unconnected for instance 'vc4' [E:/Automation/Router/router/ip_link.v:117]
WARNING: [Synth 8-7023] instance 'vc4' of module 'ip_chnl' has 26 connections declared, but only 16 given [E:/Automation/Router/router/ip_link.v:117]
INFO: [Synth 8-6155] done synthesizing module 'ip_link' (0#1) [E:/Automation/Router/router/ip_link.v:3]
INFO: [Synth 8-6157] synthesizing module 'op_link1' [E:/Automation/Router/router/op_link1.v:4]
INFO: [Synth 8-6157] synthesizing module 'round_robin_req' [E:/Automation/Router/router/round_robin_req.v:22]
INFO: [Synth 8-6157] synthesizing module 'rr_arbiter' [E:/Automation/Router/router/rr_arbiter.v:23]
INFO: [Synth 8-6157] synthesizing module 'priority_encoder' [E:/Automation/Router/router/priority_encoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder' (0#1) [E:/Automation/Router/router/priority_encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'falling_edge_pulse_generator' [E:/Automation/Router/router/falling_edge_pulse_generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'falling_edge_pulse_generator' (0#1) [E:/Automation/Router/router/falling_edge_pulse_generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rr_arbiter' (0#1) [E:/Automation/Router/router/rr_arbiter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'round_robin_req' (0#1) [E:/Automation/Router/router/round_robin_req.v:22]
WARNING: [Synth 8-7071] port 'g_b1' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b2' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b3' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'g_b4' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt1' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt2' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt3' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt4' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt5' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt6' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt7' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt8' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt9' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt10' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt11' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt12' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt13' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt14' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt15' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'gnt16' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req1' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req2' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req3' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req4' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req5' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req6' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req7' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req8' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req9' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req10' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
WARNING: [Synth 8-7071] port 'req11' of module 'round_robin_req' is unconnected for instance 'rrq1' [E:/Automation/Router/router/op_link1.v:123]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link1.v:123]
INFO: [Synth 8-6157] synthesizing module 'encoder_r' [E:/project_2/project_2.srcs/sources_1/new/encoder_r.v:23]
INFO: [Synth 8-6155] done synthesizing module 'encoder_r' (0#1) [E:/project_2/project_2.srcs/sources_1/new/encoder_r.v:23]
INFO: [Synth 8-6157] synthesizing module 'allot_vc' [E:/Automation/Router/router/allot_vc.v:3]
INFO: [Synth 8-6157] synthesizing module 'register_1bit' [E:/Automation/Router/router/register_1bit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'register_1bit' (0#1) [E:/Automation/Router/router/register_1bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'register_4bit' [E:/Automation/Router/router/register_4bit.v:5]
WARNING: [Synth 8-567] referenced signal 'din' should be on the sensitivity list [E:/Automation/Router/router/register_4bit.v:14]
INFO: [Synth 8-6155] done synthesizing module 'register_4bit' (0#1) [E:/Automation/Router/router/register_4bit.v:5]
INFO: [Synth 8-6157] synthesizing module 'mux' [E:/Automation/Router/router/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [E:/Automation/Router/router/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'allot_vc' (0#1) [E:/Automation/Router/router/allot_vc.v:3]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link1.v:153]
INFO: [Synth 8-6157] synthesizing module 'rr_comb_new' [E:/Automation/Router/router/rr_comb_new.v:2]
INFO: [Synth 8-6157] synthesizing module 'dff_synch_clr' [E:/Automation/Router/router/dff_synch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dff_synch_clr' (0#1) [E:/Automation/Router/router/dff_synch_clr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'rr_comb_new' (0#1) [E:/Automation/Router/router/rr_comb_new.v:2]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link1.v:278]
INFO: [Synth 8-6157] synthesizing module 'demux_16' [E:/Automation/Router/router/demux_16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'demux_16' (0#1) [E:/Automation/Router/router/demux_16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'op_link1' (0#1) [E:/Automation/Router/router/op_link1.v:4]
WARNING: [Synth 8-7023] instance 'op_l1' of module 'op_link1' has 140 connections declared, but only 127 given [E:/Automation/Router/router/top_module.v:1142]
INFO: [Synth 8-6157] synthesizing module 'op_link2' [E:/Automation/Router/router/op_link2.v:3]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link2.v:98]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link2.v:128]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link2.v:257]
INFO: [Synth 8-6155] done synthesizing module 'op_link2' (0#1) [E:/Automation/Router/router/op_link2.v:3]
INFO: [Synth 8-6157] synthesizing module 'op_link3' [E:/Automation/Router/router/op_link3.v:3]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link3.v:97]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link3.v:127]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link3.v:250]
INFO: [Synth 8-6155] done synthesizing module 'op_link3' (0#1) [E:/Automation/Router/router/op_link3.v:3]
INFO: [Synth 8-6157] synthesizing module 'op_link4' [E:/Automation/Router/router/op_link4.v:1]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_link4.v:85]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_link4.v:115]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_link4.v:242]
INFO: [Synth 8-6155] done synthesizing module 'op_link4' (0#1) [E:/Automation/Router/router/op_link4.v:1]
INFO: [Synth 8-6157] synthesizing module 'op_core' [E:/Automation/Router/router/op_core.v:4]
WARNING: [Synth 8-7023] instance 'rrq1' of module 'round_robin_req' has 143 connections declared, but only 51 given [E:/Automation/Router/router/op_core.v:116]
WARNING: [Synth 8-7023] instance 'alt_vc' of module 'allot_vc' has 60 connections declared, but only 56 given [E:/Automation/Router/router/op_core.v:127]
WARNING: [Synth 8-7023] instance 'rr_gnt' of module 'rr_comb_new' has 27 connections declared, but only 10 given [E:/Automation/Router/router/op_core.v:250]
INFO: [Synth 8-6155] done synthesizing module 'op_core' (0#1) [E:/Automation/Router/router/op_core.v:4]
INFO: [Synth 8-6157] synthesizing module 'op_data_path' [E:/Automation/Router/router/op_data_path.v:1]
INFO: [Synth 8-6157] synthesizing module 'final_op_data' [E:/Automation/Router/router/fop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'final_op_data' (0#1) [E:/Automation/Router/router/fop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'op_data_path' (0#1) [E:/Automation/Router/router/op_data_path.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (0#1) [E:/Automation/Router/router/top_module.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:61]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:62]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:64]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:65]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:66]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:67]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:68]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:69]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:70]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:71]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:72]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:73]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:74]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:75]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:76]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:86]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:87]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:88]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:89]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:90]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:91]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:92]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:93]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:94]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:95]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:96]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:97]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:98]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:99]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:100]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:101]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:102]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:103]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:104]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:105]
WARNING: [Synth 8-7023] instance 'inst' of module 'top_module' has 83 connections declared, but only 53 given [E:/Automation/new/Auto_Mesh.sv:52]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:61]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:62]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:64]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:65]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:66]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:67]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:68]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:69]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:70]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:71]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:72]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:73]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:74]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:75]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:76]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:86]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:87]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:88]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:89]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:90]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:91]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:92]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link2_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:93]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:94]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:95]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:96]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link3_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:97]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:98]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:99]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:100]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link4_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:101]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:102]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:103]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:104]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_core_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:105]
WARNING: [Synth 8-7023] instance 'inst' of module 'top_module' has 83 connections declared, but only 53 given [E:/Automation/new/Auto_Mesh.sv:52]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:61]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:62]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:63]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link1_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:64]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:65]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:66]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:67]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link2_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:68]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:69]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:70]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:71]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link3_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:72]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:73]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:74]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc3' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:75]
WARNING: [Synth 8-689] width (32) of port connection 'full_in_link4_vc4' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:76]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc1' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:86]
WARNING: [Synth 8-689] width (32) of port connection 'full_out_link1_vc2' does not match port width (1) of module 'top_module' [E:/Automation/new/Auto_Mesh.sv:87]
INFO: [Common 17-14] Message 'Synth 8-689' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'inst' of module 'top_module' has 83 connections declared, but only 53 given [E:/Automation/new/Auto_Mesh.sv:52]
WARNING: [Synth 8-7023] instance 'inst' of module 'top_module' has 83 connections declared, but only 53 given [E:/Automation/new/Auto_Mesh.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'Auto_Mesh' (0#1) [E:/Automation/new/Auto_Mesh.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Main_auto' (0#1) [E:/Automation/new/Main_auto.sv:23]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v:76]
WARNING: [Synth 8-6014] Unused sequential element busy_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:77]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v:116]
WARNING: [Synth 8-6014] Unused sequential element old_PC_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:246]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v:275]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v:112]
WARNING: [Synth 8-6014] Unused sequential element cycles_reg was removed.  [E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v:65]
WARNING: [Synth 8-6014] Unused sequential element store_addr_reg was removed.  [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:166]
WARNING: [Synth 8-6014] Unused sequential element store_data_reg was removed.  [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:167]
WARNING: [Synth 8-6014] Unused sequential element store_valid_reg was removed.  [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:168]
WARNING: [Synth 8-6014] Unused sequential element store_executed_reg was removed.  [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:169]
WARNING: [Synth 8-6014] Unused sequential element primary_result_buffer_reg[0] was removed.  [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:201]
WARNING: [Synth 8-6014] Unused sequential element primary_result_buffer_reg[1] was removed.  [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:201]
WARNING: [Synth 8-6014] Unused sequential element k_reg was removed.  [E:/Automation/NI+nidepack/rp1.v:68]
WARNING: [Synth 8-3848] Net wb_data in module/entity top_dcls_brisc_ni does not have driver. [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:29]
WARNING: [Synth 8-3848] Net rd_clk in module/entity top_dcls_brisc_ni does not have driver. [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:83]
WARNING: [Synth 8-3848] Net wr_clk in module/entity top_dcls_brisc_ni does not have driver. [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:84]
WARNING: [Synth 8-3848] Net nidepack_out in module/entity top_dcls_brisc_ni does not have driver. [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:35]
WARNING: [Synth 8-3848] Net empty in module/entity top_dcls_brisc_ni does not have driver. [E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v:36]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [E:/Automation/NI+nidepack/depack.v:42]
WARNING: [Synth 8-3848] Net nxt_reset in module/entity ip_chnl does not have driver. [E:/Automation/Router/router/ip_chnl.v:13]
WARNING: [Synth 8-3848] Net reg_out in module/entity ip_chnl does not have driver. [E:/Automation/Router/router/ip_chnl.v:15]
WARNING: [Synth 8-6014] Unused sequential element r0_reg was removed.  [E:/Automation/Router/router/priority_encoder.v:32]
WARNING: [Synth 8-6014] Unused sequential element r1_reg was removed.  [E:/Automation/Router/router/priority_encoder.v:33]
WARNING: [Synth 8-6014] Unused sequential element r2_reg was removed.  [E:/Automation/Router/router/priority_encoder.v:34]
WARNING: [Synth 8-6014] Unused sequential element r3_reg was removed.  [E:/Automation/Router/router/priority_encoder.v:35]
WARNING: [Synth 8-3848] Net b1_logic in module/entity rr_comb_new does not have driver. [E:/Automation/Router/router/rr_comb_new.v:21]
WARNING: [Synth 8-3848] Net b0_logic in module/entity rr_comb_new does not have driver. [E:/Automation/Router/router/rr_comb_new.v:21]
WARNING: [Synth 8-7129] Port data_in[28] in module final_op_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[27] in module final_op_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk1 in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk2 in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk3 in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk4 in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk_core in module op_data_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port b1_logic in module rr_comb_new is either unconnected or has no load
WARNING: [Synth 8-7129] Port b0_logic in module rr_comb_new is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module register_4bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port g1 in module encoder_r is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module priority_encoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer1 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer2 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer3 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer4 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer5 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer6 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer7 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer8 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer9 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer10 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer11 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer12 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer13 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer14 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer15 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer16 in module round_robin_req is either unconnected or has no load
WARNING: [Synth 8-7129] Port rok_link1_vc1 in module op_link1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rok_link1_vc2 in module op_link1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rok_link1_vc3 in module op_link1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rok_link1_vc4 in module op_link1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tailer_org in module irs is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[31] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[28] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[27] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[26] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[25] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[24] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[23] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[22] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[21] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[20] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[19] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[18] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[17] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[16] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[15] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[14] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[13] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[12] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[11] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[10] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[9] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port header_in[8] in module routing_algo_mesh is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module register_32bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[67] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[66] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[65] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[64] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[63] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[62] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[61] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[60] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[59] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[58] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[57] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[56] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[55] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[54] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[53] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[52] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[51] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[50] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[49] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[48] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[47] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[46] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[45] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[44] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[43] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[42] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[41] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[40] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[39] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[38] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[37] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[36] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[35] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[34] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[33] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[32] in module router_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port nxt_reset in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[31] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[30] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[29] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[28] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[27] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[26] in module ip_chnl is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_out[25] in module ip_chnl is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 3255.992 ; gain = 36.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 3255.992 ; gain = 36.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 3255.992 ; gain = 36.855
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3255.992 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:50 . Memory (MB): peak = 3255.992 ; gain = 36.855
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Processor\RiscV_modified\RiscV_modified.srcs\sources_1\new\Instructionmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Processor\RiscV_modified\RiscV_modified.srcs\sources_1\new\Instructionmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Processor\RiscV_modified\RiscV_modified.srcs\sources_1\new\Instructionmem.v:]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/project_2/project_2.sim/sim_1/behav/xsim/sum_1536.mem'
INFO: [SIM-utils-43] Exported 'E:/project_2/project_2.sim/sim_1/behav/xsim/sum.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCLS_BRISC_NI
INFO: [VRFC 10-311] analyzing module nidepack
INFO: [VRFC 10-311] analyzing module new1
INFO: [VRFC 10-311] analyzing module decoder_2
INFO: [VRFC 10-311] analyzing module encoder
INFO: [VRFC 10-311] analyzing module rp1
INFO: [VRFC 10-311] analyzing module depack
INFO: [VRFC 10-311] analyzing module router_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Automation/Router/router/IRS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/RISC_V_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Core
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Automation/Router/router/allot_vc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allot_vc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Automation/Router/router/asynch_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module asynch_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/bsram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BSRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Automation/Router/router/demux_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux_16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Automation/NI+nidepack/depack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module depack
WARNING: [VRFC 10-3609] overwriting previous definition of module 'depack' [E:/Automation/NI+nidepack/depack.v:21]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Automation/Router/router/dff_asynch_clr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff_asynch_clr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Automation/Router/router/dff_synch_clr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff_synch_clr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Automation/Router/router/dff_synch_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff_synch_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Automation/Router/router/dff_synch_set.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff_synch_set
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project_2/project_2.srcs/sources_1/new/encoder_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_r
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execution_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Automation/Router/router/falling_edge_pulse_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module falling_edge_pulse_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Automation/Router/router/fop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_op_data
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Automation/Router/router/gray_mod6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray_mod6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Automation/Router/router/ip_chnl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_chnl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Automation/Router/router/ip_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Automation/Router/router/jk_ff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jk_ff
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/mem_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Automation/Router/router/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Automation/Router/router/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Automation/Router/router/op_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module op_core
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Automation/Router/router/op_data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module op_data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Automation/Router/router/op_link1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module op_link1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Automation/Router/router/op_link2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module op_link2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Automation/Router/router/op_link3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module op_link3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Automation/Router/router/op_link4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module op_link4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Automation/Router/router/priority_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Automation/Router/router/register_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Automation/Router/router/register_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Automation/Router/router/register_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Automation/Router/router/round_robin_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_robin_req
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Automation/Router/router/router_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module router_fifo
WARNING: [VRFC 10-3609] overwriting previous definition of module 'router_fifo' [E:/Automation/Router/router/router_fifo.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Automation/Router/router/routing_algo_mesh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module routing_algo_mesh
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Automation/NI+nidepack/rp1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rp1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'rp1' [E:/Automation/NI+nidepack/rp1.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Automation/Router/router/rr_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rr_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Automation/Router/router/rr_comb_new.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rr_comb_new
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project_1/project_1.srcs/sources_1/new/top_dcls_brisc_ni.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_dcls_brisc_ni
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Automation/Router/router/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project_1/project_1.srcs/sources_1/imports/DCLS+NI+NoC/DCLS_BRSICV_BITS_BINDU/writeback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Automation/new/Auto_Mesh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Auto_Mesh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Automation/new/Main_auto.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_auto
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Automation/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project_2/project_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3255.992 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'current_address' [E:/Automation/new/Auto_Mesh.sv:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_in_link1_vc1' [E:/Automation/new/Auto_Mesh.sv:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_in_link1_vc2' [E:/Automation/new/Auto_Mesh.sv:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_in_link1_vc3' [E:/Automation/new/Auto_Mesh.sv:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_in_link1_vc4' [E:/Automation/new/Auto_Mesh.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_in_link2_vc1' [E:/Automation/new/Auto_Mesh.sv:65]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_in_link2_vc2' [E:/Automation/new/Auto_Mesh.sv:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_in_link2_vc3' [E:/Automation/new/Auto_Mesh.sv:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_in_link2_vc4' [E:/Automation/new/Auto_Mesh.sv:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_in_link3_vc1' [E:/Automation/new/Auto_Mesh.sv:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_in_link3_vc2' [E:/Automation/new/Auto_Mesh.sv:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_in_link3_vc3' [E:/Automation/new/Auto_Mesh.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_in_link3_vc4' [E:/Automation/new/Auto_Mesh.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_in_link4_vc1' [E:/Automation/new/Auto_Mesh.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_in_link4_vc2' [E:/Automation/new/Auto_Mesh.sv:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_in_link4_vc3' [E:/Automation/new/Auto_Mesh.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_in_link4_vc4' [E:/Automation/new/Auto_Mesh.sv:76]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_in_core_vc1' [E:/Automation/new/Auto_Mesh.sv:77]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_in_core_vc2' [E:/Automation/new/Auto_Mesh.sv:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_in_core_vc3' [E:/Automation/new/Auto_Mesh.sv:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_in_core_vc4' [E:/Automation/new/Auto_Mesh.sv:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_out_link1_vc1' [E:/Automation/new/Auto_Mesh.sv:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_out_link1_vc2' [E:/Automation/new/Auto_Mesh.sv:87]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_out_link1_vc3' [E:/Automation/new/Auto_Mesh.sv:88]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_out_link1_vc4' [E:/Automation/new/Auto_Mesh.sv:89]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_out_link2_vc1' [E:/Automation/new/Auto_Mesh.sv:90]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_out_link2_vc2' [E:/Automation/new/Auto_Mesh.sv:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_out_link2_vc3' [E:/Automation/new/Auto_Mesh.sv:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_out_link2_vc4' [E:/Automation/new/Auto_Mesh.sv:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_out_link3_vc1' [E:/Automation/new/Auto_Mesh.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_out_link3_vc2' [E:/Automation/new/Auto_Mesh.sv:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_out_link3_vc3' [E:/Automation/new/Auto_Mesh.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_out_link3_vc4' [E:/Automation/new/Auto_Mesh.sv:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_out_link4_vc1' [E:/Automation/new/Auto_Mesh.sv:98]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_out_link4_vc2' [E:/Automation/new/Auto_Mesh.sv:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_out_link4_vc3' [E:/Automation/new/Auto_Mesh.sv:100]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_out_link4_vc4' [E:/Automation/new/Auto_Mesh.sv:101]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_out_core_vc1' [E:/Automation/new/Auto_Mesh.sv:102]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_out_core_vc2' [E:/Automation/new/Auto_Mesh.sv:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_out_core_vc3' [E:/Automation/new/Auto_Mesh.sv:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_out_core_vc4' [E:/Automation/new/Auto_Mesh.sv:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 68 for port 'data_in' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 68 for port 'data_out' [E:/Automation/Router/router/ip_chnl.v:73]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'dest' [E:/Automation/new/Main_auto.sv:47]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'source' [E:/Automation/new/Main_auto.sv:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 20 for port 'address' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:245]
WARNING: [VRFC 10-3091] actual bit length 68 differs from formal bit length 32 for port 'data_out' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:325]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 68 for port 'data_in' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:292]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 68 for port 'data_out' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:293]
WARNING: [VRFC 10-5021] port 'in_data_router' is not connected on this instance [E:/Automation/new/Main_auto.sv:43]
WARNING: [VRFC 10-3091] actual bit length 68 differs from formal bit length 32 for port 'data_in' [E:/Automation/Router/router/router_fifo.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 68 for port 'dat_in' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:289]
WARNING: [VRFC 10-3705] select index 2 into 'primary_result_buffer' is out of bounds [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:215]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v" Line 23. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v" Line 23. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v" Line 23. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v" Line 23. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v" Line 23. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v" Line 23. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v" Line 23. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v" Line 23. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v" Line 23. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v" Line 23. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v" Line 23. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v" Line 23. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v" Line 23. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v" Line 23. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v" Line 23. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v" Line 23. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.jk_ff
Compiling module xil_defaultlib.gray_mod6
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.asynch_comparator
Compiling module xil_defaultlib.router_fifo
Compiling module xil_defaultlib.register_32bit
Compiling module xil_defaultlib.routing_algo_mesh
Compiling module xil_defaultlib.dff_asynch_clr
Compiling module xil_defaultlib.irs
Compiling module xil_defaultlib.dff_synch_reset
Compiling module xil_defaultlib.dff_synch_set
Compiling module xil_defaultlib.ip_chnl
Compiling module xil_defaultlib.ip_link
Compiling module xil_defaultlib.priority_encoder
Compiling module xil_defaultlib.falling_edge_pulse_generator
Compiling module xil_defaultlib.rr_arbiter
Compiling module xil_defaultlib.round_robin_req
Compiling module xil_defaultlib.encoder_r
Compiling module xil_defaultlib.register_1bit
Compiling module xil_defaultlib.register_4bit
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.allot_vc
Compiling module xil_defaultlib.dff_synch_clr
Compiling module xil_defaultlib.rr_comb_new
Compiling module xil_defaultlib.demux_16
Compiling module xil_defaultlib.op_link1
Compiling module xil_defaultlib.op_link2
Compiling module xil_defaultlib.op_link3
Compiling module xil_defaultlib.op_link4
Compiling module xil_defaultlib.op_core
Compiling module xil_defaultlib.final_op_data
Compiling module xil_defaultlib.op_data_path
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.Auto_Mesh_default
Compiling module xil_defaultlib.BSRAM(ADDR_WIDTH=20)
Compiling module xil_defaultlib.mem_interface
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.decode_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execution_unit
Compiling module xil_defaultlib.memory_unit
Compiling module xil_defaultlib.writeback_unit
Compiling module xil_defaultlib.RISC_V_Core(ADDRESS_BITS=20)
Compiling module xil_defaultlib.BSRAM(CORE=1,ADDR_WIDTH=20)
Compiling module xil_defaultlib.mem_interface(CORE=1)
Compiling module xil_defaultlib.fetch_unit(CORE=1)
Compiling module xil_defaultlib.decode_unit(CORE=1)
Compiling module xil_defaultlib.control_unit(CORE=1)
Compiling module xil_defaultlib.execution_unit(CORE=1)
Compiling module xil_defaultlib.memory_unit(CORE=1)
Compiling module xil_defaultlib.writeback_unit(CORE=1)
Compiling module xil_defaultlib.RISC_V_Core(CORE=1,ADDRESS_BITS=...
Compiling module xil_defaultlib.DCLS_BRISC_NI
Compiling module xil_defaultlib.encoder
Compiling module xil_defaultlib.rp1
Compiling module xil_defaultlib.decoder_2
Compiling module xil_defaultlib.new1
Compiling module xil_defaultlib.top_dcls_brisc_ni
Compiling module xil_defaultlib.depack
Compiling module xil_defaultlib.nidepack
Compiling module xil_defaultlib.Main_auto_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 3255.992 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3255.992 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:47 . Memory (MB): peak = 3255.992 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Processor\RiscV_modified\RiscV_modified.srcs\sources_1\new\Instructionmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Processor\RiscV_modified\RiscV_modified.srcs\sources_1\new\Instructionmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Processor\RiscV_modified\RiscV_modified.srcs\sources_1\new\Instructionmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Processor\RiscV_modified\RiscV_modified.srcs\sources_1\new\Instructionmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Processor\RiscV_modified\RiscV_modified.srcs\sources_1\new\Instructionmem.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Processor\RiscV_modified\RiscV_modified.srcs\sources_1\new\Instructionmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Processor\RiscV_modified\RiscV_modified.srcs\sources_1\new\Instructionmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Processor\RiscV_modified\RiscV_modified.srcs\sources_1\new\Instructionmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Processor\RiscV_modified\RiscV_modified.srcs\sources_1\new\Instructionmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Processor\RiscV_modified\RiscV_modified.srcs\sources_1\new\Instructionmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Processor\RiscV_modified\RiscV_modified.srcs\sources_1\new\Instructionmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Processor\RiscV_modified\RiscV_modified.srcs\sources_1\new\Instructionmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Processor\RiscV_modified\RiscV_modified.srcs\sources_1\new\Instructionmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Processor\RiscV_modified\RiscV_modified.srcs\sources_1\new\Instructionmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Processor\RiscV_modified\RiscV_modified.srcs\sources_1\new\Instructionmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Processor\RiscV_modified\RiscV_modified.srcs\sources_1\new\Instructionmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Processor\RiscV_modified\RiscV_modified.srcs\sources_1\new\Instructionmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Processor\RiscV_modified\RiscV_modified.srcs\sources_1\new\Instructionmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Processor\RiscV_modified\RiscV_modified.srcs\sources_1\new\Instructionmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\DCLS_BRISC_NI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\project_1\project_1.srcs\sources_1\new\top_dcls_brisc_ni.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Router\router\top_module.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\Main_auto.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\new\tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Processor\RiscV_modified\RiscV_modified.srcs\sources_1\new\Instructionmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Processor\RiscV_modified\RiscV_modified.srcs\sources_1\new\Instructionmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Automation\Processor\RiscV_modified\RiscV_modified.srcs\sources_1\new\Instructionmem.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Main_auto'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "E:/project_2/project_2.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Main_auto'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "E:/project_2/project_2.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Main_auto'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "E:/project_2/project_2.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Main_auto'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "E:/project_2/project_2.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Main_auto'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_auto' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/project_2/project_2.sim/sim_1/behav/xsim/sum_1536.mem'
INFO: [SIM-utils-43] Exported 'E:/project_2/project_2.sim/sim_1/behav/xsim/sum.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/project_2/project_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Main_auto_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/project_2/project_2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_auto_behav xil_defaultlib.Main_auto xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_auto_behav xil_defaultlib.Main_auto xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'current_address' [E:/Automation/new/Auto_Mesh.sv:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_in_link1_vc1' [E:/Automation/new/Auto_Mesh.sv:61]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_in_link1_vc2' [E:/Automation/new/Auto_Mesh.sv:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_in_link1_vc3' [E:/Automation/new/Auto_Mesh.sv:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_in_link1_vc4' [E:/Automation/new/Auto_Mesh.sv:64]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_in_link2_vc1' [E:/Automation/new/Auto_Mesh.sv:65]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_in_link2_vc2' [E:/Automation/new/Auto_Mesh.sv:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_in_link2_vc3' [E:/Automation/new/Auto_Mesh.sv:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_in_link2_vc4' [E:/Automation/new/Auto_Mesh.sv:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_in_link3_vc1' [E:/Automation/new/Auto_Mesh.sv:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_in_link3_vc2' [E:/Automation/new/Auto_Mesh.sv:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_in_link3_vc3' [E:/Automation/new/Auto_Mesh.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_in_link3_vc4' [E:/Automation/new/Auto_Mesh.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_in_link4_vc1' [E:/Automation/new/Auto_Mesh.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_in_link4_vc2' [E:/Automation/new/Auto_Mesh.sv:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_in_link4_vc3' [E:/Automation/new/Auto_Mesh.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_in_link4_vc4' [E:/Automation/new/Auto_Mesh.sv:76]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_in_core_vc1' [E:/Automation/new/Auto_Mesh.sv:77]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_in_core_vc2' [E:/Automation/new/Auto_Mesh.sv:78]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_in_core_vc3' [E:/Automation/new/Auto_Mesh.sv:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_in_core_vc4' [E:/Automation/new/Auto_Mesh.sv:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_out_link1_vc1' [E:/Automation/new/Auto_Mesh.sv:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_out_link1_vc2' [E:/Automation/new/Auto_Mesh.sv:87]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_out_link1_vc3' [E:/Automation/new/Auto_Mesh.sv:88]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_out_link1_vc4' [E:/Automation/new/Auto_Mesh.sv:89]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_out_link2_vc1' [E:/Automation/new/Auto_Mesh.sv:90]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_out_link2_vc2' [E:/Automation/new/Auto_Mesh.sv:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_out_link2_vc3' [E:/Automation/new/Auto_Mesh.sv:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_out_link2_vc4' [E:/Automation/new/Auto_Mesh.sv:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_out_link3_vc1' [E:/Automation/new/Auto_Mesh.sv:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_out_link3_vc2' [E:/Automation/new/Auto_Mesh.sv:95]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_out_link3_vc3' [E:/Automation/new/Auto_Mesh.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_out_link3_vc4' [E:/Automation/new/Auto_Mesh.sv:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_out_link4_vc1' [E:/Automation/new/Auto_Mesh.sv:98]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_out_link4_vc2' [E:/Automation/new/Auto_Mesh.sv:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_out_link4_vc3' [E:/Automation/new/Auto_Mesh.sv:100]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_out_link4_vc4' [E:/Automation/new/Auto_Mesh.sv:101]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_out_core_vc1' [E:/Automation/new/Auto_Mesh.sv:102]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_out_core_vc2' [E:/Automation/new/Auto_Mesh.sv:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_out_core_vc3' [E:/Automation/new/Auto_Mesh.sv:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'full_out_core_vc4' [E:/Automation/new/Auto_Mesh.sv:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 68 for port 'data_in' [E:/Automation/Router/router/ip_chnl.v:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 68 for port 'data_out' [E:/Automation/Router/router/ip_chnl.v:73]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'dest' [E:/Automation/new/Main_auto.sv:47]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'source' [E:/Automation/new/Main_auto.sv:48]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 20 for port 'address' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:245]
WARNING: [VRFC 10-3091] actual bit length 68 differs from formal bit length 32 for port 'data_out' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:325]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 68 for port 'data_in' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:292]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 68 for port 'data_out' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:293]
WARNING: [VRFC 10-5021] port 'in_data_router' is not connected on this instance [E:/Automation/new/Main_auto.sv:43]
WARNING: [VRFC 10-3091] actual bit length 68 differs from formal bit length 32 for port 'data_in' [E:/Automation/Router/router/router_fifo.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 68 for port 'dat_in' [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:289]
WARNING: [VRFC 10-3705] select index 2 into 'primary_result_buffer' is out of bounds [E:/project_1/project_1.srcs/sources_1/new/DCLS_BRISC_NI.v:215]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v" Line 23. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v" Line 23. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v" Line 23. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v" Line 23. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v" Line 23. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v" Line 23. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v" Line 23. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v" Line 23. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v" Line 23. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v" Line 23. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v" Line 23. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v" Line 23. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v" Line 23. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v" Line 23. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v" Line 23. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/project_1/project_1.srcs/sources_1/imports/DCLS_BRSICV_BITS_BINDU/ALU.v" Line 23. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.jk_ff
Compiling module xil_defaultlib.gray_mod6
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.asynch_comparator
Compiling module xil_defaultlib.router_fifo
Compiling module xil_defaultlib.register_32bit
Compiling module xil_defaultlib.routing_algo_mesh
Compiling module xil_defaultlib.dff_asynch_clr
Compiling module xil_defaultlib.irs
Compiling module xil_defaultlib.dff_synch_reset
Compiling module xil_defaultlib.dff_synch_set
Compiling module xil_defaultlib.ip_chnl
Compiling module xil_defaultlib.ip_link
Compiling module xil_defaultlib.priority_encoder
Compiling module xil_defaultlib.falling_edge_pulse_generator
Compiling module xil_defaultlib.rr_arbiter
Compiling module xil_defaultlib.round_robin_req
Compiling module xil_defaultlib.encoder_r
Compiling module xil_defaultlib.register_1bit
Compiling module xil_defaultlib.register_4bit
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.allot_vc
Compiling module xil_defaultlib.dff_synch_clr
Compiling module xil_defaultlib.rr_comb_new
Compiling module xil_defaultlib.demux_16
Compiling module xil_defaultlib.op_link1
Compiling module xil_defaultlib.op_link2
Compiling module xil_defaultlib.op_link3
Compiling module xil_defaultlib.op_link4
Compiling module xil_defaultlib.op_core
Compiling module xil_defaultlib.final_op_data
Compiling module xil_defaultlib.op_data_path
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.Auto_Mesh_default
Compiling module xil_defaultlib.BSRAM(ADDR_WIDTH=20)
Compiling module xil_defaultlib.mem_interface
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.decode_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.execution_unit
Compiling module xil_defaultlib.memory_unit
Compiling module xil_defaultlib.writeback_unit
Compiling module xil_defaultlib.RISC_V_Core(ADDRESS_BITS=20)
Compiling module xil_defaultlib.BSRAM(CORE=1,ADDR_WIDTH=20)
Compiling module xil_defaultlib.mem_interface(CORE=1)
Compiling module xil_defaultlib.fetch_unit(CORE=1)
Compiling module xil_defaultlib.decode_unit(CORE=1)
Compiling module xil_defaultlib.control_unit(CORE=1)
Compiling module xil_defaultlib.execution_unit(CORE=1)
Compiling module xil_defaultlib.memory_unit(CORE=1)
Compiling module xil_defaultlib.writeback_unit(CORE=1)
Compiling module xil_defaultlib.RISC_V_Core(CORE=1,ADDRESS_BITS=...
Compiling module xil_defaultlib.DCLS_BRISC_NI
Compiling module xil_defaultlib.encoder
Compiling module xil_defaultlib.rp1
Compiling module xil_defaultlib.decoder_2
Compiling module xil_defaultlib.new1
Compiling module xil_defaultlib.top_dcls_brisc_ni
Compiling module xil_defaultlib.depack
Compiling module xil_defaultlib.nidepack
Compiling module xil_defaultlib.Main_auto
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_auto_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 3255.992 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/project_2/project_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_auto_behav -key {Behavioral:sim_1:Functional:Main_auto} -tclbatch {Main_auto.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Main_auto.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3255.992 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_auto_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 3255.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 23 22:53:43 2025...
