Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
Delivered-To: lists+amd-gfx@lfdr.de
Received: from mail.lfdr.de
	by mail.lfdr.de with LMTP
	id NPOzFeSQR2oobQAAu9opvQ
	(envelope-from <amd-gfx-bounces@lists.freedesktop.org>)
	for <lists+amd-gfx@lfdr.de>; Fri, 03 Jul 2026 12:37:24 +0200
X-Original-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	by mail.lfdr.de (Postfix) with ESMTPS id AC8DA701477
	for <lists+amd-gfx@lfdr.de>; Fri, 03 Jul 2026 12:37:23 +0200 (CEST)
Authentication-Results: mail.lfdr.de;
	dkim=fail ("headers rsa verify failed") header.d=igalia.com header.s=20170329 header.b=YktRhKkf;
	dmarc=fail reason="SPF not aligned (relaxed)" header.from=igalia.com (policy=none);
	spf=pass (mail.lfdr.de: domain of amd-gfx-bounces@lists.freedesktop.org designates 131.252.210.177 as permitted sender) smtp.mailfrom=amd-gfx-bounces@lists.freedesktop.org
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id 44C6810F790;
	Fri,  3 Jul 2026 10:37:22 +0000 (UTC)
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from fanzine2.igalia.com (fanzine2.igalia.com [213.97.179.56])
 by gabe.freedesktop.org (Postfix) with ESMTPS id CC24510F790
 for <amd-gfx@lists.freedesktop.org>; Fri,  3 Jul 2026 10:37:20 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=igalia.com; 
 s=20170329;
 h=Content-Transfer-Encoding:Content-Type:In-Reply-To:From:
 References:Cc:To:Subject:MIME-Version:Date:Message-ID:Sender:Reply-To:
 Content-ID:Content-Description:Resent-Date:Resent-From:Resent-Sender:
 Resent-To:Resent-Cc:Resent-Message-ID:List-Id:List-Help:List-Unsubscribe:
 List-Subscribe:List-Post:List-Owner:List-Archive;
 bh=fu5AiEyoUG/sXl4IxPqAE3jQqxDLVYIIYRZEl51Q7i8=; b=YktRhKkfkPCX3t0Mqagjc8eMlA
 snYCV8oE4+TOSNfPxp/ZfHTaflBzUxAu+RuQXdjJH98XqbAslgcCDbUnSkJ0YeYQbXVQlbsH/FiGE
 8+2ldnBaWZTmh+85P+j1QUAiOzoDFK1mFRXNuqmkFwam9hE+c4xfAUOvTOTG6LZxAuRU45aUsnePk
 hf+gwegxE2zQUDSAR41XiH93KBcOc67KnWvn7UFZPIiX/Y3UXDSkXUNq63eW40Rp8vzFND4PMLowm
 X+c6FEFp9iAPo35nkcYgDODz+OHmhF9nrlByNB3ZYsj/Bd31KgyJKOc/b9TyrLhfBzFZp8SzXBfSM
 O86i8JeA==;
Received: from [90.240.106.137] (helo=[192.168.0.116])
 by fanzine2.igalia.com with esmtpsa 
 (Cipher TLS1.3:ECDHE_X25519__RSA_PSS_RSAE_SHA256__AES_128_GCM:128) (Exim)
 id 1wfbGo-008Rsv-Qy; Fri, 03 Jul 2026 12:37:18 +0200
Message-ID: <3c4fdab0-0273-4d01-ace7-1a252be7ad9e@igalia.com>
Date: Fri, 3 Jul 2026 11:37:18 +0100
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [RFC v2 4/4] drm/amdgpu: Add driver managed buffer copy
To: =?UTF-8?Q?Christian_K=C3=B6nig?= <christian.koenig@amd.com>,
 amd-gfx@lists.freedesktop.org
Cc: kernel-dev@igalia.com, David Francis <David.Francis@amd.com>,
 Harish Kasiviswanathan <Harish.Kasiviswanathan@amd.com>,
 Alex Deucher <alexander.deucher@amd.com>,
 Felix Kuehling <Felix.Kuehling@amd.com>
References: <20260623141257.66086-1-tvrtko.ursulin@igalia.com>
 <20260623141257.66086-5-tvrtko.ursulin@igalia.com>
 <67d1e917-9c35-4161-893c-51d3490a4e04@amd.com>
Content-Language: en-GB
From: Tvrtko Ursulin <tvrtko.ursulin@igalia.com>
In-Reply-To: <67d1e917-9c35-4161-893c-51d3490a4e04@amd.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 8bit
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>
X-Rspamd-Action: no action
X-Spamd-Result: default: False [0.49 / 15.00];
	R_DKIM_REJECT(1.00)[igalia.com:s=20170329];
	MAILLIST(-0.20)[mailman];
	R_SPF_ALLOW(-0.20)[+ip4:131.252.210.177:c];
	RWL_MAILSPIKE_GOOD(-0.10)[131.252.210.177:from];
	MIME_GOOD(-0.10)[text/plain];
	DMARC_POLICY_SOFTFAIL(0.10)[igalia.com : SPF not aligned (relaxed),none];
	HAS_LIST_UNSUB(-0.01)[];
	FROM_HAS_DN(0.00)[];
	RCVD_TLS_LAST(0.00)[];
	FORGED_RECIPIENTS(0.00)[m:christian.koenig@amd.com,m:kernel-dev@igalia.com,m:David.Francis@amd.com,m:Harish.Kasiviswanathan@amd.com,m:alexander.deucher@amd.com,m:Felix.Kuehling@amd.com,s:lists@lfdr.de];
	RCVD_COUNT_THREE(0.00)[3];
	ARC_NA(0.00)[];
	FORWARDED(0.00)[amd-gfx@lists.freedesktop.org];
	FORGED_SENDER(0.00)[tvrtko.ursulin@igalia.com,amd-gfx-bounces@lists.freedesktop.org];
	TO_DN_SOME(0.00)[];
	MIME_TRACE(0.00)[0:+];
	DKIM_TRACE(0.00)[igalia.com:-];
	FORGED_RECIPIENTS_FORWARDING(0.00)[];
	FORGED_SENDER_MAILLIST(0.00)[];
	PREVIOUSLY_DELIVERED(0.00)[amd-gfx@lists.freedesktop.org];
	ALIAS_RESOLVED(0.00)[];
	FORGED_SENDER_FORWARDING(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[tvrtko.ursulin@igalia.com,amd-gfx-bounces@lists.freedesktop.org];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	RCPT_COUNT_SEVEN(0.00)[7];
	TAGGED_RCPT(0.00)[amd-gfx];
	MID_RHS_MATCH_FROM(0.00)[];
	ASN(0.00)[asn:6366, ipnet:131.252.0.0/16, country:US];
	RCVD_VIA_SMTP_AUTH(0.00)[];
	DBL_BLOCKED_OPENRESOLVER(0.00)[lists.freedesktop.org:from_smtp,igalia.com:from_mime,igalia.com:email,igalia.com:mid,gabe.freedesktop.org:helo,gabe.freedesktop.org:rdns,dst_mem.bo:url]
X-Rspamd-Server: lfdr
X-Rspamd-Queue-Id: AC8DA701477


On 30/06/2026 14:18, Christian König wrote:
> On 6/23/26 16:12, Tvrtko Ursulin wrote:
>> Saving and restoring buffer object content poses a challenge for the
>> checkpoint and restore process for at least two reasons.
>>
>> For example not all objects can be exported as dma-buf to enable copying
>> from a separate client context, neither can any objects be easily copied
>> from the same context since the injected CRIU code is unaware of the GPU
>> virtual memory free and allocated ranges.
>>
>> Lets bypass both problems by simply exposing access to the alrady present
> 
> Typo "already".

Ack.

>> fast kernel copy via a new DRM_IOCTL_AMDGPU_GEM_COPY_BUFFER ioctl.
>>
>> By giving the kernel simply the source and destination handles it is able
>> to copy them without the need for objects to be mapped, or shared with a
>> separate client.
>>
> 
> 
>> For now this is implemented fully synchronous but can easily be extended
>> for more parallelsim.
> 
> I think that sentence can be dropped now.

Yep, forgot to update for v2 changes.

>> Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@igalia.com>
>> ---
>>   drivers/gpu/drm/amd/amdgpu/amdgpu_drv.c |   1 +
>>   drivers/gpu/drm/amd/amdgpu/amdgpu_gem.c | 104 ++++++++++++++++++++++++
>>   drivers/gpu/drm/amd/amdgpu/amdgpu_gem.h |   2 +
>>   drivers/gpu/drm/amd/amdgpu/amdgpu_ttm.c |  14 ++--
>>   drivers/gpu/drm/amd/amdgpu/amdgpu_ttm.h |   7 ++
>>   include/uapi/drm/amdgpu_drm.h           |  16 ++++
>>   6 files changed, 137 insertions(+), 7 deletions(-)
>>
>> diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_drv.c b/drivers/gpu/drm/amd/amdgpu/amdgpu_drv.c
>> index f61f0ddd3ccf..993f38d70086 100644
>> --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_drv.c
>> +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_drv.c
>> @@ -3077,6 +3077,7 @@ const struct drm_ioctl_desc amdgpu_ioctls_kms[] = {
>>   	DRM_IOCTL_DEF_DRV(AMDGPU_USERQ_WAIT, amdgpu_userq_wait_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),
>>   	DRM_IOCTL_DEF_DRV(AMDGPU_GEM_LIST_HANDLES, amdgpu_gem_list_handles_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),
>>   	DRM_IOCTL_DEF_DRV(AMDGPU_GEM_LIST_CONTEXTS, amdgpu_gem_list_contexts_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),
>> +	DRM_IOCTL_DEF_DRV(AMDGPU_GEM_COPY_BUFFER, amdgpu_gem_copy_buffer_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),
>>   };
>>   
>>   static const struct drm_driver amdgpu_kms_driver = {
>> diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_gem.c b/drivers/gpu/drm/amd/amdgpu/amdgpu_gem.c
>> index e75026aba874..ccc0ecfe6603 100644
>> --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_gem.c
>> +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_gem.c
>> @@ -32,6 +32,7 @@
>>   #include <linux/pci.h>
>>   #include <linux/dma-buf.h>
>>   #include <linux/dma-fence-unwrap.h>
>> +#include <linux/sync_file.h>
>>   #include <linux/uaccess.h>
>>   
>>   #include <drm/amdgpu_drm.h>
>> @@ -1234,6 +1235,109 @@ int amdgpu_gem_list_handles_ioctl(struct drm_device *dev, void *data,
>>   	return ret;
>>   }
>>   
>> +/**
>> + * amdgpu_gem_copy_buffer_ioctl - copy buffer object content
>> + *
>> + * @dev: drm device pointer
>> + * @data: drm_amdgpu_gem_copy_buffer
>> + * @filp: drm file pointer
>> + *
>> + * Returns:
>> + * 0 for success, -errno for errors.
>> + */
>> +int amdgpu_gem_copy_buffer_ioctl(struct drm_device *dev, void *data,
>> +				 struct drm_file *filp)
>> +{
>> +	struct amdgpu_copy_mem src_mem = {}, dst_mem = {};
>> +	union drm_amdgpu_gem_copy_buffer *args = data;
>> +	struct amdgpu_device *adev = drm_to_adev(dev);
>> +	struct drm_gem_object *src_gobj, *dst_gobj;
>> +	struct amdgpu_bo *src_bo, *dst_bo;
>> +	struct dma_fence *fence = NULL;
>> +	struct sync_file *sync_file;
>> +	struct drm_exec exec;
>> +	unsigned int e;
>> +	int r;
>> +
>> +	src_gobj = drm_gem_object_lookup(filp, args->in.src_handle);
>> +	if (!src_gobj)
>> +		return -ENOENT;
>> +
>> +	dst_gobj = drm_gem_object_lookup(filp, args->in.dst_handle);
>> +	if (!dst_gobj) {
>> +		r = -ENOENT;
>> +		goto err_dst;
>> +	}
>> +
>> +	src_bo = gem_to_amdgpu_bo(src_gobj);
>> +	dst_bo = gem_to_amdgpu_bo(dst_gobj);
>> +
>> +	if (amdgpu_bo_size(src_bo) < amdgpu_bo_size(dst_bo)) {
>> +		r = -E2BIG;
>> +		goto err_sizes;
>> +	}
> 
> No sub range copy? I would expect something like a ~8MiB transfer buffer to copy a 1GiB buffer in chunks of 2MiB.

To preemptively make it generic or you already have an use case in mind? 
But sure, I can add that no problem.

>> +
>> +	drm_exec_init(&exec, DRM_EXEC_INTERRUPTIBLE_WAIT, 0);
>> +
>> +	drm_exec_until_all_locked(&exec) {
>> +		r = drm_exec_prepare_obj(&exec, &src_bo->tbo.base, 1);
>> +		drm_exec_retry_on_contention(&exec);
>> +		if (r)
>> +			goto err_unlock;
>> +
>> +		r = drm_exec_prepare_obj(&exec, &dst_bo->tbo.base, 1);
>> +		drm_exec_retry_on_contention(&exec);
>> +		if (r)
>> +			goto err_unlock;
>> +	}
>> +
>> +	src_mem.bo = &src_bo->tbo;
>> +	src_mem.mem = src_bo->tbo.resource;
>> +	dst_mem.bo = &dst_bo->tbo;
>> +	dst_mem.mem = dst_bo->tbo.resource;
>> +	e = atomic_inc_return(&adev->mman.next_move_entity) %
>> +			      adev->mman.num_move_entities;
>> +	r = amdgpu_ttm_copy_mem_to_mem(adev, &adev->mman.move_entities[e],
>> +				       &src_mem, &dst_mem,
>> +				       amdgpu_bo_size(src_bo),
>> +				       amdgpu_bo_encrypted(src_bo),
>> +				       dst_bo->tbo.base.resv, &fence);
>> +	if (r) {
>> +		goto err_unlock;
>> +	} else if (!fence) {
>> +		r = -ENXIO;
>> +		goto err_unlock;
>> +	}
>> +
>> +	dma_resv_add_fence(src_bo->tbo.base.resv, fence, DMA_RESV_USAGE_READ);
>> +	dma_resv_add_fence(dst_bo->tbo.base.resv, fence, DMA_RESV_USAGE_WRITE);
> 
> That should be DMA_RESV_USAGE_BOOKKEEP. READ/WRITE are only for implicit sync here and we clearly don't want that here.

Ack.

>> +
>> +	r = get_unused_fd_flags(O_CLOEXEC);
>> +	if (r < 0)
>> +		goto err_put_fence;
>> +
>> +	sync_file = sync_file_create(fence);
> 
> Oh, please no sync_file!
> 
> Use a drm_syncobj, e.g. drm_syncobj_find() + dma_fence_chain_alloc() before the copy and then drm_syncobj_add_point() when it is done.

Why not, is sync_file so out of fashion? Syncobj feels heavy weight for 
what this is and it would require the CRIU side to create and destroy 
the syncobj.

Regards,

Tvrtko

>> +	if (!sync_file) {
>> +		put_unused_fd(r);
>> +		r = -ENOMEM;
>> +		goto err_put_fence;
>> +	}
>> +
>> +	fd_install(r, sync_file->file);
>> +	args->out.fence_fd = r;
>> +	r = 0;
>> +
>> +err_put_fence:
>> +	dma_fence_put(fence);
>> +err_unlock:
>> +	drm_exec_fini(&exec);
>> +err_sizes:
>> +	drm_gem_object_put(dst_gobj);
>> +err_dst:
>> +	drm_gem_object_put(src_gobj);
>> +	return r;
>> +}
>> +
>>   static unsigned int amdgpu_gem_align_pitch(struct amdgpu_device *adev,
>>   					   unsigned int width,
>>   					   unsigned int cpp,
>> diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_gem.h b/drivers/gpu/drm/amd/amdgpu/amdgpu_gem.h
>> index 0e17d9fc665f..64529680fdad 100644
>> --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_gem.h
>> +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_gem.h
>> @@ -71,6 +71,8 @@ int amdgpu_gem_list_handles_ioctl(struct drm_device *dev, void *data,
>>   				  struct drm_file *filp);
>>   int amdgpu_gem_list_contexts_ioctl(struct drm_device *dev, void *data,
>>   				   struct drm_file *filp);
>> +int amdgpu_gem_copy_buffer_ioctl(struct drm_device *dev, void *data,
>> +				 struct drm_file *filp);
>>   
>>   int amdgpu_gem_metadata_ioctl(struct drm_device *dev, void *data,
>>   				struct drm_file *filp);
>> diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_ttm.c b/drivers/gpu/drm/amd/amdgpu/amdgpu_ttm.c
>> index 7ce9e0e194c3..fb1e4d7a87ec 100644
>> --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_ttm.c
>> +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_ttm.c
>> @@ -294,13 +294,13 @@ static int amdgpu_ttm_map_buffer(struct amdgpu_ttm_buffer_entity *entity,
>>    *
>>    */
>>   __attribute__((nonnull))
>> -static int amdgpu_ttm_copy_mem_to_mem(struct amdgpu_device *adev,
>> -				      struct amdgpu_ttm_buffer_entity *entity,
>> -				      const struct amdgpu_copy_mem *src,
>> -				      const struct amdgpu_copy_mem *dst,
>> -				      uint64_t size, bool tmz,
>> -				      struct dma_resv *resv,
>> -				      struct dma_fence **f)
>> +int amdgpu_ttm_copy_mem_to_mem(struct amdgpu_device *adev,
>> +			       struct amdgpu_ttm_buffer_entity *entity,
>> +			       const struct amdgpu_copy_mem *src,
>> +			       const struct amdgpu_copy_mem *dst,
>> +			       uint64_t size, bool tmz,
>> +			       struct dma_resv *resv,
>> +			       struct dma_fence **f)
>>   {
>>   	struct amdgpu_res_cursor src_mm, dst_mm;
>>   	struct dma_fence *fence = NULL;
>> diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_ttm.h b/drivers/gpu/drm/amd/amdgpu/amdgpu_ttm.h
>> index e1b3495b902f..0c3aefaca085 100644
>> --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_ttm.h
>> +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_ttm.h
>> @@ -284,4 +284,11 @@ void amdgpu_ttm_mmio_remap_free_sgt(struct device *dev,
>>   				    enum dma_data_direction dir,
>>   				    struct sg_table *sgt);
>>   
>> +int amdgpu_ttm_copy_mem_to_mem(struct amdgpu_device *adev,
>> +			       struct amdgpu_ttm_buffer_entity *entity,
>> +			       const struct amdgpu_copy_mem *src,
>> +			       const struct amdgpu_copy_mem *dst,
>> +			       uint64_t size, bool tmz,
>> +			       struct dma_resv *resv,
>> +			       struct dma_fence **f);
>>   #endif
>> diff --git a/include/uapi/drm/amdgpu_drm.h b/include/uapi/drm/amdgpu_drm.h
>> index 7f5c4de7f9a5..b79c3d4c2ec2 100644
>> --- a/include/uapi/drm/amdgpu_drm.h
>> +++ b/include/uapi/drm/amdgpu_drm.h
>> @@ -59,6 +59,7 @@ extern "C" {
>>   #define DRM_AMDGPU_USERQ_WAIT		0x18
>>   #define DRM_AMDGPU_GEM_LIST_HANDLES	0x19
>>   #define DRM_AMDGPU_GEM_LIST_CONTEXTS	0x20
>> +#define DRM_AMDGPU_GEM_COPY_BUFFER	0x21
>>   
>>   #define DRM_IOCTL_AMDGPU_GEM_CREATE	DRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_GEM_CREATE, union drm_amdgpu_gem_create)
>>   #define DRM_IOCTL_AMDGPU_GEM_MMAP	DRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_GEM_MMAP, union drm_amdgpu_gem_mmap)
>> @@ -81,6 +82,7 @@ extern "C" {
>>   #define DRM_IOCTL_AMDGPU_USERQ_WAIT	DRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_USERQ_WAIT, struct drm_amdgpu_userq_wait)
>>   #define DRM_IOCTL_AMDGPU_GEM_LIST_HANDLES DRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_GEM_LIST_HANDLES, struct drm_amdgpu_gem_list_handles)
>>   #define DRM_IOCTL_AMDGPU_GEM_LIST_CONTEXTS DRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_GEM_LIST_CONTEXTS, struct drm_amdgpu_gem_list_contexts)
>> +#define DRM_IOCTL_AMDGPU_GEM_COPY_BUFFER DRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_GEM_COPY_BUFFER, union drm_amdgpu_gem_copy_buffer)
>>   
>>   /**
>>    * DOC: memory domains
>> @@ -206,6 +208,20 @@ union drm_amdgpu_gem_create {
>>   	struct drm_amdgpu_gem_create_out	out;
>>   };
>>   
>> +struct drm_amdgpu_gem_copy_buffer_in {
>> +	__u32	src_handle;
>> +	__u32	dst_handle;
>> +};
>> +
>> +struct drm_amdgpu_gem_copy_buffer_out {
>> +	__u32	fence_fd;
>> +};
>> +
>> +union drm_amdgpu_gem_copy_buffer {
>> +	struct drm_amdgpu_gem_copy_buffer_in	in;
>> +	struct drm_amdgpu_gem_copy_buffer_out	out;
>> +};
>> +
>>   /** Opcode to create new residency list.  */
>>   #define AMDGPU_BO_LIST_OP_CREATE	0
>>   /** Opcode to destroy previously created residency list */
> 

