<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Spresense NuttX SDK: nuttx/drivers/net/enc28j60.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Spresense NuttX SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a087eb8c8217e7f024fc12aaad1b9d3e.html">nuttx</a></li><li class="navelem"><a class="el" href="dir_2f464a8277b0aee79ba7c81b8d7401bc.html">drivers</a></li><li class="navelem"><a class="el" href="dir_1f88437fca618d4462bcd51bbd148605.html">net</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">enc28j60.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/****************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * drivers/net/enc28j60.h</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *   Copyright (C) 2010, 2015 Gregory Nutt. All rights reserved.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *   Author: Gregory Nutt &lt;gnutt@nuttx.org&gt;</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * References:</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * - ENC28J60 Data Sheet, Stand-Alone Ethernet Controller with SPI Interface,</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *   DS39662C, 2008 Microchip Technology Inc.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * are met:</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *    the documentation and/or other materials provided with the</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *    distribution.</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * 3. Neither the name NuttX nor the names of its contributors may be</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *    used to endorse or promote products derived from this software</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> ****************************************************************************/</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifndef __DRIVERS_NET_ENC28J60_H</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __DRIVERS_NET_ENC28J60_H</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/****************************************************************************</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> * Included Files</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> ****************************************************************************/</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/****************************************************************************</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"> * Pre-processor Definitions</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"> ****************************************************************************/</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">/* ENC28J60 Commands ********************************************************/</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">/* A total of seven instructions are implemented on the ENC28J60.  Where:</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"> *     aaaaaa is the 5-bit address of a control register, and</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"> *   dddddddd is one or more bytes of data that may accompany the command.</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define ENC_RCR             (0x00)    </span><span class="comment">/* Read Control Register</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">                                       * 000 | aaaaa | (Register value returned)) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_RBM             (0x3a)    </span><span class="comment">/* Read Buffer Memory</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">                                       * 001 | 11010 | (Read buffer data follows) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_WCR             (0x40)    </span><span class="comment">/* Write Control Register</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">                                       * 010 | aaaaa | dddddddd */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_WBM             (0x7a)    </span><span class="comment">/* Write Buffer Memory</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">                                       * 011 | 11010 | (Write buffer data follows) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_BFS             (0x80)    </span><span class="comment">/* Bit Field Set</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">                                       * 100 | aaaaa | dddddddd */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_BFC             (0xa0)    </span><span class="comment">/* Bit Field Clear</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">                                       * 101 | aaaaa | dddddddd */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_SRC             (0xff)    </span><span class="comment">/* System Reset</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">                                       * 111 | 11111 | (No data) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">/* Global Control Registers *************************************************/</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/* Control registers are accessed with the RCR, RBM, WCR, BFS, and BFC</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"> * commands. The following identifies all ENC28J60 control registers.  The</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> * control register memory is partitioned into four banks, selectable by the</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> * bank select bits, BSEL1:BSEL0, in the ECON1 register.</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> * The last five locations (0x1b to 0x1f) of all banks point to a common set</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment"> * of registers: EIE, EIR, ESTAT, ECON2 and ECON1. These are key registers</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"> * used in controlling and monitoring the operation of the device. Their</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment"> * common mapping allows easy access without switching the bank.</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"> * Control registers for the ENC28J60 are generically grouped as ETH, MAC and</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"> * MII registers. Register names starting with E belong to the ETH group.</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"> * Similarly, registers names starting with MA belong to the MAC group and</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> * registers prefixed with MI belong to the MII group.</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define ENC_EIE             (0x1b)   </span><span class="comment">/* Ethernet Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_EIR             (0x1c)   </span><span class="comment">/* Ethernet Interupt Request Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_ESTAT           (0x1d)   </span><span class="comment">/* Ethernet Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_ECON2           (0x1e)   </span><span class="comment">/* Ethernet Control 2 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_ECON1           (0x1f)   </span><span class="comment">/* Ethernet Control 1 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/* Ethernet Interrupt Enable Register Bit Definitions */</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define EIE_RXERIE          (1 &lt;&lt; 0) </span><span class="comment">/* Bit 0: Receive Error Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EIE_TXERIE          (1 &lt;&lt; 1) </span><span class="comment">/* Bit 1: Transmit Error Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor"></span>                                     <span class="comment">/* Bit 2: Reserved */</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define EIE_TXIE            (1 &lt;&lt; 3) </span><span class="comment">/* Bit 3: Transmit Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EIE_LINKIE          (1 &lt;&lt; 4) </span><span class="comment">/* Bit 4: Link Status Change Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EIE_DMAIE           (1 &lt;&lt; 5) </span><span class="comment">/* Bit 5: DMA Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EIE_PKTIE           (1 &lt;&lt; 6) </span><span class="comment">/* Bit 6: Receive Packet Pending Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EIE_INTIE           (1 &lt;&lt; 7) </span><span class="comment">/* Bit 7: Global INT Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">/* Ethernet Interrupt Request Register Bit Definitions */</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define EIR_RXERIF          (1 &lt;&lt; 0) </span><span class="comment">/* Bit 0: Receive Error Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EIR_TXERIF          (1 &lt;&lt; 1) </span><span class="comment">/* Bit 1: Transmit Error Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"></span>                                     <span class="comment">/* Bit 2: Reserved */</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define EIR_TXIF            (1 &lt;&lt; 3) </span><span class="comment">/* Bit 3: Transmit Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EIR_LINKIF          (1 &lt;&lt; 4) </span><span class="comment">/* Bit 4: Link Change Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EIR_DMAIF           (1 &lt;&lt; 5) </span><span class="comment">/* Bit 5: DMA Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EIR_PKTIF           (1 &lt;&lt; 6) </span><span class="comment">/* Bit 6: Receive Packet Pending Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor"></span>                                     <span class="comment">/* Bit 7: Reserved */</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define EIR_ALLINTS         (0x7b)   </span><span class="comment">/* All interrupts */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">/* Ethernet Status Register Bit Definitions */</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define ESTAT_CLKRDY        (1 &lt;&lt; 0) </span><span class="comment">/* Bit 0: Clock Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESTAT_TXABRT        (1 &lt;&lt; 1) </span><span class="comment">/* Bit 1: Transmit Abort Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESTAT_RXBUSY        (1 &lt;&lt; 2) </span><span class="comment">/* Bit 2: Receive Busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor"></span>                                     <span class="comment">/* Bit 3: Reserved */</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define ESTAT_LATECOL       (1 &lt;&lt; 4) </span><span class="comment">/* Bit 4: Late Collision Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor"></span>                                     <span class="comment">/* Bit 5: Reserved */</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define ESTAT_BUFER         (1 &lt;&lt; 6) </span><span class="comment">/* Bit 6: Ethernet Buffer Error Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ESTAT_INT           (1 &lt;&lt; 7) </span><span class="comment">/* Bit 7: INT Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">/* Ethernet Control 1 Register Bit Definitions */</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define ECON1_BSEL_SHIFT    (0)      </span><span class="comment">/* Bits 0-1: Bank select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ECON1_BSEL_MASK     (3 &lt;&lt; ECON1_BSEL_SHIFT)</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ECON1_BSEL_BANK0  (0 &lt;&lt; ECON1_BSEL_SHIFT) </span><span class="comment">/* Bank 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ECON1_BSEL_BANK1  (1 &lt;&lt; ECON1_BSEL_SHIFT) </span><span class="comment">/* Bank 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ECON1_BSEL_BANK2  (2 &lt;&lt; ECON1_BSEL_SHIFT) </span><span class="comment">/* Bank 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ECON1_BSEL_BANK3  (3 &lt;&lt; ECON1_BSEL_SHIFT) </span><span class="comment">/* Bank 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ECON1_RXEN          (1 &lt;&lt; 2) </span><span class="comment">/* Bit 2: Receive Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ECON1_TXRTS         (1 &lt;&lt; 3) </span><span class="comment">/* Bit 3: Transmit Request to Send */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ECON1_CSUMEN        (1 &lt;&lt; 4) </span><span class="comment">/* Bit 4: DMA Checksum Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ECON1_DMAST         (1 &lt;&lt; 5) </span><span class="comment">/* Bit 5: DMA Start and Busy Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ECON1_RXRST         (1 &lt;&lt; 6) </span><span class="comment">/* Bit 6: Receive Logic Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ECON1_TXRST         (1 &lt;&lt; 7) </span><span class="comment">/* Bit 7: Transmit Logic Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">/* Ethernet Control 2 Register */</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                                     <span class="comment">/* Bits 0-2: Reserved */</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define ECON2_VRPS          (1 &lt;&lt; 3) </span><span class="comment">/* Bit 3: Voltage Regulator Power Save Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor"></span>                                     <span class="comment">/* Bit 4: Reserved */</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define ECON2_PWRSV         (1 &lt;&lt; 5) </span><span class="comment">/* Bit 5: Power Save Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ECON2_PKTDEC        (1 &lt;&lt; 6) </span><span class="comment">/* Bit 6: Packet Decrement */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ECON2_AUTOINC       (1 &lt;&lt; 7) </span><span class="comment">/* Bit 7: Automatic Buffer Pointer Increment Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">/* Banked Control Registers *************************************************/</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">/* The remaining control registers are identified with a a 5 bit address and</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"> * a bank selection.  We pack the bank number and an indication if this is</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment"> * a MAC/PHY register access together with the control register address</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment"> * together to keep the design simpler.</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define ENC_ADDR_SHIFT      (0)      </span><span class="comment">/* Bits 0-4: Register address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_ADDR_MASK       (0x1f &lt;&lt; ENC_ADDR_SHIFT)</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_BANK_SHIFT      (5)      </span><span class="comment">/* Bits 5-6: Bank number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_BANK_MASK       (3 &lt;&lt; ENC_BSEL_SHIFT)</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ENC_BANK0         (0 &lt;&lt; ENC_BSEL_SHIFT)</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ENC_BANK1         (1 &lt;&lt; ENC_BSEL_SHIFT)</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ENC_BANK2         (2 &lt;&lt; ENC_BSEL_SHIFT)</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ENC_BANK3         (3 &lt;&lt; ENC_BSEL_SHIFT)</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_PHYMAC_SHIFT    (7)      </span><span class="comment">/* Bit 7: This is a PHY/MAC command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_PHYMAC          (1 &lt;&lt; ENC_PHYMAC_SHIFT)</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define REGADDR(a,b,m)      ((m) &lt;&lt; ENC_PHYMAC_SHIFT | (b) &lt;&lt; ENC_BANK_SHIFT | (a))</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GETADDR(a)          ((a) &amp; ENC_ADDR_MASK)</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GETBANK(a)          (((a) &gt;&gt; ENC_BANK_SHIFT) &amp; 3)</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ISPHYMAC(a)         (((a) &amp; ENC_PHYMAC) != 0)</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">/* Bank 0 Control Register Addresses */</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define ENC_ERDPTL      REGADDR(0x00, 0, 0) </span><span class="comment">/* Read Pointer Low Byte (ERDPT&lt;7:0&gt; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_ERDPTH      REGADDR(0x01, 0, 0) </span><span class="comment">/* Read Pointer High Byte (ERDPT&lt;12:8&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_EWRPTL      REGADDR(0x02, 0, 0) </span><span class="comment">/* Write Pointer Low Byte (EWRPT&lt;7:0&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_EWRPTH      REGADDR(0x03, 0, 0) </span><span class="comment">/* Write Pointer High Byte (EWRPT&lt;12:8&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_ETXSTL      REGADDR(0x04, 0, 0) </span><span class="comment">/* TX Start Low Byte (ETXST&lt;7:0&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_ETXSTH      REGADDR(0x05, 0, 0) </span><span class="comment">/* TX Start High Byte (ETXST&lt;12:8&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_ETXNDL      REGADDR(0x06, 0, 0) </span><span class="comment">/* TX End Low Byte (ETXND&lt;7:0&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_ETXNDH      REGADDR(0x07, 0, 0) </span><span class="comment">/* TX End High Byte (ETXND&lt;12:8&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_ERXSTL      REGADDR(0x08, 0, 0) </span><span class="comment">/* RX Start Low Byte (ERXST&lt;7:0&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_ERXSTH      REGADDR(0x09, 0, 0) </span><span class="comment">/* RX Start High Byte (ERXST&lt;12:8&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_ERXNDL      REGADDR(0x0a, 0, 0) </span><span class="comment">/* RX End Low Byte (ERXND&lt;7:0&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_ERXNDH      REGADDR(0x0b, 0, 0) </span><span class="comment">/* RX End High Byte (ERXND&lt;12:8&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_ERXRDPTL    REGADDR(0x0c, 0, 0) </span><span class="comment">/* RX RD Pointer Low Byte (ERXRDPT&lt;7:0&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_ERXRDPTH    REGADDR(0x0d, 0, 0) </span><span class="comment">/* RX RD Pointer High Byte (ERXRDPT&lt;12:8&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_ERXWRPTL    REGADDR(0x0e, 0, 0) </span><span class="comment">/* RX WR Pointer Low Byte (ERXWRPT&lt;7:0&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_ERXWRPTH    REGADDR(0x0f, 0, 0) </span><span class="comment">/* RX WR Pointer High Byte (ERXWRPT&lt;12:8&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_EDMASTL     REGADDR(0x10, 0, 0) </span><span class="comment">/* DMA Start Low Byte (EDMAST&lt;7:0&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_EDMASTH     REGADDR(0x11, 0, 0) </span><span class="comment">/* DMA Start High Byte (EDMAST&lt;12:8&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_EDMANDL     REGADDR(0x12, 0, 0) </span><span class="comment">/* DMA End Low Byte (EDMAND&lt;7:0&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_EDMANDH     REGADDR(0x13, 0, 0) </span><span class="comment">/* DMA End High Byte (EDMAND&lt;12:8&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_EDMADSTL    REGADDR(0x14, 0, 0) </span><span class="comment">/* DMA Destination Low Byte (EDMADST&lt;7:0&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_EDMADSTH    REGADDR(0x15, 0, 0) </span><span class="comment">/* DMA Destination High Byte (EDMADST&lt;12:8&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_EDMACSL     REGADDR(0x16, 0, 0) </span><span class="comment">/* DMA Checksum Low Byte (EDMACS&lt;7:0&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_EDMACSH     REGADDR(0x17, 0, 0) </span><span class="comment">/* DMA Checksum High Byte (EDMACS&lt;15:8&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* 0x18-0x1a: Reserved */</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                                            <span class="comment">/* 0x1b-0x1f: EIE, EIR, ESTAT, ECON2, ECON1 */</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">/* Bank 1 Control Register Addresses */</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define ENC_EHT0        REGADDR(0x00, 1, 0) </span><span class="comment">/* Hash Table Byte 0 (EHT&lt;7:0&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_EHT1        REGADDR(0x01, 1, 0) </span><span class="comment">/* Hash Table Byte 1 (EHT&lt;15:8&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_EHT2        REGADDR(0x02, 1, 0) </span><span class="comment">/* Hash Table Byte 2 (EHT&lt;23:16&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_EHT3        REGADDR(0x03, 1, 0) </span><span class="comment">/* Hash Table Byte 3 (EHT&lt;31:24&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_EHT4        REGADDR(0x04, 1, 0) </span><span class="comment">/* Hash Table Byte 4 (EHT&lt;39:32&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_EHT5        REGADDR(0x05, 1, 0) </span><span class="comment">/* Hash Table Byte 5 (EHT&lt;47:40&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_EHT6        REGADDR(0x06, 1, 0) </span><span class="comment">/* Hash Table Byte 6 (EHT&lt;55:48&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_EHT7        REGADDR(0x07, 1, 0) </span><span class="comment">/* Hash Table Byte 7 (EHT&lt;63:56&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_EPMM0       REGADDR(0x08, 1, 0) </span><span class="comment">/* Pattern Match Mask Byte 0 (EPMM&lt;7:0&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_EPMM1       REGADDR(0x09, 1, 0) </span><span class="comment">/* Pattern Match Mask Byte 1 (EPMM&lt;15:8&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_EPMM2       REGADDR(0x0a, 1, 0) </span><span class="comment">/* Pattern Match Mask Byte 2 (EPMM&lt;23:16&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_EPMM3       REGADDR(0x0b, 1, 0) </span><span class="comment">/* Pattern Match Mask Byte 3 (EPMM&lt;31:24&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_EPMM4       REGADDR(0x0c, 1, 0) </span><span class="comment">/* Pattern Match Mask Byte 4 (EPMM&lt;39:32&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_EPMM5       REGADDR(0x0d, 1, 0) </span><span class="comment">/* Pattern Match Mask Byte 5 (EPMM&lt;47:40&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_EPMM6       REGADDR(0x0e, 1, 0) </span><span class="comment">/* Pattern Match Mask Byte 6 (EPMM&lt;55:48&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_EPMM7       REGADDR(0x0f, 1, 0) </span><span class="comment">/* Pattern Match Mask Byte 7 (EPMM&lt;63:56&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_EPMCSL      REGADDR(0x10, 1, 0) </span><span class="comment">/* Pattern Match Checksum Low Byte (EPMCS&lt;7:0&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_EPMCSH      REGADDR(0x11, 1, 0) </span><span class="comment">/* Pattern Match Checksum High Byte (EPMCS&lt;15:0&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* 0x12-0x13: Reserved */</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define ENC_EPMOL       REGADDR(0x14, 1, 0) </span><span class="comment">/* Pattern Match Offset Low Byte (EPMO&lt;7:0&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_EPMOH       REGADDR(0x15, 1, 0) </span><span class="comment">/* Pattern Match Offset High Byte (EPMO&lt;12:8&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* 0x16-0x17: Reserved */</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define ENC_ERXFCON     REGADDR(0x18, 1, 0) </span><span class="comment">/* Receive Filter Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_EPKTCNT     REGADDR(0x19, 1, 0) </span><span class="comment">/* Ethernet Packet Count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* 0x1a: Reserved */</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;                                            <span class="comment">/* 0x1b-0x1f: EIE, EIR, ESTAT, ECON2, ECON1 */</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">/* Receive Filter Configuration Bit Definitions */</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define ERXFCON_BCEN    (1 &lt;&lt; 0) </span><span class="comment">/* Bit 0: Broadcast Filter Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ERXFCON_MCEN    (1 &lt;&lt; 1) </span><span class="comment">/* Bit 1: Multicast Filter Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ERXFCON_HTEN    (1 &lt;&lt; 2) </span><span class="comment">/* Bit 2: Hash Table Filter Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ERXFCON_MPEN    (1 &lt;&lt; 3) </span><span class="comment">/* Bit 3: Magic Packet Filter Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ERXFCON_PMEN    (1 &lt;&lt; 4) </span><span class="comment">/* Bit 4: Pattern Match Filter Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ERXFCON_CRCEN   (1 &lt;&lt; 5) </span><span class="comment">/* Bit 5: Post-Filter CRC Check Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ERXFCON_ANDOR   (1 &lt;&lt; 6) </span><span class="comment">/* Bit 6: AND/OR Filter Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ERXFCON_UCEN    (1 &lt;&lt; 7) </span><span class="comment">/* Bit 7: Unicast Filter Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">/* Bank 2 Control Register Addresses */</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define ENC_MACON1      REGADDR(0x00, 2, 1) </span><span class="comment">/* MAC Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* 0x01: Reserved */</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define ENC_MACON3      REGADDR(0x02, 2, 1) </span><span class="comment">/* MAC Control 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_MACON4      REGADDR(0x03, 2, 1) </span><span class="comment">/* MAC Control 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_MABBIPG     REGADDR(0x04, 2, 1) </span><span class="comment">/* Back-to-Back Inter-Packet Gap (BBIPG&lt;6:0&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* 0x05: Reserved */</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define ENC_MAIPGL      REGADDR(0x06, 2, 1) </span><span class="comment">/* Non-Back-to-Back Inter-Packet Gap Low Byte (MAIPGL&lt;6:0&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_MAIPGH      REGADDR(0x07, 2, 1) </span><span class="comment">/* Non-Back-to-Back Inter-Packet Gap High Byte (MAIPGH&lt;6:0&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_MACLCON1    REGADDR(0x08, 2, 1) </span><span class="comment">/* MAC Collision Control 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_MACLCON2    REGADDR(0x09, 2, 1) </span><span class="comment">/* MAC Collision Control 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_MAMXFLL     REGADDR(0x0a, 2, 1) </span><span class="comment">/* Maximum Frame Length Low Byte (MAMXFL&lt;7:0&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_MAMXFLH     REGADDR(0x0b, 2, 1) </span><span class="comment">/* Maximum Frame Length High Byte (MAMXFL&lt;15:8&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* 0x0c-0x11: Reserved */</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define ENC_MICMD       REGADDR(0x12, 2, 1) </span><span class="comment">/* MII Command Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* 0x13: Reserved */</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define ENC_MIREGADR    REGADDR(0x14, 2, 1) </span><span class="comment">/* MII Register Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* 0x15: Reserved */</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define ENC_MIWRL       REGADDR(0x16, 2, 1) </span><span class="comment">/* MII Write Data Low Byte (MIWR&lt;7:0&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_MIWRH       REGADDR(0x17, 2, 1) </span><span class="comment">/* MII Write Data High Byte (MIWR&lt;15:8&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_MIRDL       REGADDR(0x18, 2, 1) </span><span class="comment">/* MII Read Data Low Byte (MIRD&lt;7:0&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_MIRDH       REGADDR(0x19, 2, 1) </span><span class="comment">/* MII Read Data High Byte(MIRD&lt;15:8&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* 0x1a: Reserved */</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;                                            <span class="comment">/* 0x1b-0x1f: EIE, EIR, ESTAT, ECON2, ECON1 */</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">/* MAC Control 1 Register Bit Definitions */</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define MACON1_MARXEN   (1 &lt;&lt; 0) </span><span class="comment">/* Bit 0: MAC Receive Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MACON1_PASSALL  (1 &lt;&lt; 1) </span><span class="comment">/* Bit 1: Pass All Received Frames Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MACON1_RXPAUS   (1 &lt;&lt; 2) </span><span class="comment">/* Bit 2: Pause Control Frame Reception Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MACON1_TXPAUS   (1 &lt;&lt; 3) </span><span class="comment">/* Bit 3: Pause Control Frame Transmission Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor"></span>                                 <span class="comment">/* Bits 4-7: Unimplemented or reserved */</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">/* MAC Control 1 Register Bit Definitions */</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define MACON3_FULDPX   (1 &lt;&lt; 0) </span><span class="comment">/* Bit 0: MAC Full-Duplex Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MACON3_FRMLNEN  (1 &lt;&lt; 1) </span><span class="comment">/* Bit 1: Frame Length Checking Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MACON3_HFRMLEN  (1 &lt;&lt; 2) </span><span class="comment">/* Bit 2: Huge Frame Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MACON3_PHDRLEN  (1 &lt;&lt; 3) </span><span class="comment">/* Bit 3: Proprietary Header Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MACON3_TXCRCEN  (1 &lt;&lt; 4) </span><span class="comment">/* Bit 4: Transmit CRC Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MACON3_PADCFG0  (1 &lt;&lt; 5) </span><span class="comment">/* Bit 5: Automatic Pad and CRC Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MACON3_PADCFG1  (1 &lt;&lt; 6) </span><span class="comment">/* Bit 6: &quot;       &quot; &quot; &quot; &quot; &quot; &quot; &quot; &quot;           &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MACON3_PADCFG2  (1 &lt;&lt; 7) </span><span class="comment">/* Bit 7: &quot;       &quot; &quot; &quot; &quot; &quot; &quot; &quot; &quot;           &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">/* MAC Control 1 Register Bit Definitions */</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define MACON4_NOBKOFF  (1 &lt;&lt; 4) </span><span class="comment">/* Bit 4: No Backoff Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MACON4_BPEN     (1 &lt;&lt; 5) </span><span class="comment">/* Bit 5: No Backoff During Backpressure Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MACON4_DEFER    (1 &lt;&lt; 6) </span><span class="comment">/* Bit 6: Defer Transmission Enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">/* MII Command Register Bit Definitions */</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define MICMD_MIIRD     (1 &lt;&lt; 0) </span><span class="comment">/* Bit 0: MII Read Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MICMD_MIISCAN   (1 &lt;&lt; 1) </span><span class="comment">/* Bit 1: MII Scan Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">/* Bank 3 Control Register Addresses */</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define ENC_MAADR5      REGADDR(0x00, 3, 1) </span><span class="comment">/* MAC Address Byte 5 (MAADR&lt;15:8&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_MAADR6      REGADDR(0x01, 3, 1) </span><span class="comment">/* MAC Address Byte 6 (MAADR&lt;7:0&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_MAADR3      REGADDR(0x02, 3, 1) </span><span class="comment">/* MAC Address Byte 3 (MAADR&lt;31:24&gt;), OUI Byte 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_MAADR4      REGADDR(0x03, 3, 1) </span><span class="comment">/* MAC Address Byte 4 (MAADR&lt;23:16&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_MAADR1      REGADDR(0x04, 3, 1) </span><span class="comment">/* MAC Address Byte 1 (MAADR&lt;47:40&gt;), OUI Byte 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_MAADR2      REGADDR(0x05, 3, 1) </span><span class="comment">/* MAC Address Byte 2 (MAADR&lt;39:32&gt;), OUI Byte 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_EBSTSD      REGADDR(0x06, 3, 0) </span><span class="comment">/* Built-in Self-Test Fill Seed (EBSTSD&lt;7:0&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_EBSTCON     REGADDR(0x07, 3, 0) </span><span class="comment">/* Built-in Self-Test Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_EBSTCSL     REGADDR(0x08, 3, 0) </span><span class="comment">/* Built-in Self-Test Checksum Low Byte (EBSTCS&lt;7:0&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_EBSTCSH     REGADDR(0x09, 3, 0) </span><span class="comment">/* Built-in Self-Test Checksum High Byte (EBSTCS&lt;15:8&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_MISTAT      REGADDR(0x0a, 3, 1) </span><span class="comment">/* MII Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* 0x0b-0x11: Reserved */</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define ENC_EREVID      REGADDR(0x12, 3, 0) </span><span class="comment">/* Ethernet Revision ID */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* 0x13-0x14: Reserved */</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define ENC_ECOCON      REGADDR(0x15, 3, 0) </span><span class="comment">/* Clock Output Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* 0x16: Reserved */</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define ENC_EFLOCON     REGADDR(0x17, 3, 0) </span><span class="comment">/* Ethernet Flow Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_EPAUSL      REGADDR(0x18, 3, 0) </span><span class="comment">/* Pause Timer Value Low Byte (EPAUS&lt;7:0&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_EPAUSH      REGADDR(0x19, 3, 0) </span><span class="comment">/* Pause Timer Value High Byte (EPAUS&lt;15:8&gt;) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor"></span>                                            <span class="comment">/* 0x1a: Reserved */</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;                                            <span class="comment">/* 0x1b-0x1f: EIE, EIR, ESTAT, ECON2, ECON1 */</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">/* Built-in Self-Test Control Register Bit Definitions */</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define EBSTCON_BISTST  (1 &lt;&lt; 0) </span><span class="comment">/* Bit 0: Built-in Self-Test Start/Busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EBSTCON_TME     (1 &lt;&lt; 1) </span><span class="comment">/* Bit 1: Test Mode Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EBSTCON_TMSEL0  (1 &lt;&lt; 2) </span><span class="comment">/* Bit 2: Test Mode Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EBSTCON_TMSEL1  (1 &lt;&lt; 3) </span><span class="comment">/* Bit 3: &quot;  &quot; &quot;  &quot; &quot;    &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EBSTCON_PSEL    (1 &lt;&lt; 4) </span><span class="comment">/* Bit 4: Port Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EBSTCON_PSV0    (1 &lt;&lt; 5) </span><span class="comment">/* Bit 5: Pattern Shift Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EBSTCON_PSV1    (1 &lt;&lt; 6) </span><span class="comment">/* Bit 6: &quot;     &quot; &quot;   &quot;     &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EBSTCON_PSV2    (1 &lt;&lt; 7) </span><span class="comment">/* Bit 7: &quot;     &quot; &quot;   &quot;     &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">/* MII Status Register Register Bit Definitions */</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define MISTAT_BUSY     (1 &lt;&lt; 0) </span><span class="comment">/* Bit 0: MII Management Busy */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MISTAT_SCAN     (1 &lt;&lt; 1) </span><span class="comment">/* Bit 1: MII Management Scan Operation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MISTAT_NVALID   (1 &lt;&lt; 2) </span><span class="comment">/* Bit 2: MII Management Read Data Not Valid */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor"></span>                                 <span class="comment">/* Bits 3-7: Reserved or unimplemented */</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">/* Ethernet Flow Control Register Bit Definitions */</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define EFLOCON_FCEN0   (1 &lt;&lt; 0) </span><span class="comment">/* Bit 0: Flow Control Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFLOCON_FCEN1   (1 &lt;&lt; 1) </span><span class="comment">/* Bit 1: &quot;  &quot; &quot;     &quot; &quot;    &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EFLOCON_FULDPXS (1 &lt;&lt; 2) </span><span class="comment">/* Bit 2: Read-Only MAC Full-Duplex Shadow */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor"></span>                                 <span class="comment">/* Bits 3-7: Reserved or unimplemented */</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">/* PHY Registers ************************************************************/</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define ENC_PHCON1        (0x00)    </span><span class="comment">/* PHY Control Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_PHSTAT1       (0x01)    </span><span class="comment">/* PHY Status 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_PHID1         (0x02)    </span><span class="comment">/* PHY ID Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_PHID2         (0x03)    </span><span class="comment">/* PHY ID Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_PHCON2        (0x10)    </span><span class="comment">/* PHY Control Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_PHSTAT2       (0x11)    </span><span class="comment">/* PHY Status 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_PHIE          (0x12)    </span><span class="comment">/* PHY Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_PHIR          (0x13)    </span><span class="comment">/* PHY Interrupt Request Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ENC_PHLCON        (0x14)</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">/* PHY Control Register 1 Register Bit Definitions */</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define PHCON1_PDPXMD     (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  PHY Duplex Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PHCON1_PPWRSV     (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: PHY Power-Down */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PHCON1_PLOOPBK    (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: PHY Loopback */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PHCON1_PRST       (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: PHY Software Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">/* PHY Status 1 Register Bit Definitions */</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define PHSTAT1_JBSTAT    (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: PHY Latching Jabber Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PHSTAT1_LLSTAT    (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: PHY Latching Link Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PHSTAT1_PHDPX     (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: PHY Half-Duplex Capable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PHSTAT1_PFDPX     (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: PHY Full-Duplex Capable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">/* PHY Control Register 2 Register Bit Definitions */</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define PHCON2_HDLDIS     (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  PHY Half-Duplex Loopback Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PHCON2_JABBER     (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Jabber Correction Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PHCON2_TXDIS      (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Twisted-Pair Transmitter Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PHCON2_FRCLINK    (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: PHY Force Linkup */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">/* PHY Status 2 Register Bit Definitions */</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define PHSTAT2_PLRITY    (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Polarity Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PHSTAT2_DPXSTAT   (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  PHY Duplex Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PHSTAT2_LSTAT     (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: PHY Link Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PHSTAT2_COLSTAT   (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: PHY Collision Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PHSTAT2_RXSTAT    (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: PHY Receive Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PHSTAT2_TXSTAT    (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: PHY Transmit Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">/* PHY Interrupt Enable Register Bit Definitions */</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define PHIE_PGEIE        (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  PHY Global Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PHIE_PLNKIE       (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  PHY Link Change Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">/* PHIR Regiser Bit Definitions */</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define PHIR_PGIF         (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  PHY Global Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PHIR_PLNKIF       (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  PHY Link Change Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">/* PHLCON Regiser Bit Definitions */</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;                                    <span class="comment">/* Bit 0:  Reserved */</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define PHLCON_STRCH      (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  LED Pulse Stretching Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PHLCON_LFRQ0      (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  LED Pulse Stretch Time Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PHLCON_LFRQ1      (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  &quot; &quot; &quot;   &quot; &quot;     &quot; &quot;  &quot; &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PHLCON_LBCFG0     (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  LEDB Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PHLCON_LBCFG1     (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  &quot;  &quot; &quot;           &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PHLCON_LBCFG2     (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  &quot;  &quot; &quot;           &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PHLCON_LBCFG3     (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  &quot;  &quot; &quot;           &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PHLCON_LACFG0     (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  LEDA Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PHLCON_LACFG1     (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  &quot;  &quot; &quot;           &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PHLCON_LACFG2     (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: &quot;  &quot; &quot;           &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PHLCON_LACFG3     (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: &quot;  &quot; &quot;           &quot; */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">/* Packet Memory ************************************************************/</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">/* 8-Kbyte Transmit/Receive Packet Dual Port SRAM */</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define PKTMEM_START      0x0000</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PKTMEM_END        0x1fff</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">/* Ethernet frames are between 64 and 1518 bytes long */</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define MIN_FRAMELEN      64</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MAX_FRAMELEN      1518</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">/* Packet Control Bits Definitions ******************************************/</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#define PKTCTRL_POVERRIDE (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Per Packet Override */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PKTCTRL_PCRCEN    (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Per Packet CRC Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PKTCTRL_PPADEN    (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Per Packet Padding Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PKTCTRL_PHUGEEN   (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Per Packet Huge Frame Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">/* RX Status Bit Definitions ************************************************/</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define RXSTAT_LDEVENT    (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Long event or pack dropped */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor"></span>                                    <span class="comment">/* Bit 1:  Reserved */</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define RXSTAT_CEPS       (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Carrier event previously seen */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor"></span>                                    <span class="comment">/* Bit 3:  Reserved */</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define RXSTAT_CRCERROR   (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Frame CRC field bad */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RXSTAT_LENERROR   (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Packet length != data length */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RXSTAT_LENRANGE   (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Type/length field &gt; 1500 bytes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RXSTAT_OK         (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Packet with valid CRC and no symbol errors */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RXSTAT_MCAST      (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Packet with multicast address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RXSTAT_BCAST      (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  Packet with broadcast address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RXSTAT_DRIBBLE    (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Additional bits received after packet */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RXSTAT_CTRLFRAME  (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Control frame with valid type/length */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RXSTAT_PAUSE      (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: Control frame with pause frame opcde */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RXSTAT_UNKOPCODE  (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: Control frame with unknown opcode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RXSTAT_VLANTYPE   (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: Current frame is a VLAN tagged frame */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor"></span>                                    <span class="comment">/* Bit 15: Zero */</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;</div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">/****************************************************************************</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment"> * Public Types</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment"> ****************************************************************************/</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">/****************************************************************************</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment"> * Public Data</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment"> ****************************************************************************/</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EXTERN extern &quot;C&quot;</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor"></span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;{</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define EXTERN extern</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">/****************************************************************************</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment"> * Public Function Prototypes</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment"> ****************************************************************************/</span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#undef EXTERN</span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor"></span>}</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __DRIVERS_NET_ENC28J60_H */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
