Lihua Duan , Jessica Chen, Reducing test sequence length using invertible sequences, Proceedings of the formal engineering methods 9th international conference on Formal methods and software engineering, November 14-15, 2007, Boca Raton, FL, USA
Myungchul Kim , Sangjo Yoo , Jinhee Park , Sungwon Kang , Soon J. Hyun , Hyuckjae Lee, A dynamic protocol conformance test method, Journal of Systems and Software, v.67 n.1, p.31-43, 15 July 2003
Ali Rezaki , Hasan Ural, Research: Construction of checking sequences based on characterization sets, Computer Communications, v.18 n.12, p.911-920, December, 1995
Kshirasagar Naik, Efficient computation of unique input/output sequences in finite-state machines, IEEE/ACM Transactions on Networking (TON), v.5 n.4, p.585-599, Aug. 1997
K. Tuncay Tekle , Hasan Ural , M. Cihan Yalcin , Husnu Yenigun, Generalizing redundancy elimination in checking sequences, Proceedings of the 20th international conference on Computer and Information Sciences, October 26-28, 2005, Istanbul, Turkey
Raymond E. Miller , Sanjoy Paul, Structural analysis of protocol specifications and generation of maximal fault coverage conformance test sequences, IEEE/ACM Transactions on Networking (TON), v.2 n.5, p.457-470, Oct. 1994
Chung-Ming Huang , Meng-Shu Chiang , Ming-Yuhe Jang, UIOE: a protocol test sequence generation method using the transition executability analysis (TEA), Computer Communications, v.21 n.16, p.1462-1475, October, 1998
B. Neelakantan , S. V. Raghavan, Scientific foundations to the multilevel method, IEEE/ACM Transactions on Networking (TON), v.6 n.3, p.337-346, June 1998
Karnig Derderian , Robert M. Hierons , Mark Harman , Qiang Guo, Estimating the feasibility of transition paths in extended finite state machines, Automated Software Engineering, v.17 n.1, p.33-56, March     2010
Lihua Duan , Jessica Chen, Exploring alternatives for transition verification, Journal of Systems and Software, v.82 n.9, p.1388-1402, September, 2009
R. M. Hierons, Separating sequence overlap for automated test sequence generation, Automated Software Engineering, v.13 n.2, p.283-301, April     2006
Jessica Chen , Lihua Duan, Conditions for avoiding controllability problems in distributed testing, Proceedings of the 8th international conference on Formal Methods and Software Engineering, November 01-03, 2006, Macao, China
R. M. Hierons, Using status messages in the distributed test architecture, Information and Software Technology, v.51 n.7, p.1123-1130, July, 2009
M. A. Fecko , M. í. Uyar , P. D. Amer , A. S. Sethi , T. Dzik , R. Menell , M. Mcmahon, A success story of formal description techniques: Estelle specification and test generation for MIL-STD 188-220, Computer Communications, v.23 n.12, p.1196-1213, July, 2000
Robert M. Hierons , Kirill Bogdanov , Jonathan P. Bowen , Rance Cleaveland , John Derrick , Jeremy Dick , Marian Gheorghe , Mark Harman , Kalpesh Kapoor , Paul Krause , Gerald Lüttgen , Anthony J. H. Simons , Sergiy Vilkomir , Martin R. Woodward , Hussein Zedan, Using formal specifications to support testing, ACM Computing Surveys (CSUR), v.41 n.2, p.1-76, February 2009
