

================================================================
== Vivado HLS Report for 'DCT_Loop_3_proc'
================================================================
* Date:           Thu Oct 29 23:53:06 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        dct
* Solution:       solution2optimize
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      7.09|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  131|  131|  131|  131|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  130|  130|         2|          -|          -|    65|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_4 [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(i32* %Y, [8 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8)

ST_1: stg_5 [1/1] 1.57ns
newFuncRoot:1  br label %.preheader


 <State 2>: 2.71ns
ST_2: p_01_rec [1/1] 0.00ns
.preheader:0  %p_01_rec = phi i7 [ %write_idx, %0 ], [ 0, %newFuncRoot ]

ST_2: p_01_rec_cast [1/1] 0.00ns
.preheader:1  %p_01_rec_cast = zext i7 %p_01_rec to i64

ST_2: empty [1/1] 0.00ns
.preheader:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 65, i64 65, i64 65) nounwind

ST_2: exitcond [1/1] 1.97ns
.preheader:3  %exitcond = icmp eq i7 %p_01_rec, -63

ST_2: write_idx [1/1] 1.72ns
.preheader:4  %write_idx = add i7 %p_01_rec, 1

ST_2: stg_11 [1/1] 0.00ns
.preheader:5  br i1 %exitcond, label %.exitStub, label %0

ST_2: Ybuff_addr [1/1] 0.00ns
:0  %Ybuff_addr = getelementptr inbounds [65 x float]* %Ybuff, i64 0, i64 %p_01_rec_cast

ST_2: Ybuff_load [2/2] 2.71ns
:1  %Ybuff_load = load float* %Ybuff_addr, align 4

ST_2: stg_14 [1/1] 0.00ns
.exitStub:0  ret void


 <State 3>: 7.09ns
ST_3: Ybuff_load [1/2] 2.71ns
:1  %Ybuff_load = load float* %Ybuff_addr, align 4

ST_3: tempout [1/1] 0.00ns
:2  %tempout = bitcast float %Ybuff_load to i32

ST_3: stg_17 [1/1] 4.38ns
:3  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %Y, i32 %tempout) nounwind

ST_3: stg_18 [1/1] 0.00ns
:4  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x77af700; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Ybuff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x77af8b0; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_4         (specinterface    ) [ 0000]
stg_5         (br               ) [ 0111]
p_01_rec      (phi              ) [ 0010]
p_01_rec_cast (zext             ) [ 0000]
empty         (speclooptripcount) [ 0000]
exitcond      (icmp             ) [ 0011]
write_idx     (add              ) [ 0111]
stg_11        (br               ) [ 0000]
Ybuff_addr    (getelementptr    ) [ 0001]
stg_14        (ret              ) [ 0000]
Ybuff_load    (load             ) [ 0000]
tempout       (bitcast          ) [ 0000]
stg_17        (write            ) [ 0000]
stg_18        (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Ybuff">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Ybuff"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="stg_17_write_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="0" slack="0"/>
<pin id="28" dir="0" index="1" bw="32" slack="0"/>
<pin id="29" dir="0" index="2" bw="32" slack="0"/>
<pin id="30" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_17/3 "/>
</bind>
</comp>

<comp id="33" class="1004" name="Ybuff_addr_gep_fu_33">
<pin_list>
<pin id="34" dir="0" index="0" bw="32" slack="0"/>
<pin id="35" dir="0" index="1" bw="1" slack="0"/>
<pin id="36" dir="0" index="2" bw="7" slack="0"/>
<pin id="37" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ybuff_addr/2 "/>
</bind>
</comp>

<comp id="40" class="1004" name="grp_access_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="7" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="43" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Ybuff_load/2 "/>
</bind>
</comp>

<comp id="45" class="1005" name="p_01_rec_reg_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="7" slack="1"/>
<pin id="47" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_01_rec (phireg) "/>
</bind>
</comp>

<comp id="49" class="1004" name="p_01_rec_phi_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="7" slack="0"/>
<pin id="51" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="52" dir="0" index="2" bw="1" slack="1"/>
<pin id="53" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="54" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_01_rec/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="p_01_rec_cast_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="7" slack="0"/>
<pin id="59" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_01_rec_cast/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="exitcond_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="7" slack="0"/>
<pin id="64" dir="0" index="1" bw="7" slack="0"/>
<pin id="65" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="write_idx_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="7" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="write_idx/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tempout_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tempout/3 "/>
</bind>
</comp>

<comp id="82" class="1005" name="write_idx_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="7" slack="0"/>
<pin id="84" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="write_idx "/>
</bind>
</comp>

<comp id="87" class="1005" name="Ybuff_addr_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="7" slack="1"/>
<pin id="89" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="Ybuff_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="31"><net_src comp="24" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="32"><net_src comp="0" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="38"><net_src comp="2" pin="0"/><net_sink comp="33" pin=0"/></net>

<net id="39"><net_src comp="22" pin="0"/><net_sink comp="33" pin=1"/></net>

<net id="44"><net_src comp="33" pin="3"/><net_sink comp="40" pin=0"/></net>

<net id="48"><net_src comp="12" pin="0"/><net_sink comp="45" pin=0"/></net>

<net id="55"><net_src comp="45" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="60"><net_src comp="49" pin="4"/><net_sink comp="57" pin=0"/></net>

<net id="61"><net_src comp="57" pin="1"/><net_sink comp="33" pin=2"/></net>

<net id="66"><net_src comp="49" pin="4"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="18" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="49" pin="4"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="20" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="77"><net_src comp="40" pin="2"/><net_sink comp="74" pin=0"/></net>

<net id="78"><net_src comp="74" pin="1"/><net_sink comp="26" pin=2"/></net>

<net id="85"><net_src comp="68" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="86"><net_src comp="82" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="90"><net_src comp="33" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="91"><net_src comp="87" pin="1"/><net_sink comp="40" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Y | {3 }
  - Chain level:
	State 1
	State 2
		p_01_rec_cast : 1
		exitcond : 1
		write_idx : 1
		stg_11 : 2
		Ybuff_addr : 2
		Ybuff_load : 3
	State 3
		tempout : 1
		stg_17 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    add   |   write_idx_fu_68   |    0    |    7    |
|----------|---------------------|---------|---------|
|   icmp   |    exitcond_fu_62   |    0    |    3    |
|----------|---------------------|---------|---------|
|   write  |  stg_17_write_fu_26 |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   | p_01_rec_cast_fu_57 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    10   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|Ybuff_addr_reg_87|    7   |
| p_01_rec_reg_45 |    7   |
| write_idx_reg_82|    7   |
+-----------------+--------+
|      Total      |   21   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_40 |  p0  |   2  |   7  |   14   ||    7    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   14   ||  1.571  ||    7    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   10   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    7   |
|  Register |    -   |   21   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   21   |   17   |
+-----------+--------+--------+--------+
