Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date             : Sat Apr 11 13:44:13 2020
| Host             : LAPTOP-8E6RLG3I running 64-bit major release  (build 9200)
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xc7z035ffg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.975        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.751        |
| Device Static (W)        | 0.224        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 81.3         |
| Junction Temperature (C) | 28.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.058 |       11 |       --- |             --- |
| Slice Logic              |     0.014 |    24396 |       --- |             --- |
|   LUT as Logic           |     0.011 |     8101 |    171900 |            4.71 |
|   CARRY4                 |     0.002 |      471 |     54650 |            0.86 |
|   Register               |    <0.001 |    12314 |    343800 |            3.58 |
|   LUT as Distributed RAM |    <0.001 |      354 |     70400 |            0.50 |
|   LUT as Shift Register  |    <0.001 |      312 |     70400 |            0.44 |
|   F7/F8 Muxes            |    <0.001 |        7 |    218600 |           <0.01 |
|   Others                 |     0.000 |     1116 |       --- |             --- |
| Signals                  |     0.019 |    18331 |       --- |             --- |
| Block RAM                |     0.018 |       13 |       500 |            2.60 |
| MMCM                     |     0.087 |        1 |         8 |           12.50 |
| I/O                      |     0.019 |       17 |       250 |            6.80 |
| PS7                      |     1.535 |        1 |       --- |             --- |
| Static Power             |     0.224 |          |           |                 |
| Total                    |     1.975 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.169 |       0.110 |      0.059 |
| Vccaux    |       1.800 |     0.092 |       0.051 |      0.040 |
| Vcco33    |       3.300 |     0.005 |       0.004 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.002 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.741 |       0.722 |      0.018 |
| Vccpaux   |       1.800 |     0.062 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------+-----------------------------------------------------------------------------------------+-----------------+
| Clock      | Domain                                                                                  | Constraint (ns) |
+------------+-----------------------------------------------------------------------------------------+-----------------+
| clk_fpga_0 | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                               |            10.0 |
| clk_fpga_1 | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]                               |             8.0 |
| clk_fpga_2 | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]                               |             5.0 |
| clkfbout   | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkfbout |             8.0 |
| clkout0    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0  |             8.0 |
| clkout1    | system_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1  |             8.0 |
| rgmii_rxc  | rgmii_rxc                                                                               |             8.0 |
+------------+-----------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| system_wrapper           |     1.751 |
|   system_i               |     1.751 |
|     axi_dma_0            |     0.014 |
|       U0                 |     0.014 |
|     axi_ethernet_0       |     0.187 |
|       inst               |     0.187 |
|     axi_mem_intercon     |     0.008 |
|       m00_couplers       |     0.002 |
|       s00_couplers       |     0.002 |
|       xbar               |     0.002 |
|     processing_system7_0 |     1.537 |
|       inst               |     1.537 |
|     ps7_0_axi_periph     |     0.005 |
|       s00_couplers       |     0.004 |
|       xbar               |     0.001 |
+--------------------------+-----------+


