-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity matmult_accel is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 4;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    in_r_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    in_r_TVALID : IN STD_LOGIC;
    in_r_TREADY : OUT STD_LOGIC;
    in_r_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    in_r_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    in_r_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    out_r_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_r_TVALID : OUT STD_LOGIC;
    out_r_TREADY : IN STD_LOGIC;
    out_r_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    out_r_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    out_r_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of matmult_accel is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "matmult_accel_matmult_accel,hls_ip_2020_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu28dr-ffvg1517-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.016000,HLS_SYN_LAT=76302,HLS_SYN_TPT=none,HLS_SYN_MEM=96,HLS_SYN_DSP=0,HLS_SYN_FF=36440,HLS_SYN_LUT=24330,HLS_VERSION=2020_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000100";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000001000";
    constant ap_ST_fsm_pp1_stage1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000010000";
    constant ap_ST_fsm_pp1_stage2 : STD_LOGIC_VECTOR (14 downto 0) := "000000000100000";
    constant ap_ST_fsm_pp1_stage3 : STD_LOGIC_VECTOR (14 downto 0) := "000000001000000";
    constant ap_ST_fsm_pp1_stage4 : STD_LOGIC_VECTOR (14 downto 0) := "000000010000000";
    constant ap_ST_fsm_pp1_stage5 : STD_LOGIC_VECTOR (14 downto 0) := "000000100000000";
    constant ap_ST_fsm_pp1_stage6 : STD_LOGIC_VECTOR (14 downto 0) := "000001000000000";
    constant ap_ST_fsm_pp1_stage7 : STD_LOGIC_VECTOR (14 downto 0) := "000010000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (14 downto 0) := "000100000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (14 downto 0) := "001000000000000";
    constant ap_ST_fsm_pp2_stage0 : STD_LOGIC_VECTOR (14 downto 0) := "010000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (14 downto 0) := "100000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv11_400 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv10_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_const_lv10_3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000011";
    constant ap_const_lv10_4 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_const_lv10_5 : STD_LOGIC_VECTOR (9 downto 0) := "0000000101";
    constant ap_const_lv10_6 : STD_LOGIC_VECTOR (9 downto 0) := "0000000110";
    constant ap_const_lv10_7 : STD_LOGIC_VECTOR (9 downto 0) := "0000000111";
    constant ap_const_lv10_8 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_const_lv10_9 : STD_LOGIC_VECTOR (9 downto 0) := "0000001001";
    constant ap_const_lv10_A : STD_LOGIC_VECTOR (9 downto 0) := "0000001010";
    constant ap_const_lv10_B : STD_LOGIC_VECTOR (9 downto 0) := "0000001011";
    constant ap_const_lv10_C : STD_LOGIC_VECTOR (9 downto 0) := "0000001100";
    constant ap_const_lv10_D : STD_LOGIC_VECTOR (9 downto 0) := "0000001101";
    constant ap_const_lv10_E : STD_LOGIC_VECTOR (9 downto 0) := "0000001110";
    constant ap_const_lv10_F : STD_LOGIC_VECTOR (9 downto 0) := "0000001111";
    constant ap_const_lv11_3FF : STD_LOGIC_VECTOR (10 downto 0) := "01111111111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal in_r_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln34_fu_2627_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage1 : signal is "none";
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal ap_block_pp1_stage1 : BOOLEAN;
    signal icmp_ln47_reg_3214 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_r_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage0 : signal is "none";
    signal ap_enable_reg_pp2_iter1 : STD_LOGIC := '0';
    signal ap_block_pp2_stage0 : BOOLEAN;
    signal icmp_ln62_reg_3286 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp2_iter2 : STD_LOGIC := '0';
    signal icmp_ln62_reg_3286_pp2_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal i_1_reg_2535 : STD_LOGIC_VECTOR (10 downto 0);
    signal i_2_reg_2546 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln34_fu_2621_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_state2 : BOOLEAN;
    signal add_ln47_fu_2681_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln47_reg_3209 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_block_state4_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state12_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal icmp_ln47_fu_2687_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln_reg_3218 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln55_fu_2703_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln55_reg_3222 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln_fu_2727_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln_reg_3227 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_state5_pp1_stage1_iter0 : BOOLEAN;
    signal ap_block_pp1_stage1_11001 : BOOLEAN;
    signal bitcast_ln55_1_fu_2758_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln55_1_reg_3245 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln62_fu_3154_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_enable_reg_pp2_iter0 : STD_LOGIC := '0';
    signal ap_block_state15_pp2_stage0_iter0 : BOOLEAN;
    signal ap_block_state16_pp2_stage0_iter1 : BOOLEAN;
    signal ap_block_state16_io : BOOLEAN;
    signal ap_block_state17_pp2_stage0_iter2 : BOOLEAN;
    signal ap_block_state17_io : BOOLEAN;
    signal ap_block_pp2_stage0_11001 : BOOLEAN;
    signal icmp_ln62_fu_3160_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal last_V_fu_3172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal last_V_reg_3300 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state4 : STD_LOGIC;
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_state11_pp1_stage7_iter0 : BOOLEAN;
    signal ap_block_pp1_stage7_subdone : BOOLEAN;
    signal ap_CS_fsm_pp1_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage7 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_kernel_mmult_float_s_fu_2557_ap_ready : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_ap_done : STD_LOGIC;
    signal ap_block_pp2_stage0_subdone : BOOLEAN;
    signal ap_condition_pp2_exit_iter0_state15 : STD_LOGIC;
    signal l_A_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_A_0_ce0 : STD_LOGIC;
    signal l_A_0_we0 : STD_LOGIC;
    signal l_A_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_A_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_A_0_ce1 : STD_LOGIC;
    signal l_A_0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_A_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_A_1_ce0 : STD_LOGIC;
    signal l_A_1_we0 : STD_LOGIC;
    signal l_A_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_A_1_ce1 : STD_LOGIC;
    signal l_A_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_A_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_A_2_ce0 : STD_LOGIC;
    signal l_A_2_we0 : STD_LOGIC;
    signal l_A_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_A_2_ce1 : STD_LOGIC;
    signal l_A_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_A_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_A_3_ce0 : STD_LOGIC;
    signal l_A_3_we0 : STD_LOGIC;
    signal l_A_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_A_3_ce1 : STD_LOGIC;
    signal l_A_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_A_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_A_4_ce0 : STD_LOGIC;
    signal l_A_4_we0 : STD_LOGIC;
    signal l_A_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_A_4_ce1 : STD_LOGIC;
    signal l_A_4_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_A_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_A_5_ce0 : STD_LOGIC;
    signal l_A_5_we0 : STD_LOGIC;
    signal l_A_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_A_5_ce1 : STD_LOGIC;
    signal l_A_5_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_A_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_A_6_ce0 : STD_LOGIC;
    signal l_A_6_we0 : STD_LOGIC;
    signal l_A_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_A_6_ce1 : STD_LOGIC;
    signal l_A_6_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_A_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_A_7_ce0 : STD_LOGIC;
    signal l_A_7_we0 : STD_LOGIC;
    signal l_A_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_A_7_ce1 : STD_LOGIC;
    signal l_A_7_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_A_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_A_8_ce0 : STD_LOGIC;
    signal l_A_8_we0 : STD_LOGIC;
    signal l_A_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_A_8_ce1 : STD_LOGIC;
    signal l_A_8_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_A_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_A_9_ce0 : STD_LOGIC;
    signal l_A_9_we0 : STD_LOGIC;
    signal l_A_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_A_9_ce1 : STD_LOGIC;
    signal l_A_9_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_A_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_A_10_ce0 : STD_LOGIC;
    signal l_A_10_we0 : STD_LOGIC;
    signal l_A_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_A_10_ce1 : STD_LOGIC;
    signal l_A_10_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_A_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_A_11_ce0 : STD_LOGIC;
    signal l_A_11_we0 : STD_LOGIC;
    signal l_A_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_A_11_ce1 : STD_LOGIC;
    signal l_A_11_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_A_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_A_12_ce0 : STD_LOGIC;
    signal l_A_12_we0 : STD_LOGIC;
    signal l_A_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_A_12_ce1 : STD_LOGIC;
    signal l_A_12_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_A_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_A_13_ce0 : STD_LOGIC;
    signal l_A_13_we0 : STD_LOGIC;
    signal l_A_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_A_13_ce1 : STD_LOGIC;
    signal l_A_13_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_A_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_A_14_ce0 : STD_LOGIC;
    signal l_A_14_we0 : STD_LOGIC;
    signal l_A_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_A_14_ce1 : STD_LOGIC;
    signal l_A_14_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_A_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_A_15_ce0 : STD_LOGIC;
    signal l_A_15_we0 : STD_LOGIC;
    signal l_A_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_A_15_ce1 : STD_LOGIC;
    signal l_A_15_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_B_0_ce0 : STD_LOGIC;
    signal l_B_0_we0 : STD_LOGIC;
    signal l_B_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_B_0_ce1 : STD_LOGIC;
    signal l_B_0_we1 : STD_LOGIC;
    signal l_B_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_B_1_ce0 : STD_LOGIC;
    signal l_B_1_we0 : STD_LOGIC;
    signal l_B_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_B_1_ce1 : STD_LOGIC;
    signal l_B_1_we1 : STD_LOGIC;
    signal l_B_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_B_2_ce0 : STD_LOGIC;
    signal l_B_2_we0 : STD_LOGIC;
    signal l_B_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_B_2_ce1 : STD_LOGIC;
    signal l_B_2_we1 : STD_LOGIC;
    signal l_B_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_B_3_ce0 : STD_LOGIC;
    signal l_B_3_we0 : STD_LOGIC;
    signal l_B_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_B_3_ce1 : STD_LOGIC;
    signal l_B_3_we1 : STD_LOGIC;
    signal l_B_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_B_4_ce0 : STD_LOGIC;
    signal l_B_4_we0 : STD_LOGIC;
    signal l_B_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_B_4_ce1 : STD_LOGIC;
    signal l_B_4_we1 : STD_LOGIC;
    signal l_B_4_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_4_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_B_5_ce0 : STD_LOGIC;
    signal l_B_5_we0 : STD_LOGIC;
    signal l_B_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_B_5_ce1 : STD_LOGIC;
    signal l_B_5_we1 : STD_LOGIC;
    signal l_B_5_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_5_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_B_6_ce0 : STD_LOGIC;
    signal l_B_6_we0 : STD_LOGIC;
    signal l_B_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_6_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_B_6_ce1 : STD_LOGIC;
    signal l_B_6_we1 : STD_LOGIC;
    signal l_B_6_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_6_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_B_7_ce0 : STD_LOGIC;
    signal l_B_7_we0 : STD_LOGIC;
    signal l_B_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_7_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_B_7_ce1 : STD_LOGIC;
    signal l_B_7_we1 : STD_LOGIC;
    signal l_B_7_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_7_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_B_8_ce0 : STD_LOGIC;
    signal l_B_8_we0 : STD_LOGIC;
    signal l_B_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_8_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_B_8_ce1 : STD_LOGIC;
    signal l_B_8_we1 : STD_LOGIC;
    signal l_B_8_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_8_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_B_9_ce0 : STD_LOGIC;
    signal l_B_9_we0 : STD_LOGIC;
    signal l_B_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_9_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_B_9_ce1 : STD_LOGIC;
    signal l_B_9_we1 : STD_LOGIC;
    signal l_B_9_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_9_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_B_10_ce0 : STD_LOGIC;
    signal l_B_10_we0 : STD_LOGIC;
    signal l_B_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_10_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_B_10_ce1 : STD_LOGIC;
    signal l_B_10_we1 : STD_LOGIC;
    signal l_B_10_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_10_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_B_11_ce0 : STD_LOGIC;
    signal l_B_11_we0 : STD_LOGIC;
    signal l_B_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_11_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_B_11_ce1 : STD_LOGIC;
    signal l_B_11_we1 : STD_LOGIC;
    signal l_B_11_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_11_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_B_12_ce0 : STD_LOGIC;
    signal l_B_12_we0 : STD_LOGIC;
    signal l_B_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_12_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_B_12_ce1 : STD_LOGIC;
    signal l_B_12_we1 : STD_LOGIC;
    signal l_B_12_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_12_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_B_13_ce0 : STD_LOGIC;
    signal l_B_13_we0 : STD_LOGIC;
    signal l_B_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_13_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_B_13_ce1 : STD_LOGIC;
    signal l_B_13_we1 : STD_LOGIC;
    signal l_B_13_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_13_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_B_14_ce0 : STD_LOGIC;
    signal l_B_14_we0 : STD_LOGIC;
    signal l_B_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_14_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_B_14_ce1 : STD_LOGIC;
    signal l_B_14_we1 : STD_LOGIC;
    signal l_B_14_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_14_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_B_15_ce0 : STD_LOGIC;
    signal l_B_15_we0 : STD_LOGIC;
    signal l_B_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_15_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_B_15_ce1 : STD_LOGIC;
    signal l_B_15_we1 : STD_LOGIC;
    signal l_B_15_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_B_15_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_C_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_C_0_ce0 : STD_LOGIC;
    signal l_C_0_we0 : STD_LOGIC;
    signal l_C_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_C_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l_C_15_ce0 : STD_LOGIC;
    signal l_C_15_we0 : STD_LOGIC;
    signal l_C_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_ap_start : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_ap_idle : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_a_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_a_0_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_a_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_a_0_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_a_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_a_1_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_a_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_a_1_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_a_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_a_2_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_a_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_a_2_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_a_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_a_3_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_a_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_a_3_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_a_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_a_4_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_a_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_a_4_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_a_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_a_5_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_a_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_a_5_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_a_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_a_6_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_a_6_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_a_6_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_a_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_a_7_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_a_7_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_a_7_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_a_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_a_8_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_a_8_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_a_8_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_a_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_a_9_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_a_9_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_a_9_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_a_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_a_10_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_a_10_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_a_10_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_a_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_a_11_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_a_11_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_a_11_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_a_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_a_12_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_a_12_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_a_12_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_a_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_a_13_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_a_13_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_a_13_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_a_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_a_14_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_a_14_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_a_14_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_a_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_a_15_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_a_15_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_a_15_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_b_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_b_0_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_b_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_b_0_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_b_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_b_1_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_b_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_b_1_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_b_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_b_2_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_b_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_b_2_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_b_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_b_3_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_b_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_b_3_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_b_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_b_4_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_b_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_b_4_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_b_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_b_5_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_b_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_b_5_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_b_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_b_6_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_b_6_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_b_6_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_b_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_b_7_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_b_7_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_b_7_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_b_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_b_8_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_b_8_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_b_8_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_b_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_b_9_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_b_9_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_b_9_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_b_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_b_10_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_b_10_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_b_10_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_b_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_b_11_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_b_11_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_b_11_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_b_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_b_12_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_b_12_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_b_12_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_b_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_b_13_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_b_13_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_b_13_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_b_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_b_14_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_b_14_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_b_14_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_b_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_b_15_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_b_15_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_b_15_ce1 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_out_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_out_0_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_out_0_we0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_out_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_out_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_out_1_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_out_1_we0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_out_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_out_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_out_2_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_out_2_we0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_out_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_out_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_out_3_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_out_3_we0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_out_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_out_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_out_4_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_out_4_we0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_out_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_out_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_out_5_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_out_5_we0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_out_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_out_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_out_6_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_out_6_we0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_out_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_out_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_out_7_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_out_7_we0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_out_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_out_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_out_8_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_out_8_we0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_out_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_out_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_out_9_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_out_9_we0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_out_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_out_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_out_10_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_out_10_we0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_out_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_out_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_out_11_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_out_11_we0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_out_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_out_12_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_out_12_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_out_12_we0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_out_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_out_13_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_out_13_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_out_13_we0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_out_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_out_14_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_out_14_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_out_14_we0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_out_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_out_15_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_kernel_mmult_float_s_fu_2557_out_15_ce0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_out_15_we0 : STD_LOGIC;
    signal grp_kernel_mmult_float_s_fu_2557_out_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_reg_2524 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_mux_i_1_phi_fu_2539_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal grp_kernel_mmult_float_s_fu_2557_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal i_cast_fu_2633_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln55_fu_2734_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln55_1_fu_2784_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln55_2_fu_2809_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp1_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage2 : signal is "none";
    signal ap_block_pp1_stage2 : BOOLEAN;
    signal zext_ln55_3_fu_2834_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln55_4_fu_2859_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp1_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage3 : signal is "none";
    signal ap_block_pp1_stage3 : BOOLEAN;
    signal zext_ln55_5_fu_2884_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln55_6_fu_2909_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp1_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage4 : signal is "none";
    signal ap_block_pp1_stage4 : BOOLEAN;
    signal zext_ln55_7_fu_2934_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln55_8_fu_2959_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp1_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage5 : signal is "none";
    signal ap_block_pp1_stage5 : BOOLEAN;
    signal zext_ln55_9_fu_2984_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln55_10_fu_3009_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp1_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage6 : signal is "none";
    signal ap_block_pp1_stage6 : BOOLEAN;
    signal zext_ln55_11_fu_3034_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln55_12_fu_3059_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp1_stage7 : BOOLEAN;
    signal zext_ln55_13_fu_3084_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln55_14_fu_3109_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln55_15_fu_3134_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_2_cast_fu_3166_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp2_stage0_01001 : BOOLEAN;
    signal bitcast_ln42_1_fu_2662_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln55_fu_2707_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state6_pp1_stage2_iter0 : BOOLEAN;
    signal ap_block_pp1_stage2_11001 : BOOLEAN;
    signal ap_block_state7_pp1_stage3_iter0 : BOOLEAN;
    signal ap_block_pp1_stage3_11001 : BOOLEAN;
    signal ap_block_state8_pp1_stage4_iter0 : BOOLEAN;
    signal ap_block_pp1_stage4_11001 : BOOLEAN;
    signal ap_block_state9_pp1_stage5_iter0 : BOOLEAN;
    signal ap_block_pp1_stage5_11001 : BOOLEAN;
    signal ap_block_state10_pp1_stage6_iter0 : BOOLEAN;
    signal ap_block_pp1_stage6_11001 : BOOLEAN;
    signal ap_block_pp1_stage7_11001 : BOOLEAN;
    signal grp_fu_2613_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln708_fu_2658_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln708_1_fu_2754_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln55_fu_2778_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln55_1_fu_2804_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln55_2_fu_2829_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln55_3_fu_2854_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln55_4_fu_2879_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln55_5_fu_2904_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln55_6_fu_2929_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln55_7_fu_2954_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln55_8_fu_2979_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln55_9_fu_3004_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln55_10_fu_3029_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln55_11_fu_3054_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln55_12_fu_3079_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln55_13_fu_3104_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln55_14_fu_3129_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal bitcast_ln68_1_fu_3182_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln68_fu_3178_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln68_fu_3186_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal regslice_both_out_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_block_pp1_stage1_subdone : BOOLEAN;
    signal ap_block_pp1_stage2_subdone : BOOLEAN;
    signal ap_block_pp1_stage3_subdone : BOOLEAN;
    signal ap_block_pp1_stage4_subdone : BOOLEAN;
    signal ap_block_pp1_stage5_subdone : BOOLEAN;
    signal ap_block_pp1_stage6_subdone : BOOLEAN;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_idle_pp2 : STD_LOGIC;
    signal ap_enable_pp2 : STD_LOGIC;
    signal regslice_both_in_V_data_V_U_apdone_blk : STD_LOGIC;
    signal in_r_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal in_r_TVALID_int_regslice : STD_LOGIC;
    signal in_r_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_in_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal in_r_TKEEP_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_in_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal in_r_TSTRB_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_in_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_V_last_V_U_apdone_blk : STD_LOGIC;
    signal in_r_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_in_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_V_last_V_U_ack_in : STD_LOGIC;
    signal out_r_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal out_r_TVALID_int_regslice : STD_LOGIC;
    signal out_r_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_out_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_V_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_V_last_V_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component matmult_accel_kernel_mmult_float_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        a_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_0_ce0 : OUT STD_LOGIC;
        a_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_0_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_0_ce1 : OUT STD_LOGIC;
        a_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_1_ce0 : OUT STD_LOGIC;
        a_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_1_ce1 : OUT STD_LOGIC;
        a_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_2_ce0 : OUT STD_LOGIC;
        a_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_2_ce1 : OUT STD_LOGIC;
        a_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_3_ce0 : OUT STD_LOGIC;
        a_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_3_ce1 : OUT STD_LOGIC;
        a_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_4_ce0 : OUT STD_LOGIC;
        a_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_4_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_4_ce1 : OUT STD_LOGIC;
        a_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_5_ce0 : OUT STD_LOGIC;
        a_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_5_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_5_ce1 : OUT STD_LOGIC;
        a_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_6_ce0 : OUT STD_LOGIC;
        a_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_6_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_6_ce1 : OUT STD_LOGIC;
        a_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_7_ce0 : OUT STD_LOGIC;
        a_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_7_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_7_ce1 : OUT STD_LOGIC;
        a_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_8_ce0 : OUT STD_LOGIC;
        a_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_8_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_8_ce1 : OUT STD_LOGIC;
        a_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_9_ce0 : OUT STD_LOGIC;
        a_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_9_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_9_ce1 : OUT STD_LOGIC;
        a_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_10_ce0 : OUT STD_LOGIC;
        a_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_10_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_10_ce1 : OUT STD_LOGIC;
        a_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_11_ce0 : OUT STD_LOGIC;
        a_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_11_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_11_ce1 : OUT STD_LOGIC;
        a_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_12_ce0 : OUT STD_LOGIC;
        a_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_12_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_12_ce1 : OUT STD_LOGIC;
        a_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_13_ce0 : OUT STD_LOGIC;
        a_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_13_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_13_ce1 : OUT STD_LOGIC;
        a_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_14_ce0 : OUT STD_LOGIC;
        a_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_14_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_14_ce1 : OUT STD_LOGIC;
        a_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_15_ce0 : OUT STD_LOGIC;
        a_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        a_15_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        a_15_ce1 : OUT STD_LOGIC;
        a_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_0_ce0 : OUT STD_LOGIC;
        b_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_0_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_0_ce1 : OUT STD_LOGIC;
        b_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_1_ce0 : OUT STD_LOGIC;
        b_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_1_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_1_ce1 : OUT STD_LOGIC;
        b_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_2_ce0 : OUT STD_LOGIC;
        b_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_2_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_2_ce1 : OUT STD_LOGIC;
        b_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_3_ce0 : OUT STD_LOGIC;
        b_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_3_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_3_ce1 : OUT STD_LOGIC;
        b_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_4_ce0 : OUT STD_LOGIC;
        b_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_4_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_4_ce1 : OUT STD_LOGIC;
        b_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_5_ce0 : OUT STD_LOGIC;
        b_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_5_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_5_ce1 : OUT STD_LOGIC;
        b_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_6_ce0 : OUT STD_LOGIC;
        b_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_6_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_6_ce1 : OUT STD_LOGIC;
        b_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_7_ce0 : OUT STD_LOGIC;
        b_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_7_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_7_ce1 : OUT STD_LOGIC;
        b_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_8_ce0 : OUT STD_LOGIC;
        b_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_8_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_8_ce1 : OUT STD_LOGIC;
        b_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_9_ce0 : OUT STD_LOGIC;
        b_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_9_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_9_ce1 : OUT STD_LOGIC;
        b_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_10_ce0 : OUT STD_LOGIC;
        b_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_10_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_10_ce1 : OUT STD_LOGIC;
        b_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_11_ce0 : OUT STD_LOGIC;
        b_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_11_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_11_ce1 : OUT STD_LOGIC;
        b_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_12_ce0 : OUT STD_LOGIC;
        b_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_12_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_12_ce1 : OUT STD_LOGIC;
        b_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_13_ce0 : OUT STD_LOGIC;
        b_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_13_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_13_ce1 : OUT STD_LOGIC;
        b_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_14_ce0 : OUT STD_LOGIC;
        b_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_14_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_14_ce1 : OUT STD_LOGIC;
        b_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_15_ce0 : OUT STD_LOGIC;
        b_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_15_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        b_15_ce1 : OUT STD_LOGIC;
        b_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_0_ce0 : OUT STD_LOGIC;
        out_0_we0 : OUT STD_LOGIC;
        out_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_1_ce0 : OUT STD_LOGIC;
        out_1_we0 : OUT STD_LOGIC;
        out_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_2_ce0 : OUT STD_LOGIC;
        out_2_we0 : OUT STD_LOGIC;
        out_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_3_ce0 : OUT STD_LOGIC;
        out_3_we0 : OUT STD_LOGIC;
        out_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_4_ce0 : OUT STD_LOGIC;
        out_4_we0 : OUT STD_LOGIC;
        out_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_5_ce0 : OUT STD_LOGIC;
        out_5_we0 : OUT STD_LOGIC;
        out_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_6_ce0 : OUT STD_LOGIC;
        out_6_we0 : OUT STD_LOGIC;
        out_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_7_ce0 : OUT STD_LOGIC;
        out_7_we0 : OUT STD_LOGIC;
        out_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_8_ce0 : OUT STD_LOGIC;
        out_8_we0 : OUT STD_LOGIC;
        out_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_9_ce0 : OUT STD_LOGIC;
        out_9_we0 : OUT STD_LOGIC;
        out_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_10_ce0 : OUT STD_LOGIC;
        out_10_we0 : OUT STD_LOGIC;
        out_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_11_ce0 : OUT STD_LOGIC;
        out_11_we0 : OUT STD_LOGIC;
        out_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_12_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_12_ce0 : OUT STD_LOGIC;
        out_12_we0 : OUT STD_LOGIC;
        out_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_13_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_13_ce0 : OUT STD_LOGIC;
        out_13_we0 : OUT STD_LOGIC;
        out_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_14_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_14_ce0 : OUT STD_LOGIC;
        out_14_we0 : OUT STD_LOGIC;
        out_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_15_ce0 : OUT STD_LOGIC;
        out_15_we0 : OUT STD_LOGIC;
        out_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component matmult_accel_l_A_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component matmult_accel_l_B_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component matmult_accel_l_C_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component matmult_accel_l_C_1 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component matmult_accel_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component matmult_accel_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    control_s_axi_U : component matmult_accel_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    l_A_0_U : component matmult_accel_l_A_0
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => l_A_0_address0,
        ce0 => l_A_0_ce0,
        we0 => l_A_0_we0,
        d0 => l_A_0_d0,
        q0 => l_A_0_q0,
        address1 => grp_kernel_mmult_float_s_fu_2557_a_0_address1,
        ce1 => l_A_0_ce1,
        q1 => l_A_0_q1);

    l_A_1_U : component matmult_accel_l_A_0
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => l_A_1_address0,
        ce0 => l_A_1_ce0,
        we0 => l_A_1_we0,
        d0 => bitcast_ln42_1_fu_2662_p1,
        q0 => l_A_1_q0,
        address1 => grp_kernel_mmult_float_s_fu_2557_a_1_address1,
        ce1 => l_A_1_ce1,
        q1 => l_A_1_q1);

    l_A_2_U : component matmult_accel_l_A_0
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => l_A_2_address0,
        ce0 => l_A_2_ce0,
        we0 => l_A_2_we0,
        d0 => bitcast_ln42_1_fu_2662_p1,
        q0 => l_A_2_q0,
        address1 => grp_kernel_mmult_float_s_fu_2557_a_2_address1,
        ce1 => l_A_2_ce1,
        q1 => l_A_2_q1);

    l_A_3_U : component matmult_accel_l_A_0
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => l_A_3_address0,
        ce0 => l_A_3_ce0,
        we0 => l_A_3_we0,
        d0 => bitcast_ln42_1_fu_2662_p1,
        q0 => l_A_3_q0,
        address1 => grp_kernel_mmult_float_s_fu_2557_a_3_address1,
        ce1 => l_A_3_ce1,
        q1 => l_A_3_q1);

    l_A_4_U : component matmult_accel_l_A_0
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => l_A_4_address0,
        ce0 => l_A_4_ce0,
        we0 => l_A_4_we0,
        d0 => bitcast_ln42_1_fu_2662_p1,
        q0 => l_A_4_q0,
        address1 => grp_kernel_mmult_float_s_fu_2557_a_4_address1,
        ce1 => l_A_4_ce1,
        q1 => l_A_4_q1);

    l_A_5_U : component matmult_accel_l_A_0
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => l_A_5_address0,
        ce0 => l_A_5_ce0,
        we0 => l_A_5_we0,
        d0 => bitcast_ln42_1_fu_2662_p1,
        q0 => l_A_5_q0,
        address1 => grp_kernel_mmult_float_s_fu_2557_a_5_address1,
        ce1 => l_A_5_ce1,
        q1 => l_A_5_q1);

    l_A_6_U : component matmult_accel_l_A_0
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => l_A_6_address0,
        ce0 => l_A_6_ce0,
        we0 => l_A_6_we0,
        d0 => bitcast_ln42_1_fu_2662_p1,
        q0 => l_A_6_q0,
        address1 => grp_kernel_mmult_float_s_fu_2557_a_6_address1,
        ce1 => l_A_6_ce1,
        q1 => l_A_6_q1);

    l_A_7_U : component matmult_accel_l_A_0
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => l_A_7_address0,
        ce0 => l_A_7_ce0,
        we0 => l_A_7_we0,
        d0 => bitcast_ln42_1_fu_2662_p1,
        q0 => l_A_7_q0,
        address1 => grp_kernel_mmult_float_s_fu_2557_a_7_address1,
        ce1 => l_A_7_ce1,
        q1 => l_A_7_q1);

    l_A_8_U : component matmult_accel_l_A_0
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => l_A_8_address0,
        ce0 => l_A_8_ce0,
        we0 => l_A_8_we0,
        d0 => bitcast_ln42_1_fu_2662_p1,
        q0 => l_A_8_q0,
        address1 => grp_kernel_mmult_float_s_fu_2557_a_8_address1,
        ce1 => l_A_8_ce1,
        q1 => l_A_8_q1);

    l_A_9_U : component matmult_accel_l_A_0
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => l_A_9_address0,
        ce0 => l_A_9_ce0,
        we0 => l_A_9_we0,
        d0 => bitcast_ln42_1_fu_2662_p1,
        q0 => l_A_9_q0,
        address1 => grp_kernel_mmult_float_s_fu_2557_a_9_address1,
        ce1 => l_A_9_ce1,
        q1 => l_A_9_q1);

    l_A_10_U : component matmult_accel_l_A_0
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => l_A_10_address0,
        ce0 => l_A_10_ce0,
        we0 => l_A_10_we0,
        d0 => bitcast_ln42_1_fu_2662_p1,
        q0 => l_A_10_q0,
        address1 => grp_kernel_mmult_float_s_fu_2557_a_10_address1,
        ce1 => l_A_10_ce1,
        q1 => l_A_10_q1);

    l_A_11_U : component matmult_accel_l_A_0
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => l_A_11_address0,
        ce0 => l_A_11_ce0,
        we0 => l_A_11_we0,
        d0 => bitcast_ln42_1_fu_2662_p1,
        q0 => l_A_11_q0,
        address1 => grp_kernel_mmult_float_s_fu_2557_a_11_address1,
        ce1 => l_A_11_ce1,
        q1 => l_A_11_q1);

    l_A_12_U : component matmult_accel_l_A_0
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => l_A_12_address0,
        ce0 => l_A_12_ce0,
        we0 => l_A_12_we0,
        d0 => bitcast_ln42_1_fu_2662_p1,
        q0 => l_A_12_q0,
        address1 => grp_kernel_mmult_float_s_fu_2557_a_12_address1,
        ce1 => l_A_12_ce1,
        q1 => l_A_12_q1);

    l_A_13_U : component matmult_accel_l_A_0
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => l_A_13_address0,
        ce0 => l_A_13_ce0,
        we0 => l_A_13_we0,
        d0 => bitcast_ln42_1_fu_2662_p1,
        q0 => l_A_13_q0,
        address1 => grp_kernel_mmult_float_s_fu_2557_a_13_address1,
        ce1 => l_A_13_ce1,
        q1 => l_A_13_q1);

    l_A_14_U : component matmult_accel_l_A_0
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => l_A_14_address0,
        ce0 => l_A_14_ce0,
        we0 => l_A_14_we0,
        d0 => bitcast_ln42_1_fu_2662_p1,
        q0 => l_A_14_q0,
        address1 => grp_kernel_mmult_float_s_fu_2557_a_14_address1,
        ce1 => l_A_14_ce1,
        q1 => l_A_14_q1);

    l_A_15_U : component matmult_accel_l_A_0
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => l_A_15_address0,
        ce0 => l_A_15_ce0,
        we0 => l_A_15_we0,
        d0 => bitcast_ln42_1_fu_2662_p1,
        q0 => l_A_15_q0,
        address1 => grp_kernel_mmult_float_s_fu_2557_a_15_address1,
        ce1 => l_A_15_ce1,
        q1 => l_A_15_q1);

    l_B_0_U : component matmult_accel_l_B_0
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => l_B_0_address0,
        ce0 => l_B_0_ce0,
        we0 => l_B_0_we0,
        d0 => l_B_0_d0,
        q0 => l_B_0_q0,
        address1 => l_B_0_address1,
        ce1 => l_B_0_ce1,
        we1 => l_B_0_we1,
        d1 => l_B_0_d1,
        q1 => l_B_0_q1);

    l_B_1_U : component matmult_accel_l_B_0
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => l_B_1_address0,
        ce0 => l_B_1_ce0,
        we0 => l_B_1_we0,
        d0 => l_B_1_d0,
        q0 => l_B_1_q0,
        address1 => l_B_1_address1,
        ce1 => l_B_1_ce1,
        we1 => l_B_1_we1,
        d1 => l_B_1_d1,
        q1 => l_B_1_q1);

    l_B_2_U : component matmult_accel_l_B_0
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => l_B_2_address0,
        ce0 => l_B_2_ce0,
        we0 => l_B_2_we0,
        d0 => l_B_2_d0,
        q0 => l_B_2_q0,
        address1 => l_B_2_address1,
        ce1 => l_B_2_ce1,
        we1 => l_B_2_we1,
        d1 => l_B_2_d1,
        q1 => l_B_2_q1);

    l_B_3_U : component matmult_accel_l_B_0
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => l_B_3_address0,
        ce0 => l_B_3_ce0,
        we0 => l_B_3_we0,
        d0 => l_B_3_d0,
        q0 => l_B_3_q0,
        address1 => l_B_3_address1,
        ce1 => l_B_3_ce1,
        we1 => l_B_3_we1,
        d1 => l_B_3_d1,
        q1 => l_B_3_q1);

    l_B_4_U : component matmult_accel_l_B_0
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => l_B_4_address0,
        ce0 => l_B_4_ce0,
        we0 => l_B_4_we0,
        d0 => l_B_4_d0,
        q0 => l_B_4_q0,
        address1 => l_B_4_address1,
        ce1 => l_B_4_ce1,
        we1 => l_B_4_we1,
        d1 => l_B_4_d1,
        q1 => l_B_4_q1);

    l_B_5_U : component matmult_accel_l_B_0
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => l_B_5_address0,
        ce0 => l_B_5_ce0,
        we0 => l_B_5_we0,
        d0 => l_B_5_d0,
        q0 => l_B_5_q0,
        address1 => l_B_5_address1,
        ce1 => l_B_5_ce1,
        we1 => l_B_5_we1,
        d1 => l_B_5_d1,
        q1 => l_B_5_q1);

    l_B_6_U : component matmult_accel_l_B_0
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => l_B_6_address0,
        ce0 => l_B_6_ce0,
        we0 => l_B_6_we0,
        d0 => l_B_6_d0,
        q0 => l_B_6_q0,
        address1 => l_B_6_address1,
        ce1 => l_B_6_ce1,
        we1 => l_B_6_we1,
        d1 => l_B_6_d1,
        q1 => l_B_6_q1);

    l_B_7_U : component matmult_accel_l_B_0
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => l_B_7_address0,
        ce0 => l_B_7_ce0,
        we0 => l_B_7_we0,
        d0 => l_B_7_d0,
        q0 => l_B_7_q0,
        address1 => l_B_7_address1,
        ce1 => l_B_7_ce1,
        we1 => l_B_7_we1,
        d1 => l_B_7_d1,
        q1 => l_B_7_q1);

    l_B_8_U : component matmult_accel_l_B_0
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => l_B_8_address0,
        ce0 => l_B_8_ce0,
        we0 => l_B_8_we0,
        d0 => l_B_8_d0,
        q0 => l_B_8_q0,
        address1 => l_B_8_address1,
        ce1 => l_B_8_ce1,
        we1 => l_B_8_we1,
        d1 => l_B_8_d1,
        q1 => l_B_8_q1);

    l_B_9_U : component matmult_accel_l_B_0
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => l_B_9_address0,
        ce0 => l_B_9_ce0,
        we0 => l_B_9_we0,
        d0 => l_B_9_d0,
        q0 => l_B_9_q0,
        address1 => l_B_9_address1,
        ce1 => l_B_9_ce1,
        we1 => l_B_9_we1,
        d1 => l_B_9_d1,
        q1 => l_B_9_q1);

    l_B_10_U : component matmult_accel_l_B_0
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => l_B_10_address0,
        ce0 => l_B_10_ce0,
        we0 => l_B_10_we0,
        d0 => l_B_10_d0,
        q0 => l_B_10_q0,
        address1 => l_B_10_address1,
        ce1 => l_B_10_ce1,
        we1 => l_B_10_we1,
        d1 => l_B_10_d1,
        q1 => l_B_10_q1);

    l_B_11_U : component matmult_accel_l_B_0
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => l_B_11_address0,
        ce0 => l_B_11_ce0,
        we0 => l_B_11_we0,
        d0 => l_B_11_d0,
        q0 => l_B_11_q0,
        address1 => l_B_11_address1,
        ce1 => l_B_11_ce1,
        we1 => l_B_11_we1,
        d1 => l_B_11_d1,
        q1 => l_B_11_q1);

    l_B_12_U : component matmult_accel_l_B_0
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => l_B_12_address0,
        ce0 => l_B_12_ce0,
        we0 => l_B_12_we0,
        d0 => l_B_12_d0,
        q0 => l_B_12_q0,
        address1 => l_B_12_address1,
        ce1 => l_B_12_ce1,
        we1 => l_B_12_we1,
        d1 => l_B_12_d1,
        q1 => l_B_12_q1);

    l_B_13_U : component matmult_accel_l_B_0
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => l_B_13_address0,
        ce0 => l_B_13_ce0,
        we0 => l_B_13_we0,
        d0 => l_B_13_d0,
        q0 => l_B_13_q0,
        address1 => l_B_13_address1,
        ce1 => l_B_13_ce1,
        we1 => l_B_13_we1,
        d1 => l_B_13_d1,
        q1 => l_B_13_q1);

    l_B_14_U : component matmult_accel_l_B_0
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => l_B_14_address0,
        ce0 => l_B_14_ce0,
        we0 => l_B_14_we0,
        d0 => l_B_14_d0,
        q0 => l_B_14_q0,
        address1 => l_B_14_address1,
        ce1 => l_B_14_ce1,
        we1 => l_B_14_we1,
        d1 => l_B_14_d1,
        q1 => l_B_14_q1);

    l_B_15_U : component matmult_accel_l_B_0
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => l_B_15_address0,
        ce0 => l_B_15_ce0,
        we0 => l_B_15_we0,
        d0 => l_B_15_d0,
        q0 => l_B_15_q0,
        address1 => l_B_15_address1,
        ce1 => l_B_15_ce1,
        we1 => l_B_15_we1,
        d1 => l_B_15_d1,
        q1 => l_B_15_q1);

    l_C_0_U : component matmult_accel_l_C_0
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => l_C_0_address0,
        ce0 => l_C_0_ce0,
        we0 => l_C_0_we0,
        d0 => grp_kernel_mmult_float_s_fu_2557_out_0_d0,
        q0 => l_C_0_q0);

    l_C_1_U : component matmult_accel_l_C_1
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_kernel_mmult_float_s_fu_2557_out_1_address0,
        ce0 => grp_kernel_mmult_float_s_fu_2557_out_1_ce0,
        we0 => grp_kernel_mmult_float_s_fu_2557_out_1_we0,
        d0 => grp_kernel_mmult_float_s_fu_2557_out_1_d0);

    l_C_2_U : component matmult_accel_l_C_1
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_kernel_mmult_float_s_fu_2557_out_2_address0,
        ce0 => grp_kernel_mmult_float_s_fu_2557_out_2_ce0,
        we0 => grp_kernel_mmult_float_s_fu_2557_out_2_we0,
        d0 => grp_kernel_mmult_float_s_fu_2557_out_2_d0);

    l_C_3_U : component matmult_accel_l_C_1
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_kernel_mmult_float_s_fu_2557_out_3_address0,
        ce0 => grp_kernel_mmult_float_s_fu_2557_out_3_ce0,
        we0 => grp_kernel_mmult_float_s_fu_2557_out_3_we0,
        d0 => grp_kernel_mmult_float_s_fu_2557_out_3_d0);

    l_C_4_U : component matmult_accel_l_C_1
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_kernel_mmult_float_s_fu_2557_out_4_address0,
        ce0 => grp_kernel_mmult_float_s_fu_2557_out_4_ce0,
        we0 => grp_kernel_mmult_float_s_fu_2557_out_4_we0,
        d0 => grp_kernel_mmult_float_s_fu_2557_out_4_d0);

    l_C_5_U : component matmult_accel_l_C_1
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_kernel_mmult_float_s_fu_2557_out_5_address0,
        ce0 => grp_kernel_mmult_float_s_fu_2557_out_5_ce0,
        we0 => grp_kernel_mmult_float_s_fu_2557_out_5_we0,
        d0 => grp_kernel_mmult_float_s_fu_2557_out_5_d0);

    l_C_6_U : component matmult_accel_l_C_1
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_kernel_mmult_float_s_fu_2557_out_6_address0,
        ce0 => grp_kernel_mmult_float_s_fu_2557_out_6_ce0,
        we0 => grp_kernel_mmult_float_s_fu_2557_out_6_we0,
        d0 => grp_kernel_mmult_float_s_fu_2557_out_6_d0);

    l_C_7_U : component matmult_accel_l_C_1
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_kernel_mmult_float_s_fu_2557_out_7_address0,
        ce0 => grp_kernel_mmult_float_s_fu_2557_out_7_ce0,
        we0 => grp_kernel_mmult_float_s_fu_2557_out_7_we0,
        d0 => grp_kernel_mmult_float_s_fu_2557_out_7_d0);

    l_C_8_U : component matmult_accel_l_C_1
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_kernel_mmult_float_s_fu_2557_out_8_address0,
        ce0 => grp_kernel_mmult_float_s_fu_2557_out_8_ce0,
        we0 => grp_kernel_mmult_float_s_fu_2557_out_8_we0,
        d0 => grp_kernel_mmult_float_s_fu_2557_out_8_d0);

    l_C_9_U : component matmult_accel_l_C_1
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_kernel_mmult_float_s_fu_2557_out_9_address0,
        ce0 => grp_kernel_mmult_float_s_fu_2557_out_9_ce0,
        we0 => grp_kernel_mmult_float_s_fu_2557_out_9_we0,
        d0 => grp_kernel_mmult_float_s_fu_2557_out_9_d0);

    l_C_10_U : component matmult_accel_l_C_1
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_kernel_mmult_float_s_fu_2557_out_10_address0,
        ce0 => grp_kernel_mmult_float_s_fu_2557_out_10_ce0,
        we0 => grp_kernel_mmult_float_s_fu_2557_out_10_we0,
        d0 => grp_kernel_mmult_float_s_fu_2557_out_10_d0);

    l_C_11_U : component matmult_accel_l_C_1
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_kernel_mmult_float_s_fu_2557_out_11_address0,
        ce0 => grp_kernel_mmult_float_s_fu_2557_out_11_ce0,
        we0 => grp_kernel_mmult_float_s_fu_2557_out_11_we0,
        d0 => grp_kernel_mmult_float_s_fu_2557_out_11_d0);

    l_C_12_U : component matmult_accel_l_C_1
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_kernel_mmult_float_s_fu_2557_out_12_address0,
        ce0 => grp_kernel_mmult_float_s_fu_2557_out_12_ce0,
        we0 => grp_kernel_mmult_float_s_fu_2557_out_12_we0,
        d0 => grp_kernel_mmult_float_s_fu_2557_out_12_d0);

    l_C_13_U : component matmult_accel_l_C_1
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_kernel_mmult_float_s_fu_2557_out_13_address0,
        ce0 => grp_kernel_mmult_float_s_fu_2557_out_13_ce0,
        we0 => grp_kernel_mmult_float_s_fu_2557_out_13_we0,
        d0 => grp_kernel_mmult_float_s_fu_2557_out_13_d0);

    l_C_14_U : component matmult_accel_l_C_1
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_kernel_mmult_float_s_fu_2557_out_14_address0,
        ce0 => grp_kernel_mmult_float_s_fu_2557_out_14_ce0,
        we0 => grp_kernel_mmult_float_s_fu_2557_out_14_we0,
        d0 => grp_kernel_mmult_float_s_fu_2557_out_14_d0);

    l_C_15_U : component matmult_accel_l_C_0
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => l_C_15_address0,
        ce0 => l_C_15_ce0,
        we0 => l_C_15_we0,
        d0 => grp_kernel_mmult_float_s_fu_2557_out_15_d0,
        q0 => l_C_15_q0);

    grp_kernel_mmult_float_s_fu_2557 : component matmult_accel_kernel_mmult_float_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_kernel_mmult_float_s_fu_2557_ap_start,
        ap_done => grp_kernel_mmult_float_s_fu_2557_ap_done,
        ap_idle => grp_kernel_mmult_float_s_fu_2557_ap_idle,
        ap_ready => grp_kernel_mmult_float_s_fu_2557_ap_ready,
        a_0_address0 => grp_kernel_mmult_float_s_fu_2557_a_0_address0,
        a_0_ce0 => grp_kernel_mmult_float_s_fu_2557_a_0_ce0,
        a_0_q0 => l_A_0_q0,
        a_0_address1 => grp_kernel_mmult_float_s_fu_2557_a_0_address1,
        a_0_ce1 => grp_kernel_mmult_float_s_fu_2557_a_0_ce1,
        a_0_q1 => l_A_0_q1,
        a_1_address0 => grp_kernel_mmult_float_s_fu_2557_a_1_address0,
        a_1_ce0 => grp_kernel_mmult_float_s_fu_2557_a_1_ce0,
        a_1_q0 => l_A_1_q0,
        a_1_address1 => grp_kernel_mmult_float_s_fu_2557_a_1_address1,
        a_1_ce1 => grp_kernel_mmult_float_s_fu_2557_a_1_ce1,
        a_1_q1 => l_A_1_q1,
        a_2_address0 => grp_kernel_mmult_float_s_fu_2557_a_2_address0,
        a_2_ce0 => grp_kernel_mmult_float_s_fu_2557_a_2_ce0,
        a_2_q0 => l_A_2_q0,
        a_2_address1 => grp_kernel_mmult_float_s_fu_2557_a_2_address1,
        a_2_ce1 => grp_kernel_mmult_float_s_fu_2557_a_2_ce1,
        a_2_q1 => l_A_2_q1,
        a_3_address0 => grp_kernel_mmult_float_s_fu_2557_a_3_address0,
        a_3_ce0 => grp_kernel_mmult_float_s_fu_2557_a_3_ce0,
        a_3_q0 => l_A_3_q0,
        a_3_address1 => grp_kernel_mmult_float_s_fu_2557_a_3_address1,
        a_3_ce1 => grp_kernel_mmult_float_s_fu_2557_a_3_ce1,
        a_3_q1 => l_A_3_q1,
        a_4_address0 => grp_kernel_mmult_float_s_fu_2557_a_4_address0,
        a_4_ce0 => grp_kernel_mmult_float_s_fu_2557_a_4_ce0,
        a_4_q0 => l_A_4_q0,
        a_4_address1 => grp_kernel_mmult_float_s_fu_2557_a_4_address1,
        a_4_ce1 => grp_kernel_mmult_float_s_fu_2557_a_4_ce1,
        a_4_q1 => l_A_4_q1,
        a_5_address0 => grp_kernel_mmult_float_s_fu_2557_a_5_address0,
        a_5_ce0 => grp_kernel_mmult_float_s_fu_2557_a_5_ce0,
        a_5_q0 => l_A_5_q0,
        a_5_address1 => grp_kernel_mmult_float_s_fu_2557_a_5_address1,
        a_5_ce1 => grp_kernel_mmult_float_s_fu_2557_a_5_ce1,
        a_5_q1 => l_A_5_q1,
        a_6_address0 => grp_kernel_mmult_float_s_fu_2557_a_6_address0,
        a_6_ce0 => grp_kernel_mmult_float_s_fu_2557_a_6_ce0,
        a_6_q0 => l_A_6_q0,
        a_6_address1 => grp_kernel_mmult_float_s_fu_2557_a_6_address1,
        a_6_ce1 => grp_kernel_mmult_float_s_fu_2557_a_6_ce1,
        a_6_q1 => l_A_6_q1,
        a_7_address0 => grp_kernel_mmult_float_s_fu_2557_a_7_address0,
        a_7_ce0 => grp_kernel_mmult_float_s_fu_2557_a_7_ce0,
        a_7_q0 => l_A_7_q0,
        a_7_address1 => grp_kernel_mmult_float_s_fu_2557_a_7_address1,
        a_7_ce1 => grp_kernel_mmult_float_s_fu_2557_a_7_ce1,
        a_7_q1 => l_A_7_q1,
        a_8_address0 => grp_kernel_mmult_float_s_fu_2557_a_8_address0,
        a_8_ce0 => grp_kernel_mmult_float_s_fu_2557_a_8_ce0,
        a_8_q0 => l_A_8_q0,
        a_8_address1 => grp_kernel_mmult_float_s_fu_2557_a_8_address1,
        a_8_ce1 => grp_kernel_mmult_float_s_fu_2557_a_8_ce1,
        a_8_q1 => l_A_8_q1,
        a_9_address0 => grp_kernel_mmult_float_s_fu_2557_a_9_address0,
        a_9_ce0 => grp_kernel_mmult_float_s_fu_2557_a_9_ce0,
        a_9_q0 => l_A_9_q0,
        a_9_address1 => grp_kernel_mmult_float_s_fu_2557_a_9_address1,
        a_9_ce1 => grp_kernel_mmult_float_s_fu_2557_a_9_ce1,
        a_9_q1 => l_A_9_q1,
        a_10_address0 => grp_kernel_mmult_float_s_fu_2557_a_10_address0,
        a_10_ce0 => grp_kernel_mmult_float_s_fu_2557_a_10_ce0,
        a_10_q0 => l_A_10_q0,
        a_10_address1 => grp_kernel_mmult_float_s_fu_2557_a_10_address1,
        a_10_ce1 => grp_kernel_mmult_float_s_fu_2557_a_10_ce1,
        a_10_q1 => l_A_10_q1,
        a_11_address0 => grp_kernel_mmult_float_s_fu_2557_a_11_address0,
        a_11_ce0 => grp_kernel_mmult_float_s_fu_2557_a_11_ce0,
        a_11_q0 => l_A_11_q0,
        a_11_address1 => grp_kernel_mmult_float_s_fu_2557_a_11_address1,
        a_11_ce1 => grp_kernel_mmult_float_s_fu_2557_a_11_ce1,
        a_11_q1 => l_A_11_q1,
        a_12_address0 => grp_kernel_mmult_float_s_fu_2557_a_12_address0,
        a_12_ce0 => grp_kernel_mmult_float_s_fu_2557_a_12_ce0,
        a_12_q0 => l_A_12_q0,
        a_12_address1 => grp_kernel_mmult_float_s_fu_2557_a_12_address1,
        a_12_ce1 => grp_kernel_mmult_float_s_fu_2557_a_12_ce1,
        a_12_q1 => l_A_12_q1,
        a_13_address0 => grp_kernel_mmult_float_s_fu_2557_a_13_address0,
        a_13_ce0 => grp_kernel_mmult_float_s_fu_2557_a_13_ce0,
        a_13_q0 => l_A_13_q0,
        a_13_address1 => grp_kernel_mmult_float_s_fu_2557_a_13_address1,
        a_13_ce1 => grp_kernel_mmult_float_s_fu_2557_a_13_ce1,
        a_13_q1 => l_A_13_q1,
        a_14_address0 => grp_kernel_mmult_float_s_fu_2557_a_14_address0,
        a_14_ce0 => grp_kernel_mmult_float_s_fu_2557_a_14_ce0,
        a_14_q0 => l_A_14_q0,
        a_14_address1 => grp_kernel_mmult_float_s_fu_2557_a_14_address1,
        a_14_ce1 => grp_kernel_mmult_float_s_fu_2557_a_14_ce1,
        a_14_q1 => l_A_14_q1,
        a_15_address0 => grp_kernel_mmult_float_s_fu_2557_a_15_address0,
        a_15_ce0 => grp_kernel_mmult_float_s_fu_2557_a_15_ce0,
        a_15_q0 => l_A_15_q0,
        a_15_address1 => grp_kernel_mmult_float_s_fu_2557_a_15_address1,
        a_15_ce1 => grp_kernel_mmult_float_s_fu_2557_a_15_ce1,
        a_15_q1 => l_A_15_q1,
        b_0_address0 => grp_kernel_mmult_float_s_fu_2557_b_0_address0,
        b_0_ce0 => grp_kernel_mmult_float_s_fu_2557_b_0_ce0,
        b_0_q0 => l_B_0_q0,
        b_0_address1 => grp_kernel_mmult_float_s_fu_2557_b_0_address1,
        b_0_ce1 => grp_kernel_mmult_float_s_fu_2557_b_0_ce1,
        b_0_q1 => l_B_0_q1,
        b_1_address0 => grp_kernel_mmult_float_s_fu_2557_b_1_address0,
        b_1_ce0 => grp_kernel_mmult_float_s_fu_2557_b_1_ce0,
        b_1_q0 => l_B_1_q0,
        b_1_address1 => grp_kernel_mmult_float_s_fu_2557_b_1_address1,
        b_1_ce1 => grp_kernel_mmult_float_s_fu_2557_b_1_ce1,
        b_1_q1 => l_B_1_q1,
        b_2_address0 => grp_kernel_mmult_float_s_fu_2557_b_2_address0,
        b_2_ce0 => grp_kernel_mmult_float_s_fu_2557_b_2_ce0,
        b_2_q0 => l_B_2_q0,
        b_2_address1 => grp_kernel_mmult_float_s_fu_2557_b_2_address1,
        b_2_ce1 => grp_kernel_mmult_float_s_fu_2557_b_2_ce1,
        b_2_q1 => l_B_2_q1,
        b_3_address0 => grp_kernel_mmult_float_s_fu_2557_b_3_address0,
        b_3_ce0 => grp_kernel_mmult_float_s_fu_2557_b_3_ce0,
        b_3_q0 => l_B_3_q0,
        b_3_address1 => grp_kernel_mmult_float_s_fu_2557_b_3_address1,
        b_3_ce1 => grp_kernel_mmult_float_s_fu_2557_b_3_ce1,
        b_3_q1 => l_B_3_q1,
        b_4_address0 => grp_kernel_mmult_float_s_fu_2557_b_4_address0,
        b_4_ce0 => grp_kernel_mmult_float_s_fu_2557_b_4_ce0,
        b_4_q0 => l_B_4_q0,
        b_4_address1 => grp_kernel_mmult_float_s_fu_2557_b_4_address1,
        b_4_ce1 => grp_kernel_mmult_float_s_fu_2557_b_4_ce1,
        b_4_q1 => l_B_4_q1,
        b_5_address0 => grp_kernel_mmult_float_s_fu_2557_b_5_address0,
        b_5_ce0 => grp_kernel_mmult_float_s_fu_2557_b_5_ce0,
        b_5_q0 => l_B_5_q0,
        b_5_address1 => grp_kernel_mmult_float_s_fu_2557_b_5_address1,
        b_5_ce1 => grp_kernel_mmult_float_s_fu_2557_b_5_ce1,
        b_5_q1 => l_B_5_q1,
        b_6_address0 => grp_kernel_mmult_float_s_fu_2557_b_6_address0,
        b_6_ce0 => grp_kernel_mmult_float_s_fu_2557_b_6_ce0,
        b_6_q0 => l_B_6_q0,
        b_6_address1 => grp_kernel_mmult_float_s_fu_2557_b_6_address1,
        b_6_ce1 => grp_kernel_mmult_float_s_fu_2557_b_6_ce1,
        b_6_q1 => l_B_6_q1,
        b_7_address0 => grp_kernel_mmult_float_s_fu_2557_b_7_address0,
        b_7_ce0 => grp_kernel_mmult_float_s_fu_2557_b_7_ce0,
        b_7_q0 => l_B_7_q0,
        b_7_address1 => grp_kernel_mmult_float_s_fu_2557_b_7_address1,
        b_7_ce1 => grp_kernel_mmult_float_s_fu_2557_b_7_ce1,
        b_7_q1 => l_B_7_q1,
        b_8_address0 => grp_kernel_mmult_float_s_fu_2557_b_8_address0,
        b_8_ce0 => grp_kernel_mmult_float_s_fu_2557_b_8_ce0,
        b_8_q0 => l_B_8_q0,
        b_8_address1 => grp_kernel_mmult_float_s_fu_2557_b_8_address1,
        b_8_ce1 => grp_kernel_mmult_float_s_fu_2557_b_8_ce1,
        b_8_q1 => l_B_8_q1,
        b_9_address0 => grp_kernel_mmult_float_s_fu_2557_b_9_address0,
        b_9_ce0 => grp_kernel_mmult_float_s_fu_2557_b_9_ce0,
        b_9_q0 => l_B_9_q0,
        b_9_address1 => grp_kernel_mmult_float_s_fu_2557_b_9_address1,
        b_9_ce1 => grp_kernel_mmult_float_s_fu_2557_b_9_ce1,
        b_9_q1 => l_B_9_q1,
        b_10_address0 => grp_kernel_mmult_float_s_fu_2557_b_10_address0,
        b_10_ce0 => grp_kernel_mmult_float_s_fu_2557_b_10_ce0,
        b_10_q0 => l_B_10_q0,
        b_10_address1 => grp_kernel_mmult_float_s_fu_2557_b_10_address1,
        b_10_ce1 => grp_kernel_mmult_float_s_fu_2557_b_10_ce1,
        b_10_q1 => l_B_10_q1,
        b_11_address0 => grp_kernel_mmult_float_s_fu_2557_b_11_address0,
        b_11_ce0 => grp_kernel_mmult_float_s_fu_2557_b_11_ce0,
        b_11_q0 => l_B_11_q0,
        b_11_address1 => grp_kernel_mmult_float_s_fu_2557_b_11_address1,
        b_11_ce1 => grp_kernel_mmult_float_s_fu_2557_b_11_ce1,
        b_11_q1 => l_B_11_q1,
        b_12_address0 => grp_kernel_mmult_float_s_fu_2557_b_12_address0,
        b_12_ce0 => grp_kernel_mmult_float_s_fu_2557_b_12_ce0,
        b_12_q0 => l_B_12_q0,
        b_12_address1 => grp_kernel_mmult_float_s_fu_2557_b_12_address1,
        b_12_ce1 => grp_kernel_mmult_float_s_fu_2557_b_12_ce1,
        b_12_q1 => l_B_12_q1,
        b_13_address0 => grp_kernel_mmult_float_s_fu_2557_b_13_address0,
        b_13_ce0 => grp_kernel_mmult_float_s_fu_2557_b_13_ce0,
        b_13_q0 => l_B_13_q0,
        b_13_address1 => grp_kernel_mmult_float_s_fu_2557_b_13_address1,
        b_13_ce1 => grp_kernel_mmult_float_s_fu_2557_b_13_ce1,
        b_13_q1 => l_B_13_q1,
        b_14_address0 => grp_kernel_mmult_float_s_fu_2557_b_14_address0,
        b_14_ce0 => grp_kernel_mmult_float_s_fu_2557_b_14_ce0,
        b_14_q0 => l_B_14_q0,
        b_14_address1 => grp_kernel_mmult_float_s_fu_2557_b_14_address1,
        b_14_ce1 => grp_kernel_mmult_float_s_fu_2557_b_14_ce1,
        b_14_q1 => l_B_14_q1,
        b_15_address0 => grp_kernel_mmult_float_s_fu_2557_b_15_address0,
        b_15_ce0 => grp_kernel_mmult_float_s_fu_2557_b_15_ce0,
        b_15_q0 => l_B_15_q0,
        b_15_address1 => grp_kernel_mmult_float_s_fu_2557_b_15_address1,
        b_15_ce1 => grp_kernel_mmult_float_s_fu_2557_b_15_ce1,
        b_15_q1 => l_B_15_q1,
        out_0_address0 => grp_kernel_mmult_float_s_fu_2557_out_0_address0,
        out_0_ce0 => grp_kernel_mmult_float_s_fu_2557_out_0_ce0,
        out_0_we0 => grp_kernel_mmult_float_s_fu_2557_out_0_we0,
        out_0_d0 => grp_kernel_mmult_float_s_fu_2557_out_0_d0,
        out_1_address0 => grp_kernel_mmult_float_s_fu_2557_out_1_address0,
        out_1_ce0 => grp_kernel_mmult_float_s_fu_2557_out_1_ce0,
        out_1_we0 => grp_kernel_mmult_float_s_fu_2557_out_1_we0,
        out_1_d0 => grp_kernel_mmult_float_s_fu_2557_out_1_d0,
        out_2_address0 => grp_kernel_mmult_float_s_fu_2557_out_2_address0,
        out_2_ce0 => grp_kernel_mmult_float_s_fu_2557_out_2_ce0,
        out_2_we0 => grp_kernel_mmult_float_s_fu_2557_out_2_we0,
        out_2_d0 => grp_kernel_mmult_float_s_fu_2557_out_2_d0,
        out_3_address0 => grp_kernel_mmult_float_s_fu_2557_out_3_address0,
        out_3_ce0 => grp_kernel_mmult_float_s_fu_2557_out_3_ce0,
        out_3_we0 => grp_kernel_mmult_float_s_fu_2557_out_3_we0,
        out_3_d0 => grp_kernel_mmult_float_s_fu_2557_out_3_d0,
        out_4_address0 => grp_kernel_mmult_float_s_fu_2557_out_4_address0,
        out_4_ce0 => grp_kernel_mmult_float_s_fu_2557_out_4_ce0,
        out_4_we0 => grp_kernel_mmult_float_s_fu_2557_out_4_we0,
        out_4_d0 => grp_kernel_mmult_float_s_fu_2557_out_4_d0,
        out_5_address0 => grp_kernel_mmult_float_s_fu_2557_out_5_address0,
        out_5_ce0 => grp_kernel_mmult_float_s_fu_2557_out_5_ce0,
        out_5_we0 => grp_kernel_mmult_float_s_fu_2557_out_5_we0,
        out_5_d0 => grp_kernel_mmult_float_s_fu_2557_out_5_d0,
        out_6_address0 => grp_kernel_mmult_float_s_fu_2557_out_6_address0,
        out_6_ce0 => grp_kernel_mmult_float_s_fu_2557_out_6_ce0,
        out_6_we0 => grp_kernel_mmult_float_s_fu_2557_out_6_we0,
        out_6_d0 => grp_kernel_mmult_float_s_fu_2557_out_6_d0,
        out_7_address0 => grp_kernel_mmult_float_s_fu_2557_out_7_address0,
        out_7_ce0 => grp_kernel_mmult_float_s_fu_2557_out_7_ce0,
        out_7_we0 => grp_kernel_mmult_float_s_fu_2557_out_7_we0,
        out_7_d0 => grp_kernel_mmult_float_s_fu_2557_out_7_d0,
        out_8_address0 => grp_kernel_mmult_float_s_fu_2557_out_8_address0,
        out_8_ce0 => grp_kernel_mmult_float_s_fu_2557_out_8_ce0,
        out_8_we0 => grp_kernel_mmult_float_s_fu_2557_out_8_we0,
        out_8_d0 => grp_kernel_mmult_float_s_fu_2557_out_8_d0,
        out_9_address0 => grp_kernel_mmult_float_s_fu_2557_out_9_address0,
        out_9_ce0 => grp_kernel_mmult_float_s_fu_2557_out_9_ce0,
        out_9_we0 => grp_kernel_mmult_float_s_fu_2557_out_9_we0,
        out_9_d0 => grp_kernel_mmult_float_s_fu_2557_out_9_d0,
        out_10_address0 => grp_kernel_mmult_float_s_fu_2557_out_10_address0,
        out_10_ce0 => grp_kernel_mmult_float_s_fu_2557_out_10_ce0,
        out_10_we0 => grp_kernel_mmult_float_s_fu_2557_out_10_we0,
        out_10_d0 => grp_kernel_mmult_float_s_fu_2557_out_10_d0,
        out_11_address0 => grp_kernel_mmult_float_s_fu_2557_out_11_address0,
        out_11_ce0 => grp_kernel_mmult_float_s_fu_2557_out_11_ce0,
        out_11_we0 => grp_kernel_mmult_float_s_fu_2557_out_11_we0,
        out_11_d0 => grp_kernel_mmult_float_s_fu_2557_out_11_d0,
        out_12_address0 => grp_kernel_mmult_float_s_fu_2557_out_12_address0,
        out_12_ce0 => grp_kernel_mmult_float_s_fu_2557_out_12_ce0,
        out_12_we0 => grp_kernel_mmult_float_s_fu_2557_out_12_we0,
        out_12_d0 => grp_kernel_mmult_float_s_fu_2557_out_12_d0,
        out_13_address0 => grp_kernel_mmult_float_s_fu_2557_out_13_address0,
        out_13_ce0 => grp_kernel_mmult_float_s_fu_2557_out_13_ce0,
        out_13_we0 => grp_kernel_mmult_float_s_fu_2557_out_13_we0,
        out_13_d0 => grp_kernel_mmult_float_s_fu_2557_out_13_d0,
        out_14_address0 => grp_kernel_mmult_float_s_fu_2557_out_14_address0,
        out_14_ce0 => grp_kernel_mmult_float_s_fu_2557_out_14_ce0,
        out_14_we0 => grp_kernel_mmult_float_s_fu_2557_out_14_we0,
        out_14_d0 => grp_kernel_mmult_float_s_fu_2557_out_14_d0,
        out_15_address0 => grp_kernel_mmult_float_s_fu_2557_out_15_address0,
        out_15_ce0 => grp_kernel_mmult_float_s_fu_2557_out_15_ce0,
        out_15_we0 => grp_kernel_mmult_float_s_fu_2557_out_15_we0,
        out_15_d0 => grp_kernel_mmult_float_s_fu_2557_out_15_d0);

    regslice_both_in_V_data_V_U : component matmult_accel_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_r_TDATA,
        vld_in => in_r_TVALID,
        ack_in => regslice_both_in_V_data_V_U_ack_in,
        data_out => in_r_TDATA_int_regslice,
        vld_out => in_r_TVALID_int_regslice,
        ack_out => in_r_TREADY_int_regslice,
        apdone_blk => regslice_both_in_V_data_V_U_apdone_blk);

    regslice_both_in_V_keep_V_U : component matmult_accel_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_r_TKEEP,
        vld_in => in_r_TVALID,
        ack_in => regslice_both_in_V_keep_V_U_ack_in,
        data_out => in_r_TKEEP_int_regslice,
        vld_out => regslice_both_in_V_keep_V_U_vld_out,
        ack_out => in_r_TREADY_int_regslice,
        apdone_blk => regslice_both_in_V_keep_V_U_apdone_blk);

    regslice_both_in_V_strb_V_U : component matmult_accel_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_r_TSTRB,
        vld_in => in_r_TVALID,
        ack_in => regslice_both_in_V_strb_V_U_ack_in,
        data_out => in_r_TSTRB_int_regslice,
        vld_out => regslice_both_in_V_strb_V_U_vld_out,
        ack_out => in_r_TREADY_int_regslice,
        apdone_blk => regslice_both_in_V_strb_V_U_apdone_blk);

    regslice_both_in_V_last_V_U : component matmult_accel_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_r_TLAST,
        vld_in => in_r_TVALID,
        ack_in => regslice_both_in_V_last_V_U_ack_in,
        data_out => in_r_TLAST_int_regslice,
        vld_out => regslice_both_in_V_last_V_U_vld_out,
        ack_out => in_r_TREADY_int_regslice,
        apdone_blk => regslice_both_in_V_last_V_U_apdone_blk);

    regslice_both_out_V_data_V_U : component matmult_accel_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => out_r_TDATA_int_regslice,
        vld_in => out_r_TVALID_int_regslice,
        ack_in => out_r_TREADY_int_regslice,
        data_out => out_r_TDATA,
        vld_out => regslice_both_out_V_data_V_U_vld_out,
        ack_out => out_r_TREADY,
        apdone_blk => regslice_both_out_V_data_V_U_apdone_blk);

    regslice_both_out_V_keep_V_U : component matmult_accel_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv4_F,
        vld_in => out_r_TVALID_int_regslice,
        ack_in => regslice_both_out_V_keep_V_U_ack_in_dummy,
        data_out => out_r_TKEEP,
        vld_out => regslice_both_out_V_keep_V_U_vld_out,
        ack_out => out_r_TREADY,
        apdone_blk => regslice_both_out_V_keep_V_U_apdone_blk);

    regslice_both_out_V_strb_V_U : component matmult_accel_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv4_0,
        vld_in => out_r_TVALID_int_regslice,
        ack_in => regslice_both_out_V_strb_V_U_ack_in_dummy,
        data_out => out_r_TSTRB,
        vld_out => regslice_both_out_V_strb_V_U_vld_out,
        ack_out => out_r_TREADY,
        apdone_blk => regslice_both_out_V_strb_V_U_apdone_blk);

    regslice_both_out_V_last_V_U : component matmult_accel_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => last_V_reg_3300,
        vld_in => out_r_TVALID_int_regslice,
        ack_in => regslice_both_out_V_last_V_U_ack_in_dummy,
        data_out => out_r_TLAST,
        vld_out => regslice_both_out_V_last_V_U_vld_out,
        ack_out => out_r_TREADY,
        apdone_blk => regslice_both_out_V_last_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state4) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp1_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_condition_pp2_exit_iter0_state15))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
                elsif (((grp_kernel_mmult_float_s_fu_2557_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp2_exit_iter0_state15)) then 
                        ap_enable_reg_pp2_iter1 <= (ap_const_logic_1 xor ap_condition_pp2_exit_iter0_state15);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
                elsif (((grp_kernel_mmult_float_s_fu_2557_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                    ap_enable_reg_pp2_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_kernel_mmult_float_s_fu_2557_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_kernel_mmult_float_s_fu_2557_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    grp_kernel_mmult_float_s_fu_2557_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_kernel_mmult_float_s_fu_2557_ap_ready = ap_const_logic_1)) then 
                    grp_kernel_mmult_float_s_fu_2557_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_1_reg_2535_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                i_1_reg_2535 <= ap_const_lv11_0;
            elsif (((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                i_1_reg_2535 <= add_ln47_reg_3209;
            end if; 
        end if;
    end process;

    i_2_reg_2546_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_kernel_mmult_float_s_fu_2557_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                i_2_reg_2546 <= ap_const_lv11_0;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln62_fu_3160_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
                i_2_reg_2546 <= add_ln62_fu_3154_p2;
            end if; 
        end if;
    end process;

    i_reg_2524_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_reg_2524 <= ap_const_lv11_0;
            elsif ((not(((icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (in_r_TVALID_int_regslice = ap_const_logic_0))) and (icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                i_reg_2524 <= add_ln34_fu_2621_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                add_ln47_reg_3209 <= add_ln47_fu_2681_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then
                    bitcast_ln55_1_reg_3245(0) <= bitcast_ln55_1_fu_2758_p1(0);
                    shl_ln_reg_3227(9 downto 4) <= shl_ln_fu_2727_p3(9 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                icmp_ln47_reg_3214 <= icmp_ln47_fu_2687_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                icmp_ln62_reg_3286 <= icmp_ln62_fu_3160_p2;
                icmp_ln62_reg_3286_pp2_iter1_reg <= icmp_ln62_reg_3286;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (icmp_ln62_fu_3160_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                last_V_reg_3300 <= last_V_fu_3172_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln47_fu_2687_p2 = ap_const_lv1_0))) then
                trunc_ln55_reg_3222 <= trunc_ln55_fu_2703_p1;
                trunc_ln_reg_3218 <= ap_phi_mux_i_1_phi_fu_2539_p4(9 downto 6);
            end if;
        end if;
    end process;
    shl_ln_reg_3227(3 downto 0) <= "0000";
    bitcast_ln55_1_reg_3245(31 downto 1) <= "0000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln34_fu_2627_p2, ap_enable_reg_pp1_iter0, ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter2, icmp_ln47_fu_2687_p2, ap_enable_reg_pp2_iter0, icmp_ln62_fu_3160_p2, ap_block_pp1_stage0_subdone, ap_block_pp1_stage7_subdone, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_ap_done, ap_block_pp2_stage0_subdone, ap_CS_fsm_state18, regslice_both_out_V_data_V_U_apdone_blk, ap_block_pp1_stage1_subdone, ap_block_pp1_stage2_subdone, ap_block_pp1_stage3_subdone, ap_block_pp1_stage4_subdone, ap_block_pp1_stage5_subdone, ap_block_pp1_stage6_subdone, in_r_TVALID_int_regslice)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if ((not(((icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (in_r_TVALID_int_regslice = ap_const_logic_0))) and (icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                elsif ((not(((icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (in_r_TVALID_int_regslice = ap_const_logic_0))) and (icmp_ln34_fu_2627_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (icmp_ln47_fu_2687_p2 = ap_const_lv1_1))) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage1;
                elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (icmp_ln47_fu_2687_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_pp1_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage1;
                end if;
            when ap_ST_fsm_pp1_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage2;
                end if;
            when ap_ST_fsm_pp1_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage3;
                end if;
            when ap_ST_fsm_pp1_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage4;
                end if;
            when ap_ST_fsm_pp1_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage5;
                end if;
            when ap_ST_fsm_pp1_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage6;
                end if;
            when ap_ST_fsm_pp1_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage7;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((grp_kernel_mmult_float_s_fu_2557_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_pp2_stage0 => 
                if ((not(((ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (icmp_ln62_fu_3160_p2 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) and not(((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                elsif ((((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) or ((ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (icmp_ln62_fu_3160_p2 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                end if;
            when ap_ST_fsm_state18 => 
                if (((regslice_both_out_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln34_fu_2621_p2 <= std_logic_vector(unsigned(i_reg_2524) + unsigned(ap_const_lv11_1));
    add_ln47_fu_2681_p2 <= std_logic_vector(unsigned(ap_phi_mux_i_1_phi_fu_2539_p4) + unsigned(ap_const_lv11_1));
    add_ln62_fu_3154_p2 <= std_logic_vector(unsigned(i_2_reg_2546) + unsigned(ap_const_lv11_1));
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(3);
    ap_CS_fsm_pp1_stage1 <= ap_CS_fsm(4);
    ap_CS_fsm_pp1_stage2 <= ap_CS_fsm(5);
    ap_CS_fsm_pp1_stage3 <= ap_CS_fsm(6);
    ap_CS_fsm_pp1_stage4 <= ap_CS_fsm(7);
    ap_CS_fsm_pp1_stage5 <= ap_CS_fsm(8);
    ap_CS_fsm_pp1_stage6 <= ap_CS_fsm(9);
    ap_CS_fsm_pp1_stage7 <= ap_CS_fsm(10);
    ap_CS_fsm_pp2_stage0 <= ap_CS_fsm(13);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state13 <= ap_CS_fsm(11);
    ap_CS_fsm_state14 <= ap_CS_fsm(12);
    ap_CS_fsm_state18 <= ap_CS_fsm(14);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage1_11001_assign_proc : process(ap_enable_reg_pp1_iter0, icmp_ln47_reg_3214, in_r_TVALID_int_regslice)
    begin
                ap_block_pp1_stage1_11001 <= ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (in_r_TVALID_int_regslice = ap_const_logic_0));
    end process;


    ap_block_pp1_stage1_subdone_assign_proc : process(ap_enable_reg_pp1_iter0, icmp_ln47_reg_3214, in_r_TVALID_int_regslice)
    begin
                ap_block_pp1_stage1_subdone <= ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (in_r_TVALID_int_regslice = ap_const_logic_0));
    end process;

        ap_block_pp1_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage6_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage7_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp2_stage0_01001_assign_proc : process(ap_enable_reg_pp2_iter1, icmp_ln62_reg_3286, ap_enable_reg_pp2_iter2, icmp_ln62_reg_3286_pp2_iter1_reg, out_r_TREADY_int_regslice)
    begin
                ap_block_pp2_stage0_01001 <= (((icmp_ln62_reg_3286_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (out_r_TREADY_int_regslice = ap_const_logic_0)) or ((icmp_ln62_reg_3286 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (out_r_TREADY_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_pp2_stage0_11001_assign_proc : process(ap_enable_reg_pp2_iter1, icmp_ln62_reg_3286, ap_enable_reg_pp2_iter2, icmp_ln62_reg_3286_pp2_iter1_reg, ap_block_state16_io, ap_block_state17_io, out_r_TREADY_int_regslice)
    begin
                ap_block_pp2_stage0_11001 <= (((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state17_io) or ((icmp_ln62_reg_3286_pp2_iter1_reg = ap_const_lv1_0) and (out_r_TREADY_int_regslice = ap_const_logic_0)))) or ((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state16_io) or ((icmp_ln62_reg_3286 = ap_const_lv1_0) and (out_r_TREADY_int_regslice = ap_const_logic_0)))));
    end process;


    ap_block_pp2_stage0_subdone_assign_proc : process(ap_enable_reg_pp2_iter1, icmp_ln62_reg_3286, ap_enable_reg_pp2_iter2, icmp_ln62_reg_3286_pp2_iter1_reg, ap_block_state16_io, ap_block_state17_io, out_r_TREADY_int_regslice)
    begin
                ap_block_pp2_stage0_subdone <= (((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state17_io) or ((icmp_ln62_reg_3286_pp2_iter1_reg = ap_const_lv1_0) and (out_r_TREADY_int_regslice = ap_const_logic_0)))) or ((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state16_io) or ((icmp_ln62_reg_3286 = ap_const_lv1_0) and (out_r_TREADY_int_regslice = ap_const_logic_0)))));
    end process;

        ap_block_state10_pp1_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp1_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp1_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp2_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state16_io_assign_proc : process(icmp_ln62_reg_3286, out_r_TREADY_int_regslice)
    begin
                ap_block_state16_io <= ((icmp_ln62_reg_3286 = ap_const_lv1_0) and (out_r_TREADY_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state16_pp2_stage0_iter1_assign_proc : process(icmp_ln62_reg_3286, out_r_TREADY_int_regslice)
    begin
                ap_block_state16_pp2_stage0_iter1 <= ((icmp_ln62_reg_3286 = ap_const_lv1_0) and (out_r_TREADY_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state17_io_assign_proc : process(icmp_ln62_reg_3286_pp2_iter1_reg, out_r_TREADY_int_regslice)
    begin
                ap_block_state17_io <= ((icmp_ln62_reg_3286_pp2_iter1_reg = ap_const_lv1_0) and (out_r_TREADY_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state17_pp2_stage0_iter2_assign_proc : process(icmp_ln62_reg_3286_pp2_iter1_reg, out_r_TREADY_int_regslice)
    begin
                ap_block_state17_pp2_stage0_iter2 <= ((icmp_ln62_reg_3286_pp2_iter1_reg = ap_const_lv1_0) and (out_r_TREADY_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state2_assign_proc : process(icmp_ln34_fu_2627_p2, in_r_TVALID_int_regslice)
    begin
                ap_block_state2 <= ((icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (in_r_TVALID_int_regslice = ap_const_logic_0));
    end process;

        ap_block_state4_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_pp1_stage1_iter0_assign_proc : process(icmp_ln47_reg_3214, in_r_TVALID_int_regslice)
    begin
                ap_block_state5_pp1_stage1_iter0 <= ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (in_r_TVALID_int_regslice = ap_const_logic_0));
    end process;

        ap_block_state6_pp1_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp1_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp1_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp1_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp1_exit_iter0_state4_assign_proc : process(icmp_ln47_fu_2687_p2)
    begin
        if ((icmp_ln47_fu_2687_p2 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state4 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp2_exit_iter0_state15_assign_proc : process(icmp_ln62_fu_3160_p2)
    begin
        if ((icmp_ln62_fu_3160_p2 = ap_const_lv1_1)) then 
            ap_condition_pp2_exit_iter0_state15 <= ap_const_logic_1;
        else 
            ap_condition_pp2_exit_iter0_state15 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state18, regslice_both_out_V_data_V_U_apdone_blk)
    begin
        if (((regslice_both_out_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);
    ap_enable_pp2 <= (ap_idle_pp2 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter0 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp2_assign_proc : process(ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter2, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_enable_reg_pp2_iter2 = ap_const_logic_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_0))) then 
            ap_idle_pp2 <= ap_const_logic_1;
        else 
            ap_idle_pp2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_i_1_phi_fu_2539_p4_assign_proc : process(icmp_ln47_reg_3214, i_1_reg_2535, add_ln47_reg_3209, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
        if (((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            ap_phi_mux_i_1_phi_fu_2539_p4 <= add_ln47_reg_3209;
        else 
            ap_phi_mux_i_1_phi_fu_2539_p4 <= i_1_reg_2535;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state18, regslice_both_out_V_data_V_U_apdone_blk)
    begin
        if (((regslice_both_out_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    bitcast_ln42_1_fu_2662_p1 <= zext_ln708_fu_2658_p1;
    bitcast_ln55_1_fu_2758_p1 <= zext_ln708_1_fu_2754_p1;
    bitcast_ln55_fu_2707_p1 <= in_r_TDATA_int_regslice;
    bitcast_ln68_1_fu_3182_p1 <= l_C_15_q0;
    bitcast_ln68_fu_3178_p1 <= l_C_0_q0;
    grp_fu_2613_p3 <= in_r_TDATA_int_regslice(31 downto 31);
    grp_kernel_mmult_float_s_fu_2557_ap_start <= grp_kernel_mmult_float_s_fu_2557_ap_start_reg;
    i_2_cast_fu_3166_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_2_reg_2546),64));
    i_cast_fu_2633_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_reg_2524),64));
    icmp_ln34_fu_2627_p2 <= "1" when (i_reg_2524 = ap_const_lv11_400) else "0";
    icmp_ln47_fu_2687_p2 <= "1" when (ap_phi_mux_i_1_phi_fu_2539_p4 = ap_const_lv11_400) else "0";
    icmp_ln62_fu_3160_p2 <= "1" when (i_2_reg_2546 = ap_const_lv11_400) else "0";

    in_r_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state2, icmp_ln34_fu_2627_p2, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, icmp_ln47_reg_3214, in_r_TVALID_int_regslice)
    begin
        if ((((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            in_r_TDATA_blk_n <= in_r_TVALID_int_regslice;
        else 
            in_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    in_r_TREADY <= regslice_both_in_V_data_V_U_ack_in;

    in_r_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_state2, icmp_ln34_fu_2627_p2, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, icmp_ln47_reg_3214, ap_block_pp1_stage1_11001, in_r_TVALID_int_regslice)
    begin
        if ((((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or (not(((icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (in_r_TVALID_int_regslice = ap_const_logic_0))) and (icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            in_r_TREADY_int_regslice <= ap_const_logic_1;
        else 
            in_r_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    l_A_0_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_a_0_address0, i_cast_fu_2633_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l_A_0_address0 <= i_cast_fu_2633_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_A_0_address0 <= grp_kernel_mmult_float_s_fu_2557_a_0_address0;
        else 
            l_A_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_A_0_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln34_fu_2627_p2, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_a_0_ce0, in_r_TVALID_int_regslice)
    begin
        if ((not(((icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (in_r_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            l_A_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_A_0_ce0 <= grp_kernel_mmult_float_s_fu_2557_a_0_ce0;
        else 
            l_A_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l_A_0_ce1_assign_proc : process(ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_a_0_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_A_0_ce1 <= grp_kernel_mmult_float_s_fu_2557_a_0_ce1;
        else 
            l_A_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l_A_0_d0 <= in_r_TDATA_int_regslice;

    l_A_0_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln34_fu_2627_p2, in_r_TVALID_int_regslice)
    begin
        if ((not(((icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (in_r_TVALID_int_regslice = ap_const_logic_0))) and (icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            l_A_0_we0 <= ap_const_logic_1;
        else 
            l_A_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_A_10_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_a_10_address0, i_cast_fu_2633_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l_A_10_address0 <= i_cast_fu_2633_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_A_10_address0 <= grp_kernel_mmult_float_s_fu_2557_a_10_address0;
        else 
            l_A_10_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_A_10_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln34_fu_2627_p2, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_a_10_ce0, in_r_TVALID_int_regslice)
    begin
        if ((not(((icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (in_r_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            l_A_10_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_A_10_ce0 <= grp_kernel_mmult_float_s_fu_2557_a_10_ce0;
        else 
            l_A_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l_A_10_ce1_assign_proc : process(ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_a_10_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_A_10_ce1 <= grp_kernel_mmult_float_s_fu_2557_a_10_ce1;
        else 
            l_A_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l_A_10_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln34_fu_2627_p2, in_r_TVALID_int_regslice)
    begin
        if ((not(((icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (in_r_TVALID_int_regslice = ap_const_logic_0))) and (icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            l_A_10_we0 <= ap_const_logic_1;
        else 
            l_A_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_A_11_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_a_11_address0, i_cast_fu_2633_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l_A_11_address0 <= i_cast_fu_2633_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_A_11_address0 <= grp_kernel_mmult_float_s_fu_2557_a_11_address0;
        else 
            l_A_11_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_A_11_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln34_fu_2627_p2, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_a_11_ce0, in_r_TVALID_int_regslice)
    begin
        if ((not(((icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (in_r_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            l_A_11_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_A_11_ce0 <= grp_kernel_mmult_float_s_fu_2557_a_11_ce0;
        else 
            l_A_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l_A_11_ce1_assign_proc : process(ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_a_11_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_A_11_ce1 <= grp_kernel_mmult_float_s_fu_2557_a_11_ce1;
        else 
            l_A_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l_A_11_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln34_fu_2627_p2, in_r_TVALID_int_regslice)
    begin
        if ((not(((icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (in_r_TVALID_int_regslice = ap_const_logic_0))) and (icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            l_A_11_we0 <= ap_const_logic_1;
        else 
            l_A_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_A_12_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_a_12_address0, i_cast_fu_2633_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l_A_12_address0 <= i_cast_fu_2633_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_A_12_address0 <= grp_kernel_mmult_float_s_fu_2557_a_12_address0;
        else 
            l_A_12_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_A_12_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln34_fu_2627_p2, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_a_12_ce0, in_r_TVALID_int_regslice)
    begin
        if ((not(((icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (in_r_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            l_A_12_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_A_12_ce0 <= grp_kernel_mmult_float_s_fu_2557_a_12_ce0;
        else 
            l_A_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l_A_12_ce1_assign_proc : process(ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_a_12_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_A_12_ce1 <= grp_kernel_mmult_float_s_fu_2557_a_12_ce1;
        else 
            l_A_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l_A_12_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln34_fu_2627_p2, in_r_TVALID_int_regslice)
    begin
        if ((not(((icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (in_r_TVALID_int_regslice = ap_const_logic_0))) and (icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            l_A_12_we0 <= ap_const_logic_1;
        else 
            l_A_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_A_13_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_a_13_address0, i_cast_fu_2633_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l_A_13_address0 <= i_cast_fu_2633_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_A_13_address0 <= grp_kernel_mmult_float_s_fu_2557_a_13_address0;
        else 
            l_A_13_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_A_13_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln34_fu_2627_p2, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_a_13_ce0, in_r_TVALID_int_regslice)
    begin
        if ((not(((icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (in_r_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            l_A_13_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_A_13_ce0 <= grp_kernel_mmult_float_s_fu_2557_a_13_ce0;
        else 
            l_A_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l_A_13_ce1_assign_proc : process(ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_a_13_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_A_13_ce1 <= grp_kernel_mmult_float_s_fu_2557_a_13_ce1;
        else 
            l_A_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l_A_13_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln34_fu_2627_p2, in_r_TVALID_int_regslice)
    begin
        if ((not(((icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (in_r_TVALID_int_regslice = ap_const_logic_0))) and (icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            l_A_13_we0 <= ap_const_logic_1;
        else 
            l_A_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_A_14_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_a_14_address0, i_cast_fu_2633_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l_A_14_address0 <= i_cast_fu_2633_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_A_14_address0 <= grp_kernel_mmult_float_s_fu_2557_a_14_address0;
        else 
            l_A_14_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_A_14_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln34_fu_2627_p2, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_a_14_ce0, in_r_TVALID_int_regslice)
    begin
        if ((not(((icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (in_r_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            l_A_14_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_A_14_ce0 <= grp_kernel_mmult_float_s_fu_2557_a_14_ce0;
        else 
            l_A_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l_A_14_ce1_assign_proc : process(ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_a_14_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_A_14_ce1 <= grp_kernel_mmult_float_s_fu_2557_a_14_ce1;
        else 
            l_A_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l_A_14_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln34_fu_2627_p2, in_r_TVALID_int_regslice)
    begin
        if ((not(((icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (in_r_TVALID_int_regslice = ap_const_logic_0))) and (icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            l_A_14_we0 <= ap_const_logic_1;
        else 
            l_A_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_A_15_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_a_15_address0, i_cast_fu_2633_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l_A_15_address0 <= i_cast_fu_2633_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_A_15_address0 <= grp_kernel_mmult_float_s_fu_2557_a_15_address0;
        else 
            l_A_15_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_A_15_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln34_fu_2627_p2, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_a_15_ce0, in_r_TVALID_int_regslice)
    begin
        if ((not(((icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (in_r_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            l_A_15_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_A_15_ce0 <= grp_kernel_mmult_float_s_fu_2557_a_15_ce0;
        else 
            l_A_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l_A_15_ce1_assign_proc : process(ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_a_15_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_A_15_ce1 <= grp_kernel_mmult_float_s_fu_2557_a_15_ce1;
        else 
            l_A_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l_A_15_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln34_fu_2627_p2, in_r_TVALID_int_regslice)
    begin
        if ((not(((icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (in_r_TVALID_int_regslice = ap_const_logic_0))) and (icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            l_A_15_we0 <= ap_const_logic_1;
        else 
            l_A_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_A_1_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_a_1_address0, i_cast_fu_2633_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l_A_1_address0 <= i_cast_fu_2633_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_A_1_address0 <= grp_kernel_mmult_float_s_fu_2557_a_1_address0;
        else 
            l_A_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_A_1_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln34_fu_2627_p2, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_a_1_ce0, in_r_TVALID_int_regslice)
    begin
        if ((not(((icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (in_r_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            l_A_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_A_1_ce0 <= grp_kernel_mmult_float_s_fu_2557_a_1_ce0;
        else 
            l_A_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l_A_1_ce1_assign_proc : process(ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_a_1_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_A_1_ce1 <= grp_kernel_mmult_float_s_fu_2557_a_1_ce1;
        else 
            l_A_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l_A_1_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln34_fu_2627_p2, in_r_TVALID_int_regslice)
    begin
        if ((not(((icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (in_r_TVALID_int_regslice = ap_const_logic_0))) and (icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            l_A_1_we0 <= ap_const_logic_1;
        else 
            l_A_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_A_2_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_a_2_address0, i_cast_fu_2633_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l_A_2_address0 <= i_cast_fu_2633_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_A_2_address0 <= grp_kernel_mmult_float_s_fu_2557_a_2_address0;
        else 
            l_A_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_A_2_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln34_fu_2627_p2, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_a_2_ce0, in_r_TVALID_int_regslice)
    begin
        if ((not(((icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (in_r_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            l_A_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_A_2_ce0 <= grp_kernel_mmult_float_s_fu_2557_a_2_ce0;
        else 
            l_A_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l_A_2_ce1_assign_proc : process(ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_a_2_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_A_2_ce1 <= grp_kernel_mmult_float_s_fu_2557_a_2_ce1;
        else 
            l_A_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l_A_2_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln34_fu_2627_p2, in_r_TVALID_int_regslice)
    begin
        if ((not(((icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (in_r_TVALID_int_regslice = ap_const_logic_0))) and (icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            l_A_2_we0 <= ap_const_logic_1;
        else 
            l_A_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_A_3_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_a_3_address0, i_cast_fu_2633_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l_A_3_address0 <= i_cast_fu_2633_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_A_3_address0 <= grp_kernel_mmult_float_s_fu_2557_a_3_address0;
        else 
            l_A_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_A_3_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln34_fu_2627_p2, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_a_3_ce0, in_r_TVALID_int_regslice)
    begin
        if ((not(((icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (in_r_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            l_A_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_A_3_ce0 <= grp_kernel_mmult_float_s_fu_2557_a_3_ce0;
        else 
            l_A_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l_A_3_ce1_assign_proc : process(ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_a_3_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_A_3_ce1 <= grp_kernel_mmult_float_s_fu_2557_a_3_ce1;
        else 
            l_A_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l_A_3_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln34_fu_2627_p2, in_r_TVALID_int_regslice)
    begin
        if ((not(((icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (in_r_TVALID_int_regslice = ap_const_logic_0))) and (icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            l_A_3_we0 <= ap_const_logic_1;
        else 
            l_A_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_A_4_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_a_4_address0, i_cast_fu_2633_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l_A_4_address0 <= i_cast_fu_2633_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_A_4_address0 <= grp_kernel_mmult_float_s_fu_2557_a_4_address0;
        else 
            l_A_4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_A_4_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln34_fu_2627_p2, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_a_4_ce0, in_r_TVALID_int_regslice)
    begin
        if ((not(((icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (in_r_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            l_A_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_A_4_ce0 <= grp_kernel_mmult_float_s_fu_2557_a_4_ce0;
        else 
            l_A_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l_A_4_ce1_assign_proc : process(ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_a_4_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_A_4_ce1 <= grp_kernel_mmult_float_s_fu_2557_a_4_ce1;
        else 
            l_A_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l_A_4_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln34_fu_2627_p2, in_r_TVALID_int_regslice)
    begin
        if ((not(((icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (in_r_TVALID_int_regslice = ap_const_logic_0))) and (icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            l_A_4_we0 <= ap_const_logic_1;
        else 
            l_A_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_A_5_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_a_5_address0, i_cast_fu_2633_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l_A_5_address0 <= i_cast_fu_2633_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_A_5_address0 <= grp_kernel_mmult_float_s_fu_2557_a_5_address0;
        else 
            l_A_5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_A_5_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln34_fu_2627_p2, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_a_5_ce0, in_r_TVALID_int_regslice)
    begin
        if ((not(((icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (in_r_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            l_A_5_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_A_5_ce0 <= grp_kernel_mmult_float_s_fu_2557_a_5_ce0;
        else 
            l_A_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l_A_5_ce1_assign_proc : process(ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_a_5_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_A_5_ce1 <= grp_kernel_mmult_float_s_fu_2557_a_5_ce1;
        else 
            l_A_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l_A_5_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln34_fu_2627_p2, in_r_TVALID_int_regslice)
    begin
        if ((not(((icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (in_r_TVALID_int_regslice = ap_const_logic_0))) and (icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            l_A_5_we0 <= ap_const_logic_1;
        else 
            l_A_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_A_6_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_a_6_address0, i_cast_fu_2633_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l_A_6_address0 <= i_cast_fu_2633_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_A_6_address0 <= grp_kernel_mmult_float_s_fu_2557_a_6_address0;
        else 
            l_A_6_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_A_6_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln34_fu_2627_p2, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_a_6_ce0, in_r_TVALID_int_regslice)
    begin
        if ((not(((icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (in_r_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            l_A_6_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_A_6_ce0 <= grp_kernel_mmult_float_s_fu_2557_a_6_ce0;
        else 
            l_A_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l_A_6_ce1_assign_proc : process(ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_a_6_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_A_6_ce1 <= grp_kernel_mmult_float_s_fu_2557_a_6_ce1;
        else 
            l_A_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l_A_6_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln34_fu_2627_p2, in_r_TVALID_int_regslice)
    begin
        if ((not(((icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (in_r_TVALID_int_regslice = ap_const_logic_0))) and (icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            l_A_6_we0 <= ap_const_logic_1;
        else 
            l_A_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_A_7_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_a_7_address0, i_cast_fu_2633_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l_A_7_address0 <= i_cast_fu_2633_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_A_7_address0 <= grp_kernel_mmult_float_s_fu_2557_a_7_address0;
        else 
            l_A_7_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_A_7_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln34_fu_2627_p2, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_a_7_ce0, in_r_TVALID_int_regslice)
    begin
        if ((not(((icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (in_r_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            l_A_7_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_A_7_ce0 <= grp_kernel_mmult_float_s_fu_2557_a_7_ce0;
        else 
            l_A_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l_A_7_ce1_assign_proc : process(ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_a_7_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_A_7_ce1 <= grp_kernel_mmult_float_s_fu_2557_a_7_ce1;
        else 
            l_A_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l_A_7_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln34_fu_2627_p2, in_r_TVALID_int_regslice)
    begin
        if ((not(((icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (in_r_TVALID_int_regslice = ap_const_logic_0))) and (icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            l_A_7_we0 <= ap_const_logic_1;
        else 
            l_A_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_A_8_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_a_8_address0, i_cast_fu_2633_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l_A_8_address0 <= i_cast_fu_2633_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_A_8_address0 <= grp_kernel_mmult_float_s_fu_2557_a_8_address0;
        else 
            l_A_8_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_A_8_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln34_fu_2627_p2, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_a_8_ce0, in_r_TVALID_int_regslice)
    begin
        if ((not(((icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (in_r_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            l_A_8_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_A_8_ce0 <= grp_kernel_mmult_float_s_fu_2557_a_8_ce0;
        else 
            l_A_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l_A_8_ce1_assign_proc : process(ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_a_8_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_A_8_ce1 <= grp_kernel_mmult_float_s_fu_2557_a_8_ce1;
        else 
            l_A_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l_A_8_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln34_fu_2627_p2, in_r_TVALID_int_regslice)
    begin
        if ((not(((icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (in_r_TVALID_int_regslice = ap_const_logic_0))) and (icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            l_A_8_we0 <= ap_const_logic_1;
        else 
            l_A_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_A_9_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_a_9_address0, i_cast_fu_2633_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            l_A_9_address0 <= i_cast_fu_2633_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_A_9_address0 <= grp_kernel_mmult_float_s_fu_2557_a_9_address0;
        else 
            l_A_9_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_A_9_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln34_fu_2627_p2, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_a_9_ce0, in_r_TVALID_int_regslice)
    begin
        if ((not(((icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (in_r_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            l_A_9_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_A_9_ce0 <= grp_kernel_mmult_float_s_fu_2557_a_9_ce0;
        else 
            l_A_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l_A_9_ce1_assign_proc : process(ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_a_9_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_A_9_ce1 <= grp_kernel_mmult_float_s_fu_2557_a_9_ce1;
        else 
            l_A_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l_A_9_we0_assign_proc : process(ap_CS_fsm_state2, icmp_ln34_fu_2627_p2, in_r_TVALID_int_regslice)
    begin
        if ((not(((icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (in_r_TVALID_int_regslice = ap_const_logic_0))) and (icmp_ln34_fu_2627_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            l_A_9_we0 <= ap_const_logic_1;
        else 
            l_A_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_0_address0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_0_address0, ap_block_pp1_stage0, zext_ln55_1_fu_2784_p1, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, zext_ln55_3_fu_2834_p1, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, zext_ln55_5_fu_2884_p1, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, zext_ln55_7_fu_2934_p1, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, zext_ln55_9_fu_2984_p1, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, zext_ln55_11_fu_3034_p1, ap_block_pp1_stage7, zext_ln55_13_fu_3084_p1, zext_ln55_15_fu_3134_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            l_B_0_address0 <= zext_ln55_15_fu_3134_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7))) then 
            l_B_0_address0 <= zext_ln55_13_fu_3084_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6))) then 
            l_B_0_address0 <= zext_ln55_11_fu_3034_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5))) then 
            l_B_0_address0 <= zext_ln55_9_fu_2984_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
            l_B_0_address0 <= zext_ln55_7_fu_2934_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then 
            l_B_0_address0 <= zext_ln55_5_fu_2884_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
            l_B_0_address0 <= zext_ln55_3_fu_2834_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_0_address0 <= zext_ln55_1_fu_2784_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_0_address0 <= grp_kernel_mmult_float_s_fu_2557_b_0_address0;
        else 
            l_B_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_B_0_address1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_0_address1, ap_block_pp1_stage0, zext_ln55_fu_2734_p1, zext_ln55_2_fu_2809_p1, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, zext_ln55_4_fu_2859_p1, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, zext_ln55_6_fu_2909_p1, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, zext_ln55_8_fu_2959_p1, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, zext_ln55_10_fu_3009_p1, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, zext_ln55_12_fu_3059_p1, ap_block_pp1_stage7, zext_ln55_14_fu_3109_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            l_B_0_address1 <= zext_ln55_14_fu_3109_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7))) then 
            l_B_0_address1 <= zext_ln55_12_fu_3059_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6))) then 
            l_B_0_address1 <= zext_ln55_10_fu_3009_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5))) then 
            l_B_0_address1 <= zext_ln55_8_fu_2959_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
            l_B_0_address1 <= zext_ln55_6_fu_2909_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then 
            l_B_0_address1 <= zext_ln55_4_fu_2859_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
            l_B_0_address1 <= zext_ln55_2_fu_2809_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_0_address1 <= zext_ln55_fu_2734_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_0_address1 <= grp_kernel_mmult_float_s_fu_2557_b_0_address1;
        else 
            l_B_0_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_B_0_ce0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_0_ce0, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)))) then 
            l_B_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_0_ce0 <= grp_kernel_mmult_float_s_fu_2557_b_0_ce0;
        else 
            l_B_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_0_ce1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_0_ce1, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)))) then 
            l_B_0_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_0_ce1 <= grp_kernel_mmult_float_s_fu_2557_b_0_ce1;
        else 
            l_B_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_0_d0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, bitcast_ln55_1_fu_2758_p1, bitcast_ln55_1_reg_3245, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, ap_block_pp1_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            l_B_0_d0 <= bitcast_ln55_1_reg_3245;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_0_d0 <= bitcast_ln55_1_fu_2758_p1;
        else 
            l_B_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    l_B_0_d1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, bitcast_ln55_1_reg_3245, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, ap_block_pp1_stage7, bitcast_ln55_fu_2707_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            l_B_0_d1 <= bitcast_ln55_1_reg_3245;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_0_d1 <= bitcast_ln55_fu_2707_p1;
        else 
            l_B_0_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    l_B_0_we0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, icmp_ln47_reg_3214, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, trunc_ln_reg_3218, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (trunc_ln_reg_3218 = ap_const_lv4_0)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (trunc_ln_reg_3218 = ap_const_lv4_0)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (trunc_ln_reg_3218 = ap_const_lv4_0)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (trunc_ln_reg_3218 = ap_const_lv4_0)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (trunc_ln_reg_3218 = ap_const_lv4_0)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (trunc_ln_reg_3218 = ap_const_lv4_0)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (trunc_ln_reg_3218 = ap_const_lv4_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln_reg_3218 = ap_const_lv4_0)))) then 
            l_B_0_we0 <= ap_const_logic_1;
        else 
            l_B_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_0_we1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, icmp_ln47_reg_3214, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, trunc_ln_reg_3218, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (trunc_ln_reg_3218 = ap_const_lv4_0)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (trunc_ln_reg_3218 = ap_const_lv4_0)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (trunc_ln_reg_3218 = ap_const_lv4_0)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (trunc_ln_reg_3218 = ap_const_lv4_0)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (trunc_ln_reg_3218 = ap_const_lv4_0)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (trunc_ln_reg_3218 = ap_const_lv4_0)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (trunc_ln_reg_3218 = ap_const_lv4_0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln_reg_3218 = ap_const_lv4_0)))) then 
            l_B_0_we1 <= ap_const_logic_1;
        else 
            l_B_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_10_address0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_10_address0, ap_block_pp1_stage0, zext_ln55_1_fu_2784_p1, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, zext_ln55_3_fu_2834_p1, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, zext_ln55_5_fu_2884_p1, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, zext_ln55_7_fu_2934_p1, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, zext_ln55_9_fu_2984_p1, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, zext_ln55_11_fu_3034_p1, ap_block_pp1_stage7, zext_ln55_13_fu_3084_p1, zext_ln55_15_fu_3134_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            l_B_10_address0 <= zext_ln55_15_fu_3134_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7))) then 
            l_B_10_address0 <= zext_ln55_13_fu_3084_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6))) then 
            l_B_10_address0 <= zext_ln55_11_fu_3034_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5))) then 
            l_B_10_address0 <= zext_ln55_9_fu_2984_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
            l_B_10_address0 <= zext_ln55_7_fu_2934_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then 
            l_B_10_address0 <= zext_ln55_5_fu_2884_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
            l_B_10_address0 <= zext_ln55_3_fu_2834_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_10_address0 <= zext_ln55_1_fu_2784_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_10_address0 <= grp_kernel_mmult_float_s_fu_2557_b_10_address0;
        else 
            l_B_10_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_B_10_address1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_10_address1, ap_block_pp1_stage0, zext_ln55_fu_2734_p1, zext_ln55_2_fu_2809_p1, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, zext_ln55_4_fu_2859_p1, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, zext_ln55_6_fu_2909_p1, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, zext_ln55_8_fu_2959_p1, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, zext_ln55_10_fu_3009_p1, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, zext_ln55_12_fu_3059_p1, ap_block_pp1_stage7, zext_ln55_14_fu_3109_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            l_B_10_address1 <= zext_ln55_14_fu_3109_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7))) then 
            l_B_10_address1 <= zext_ln55_12_fu_3059_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6))) then 
            l_B_10_address1 <= zext_ln55_10_fu_3009_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5))) then 
            l_B_10_address1 <= zext_ln55_8_fu_2959_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
            l_B_10_address1 <= zext_ln55_6_fu_2909_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then 
            l_B_10_address1 <= zext_ln55_4_fu_2859_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
            l_B_10_address1 <= zext_ln55_2_fu_2809_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_10_address1 <= zext_ln55_fu_2734_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_10_address1 <= grp_kernel_mmult_float_s_fu_2557_b_10_address1;
        else 
            l_B_10_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_B_10_ce0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_10_ce0, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)))) then 
            l_B_10_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_10_ce0 <= grp_kernel_mmult_float_s_fu_2557_b_10_ce0;
        else 
            l_B_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_10_ce1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_10_ce1, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)))) then 
            l_B_10_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_10_ce1 <= grp_kernel_mmult_float_s_fu_2557_b_10_ce1;
        else 
            l_B_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_10_d0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, bitcast_ln55_1_fu_2758_p1, bitcast_ln55_1_reg_3245, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, ap_block_pp1_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            l_B_10_d0 <= bitcast_ln55_1_reg_3245;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_10_d0 <= bitcast_ln55_1_fu_2758_p1;
        else 
            l_B_10_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    l_B_10_d1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, bitcast_ln55_1_reg_3245, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, ap_block_pp1_stage7, bitcast_ln55_fu_2707_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            l_B_10_d1 <= bitcast_ln55_1_reg_3245;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_10_d1 <= bitcast_ln55_fu_2707_p1;
        else 
            l_B_10_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    l_B_10_we0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, icmp_ln47_reg_3214, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, trunc_ln_reg_3218, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (trunc_ln_reg_3218 = ap_const_lv4_A)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (trunc_ln_reg_3218 = ap_const_lv4_A)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (trunc_ln_reg_3218 = ap_const_lv4_A)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (trunc_ln_reg_3218 = ap_const_lv4_A)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (trunc_ln_reg_3218 = ap_const_lv4_A)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (trunc_ln_reg_3218 = ap_const_lv4_A)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (trunc_ln_reg_3218 = ap_const_lv4_A)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln_reg_3218 = ap_const_lv4_A)))) then 
            l_B_10_we0 <= ap_const_logic_1;
        else 
            l_B_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_10_we1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, icmp_ln47_reg_3214, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, trunc_ln_reg_3218, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (trunc_ln_reg_3218 = ap_const_lv4_A)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (trunc_ln_reg_3218 = ap_const_lv4_A)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (trunc_ln_reg_3218 = ap_const_lv4_A)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (trunc_ln_reg_3218 = ap_const_lv4_A)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (trunc_ln_reg_3218 = ap_const_lv4_A)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (trunc_ln_reg_3218 = ap_const_lv4_A)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (trunc_ln_reg_3218 = ap_const_lv4_A)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln_reg_3218 = ap_const_lv4_A)))) then 
            l_B_10_we1 <= ap_const_logic_1;
        else 
            l_B_10_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_11_address0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_11_address0, ap_block_pp1_stage0, zext_ln55_1_fu_2784_p1, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, zext_ln55_3_fu_2834_p1, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, zext_ln55_5_fu_2884_p1, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, zext_ln55_7_fu_2934_p1, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, zext_ln55_9_fu_2984_p1, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, zext_ln55_11_fu_3034_p1, ap_block_pp1_stage7, zext_ln55_13_fu_3084_p1, zext_ln55_15_fu_3134_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            l_B_11_address0 <= zext_ln55_15_fu_3134_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7))) then 
            l_B_11_address0 <= zext_ln55_13_fu_3084_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6))) then 
            l_B_11_address0 <= zext_ln55_11_fu_3034_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5))) then 
            l_B_11_address0 <= zext_ln55_9_fu_2984_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
            l_B_11_address0 <= zext_ln55_7_fu_2934_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then 
            l_B_11_address0 <= zext_ln55_5_fu_2884_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
            l_B_11_address0 <= zext_ln55_3_fu_2834_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_11_address0 <= zext_ln55_1_fu_2784_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_11_address0 <= grp_kernel_mmult_float_s_fu_2557_b_11_address0;
        else 
            l_B_11_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_B_11_address1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_11_address1, ap_block_pp1_stage0, zext_ln55_fu_2734_p1, zext_ln55_2_fu_2809_p1, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, zext_ln55_4_fu_2859_p1, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, zext_ln55_6_fu_2909_p1, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, zext_ln55_8_fu_2959_p1, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, zext_ln55_10_fu_3009_p1, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, zext_ln55_12_fu_3059_p1, ap_block_pp1_stage7, zext_ln55_14_fu_3109_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            l_B_11_address1 <= zext_ln55_14_fu_3109_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7))) then 
            l_B_11_address1 <= zext_ln55_12_fu_3059_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6))) then 
            l_B_11_address1 <= zext_ln55_10_fu_3009_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5))) then 
            l_B_11_address1 <= zext_ln55_8_fu_2959_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
            l_B_11_address1 <= zext_ln55_6_fu_2909_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then 
            l_B_11_address1 <= zext_ln55_4_fu_2859_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
            l_B_11_address1 <= zext_ln55_2_fu_2809_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_11_address1 <= zext_ln55_fu_2734_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_11_address1 <= grp_kernel_mmult_float_s_fu_2557_b_11_address1;
        else 
            l_B_11_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_B_11_ce0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_11_ce0, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)))) then 
            l_B_11_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_11_ce0 <= grp_kernel_mmult_float_s_fu_2557_b_11_ce0;
        else 
            l_B_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_11_ce1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_11_ce1, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)))) then 
            l_B_11_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_11_ce1 <= grp_kernel_mmult_float_s_fu_2557_b_11_ce1;
        else 
            l_B_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_11_d0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, bitcast_ln55_1_fu_2758_p1, bitcast_ln55_1_reg_3245, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, ap_block_pp1_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            l_B_11_d0 <= bitcast_ln55_1_reg_3245;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_11_d0 <= bitcast_ln55_1_fu_2758_p1;
        else 
            l_B_11_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    l_B_11_d1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, bitcast_ln55_1_reg_3245, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, ap_block_pp1_stage7, bitcast_ln55_fu_2707_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            l_B_11_d1 <= bitcast_ln55_1_reg_3245;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_11_d1 <= bitcast_ln55_fu_2707_p1;
        else 
            l_B_11_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    l_B_11_we0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, icmp_ln47_reg_3214, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, trunc_ln_reg_3218, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (trunc_ln_reg_3218 = ap_const_lv4_B)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (trunc_ln_reg_3218 = ap_const_lv4_B)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (trunc_ln_reg_3218 = ap_const_lv4_B)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (trunc_ln_reg_3218 = ap_const_lv4_B)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (trunc_ln_reg_3218 = ap_const_lv4_B)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (trunc_ln_reg_3218 = ap_const_lv4_B)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (trunc_ln_reg_3218 = ap_const_lv4_B)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln_reg_3218 = ap_const_lv4_B)))) then 
            l_B_11_we0 <= ap_const_logic_1;
        else 
            l_B_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_11_we1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, icmp_ln47_reg_3214, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, trunc_ln_reg_3218, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (trunc_ln_reg_3218 = ap_const_lv4_B)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (trunc_ln_reg_3218 = ap_const_lv4_B)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (trunc_ln_reg_3218 = ap_const_lv4_B)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (trunc_ln_reg_3218 = ap_const_lv4_B)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (trunc_ln_reg_3218 = ap_const_lv4_B)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (trunc_ln_reg_3218 = ap_const_lv4_B)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (trunc_ln_reg_3218 = ap_const_lv4_B)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln_reg_3218 = ap_const_lv4_B)))) then 
            l_B_11_we1 <= ap_const_logic_1;
        else 
            l_B_11_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_12_address0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_12_address0, ap_block_pp1_stage0, zext_ln55_1_fu_2784_p1, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, zext_ln55_3_fu_2834_p1, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, zext_ln55_5_fu_2884_p1, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, zext_ln55_7_fu_2934_p1, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, zext_ln55_9_fu_2984_p1, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, zext_ln55_11_fu_3034_p1, ap_block_pp1_stage7, zext_ln55_13_fu_3084_p1, zext_ln55_15_fu_3134_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            l_B_12_address0 <= zext_ln55_15_fu_3134_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7))) then 
            l_B_12_address0 <= zext_ln55_13_fu_3084_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6))) then 
            l_B_12_address0 <= zext_ln55_11_fu_3034_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5))) then 
            l_B_12_address0 <= zext_ln55_9_fu_2984_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
            l_B_12_address0 <= zext_ln55_7_fu_2934_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then 
            l_B_12_address0 <= zext_ln55_5_fu_2884_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
            l_B_12_address0 <= zext_ln55_3_fu_2834_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_12_address0 <= zext_ln55_1_fu_2784_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_12_address0 <= grp_kernel_mmult_float_s_fu_2557_b_12_address0;
        else 
            l_B_12_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_B_12_address1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_12_address1, ap_block_pp1_stage0, zext_ln55_fu_2734_p1, zext_ln55_2_fu_2809_p1, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, zext_ln55_4_fu_2859_p1, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, zext_ln55_6_fu_2909_p1, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, zext_ln55_8_fu_2959_p1, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, zext_ln55_10_fu_3009_p1, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, zext_ln55_12_fu_3059_p1, ap_block_pp1_stage7, zext_ln55_14_fu_3109_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            l_B_12_address1 <= zext_ln55_14_fu_3109_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7))) then 
            l_B_12_address1 <= zext_ln55_12_fu_3059_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6))) then 
            l_B_12_address1 <= zext_ln55_10_fu_3009_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5))) then 
            l_B_12_address1 <= zext_ln55_8_fu_2959_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
            l_B_12_address1 <= zext_ln55_6_fu_2909_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then 
            l_B_12_address1 <= zext_ln55_4_fu_2859_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
            l_B_12_address1 <= zext_ln55_2_fu_2809_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_12_address1 <= zext_ln55_fu_2734_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_12_address1 <= grp_kernel_mmult_float_s_fu_2557_b_12_address1;
        else 
            l_B_12_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_B_12_ce0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_12_ce0, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)))) then 
            l_B_12_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_12_ce0 <= grp_kernel_mmult_float_s_fu_2557_b_12_ce0;
        else 
            l_B_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_12_ce1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_12_ce1, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)))) then 
            l_B_12_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_12_ce1 <= grp_kernel_mmult_float_s_fu_2557_b_12_ce1;
        else 
            l_B_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_12_d0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, bitcast_ln55_1_fu_2758_p1, bitcast_ln55_1_reg_3245, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, ap_block_pp1_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            l_B_12_d0 <= bitcast_ln55_1_reg_3245;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_12_d0 <= bitcast_ln55_1_fu_2758_p1;
        else 
            l_B_12_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    l_B_12_d1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, bitcast_ln55_1_reg_3245, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, ap_block_pp1_stage7, bitcast_ln55_fu_2707_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            l_B_12_d1 <= bitcast_ln55_1_reg_3245;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_12_d1 <= bitcast_ln55_fu_2707_p1;
        else 
            l_B_12_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    l_B_12_we0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, icmp_ln47_reg_3214, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, trunc_ln_reg_3218, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (trunc_ln_reg_3218 = ap_const_lv4_C)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (trunc_ln_reg_3218 = ap_const_lv4_C)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (trunc_ln_reg_3218 = ap_const_lv4_C)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (trunc_ln_reg_3218 = ap_const_lv4_C)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (trunc_ln_reg_3218 = ap_const_lv4_C)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (trunc_ln_reg_3218 = ap_const_lv4_C)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (trunc_ln_reg_3218 = ap_const_lv4_C)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln_reg_3218 = ap_const_lv4_C)))) then 
            l_B_12_we0 <= ap_const_logic_1;
        else 
            l_B_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_12_we1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, icmp_ln47_reg_3214, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, trunc_ln_reg_3218, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (trunc_ln_reg_3218 = ap_const_lv4_C)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (trunc_ln_reg_3218 = ap_const_lv4_C)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (trunc_ln_reg_3218 = ap_const_lv4_C)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (trunc_ln_reg_3218 = ap_const_lv4_C)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (trunc_ln_reg_3218 = ap_const_lv4_C)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (trunc_ln_reg_3218 = ap_const_lv4_C)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (trunc_ln_reg_3218 = ap_const_lv4_C)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln_reg_3218 = ap_const_lv4_C)))) then 
            l_B_12_we1 <= ap_const_logic_1;
        else 
            l_B_12_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_13_address0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_13_address0, ap_block_pp1_stage0, zext_ln55_1_fu_2784_p1, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, zext_ln55_3_fu_2834_p1, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, zext_ln55_5_fu_2884_p1, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, zext_ln55_7_fu_2934_p1, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, zext_ln55_9_fu_2984_p1, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, zext_ln55_11_fu_3034_p1, ap_block_pp1_stage7, zext_ln55_13_fu_3084_p1, zext_ln55_15_fu_3134_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            l_B_13_address0 <= zext_ln55_15_fu_3134_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7))) then 
            l_B_13_address0 <= zext_ln55_13_fu_3084_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6))) then 
            l_B_13_address0 <= zext_ln55_11_fu_3034_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5))) then 
            l_B_13_address0 <= zext_ln55_9_fu_2984_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
            l_B_13_address0 <= zext_ln55_7_fu_2934_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then 
            l_B_13_address0 <= zext_ln55_5_fu_2884_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
            l_B_13_address0 <= zext_ln55_3_fu_2834_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_13_address0 <= zext_ln55_1_fu_2784_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_13_address0 <= grp_kernel_mmult_float_s_fu_2557_b_13_address0;
        else 
            l_B_13_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_B_13_address1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_13_address1, ap_block_pp1_stage0, zext_ln55_fu_2734_p1, zext_ln55_2_fu_2809_p1, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, zext_ln55_4_fu_2859_p1, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, zext_ln55_6_fu_2909_p1, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, zext_ln55_8_fu_2959_p1, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, zext_ln55_10_fu_3009_p1, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, zext_ln55_12_fu_3059_p1, ap_block_pp1_stage7, zext_ln55_14_fu_3109_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            l_B_13_address1 <= zext_ln55_14_fu_3109_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7))) then 
            l_B_13_address1 <= zext_ln55_12_fu_3059_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6))) then 
            l_B_13_address1 <= zext_ln55_10_fu_3009_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5))) then 
            l_B_13_address1 <= zext_ln55_8_fu_2959_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
            l_B_13_address1 <= zext_ln55_6_fu_2909_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then 
            l_B_13_address1 <= zext_ln55_4_fu_2859_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
            l_B_13_address1 <= zext_ln55_2_fu_2809_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_13_address1 <= zext_ln55_fu_2734_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_13_address1 <= grp_kernel_mmult_float_s_fu_2557_b_13_address1;
        else 
            l_B_13_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_B_13_ce0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_13_ce0, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)))) then 
            l_B_13_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_13_ce0 <= grp_kernel_mmult_float_s_fu_2557_b_13_ce0;
        else 
            l_B_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_13_ce1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_13_ce1, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)))) then 
            l_B_13_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_13_ce1 <= grp_kernel_mmult_float_s_fu_2557_b_13_ce1;
        else 
            l_B_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_13_d0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, bitcast_ln55_1_fu_2758_p1, bitcast_ln55_1_reg_3245, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, ap_block_pp1_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            l_B_13_d0 <= bitcast_ln55_1_reg_3245;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_13_d0 <= bitcast_ln55_1_fu_2758_p1;
        else 
            l_B_13_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    l_B_13_d1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, bitcast_ln55_1_reg_3245, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, ap_block_pp1_stage7, bitcast_ln55_fu_2707_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            l_B_13_d1 <= bitcast_ln55_1_reg_3245;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_13_d1 <= bitcast_ln55_fu_2707_p1;
        else 
            l_B_13_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    l_B_13_we0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, icmp_ln47_reg_3214, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, trunc_ln_reg_3218, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (trunc_ln_reg_3218 = ap_const_lv4_D)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (trunc_ln_reg_3218 = ap_const_lv4_D)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (trunc_ln_reg_3218 = ap_const_lv4_D)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (trunc_ln_reg_3218 = ap_const_lv4_D)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (trunc_ln_reg_3218 = ap_const_lv4_D)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (trunc_ln_reg_3218 = ap_const_lv4_D)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (trunc_ln_reg_3218 = ap_const_lv4_D)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln_reg_3218 = ap_const_lv4_D)))) then 
            l_B_13_we0 <= ap_const_logic_1;
        else 
            l_B_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_13_we1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, icmp_ln47_reg_3214, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, trunc_ln_reg_3218, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (trunc_ln_reg_3218 = ap_const_lv4_D)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (trunc_ln_reg_3218 = ap_const_lv4_D)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (trunc_ln_reg_3218 = ap_const_lv4_D)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (trunc_ln_reg_3218 = ap_const_lv4_D)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (trunc_ln_reg_3218 = ap_const_lv4_D)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (trunc_ln_reg_3218 = ap_const_lv4_D)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (trunc_ln_reg_3218 = ap_const_lv4_D)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln_reg_3218 = ap_const_lv4_D)))) then 
            l_B_13_we1 <= ap_const_logic_1;
        else 
            l_B_13_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_14_address0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_14_address0, ap_block_pp1_stage0, zext_ln55_1_fu_2784_p1, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, zext_ln55_3_fu_2834_p1, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, zext_ln55_5_fu_2884_p1, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, zext_ln55_7_fu_2934_p1, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, zext_ln55_9_fu_2984_p1, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, zext_ln55_11_fu_3034_p1, ap_block_pp1_stage7, zext_ln55_13_fu_3084_p1, zext_ln55_15_fu_3134_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            l_B_14_address0 <= zext_ln55_15_fu_3134_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7))) then 
            l_B_14_address0 <= zext_ln55_13_fu_3084_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6))) then 
            l_B_14_address0 <= zext_ln55_11_fu_3034_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5))) then 
            l_B_14_address0 <= zext_ln55_9_fu_2984_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
            l_B_14_address0 <= zext_ln55_7_fu_2934_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then 
            l_B_14_address0 <= zext_ln55_5_fu_2884_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
            l_B_14_address0 <= zext_ln55_3_fu_2834_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_14_address0 <= zext_ln55_1_fu_2784_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_14_address0 <= grp_kernel_mmult_float_s_fu_2557_b_14_address0;
        else 
            l_B_14_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_B_14_address1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_14_address1, ap_block_pp1_stage0, zext_ln55_fu_2734_p1, zext_ln55_2_fu_2809_p1, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, zext_ln55_4_fu_2859_p1, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, zext_ln55_6_fu_2909_p1, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, zext_ln55_8_fu_2959_p1, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, zext_ln55_10_fu_3009_p1, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, zext_ln55_12_fu_3059_p1, ap_block_pp1_stage7, zext_ln55_14_fu_3109_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            l_B_14_address1 <= zext_ln55_14_fu_3109_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7))) then 
            l_B_14_address1 <= zext_ln55_12_fu_3059_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6))) then 
            l_B_14_address1 <= zext_ln55_10_fu_3009_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5))) then 
            l_B_14_address1 <= zext_ln55_8_fu_2959_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
            l_B_14_address1 <= zext_ln55_6_fu_2909_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then 
            l_B_14_address1 <= zext_ln55_4_fu_2859_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
            l_B_14_address1 <= zext_ln55_2_fu_2809_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_14_address1 <= zext_ln55_fu_2734_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_14_address1 <= grp_kernel_mmult_float_s_fu_2557_b_14_address1;
        else 
            l_B_14_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_B_14_ce0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_14_ce0, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)))) then 
            l_B_14_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_14_ce0 <= grp_kernel_mmult_float_s_fu_2557_b_14_ce0;
        else 
            l_B_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_14_ce1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_14_ce1, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)))) then 
            l_B_14_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_14_ce1 <= grp_kernel_mmult_float_s_fu_2557_b_14_ce1;
        else 
            l_B_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_14_d0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, bitcast_ln55_1_fu_2758_p1, bitcast_ln55_1_reg_3245, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, ap_block_pp1_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            l_B_14_d0 <= bitcast_ln55_1_reg_3245;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_14_d0 <= bitcast_ln55_1_fu_2758_p1;
        else 
            l_B_14_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    l_B_14_d1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, bitcast_ln55_1_reg_3245, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, ap_block_pp1_stage7, bitcast_ln55_fu_2707_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            l_B_14_d1 <= bitcast_ln55_1_reg_3245;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_14_d1 <= bitcast_ln55_fu_2707_p1;
        else 
            l_B_14_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    l_B_14_we0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, icmp_ln47_reg_3214, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, trunc_ln_reg_3218, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (trunc_ln_reg_3218 = ap_const_lv4_E)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (trunc_ln_reg_3218 = ap_const_lv4_E)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (trunc_ln_reg_3218 = ap_const_lv4_E)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (trunc_ln_reg_3218 = ap_const_lv4_E)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (trunc_ln_reg_3218 = ap_const_lv4_E)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (trunc_ln_reg_3218 = ap_const_lv4_E)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (trunc_ln_reg_3218 = ap_const_lv4_E)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln_reg_3218 = ap_const_lv4_E)))) then 
            l_B_14_we0 <= ap_const_logic_1;
        else 
            l_B_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_14_we1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, icmp_ln47_reg_3214, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, trunc_ln_reg_3218, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (trunc_ln_reg_3218 = ap_const_lv4_E)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (trunc_ln_reg_3218 = ap_const_lv4_E)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (trunc_ln_reg_3218 = ap_const_lv4_E)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (trunc_ln_reg_3218 = ap_const_lv4_E)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (trunc_ln_reg_3218 = ap_const_lv4_E)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (trunc_ln_reg_3218 = ap_const_lv4_E)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (trunc_ln_reg_3218 = ap_const_lv4_E)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln_reg_3218 = ap_const_lv4_E)))) then 
            l_B_14_we1 <= ap_const_logic_1;
        else 
            l_B_14_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_15_address0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_15_address0, ap_block_pp1_stage0, zext_ln55_1_fu_2784_p1, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, zext_ln55_3_fu_2834_p1, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, zext_ln55_5_fu_2884_p1, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, zext_ln55_7_fu_2934_p1, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, zext_ln55_9_fu_2984_p1, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, zext_ln55_11_fu_3034_p1, ap_block_pp1_stage7, zext_ln55_13_fu_3084_p1, zext_ln55_15_fu_3134_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            l_B_15_address0 <= zext_ln55_15_fu_3134_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7))) then 
            l_B_15_address0 <= zext_ln55_13_fu_3084_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6))) then 
            l_B_15_address0 <= zext_ln55_11_fu_3034_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5))) then 
            l_B_15_address0 <= zext_ln55_9_fu_2984_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
            l_B_15_address0 <= zext_ln55_7_fu_2934_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then 
            l_B_15_address0 <= zext_ln55_5_fu_2884_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
            l_B_15_address0 <= zext_ln55_3_fu_2834_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_15_address0 <= zext_ln55_1_fu_2784_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_15_address0 <= grp_kernel_mmult_float_s_fu_2557_b_15_address0;
        else 
            l_B_15_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_B_15_address1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_15_address1, ap_block_pp1_stage0, zext_ln55_fu_2734_p1, zext_ln55_2_fu_2809_p1, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, zext_ln55_4_fu_2859_p1, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, zext_ln55_6_fu_2909_p1, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, zext_ln55_8_fu_2959_p1, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, zext_ln55_10_fu_3009_p1, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, zext_ln55_12_fu_3059_p1, ap_block_pp1_stage7, zext_ln55_14_fu_3109_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            l_B_15_address1 <= zext_ln55_14_fu_3109_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7))) then 
            l_B_15_address1 <= zext_ln55_12_fu_3059_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6))) then 
            l_B_15_address1 <= zext_ln55_10_fu_3009_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5))) then 
            l_B_15_address1 <= zext_ln55_8_fu_2959_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
            l_B_15_address1 <= zext_ln55_6_fu_2909_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then 
            l_B_15_address1 <= zext_ln55_4_fu_2859_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
            l_B_15_address1 <= zext_ln55_2_fu_2809_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_15_address1 <= zext_ln55_fu_2734_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_15_address1 <= grp_kernel_mmult_float_s_fu_2557_b_15_address1;
        else 
            l_B_15_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_B_15_ce0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_15_ce0, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)))) then 
            l_B_15_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_15_ce0 <= grp_kernel_mmult_float_s_fu_2557_b_15_ce0;
        else 
            l_B_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_15_ce1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_15_ce1, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)))) then 
            l_B_15_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_15_ce1 <= grp_kernel_mmult_float_s_fu_2557_b_15_ce1;
        else 
            l_B_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_15_d0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, bitcast_ln55_1_fu_2758_p1, bitcast_ln55_1_reg_3245, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, ap_block_pp1_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            l_B_15_d0 <= bitcast_ln55_1_reg_3245;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_15_d0 <= bitcast_ln55_1_fu_2758_p1;
        else 
            l_B_15_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    l_B_15_d1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, bitcast_ln55_1_reg_3245, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, ap_block_pp1_stage7, bitcast_ln55_fu_2707_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            l_B_15_d1 <= bitcast_ln55_1_reg_3245;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_15_d1 <= bitcast_ln55_fu_2707_p1;
        else 
            l_B_15_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    l_B_15_we0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, icmp_ln47_reg_3214, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, trunc_ln_reg_3218, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (trunc_ln_reg_3218 = ap_const_lv4_F)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (trunc_ln_reg_3218 = ap_const_lv4_F)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (trunc_ln_reg_3218 = ap_const_lv4_F)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (trunc_ln_reg_3218 = ap_const_lv4_F)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (trunc_ln_reg_3218 = ap_const_lv4_F)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (trunc_ln_reg_3218 = ap_const_lv4_F)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (trunc_ln_reg_3218 = ap_const_lv4_F)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln_reg_3218 = ap_const_lv4_F)))) then 
            l_B_15_we0 <= ap_const_logic_1;
        else 
            l_B_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_15_we1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, icmp_ln47_reg_3214, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, trunc_ln_reg_3218, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (trunc_ln_reg_3218 = ap_const_lv4_F)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (trunc_ln_reg_3218 = ap_const_lv4_F)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (trunc_ln_reg_3218 = ap_const_lv4_F)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (trunc_ln_reg_3218 = ap_const_lv4_F)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (trunc_ln_reg_3218 = ap_const_lv4_F)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (trunc_ln_reg_3218 = ap_const_lv4_F)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (trunc_ln_reg_3218 = ap_const_lv4_F)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln_reg_3218 = ap_const_lv4_F)))) then 
            l_B_15_we1 <= ap_const_logic_1;
        else 
            l_B_15_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_1_address0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_1_address0, ap_block_pp1_stage0, zext_ln55_1_fu_2784_p1, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, zext_ln55_3_fu_2834_p1, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, zext_ln55_5_fu_2884_p1, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, zext_ln55_7_fu_2934_p1, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, zext_ln55_9_fu_2984_p1, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, zext_ln55_11_fu_3034_p1, ap_block_pp1_stage7, zext_ln55_13_fu_3084_p1, zext_ln55_15_fu_3134_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            l_B_1_address0 <= zext_ln55_15_fu_3134_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7))) then 
            l_B_1_address0 <= zext_ln55_13_fu_3084_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6))) then 
            l_B_1_address0 <= zext_ln55_11_fu_3034_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5))) then 
            l_B_1_address0 <= zext_ln55_9_fu_2984_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
            l_B_1_address0 <= zext_ln55_7_fu_2934_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then 
            l_B_1_address0 <= zext_ln55_5_fu_2884_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
            l_B_1_address0 <= zext_ln55_3_fu_2834_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_1_address0 <= zext_ln55_1_fu_2784_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_1_address0 <= grp_kernel_mmult_float_s_fu_2557_b_1_address0;
        else 
            l_B_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_B_1_address1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_1_address1, ap_block_pp1_stage0, zext_ln55_fu_2734_p1, zext_ln55_2_fu_2809_p1, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, zext_ln55_4_fu_2859_p1, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, zext_ln55_6_fu_2909_p1, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, zext_ln55_8_fu_2959_p1, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, zext_ln55_10_fu_3009_p1, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, zext_ln55_12_fu_3059_p1, ap_block_pp1_stage7, zext_ln55_14_fu_3109_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            l_B_1_address1 <= zext_ln55_14_fu_3109_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7))) then 
            l_B_1_address1 <= zext_ln55_12_fu_3059_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6))) then 
            l_B_1_address1 <= zext_ln55_10_fu_3009_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5))) then 
            l_B_1_address1 <= zext_ln55_8_fu_2959_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
            l_B_1_address1 <= zext_ln55_6_fu_2909_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then 
            l_B_1_address1 <= zext_ln55_4_fu_2859_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
            l_B_1_address1 <= zext_ln55_2_fu_2809_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_1_address1 <= zext_ln55_fu_2734_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_1_address1 <= grp_kernel_mmult_float_s_fu_2557_b_1_address1;
        else 
            l_B_1_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_B_1_ce0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_1_ce0, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)))) then 
            l_B_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_1_ce0 <= grp_kernel_mmult_float_s_fu_2557_b_1_ce0;
        else 
            l_B_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_1_ce1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_1_ce1, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)))) then 
            l_B_1_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_1_ce1 <= grp_kernel_mmult_float_s_fu_2557_b_1_ce1;
        else 
            l_B_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_1_d0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, bitcast_ln55_1_fu_2758_p1, bitcast_ln55_1_reg_3245, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, ap_block_pp1_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            l_B_1_d0 <= bitcast_ln55_1_reg_3245;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_1_d0 <= bitcast_ln55_1_fu_2758_p1;
        else 
            l_B_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    l_B_1_d1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, bitcast_ln55_1_reg_3245, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, ap_block_pp1_stage7, bitcast_ln55_fu_2707_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            l_B_1_d1 <= bitcast_ln55_1_reg_3245;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_1_d1 <= bitcast_ln55_fu_2707_p1;
        else 
            l_B_1_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    l_B_1_we0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, icmp_ln47_reg_3214, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, trunc_ln_reg_3218, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (trunc_ln_reg_3218 = ap_const_lv4_1)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (trunc_ln_reg_3218 = ap_const_lv4_1)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (trunc_ln_reg_3218 = ap_const_lv4_1)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (trunc_ln_reg_3218 = ap_const_lv4_1)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (trunc_ln_reg_3218 = ap_const_lv4_1)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (trunc_ln_reg_3218 = ap_const_lv4_1)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (trunc_ln_reg_3218 = ap_const_lv4_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln_reg_3218 = ap_const_lv4_1)))) then 
            l_B_1_we0 <= ap_const_logic_1;
        else 
            l_B_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_1_we1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, icmp_ln47_reg_3214, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, trunc_ln_reg_3218, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (trunc_ln_reg_3218 = ap_const_lv4_1)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (trunc_ln_reg_3218 = ap_const_lv4_1)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (trunc_ln_reg_3218 = ap_const_lv4_1)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (trunc_ln_reg_3218 = ap_const_lv4_1)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (trunc_ln_reg_3218 = ap_const_lv4_1)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (trunc_ln_reg_3218 = ap_const_lv4_1)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (trunc_ln_reg_3218 = ap_const_lv4_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln_reg_3218 = ap_const_lv4_1)))) then 
            l_B_1_we1 <= ap_const_logic_1;
        else 
            l_B_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_2_address0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_2_address0, ap_block_pp1_stage0, zext_ln55_1_fu_2784_p1, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, zext_ln55_3_fu_2834_p1, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, zext_ln55_5_fu_2884_p1, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, zext_ln55_7_fu_2934_p1, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, zext_ln55_9_fu_2984_p1, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, zext_ln55_11_fu_3034_p1, ap_block_pp1_stage7, zext_ln55_13_fu_3084_p1, zext_ln55_15_fu_3134_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            l_B_2_address0 <= zext_ln55_15_fu_3134_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7))) then 
            l_B_2_address0 <= zext_ln55_13_fu_3084_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6))) then 
            l_B_2_address0 <= zext_ln55_11_fu_3034_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5))) then 
            l_B_2_address0 <= zext_ln55_9_fu_2984_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
            l_B_2_address0 <= zext_ln55_7_fu_2934_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then 
            l_B_2_address0 <= zext_ln55_5_fu_2884_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
            l_B_2_address0 <= zext_ln55_3_fu_2834_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_2_address0 <= zext_ln55_1_fu_2784_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_2_address0 <= grp_kernel_mmult_float_s_fu_2557_b_2_address0;
        else 
            l_B_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_B_2_address1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_2_address1, ap_block_pp1_stage0, zext_ln55_fu_2734_p1, zext_ln55_2_fu_2809_p1, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, zext_ln55_4_fu_2859_p1, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, zext_ln55_6_fu_2909_p1, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, zext_ln55_8_fu_2959_p1, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, zext_ln55_10_fu_3009_p1, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, zext_ln55_12_fu_3059_p1, ap_block_pp1_stage7, zext_ln55_14_fu_3109_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            l_B_2_address1 <= zext_ln55_14_fu_3109_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7))) then 
            l_B_2_address1 <= zext_ln55_12_fu_3059_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6))) then 
            l_B_2_address1 <= zext_ln55_10_fu_3009_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5))) then 
            l_B_2_address1 <= zext_ln55_8_fu_2959_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
            l_B_2_address1 <= zext_ln55_6_fu_2909_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then 
            l_B_2_address1 <= zext_ln55_4_fu_2859_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
            l_B_2_address1 <= zext_ln55_2_fu_2809_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_2_address1 <= zext_ln55_fu_2734_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_2_address1 <= grp_kernel_mmult_float_s_fu_2557_b_2_address1;
        else 
            l_B_2_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_B_2_ce0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_2_ce0, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)))) then 
            l_B_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_2_ce0 <= grp_kernel_mmult_float_s_fu_2557_b_2_ce0;
        else 
            l_B_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_2_ce1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_2_ce1, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)))) then 
            l_B_2_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_2_ce1 <= grp_kernel_mmult_float_s_fu_2557_b_2_ce1;
        else 
            l_B_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_2_d0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, bitcast_ln55_1_fu_2758_p1, bitcast_ln55_1_reg_3245, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, ap_block_pp1_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            l_B_2_d0 <= bitcast_ln55_1_reg_3245;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_2_d0 <= bitcast_ln55_1_fu_2758_p1;
        else 
            l_B_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    l_B_2_d1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, bitcast_ln55_1_reg_3245, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, ap_block_pp1_stage7, bitcast_ln55_fu_2707_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            l_B_2_d1 <= bitcast_ln55_1_reg_3245;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_2_d1 <= bitcast_ln55_fu_2707_p1;
        else 
            l_B_2_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    l_B_2_we0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, icmp_ln47_reg_3214, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, trunc_ln_reg_3218, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (trunc_ln_reg_3218 = ap_const_lv4_2)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (trunc_ln_reg_3218 = ap_const_lv4_2)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (trunc_ln_reg_3218 = ap_const_lv4_2)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (trunc_ln_reg_3218 = ap_const_lv4_2)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (trunc_ln_reg_3218 = ap_const_lv4_2)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (trunc_ln_reg_3218 = ap_const_lv4_2)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (trunc_ln_reg_3218 = ap_const_lv4_2)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln_reg_3218 = ap_const_lv4_2)))) then 
            l_B_2_we0 <= ap_const_logic_1;
        else 
            l_B_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_2_we1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, icmp_ln47_reg_3214, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, trunc_ln_reg_3218, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (trunc_ln_reg_3218 = ap_const_lv4_2)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (trunc_ln_reg_3218 = ap_const_lv4_2)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (trunc_ln_reg_3218 = ap_const_lv4_2)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (trunc_ln_reg_3218 = ap_const_lv4_2)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (trunc_ln_reg_3218 = ap_const_lv4_2)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (trunc_ln_reg_3218 = ap_const_lv4_2)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (trunc_ln_reg_3218 = ap_const_lv4_2)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln_reg_3218 = ap_const_lv4_2)))) then 
            l_B_2_we1 <= ap_const_logic_1;
        else 
            l_B_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_3_address0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_3_address0, ap_block_pp1_stage0, zext_ln55_1_fu_2784_p1, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, zext_ln55_3_fu_2834_p1, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, zext_ln55_5_fu_2884_p1, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, zext_ln55_7_fu_2934_p1, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, zext_ln55_9_fu_2984_p1, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, zext_ln55_11_fu_3034_p1, ap_block_pp1_stage7, zext_ln55_13_fu_3084_p1, zext_ln55_15_fu_3134_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            l_B_3_address0 <= zext_ln55_15_fu_3134_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7))) then 
            l_B_3_address0 <= zext_ln55_13_fu_3084_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6))) then 
            l_B_3_address0 <= zext_ln55_11_fu_3034_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5))) then 
            l_B_3_address0 <= zext_ln55_9_fu_2984_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
            l_B_3_address0 <= zext_ln55_7_fu_2934_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then 
            l_B_3_address0 <= zext_ln55_5_fu_2884_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
            l_B_3_address0 <= zext_ln55_3_fu_2834_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_3_address0 <= zext_ln55_1_fu_2784_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_3_address0 <= grp_kernel_mmult_float_s_fu_2557_b_3_address0;
        else 
            l_B_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_B_3_address1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_3_address1, ap_block_pp1_stage0, zext_ln55_fu_2734_p1, zext_ln55_2_fu_2809_p1, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, zext_ln55_4_fu_2859_p1, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, zext_ln55_6_fu_2909_p1, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, zext_ln55_8_fu_2959_p1, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, zext_ln55_10_fu_3009_p1, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, zext_ln55_12_fu_3059_p1, ap_block_pp1_stage7, zext_ln55_14_fu_3109_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            l_B_3_address1 <= zext_ln55_14_fu_3109_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7))) then 
            l_B_3_address1 <= zext_ln55_12_fu_3059_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6))) then 
            l_B_3_address1 <= zext_ln55_10_fu_3009_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5))) then 
            l_B_3_address1 <= zext_ln55_8_fu_2959_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
            l_B_3_address1 <= zext_ln55_6_fu_2909_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then 
            l_B_3_address1 <= zext_ln55_4_fu_2859_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
            l_B_3_address1 <= zext_ln55_2_fu_2809_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_3_address1 <= zext_ln55_fu_2734_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_3_address1 <= grp_kernel_mmult_float_s_fu_2557_b_3_address1;
        else 
            l_B_3_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_B_3_ce0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_3_ce0, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)))) then 
            l_B_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_3_ce0 <= grp_kernel_mmult_float_s_fu_2557_b_3_ce0;
        else 
            l_B_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_3_ce1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_3_ce1, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)))) then 
            l_B_3_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_3_ce1 <= grp_kernel_mmult_float_s_fu_2557_b_3_ce1;
        else 
            l_B_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_3_d0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, bitcast_ln55_1_fu_2758_p1, bitcast_ln55_1_reg_3245, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, ap_block_pp1_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            l_B_3_d0 <= bitcast_ln55_1_reg_3245;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_3_d0 <= bitcast_ln55_1_fu_2758_p1;
        else 
            l_B_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    l_B_3_d1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, bitcast_ln55_1_reg_3245, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, ap_block_pp1_stage7, bitcast_ln55_fu_2707_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            l_B_3_d1 <= bitcast_ln55_1_reg_3245;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_3_d1 <= bitcast_ln55_fu_2707_p1;
        else 
            l_B_3_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    l_B_3_we0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, icmp_ln47_reg_3214, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, trunc_ln_reg_3218, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (trunc_ln_reg_3218 = ap_const_lv4_3)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (trunc_ln_reg_3218 = ap_const_lv4_3)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (trunc_ln_reg_3218 = ap_const_lv4_3)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (trunc_ln_reg_3218 = ap_const_lv4_3)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (trunc_ln_reg_3218 = ap_const_lv4_3)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (trunc_ln_reg_3218 = ap_const_lv4_3)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (trunc_ln_reg_3218 = ap_const_lv4_3)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln_reg_3218 = ap_const_lv4_3)))) then 
            l_B_3_we0 <= ap_const_logic_1;
        else 
            l_B_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_3_we1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, icmp_ln47_reg_3214, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, trunc_ln_reg_3218, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (trunc_ln_reg_3218 = ap_const_lv4_3)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (trunc_ln_reg_3218 = ap_const_lv4_3)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (trunc_ln_reg_3218 = ap_const_lv4_3)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (trunc_ln_reg_3218 = ap_const_lv4_3)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (trunc_ln_reg_3218 = ap_const_lv4_3)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (trunc_ln_reg_3218 = ap_const_lv4_3)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (trunc_ln_reg_3218 = ap_const_lv4_3)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln_reg_3218 = ap_const_lv4_3)))) then 
            l_B_3_we1 <= ap_const_logic_1;
        else 
            l_B_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_4_address0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_4_address0, ap_block_pp1_stage0, zext_ln55_1_fu_2784_p1, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, zext_ln55_3_fu_2834_p1, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, zext_ln55_5_fu_2884_p1, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, zext_ln55_7_fu_2934_p1, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, zext_ln55_9_fu_2984_p1, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, zext_ln55_11_fu_3034_p1, ap_block_pp1_stage7, zext_ln55_13_fu_3084_p1, zext_ln55_15_fu_3134_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            l_B_4_address0 <= zext_ln55_15_fu_3134_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7))) then 
            l_B_4_address0 <= zext_ln55_13_fu_3084_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6))) then 
            l_B_4_address0 <= zext_ln55_11_fu_3034_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5))) then 
            l_B_4_address0 <= zext_ln55_9_fu_2984_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
            l_B_4_address0 <= zext_ln55_7_fu_2934_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then 
            l_B_4_address0 <= zext_ln55_5_fu_2884_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
            l_B_4_address0 <= zext_ln55_3_fu_2834_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_4_address0 <= zext_ln55_1_fu_2784_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_4_address0 <= grp_kernel_mmult_float_s_fu_2557_b_4_address0;
        else 
            l_B_4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_B_4_address1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_4_address1, ap_block_pp1_stage0, zext_ln55_fu_2734_p1, zext_ln55_2_fu_2809_p1, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, zext_ln55_4_fu_2859_p1, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, zext_ln55_6_fu_2909_p1, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, zext_ln55_8_fu_2959_p1, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, zext_ln55_10_fu_3009_p1, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, zext_ln55_12_fu_3059_p1, ap_block_pp1_stage7, zext_ln55_14_fu_3109_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            l_B_4_address1 <= zext_ln55_14_fu_3109_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7))) then 
            l_B_4_address1 <= zext_ln55_12_fu_3059_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6))) then 
            l_B_4_address1 <= zext_ln55_10_fu_3009_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5))) then 
            l_B_4_address1 <= zext_ln55_8_fu_2959_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
            l_B_4_address1 <= zext_ln55_6_fu_2909_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then 
            l_B_4_address1 <= zext_ln55_4_fu_2859_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
            l_B_4_address1 <= zext_ln55_2_fu_2809_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_4_address1 <= zext_ln55_fu_2734_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_4_address1 <= grp_kernel_mmult_float_s_fu_2557_b_4_address1;
        else 
            l_B_4_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_B_4_ce0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_4_ce0, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)))) then 
            l_B_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_4_ce0 <= grp_kernel_mmult_float_s_fu_2557_b_4_ce0;
        else 
            l_B_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_4_ce1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_4_ce1, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)))) then 
            l_B_4_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_4_ce1 <= grp_kernel_mmult_float_s_fu_2557_b_4_ce1;
        else 
            l_B_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_4_d0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, bitcast_ln55_1_fu_2758_p1, bitcast_ln55_1_reg_3245, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, ap_block_pp1_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            l_B_4_d0 <= bitcast_ln55_1_reg_3245;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_4_d0 <= bitcast_ln55_1_fu_2758_p1;
        else 
            l_B_4_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    l_B_4_d1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, bitcast_ln55_1_reg_3245, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, ap_block_pp1_stage7, bitcast_ln55_fu_2707_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            l_B_4_d1 <= bitcast_ln55_1_reg_3245;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_4_d1 <= bitcast_ln55_fu_2707_p1;
        else 
            l_B_4_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    l_B_4_we0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, icmp_ln47_reg_3214, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, trunc_ln_reg_3218, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (trunc_ln_reg_3218 = ap_const_lv4_4)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (trunc_ln_reg_3218 = ap_const_lv4_4)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (trunc_ln_reg_3218 = ap_const_lv4_4)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (trunc_ln_reg_3218 = ap_const_lv4_4)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (trunc_ln_reg_3218 = ap_const_lv4_4)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (trunc_ln_reg_3218 = ap_const_lv4_4)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (trunc_ln_reg_3218 = ap_const_lv4_4)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln_reg_3218 = ap_const_lv4_4)))) then 
            l_B_4_we0 <= ap_const_logic_1;
        else 
            l_B_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_4_we1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, icmp_ln47_reg_3214, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, trunc_ln_reg_3218, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (trunc_ln_reg_3218 = ap_const_lv4_4)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (trunc_ln_reg_3218 = ap_const_lv4_4)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (trunc_ln_reg_3218 = ap_const_lv4_4)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (trunc_ln_reg_3218 = ap_const_lv4_4)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (trunc_ln_reg_3218 = ap_const_lv4_4)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (trunc_ln_reg_3218 = ap_const_lv4_4)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (trunc_ln_reg_3218 = ap_const_lv4_4)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln_reg_3218 = ap_const_lv4_4)))) then 
            l_B_4_we1 <= ap_const_logic_1;
        else 
            l_B_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_5_address0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_5_address0, ap_block_pp1_stage0, zext_ln55_1_fu_2784_p1, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, zext_ln55_3_fu_2834_p1, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, zext_ln55_5_fu_2884_p1, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, zext_ln55_7_fu_2934_p1, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, zext_ln55_9_fu_2984_p1, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, zext_ln55_11_fu_3034_p1, ap_block_pp1_stage7, zext_ln55_13_fu_3084_p1, zext_ln55_15_fu_3134_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            l_B_5_address0 <= zext_ln55_15_fu_3134_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7))) then 
            l_B_5_address0 <= zext_ln55_13_fu_3084_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6))) then 
            l_B_5_address0 <= zext_ln55_11_fu_3034_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5))) then 
            l_B_5_address0 <= zext_ln55_9_fu_2984_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
            l_B_5_address0 <= zext_ln55_7_fu_2934_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then 
            l_B_5_address0 <= zext_ln55_5_fu_2884_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
            l_B_5_address0 <= zext_ln55_3_fu_2834_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_5_address0 <= zext_ln55_1_fu_2784_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_5_address0 <= grp_kernel_mmult_float_s_fu_2557_b_5_address0;
        else 
            l_B_5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_B_5_address1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_5_address1, ap_block_pp1_stage0, zext_ln55_fu_2734_p1, zext_ln55_2_fu_2809_p1, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, zext_ln55_4_fu_2859_p1, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, zext_ln55_6_fu_2909_p1, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, zext_ln55_8_fu_2959_p1, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, zext_ln55_10_fu_3009_p1, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, zext_ln55_12_fu_3059_p1, ap_block_pp1_stage7, zext_ln55_14_fu_3109_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            l_B_5_address1 <= zext_ln55_14_fu_3109_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7))) then 
            l_B_5_address1 <= zext_ln55_12_fu_3059_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6))) then 
            l_B_5_address1 <= zext_ln55_10_fu_3009_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5))) then 
            l_B_5_address1 <= zext_ln55_8_fu_2959_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
            l_B_5_address1 <= zext_ln55_6_fu_2909_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then 
            l_B_5_address1 <= zext_ln55_4_fu_2859_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
            l_B_5_address1 <= zext_ln55_2_fu_2809_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_5_address1 <= zext_ln55_fu_2734_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_5_address1 <= grp_kernel_mmult_float_s_fu_2557_b_5_address1;
        else 
            l_B_5_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_B_5_ce0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_5_ce0, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)))) then 
            l_B_5_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_5_ce0 <= grp_kernel_mmult_float_s_fu_2557_b_5_ce0;
        else 
            l_B_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_5_ce1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_5_ce1, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)))) then 
            l_B_5_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_5_ce1 <= grp_kernel_mmult_float_s_fu_2557_b_5_ce1;
        else 
            l_B_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_5_d0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, bitcast_ln55_1_fu_2758_p1, bitcast_ln55_1_reg_3245, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, ap_block_pp1_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            l_B_5_d0 <= bitcast_ln55_1_reg_3245;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_5_d0 <= bitcast_ln55_1_fu_2758_p1;
        else 
            l_B_5_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    l_B_5_d1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, bitcast_ln55_1_reg_3245, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, ap_block_pp1_stage7, bitcast_ln55_fu_2707_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            l_B_5_d1 <= bitcast_ln55_1_reg_3245;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_5_d1 <= bitcast_ln55_fu_2707_p1;
        else 
            l_B_5_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    l_B_5_we0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, icmp_ln47_reg_3214, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, trunc_ln_reg_3218, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (trunc_ln_reg_3218 = ap_const_lv4_5)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (trunc_ln_reg_3218 = ap_const_lv4_5)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (trunc_ln_reg_3218 = ap_const_lv4_5)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (trunc_ln_reg_3218 = ap_const_lv4_5)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (trunc_ln_reg_3218 = ap_const_lv4_5)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (trunc_ln_reg_3218 = ap_const_lv4_5)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (trunc_ln_reg_3218 = ap_const_lv4_5)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln_reg_3218 = ap_const_lv4_5)))) then 
            l_B_5_we0 <= ap_const_logic_1;
        else 
            l_B_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_5_we1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, icmp_ln47_reg_3214, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, trunc_ln_reg_3218, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (trunc_ln_reg_3218 = ap_const_lv4_5)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (trunc_ln_reg_3218 = ap_const_lv4_5)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (trunc_ln_reg_3218 = ap_const_lv4_5)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (trunc_ln_reg_3218 = ap_const_lv4_5)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (trunc_ln_reg_3218 = ap_const_lv4_5)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (trunc_ln_reg_3218 = ap_const_lv4_5)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (trunc_ln_reg_3218 = ap_const_lv4_5)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln_reg_3218 = ap_const_lv4_5)))) then 
            l_B_5_we1 <= ap_const_logic_1;
        else 
            l_B_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_6_address0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_6_address0, ap_block_pp1_stage0, zext_ln55_1_fu_2784_p1, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, zext_ln55_3_fu_2834_p1, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, zext_ln55_5_fu_2884_p1, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, zext_ln55_7_fu_2934_p1, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, zext_ln55_9_fu_2984_p1, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, zext_ln55_11_fu_3034_p1, ap_block_pp1_stage7, zext_ln55_13_fu_3084_p1, zext_ln55_15_fu_3134_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            l_B_6_address0 <= zext_ln55_15_fu_3134_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7))) then 
            l_B_6_address0 <= zext_ln55_13_fu_3084_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6))) then 
            l_B_6_address0 <= zext_ln55_11_fu_3034_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5))) then 
            l_B_6_address0 <= zext_ln55_9_fu_2984_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
            l_B_6_address0 <= zext_ln55_7_fu_2934_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then 
            l_B_6_address0 <= zext_ln55_5_fu_2884_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
            l_B_6_address0 <= zext_ln55_3_fu_2834_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_6_address0 <= zext_ln55_1_fu_2784_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_6_address0 <= grp_kernel_mmult_float_s_fu_2557_b_6_address0;
        else 
            l_B_6_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_B_6_address1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_6_address1, ap_block_pp1_stage0, zext_ln55_fu_2734_p1, zext_ln55_2_fu_2809_p1, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, zext_ln55_4_fu_2859_p1, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, zext_ln55_6_fu_2909_p1, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, zext_ln55_8_fu_2959_p1, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, zext_ln55_10_fu_3009_p1, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, zext_ln55_12_fu_3059_p1, ap_block_pp1_stage7, zext_ln55_14_fu_3109_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            l_B_6_address1 <= zext_ln55_14_fu_3109_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7))) then 
            l_B_6_address1 <= zext_ln55_12_fu_3059_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6))) then 
            l_B_6_address1 <= zext_ln55_10_fu_3009_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5))) then 
            l_B_6_address1 <= zext_ln55_8_fu_2959_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
            l_B_6_address1 <= zext_ln55_6_fu_2909_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then 
            l_B_6_address1 <= zext_ln55_4_fu_2859_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
            l_B_6_address1 <= zext_ln55_2_fu_2809_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_6_address1 <= zext_ln55_fu_2734_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_6_address1 <= grp_kernel_mmult_float_s_fu_2557_b_6_address1;
        else 
            l_B_6_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_B_6_ce0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_6_ce0, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)))) then 
            l_B_6_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_6_ce0 <= grp_kernel_mmult_float_s_fu_2557_b_6_ce0;
        else 
            l_B_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_6_ce1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_6_ce1, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)))) then 
            l_B_6_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_6_ce1 <= grp_kernel_mmult_float_s_fu_2557_b_6_ce1;
        else 
            l_B_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_6_d0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, bitcast_ln55_1_fu_2758_p1, bitcast_ln55_1_reg_3245, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, ap_block_pp1_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            l_B_6_d0 <= bitcast_ln55_1_reg_3245;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_6_d0 <= bitcast_ln55_1_fu_2758_p1;
        else 
            l_B_6_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    l_B_6_d1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, bitcast_ln55_1_reg_3245, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, ap_block_pp1_stage7, bitcast_ln55_fu_2707_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            l_B_6_d1 <= bitcast_ln55_1_reg_3245;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_6_d1 <= bitcast_ln55_fu_2707_p1;
        else 
            l_B_6_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    l_B_6_we0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, icmp_ln47_reg_3214, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, trunc_ln_reg_3218, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (trunc_ln_reg_3218 = ap_const_lv4_6)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (trunc_ln_reg_3218 = ap_const_lv4_6)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (trunc_ln_reg_3218 = ap_const_lv4_6)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (trunc_ln_reg_3218 = ap_const_lv4_6)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (trunc_ln_reg_3218 = ap_const_lv4_6)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (trunc_ln_reg_3218 = ap_const_lv4_6)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (trunc_ln_reg_3218 = ap_const_lv4_6)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln_reg_3218 = ap_const_lv4_6)))) then 
            l_B_6_we0 <= ap_const_logic_1;
        else 
            l_B_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_6_we1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, icmp_ln47_reg_3214, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, trunc_ln_reg_3218, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (trunc_ln_reg_3218 = ap_const_lv4_6)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (trunc_ln_reg_3218 = ap_const_lv4_6)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (trunc_ln_reg_3218 = ap_const_lv4_6)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (trunc_ln_reg_3218 = ap_const_lv4_6)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (trunc_ln_reg_3218 = ap_const_lv4_6)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (trunc_ln_reg_3218 = ap_const_lv4_6)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (trunc_ln_reg_3218 = ap_const_lv4_6)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln_reg_3218 = ap_const_lv4_6)))) then 
            l_B_6_we1 <= ap_const_logic_1;
        else 
            l_B_6_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_7_address0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_7_address0, ap_block_pp1_stage0, zext_ln55_1_fu_2784_p1, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, zext_ln55_3_fu_2834_p1, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, zext_ln55_5_fu_2884_p1, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, zext_ln55_7_fu_2934_p1, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, zext_ln55_9_fu_2984_p1, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, zext_ln55_11_fu_3034_p1, ap_block_pp1_stage7, zext_ln55_13_fu_3084_p1, zext_ln55_15_fu_3134_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            l_B_7_address0 <= zext_ln55_15_fu_3134_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7))) then 
            l_B_7_address0 <= zext_ln55_13_fu_3084_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6))) then 
            l_B_7_address0 <= zext_ln55_11_fu_3034_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5))) then 
            l_B_7_address0 <= zext_ln55_9_fu_2984_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
            l_B_7_address0 <= zext_ln55_7_fu_2934_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then 
            l_B_7_address0 <= zext_ln55_5_fu_2884_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
            l_B_7_address0 <= zext_ln55_3_fu_2834_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_7_address0 <= zext_ln55_1_fu_2784_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_7_address0 <= grp_kernel_mmult_float_s_fu_2557_b_7_address0;
        else 
            l_B_7_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_B_7_address1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_7_address1, ap_block_pp1_stage0, zext_ln55_fu_2734_p1, zext_ln55_2_fu_2809_p1, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, zext_ln55_4_fu_2859_p1, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, zext_ln55_6_fu_2909_p1, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, zext_ln55_8_fu_2959_p1, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, zext_ln55_10_fu_3009_p1, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, zext_ln55_12_fu_3059_p1, ap_block_pp1_stage7, zext_ln55_14_fu_3109_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            l_B_7_address1 <= zext_ln55_14_fu_3109_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7))) then 
            l_B_7_address1 <= zext_ln55_12_fu_3059_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6))) then 
            l_B_7_address1 <= zext_ln55_10_fu_3009_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5))) then 
            l_B_7_address1 <= zext_ln55_8_fu_2959_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
            l_B_7_address1 <= zext_ln55_6_fu_2909_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then 
            l_B_7_address1 <= zext_ln55_4_fu_2859_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
            l_B_7_address1 <= zext_ln55_2_fu_2809_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_7_address1 <= zext_ln55_fu_2734_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_7_address1 <= grp_kernel_mmult_float_s_fu_2557_b_7_address1;
        else 
            l_B_7_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_B_7_ce0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_7_ce0, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)))) then 
            l_B_7_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_7_ce0 <= grp_kernel_mmult_float_s_fu_2557_b_7_ce0;
        else 
            l_B_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_7_ce1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_7_ce1, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)))) then 
            l_B_7_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_7_ce1 <= grp_kernel_mmult_float_s_fu_2557_b_7_ce1;
        else 
            l_B_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_7_d0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, bitcast_ln55_1_fu_2758_p1, bitcast_ln55_1_reg_3245, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, ap_block_pp1_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            l_B_7_d0 <= bitcast_ln55_1_reg_3245;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_7_d0 <= bitcast_ln55_1_fu_2758_p1;
        else 
            l_B_7_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    l_B_7_d1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, bitcast_ln55_1_reg_3245, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, ap_block_pp1_stage7, bitcast_ln55_fu_2707_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            l_B_7_d1 <= bitcast_ln55_1_reg_3245;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_7_d1 <= bitcast_ln55_fu_2707_p1;
        else 
            l_B_7_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    l_B_7_we0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, icmp_ln47_reg_3214, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, trunc_ln_reg_3218, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (trunc_ln_reg_3218 = ap_const_lv4_7)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (trunc_ln_reg_3218 = ap_const_lv4_7)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (trunc_ln_reg_3218 = ap_const_lv4_7)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (trunc_ln_reg_3218 = ap_const_lv4_7)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (trunc_ln_reg_3218 = ap_const_lv4_7)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (trunc_ln_reg_3218 = ap_const_lv4_7)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (trunc_ln_reg_3218 = ap_const_lv4_7)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln_reg_3218 = ap_const_lv4_7)))) then 
            l_B_7_we0 <= ap_const_logic_1;
        else 
            l_B_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_7_we1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, icmp_ln47_reg_3214, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, trunc_ln_reg_3218, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (trunc_ln_reg_3218 = ap_const_lv4_7)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (trunc_ln_reg_3218 = ap_const_lv4_7)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (trunc_ln_reg_3218 = ap_const_lv4_7)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (trunc_ln_reg_3218 = ap_const_lv4_7)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (trunc_ln_reg_3218 = ap_const_lv4_7)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (trunc_ln_reg_3218 = ap_const_lv4_7)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (trunc_ln_reg_3218 = ap_const_lv4_7)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln_reg_3218 = ap_const_lv4_7)))) then 
            l_B_7_we1 <= ap_const_logic_1;
        else 
            l_B_7_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_8_address0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_8_address0, ap_block_pp1_stage0, zext_ln55_1_fu_2784_p1, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, zext_ln55_3_fu_2834_p1, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, zext_ln55_5_fu_2884_p1, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, zext_ln55_7_fu_2934_p1, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, zext_ln55_9_fu_2984_p1, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, zext_ln55_11_fu_3034_p1, ap_block_pp1_stage7, zext_ln55_13_fu_3084_p1, zext_ln55_15_fu_3134_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            l_B_8_address0 <= zext_ln55_15_fu_3134_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7))) then 
            l_B_8_address0 <= zext_ln55_13_fu_3084_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6))) then 
            l_B_8_address0 <= zext_ln55_11_fu_3034_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5))) then 
            l_B_8_address0 <= zext_ln55_9_fu_2984_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
            l_B_8_address0 <= zext_ln55_7_fu_2934_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then 
            l_B_8_address0 <= zext_ln55_5_fu_2884_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
            l_B_8_address0 <= zext_ln55_3_fu_2834_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_8_address0 <= zext_ln55_1_fu_2784_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_8_address0 <= grp_kernel_mmult_float_s_fu_2557_b_8_address0;
        else 
            l_B_8_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_B_8_address1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_8_address1, ap_block_pp1_stage0, zext_ln55_fu_2734_p1, zext_ln55_2_fu_2809_p1, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, zext_ln55_4_fu_2859_p1, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, zext_ln55_6_fu_2909_p1, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, zext_ln55_8_fu_2959_p1, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, zext_ln55_10_fu_3009_p1, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, zext_ln55_12_fu_3059_p1, ap_block_pp1_stage7, zext_ln55_14_fu_3109_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            l_B_8_address1 <= zext_ln55_14_fu_3109_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7))) then 
            l_B_8_address1 <= zext_ln55_12_fu_3059_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6))) then 
            l_B_8_address1 <= zext_ln55_10_fu_3009_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5))) then 
            l_B_8_address1 <= zext_ln55_8_fu_2959_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
            l_B_8_address1 <= zext_ln55_6_fu_2909_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then 
            l_B_8_address1 <= zext_ln55_4_fu_2859_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
            l_B_8_address1 <= zext_ln55_2_fu_2809_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_8_address1 <= zext_ln55_fu_2734_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_8_address1 <= grp_kernel_mmult_float_s_fu_2557_b_8_address1;
        else 
            l_B_8_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_B_8_ce0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_8_ce0, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)))) then 
            l_B_8_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_8_ce0 <= grp_kernel_mmult_float_s_fu_2557_b_8_ce0;
        else 
            l_B_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_8_ce1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_8_ce1, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)))) then 
            l_B_8_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_8_ce1 <= grp_kernel_mmult_float_s_fu_2557_b_8_ce1;
        else 
            l_B_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_8_d0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, bitcast_ln55_1_fu_2758_p1, bitcast_ln55_1_reg_3245, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, ap_block_pp1_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            l_B_8_d0 <= bitcast_ln55_1_reg_3245;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_8_d0 <= bitcast_ln55_1_fu_2758_p1;
        else 
            l_B_8_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    l_B_8_d1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, bitcast_ln55_1_reg_3245, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, ap_block_pp1_stage7, bitcast_ln55_fu_2707_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            l_B_8_d1 <= bitcast_ln55_1_reg_3245;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_8_d1 <= bitcast_ln55_fu_2707_p1;
        else 
            l_B_8_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    l_B_8_we0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, icmp_ln47_reg_3214, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, trunc_ln_reg_3218, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (trunc_ln_reg_3218 = ap_const_lv4_8)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (trunc_ln_reg_3218 = ap_const_lv4_8)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (trunc_ln_reg_3218 = ap_const_lv4_8)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (trunc_ln_reg_3218 = ap_const_lv4_8)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (trunc_ln_reg_3218 = ap_const_lv4_8)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (trunc_ln_reg_3218 = ap_const_lv4_8)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (trunc_ln_reg_3218 = ap_const_lv4_8)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln_reg_3218 = ap_const_lv4_8)))) then 
            l_B_8_we0 <= ap_const_logic_1;
        else 
            l_B_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_8_we1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, icmp_ln47_reg_3214, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, trunc_ln_reg_3218, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (trunc_ln_reg_3218 = ap_const_lv4_8)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (trunc_ln_reg_3218 = ap_const_lv4_8)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (trunc_ln_reg_3218 = ap_const_lv4_8)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (trunc_ln_reg_3218 = ap_const_lv4_8)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (trunc_ln_reg_3218 = ap_const_lv4_8)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (trunc_ln_reg_3218 = ap_const_lv4_8)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (trunc_ln_reg_3218 = ap_const_lv4_8)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln_reg_3218 = ap_const_lv4_8)))) then 
            l_B_8_we1 <= ap_const_logic_1;
        else 
            l_B_8_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_9_address0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_9_address0, ap_block_pp1_stage0, zext_ln55_1_fu_2784_p1, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, zext_ln55_3_fu_2834_p1, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, zext_ln55_5_fu_2884_p1, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, zext_ln55_7_fu_2934_p1, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, zext_ln55_9_fu_2984_p1, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, zext_ln55_11_fu_3034_p1, ap_block_pp1_stage7, zext_ln55_13_fu_3084_p1, zext_ln55_15_fu_3134_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            l_B_9_address0 <= zext_ln55_15_fu_3134_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7))) then 
            l_B_9_address0 <= zext_ln55_13_fu_3084_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6))) then 
            l_B_9_address0 <= zext_ln55_11_fu_3034_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5))) then 
            l_B_9_address0 <= zext_ln55_9_fu_2984_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
            l_B_9_address0 <= zext_ln55_7_fu_2934_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then 
            l_B_9_address0 <= zext_ln55_5_fu_2884_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
            l_B_9_address0 <= zext_ln55_3_fu_2834_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_9_address0 <= zext_ln55_1_fu_2784_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_9_address0 <= grp_kernel_mmult_float_s_fu_2557_b_9_address0;
        else 
            l_B_9_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_B_9_address1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_9_address1, ap_block_pp1_stage0, zext_ln55_fu_2734_p1, zext_ln55_2_fu_2809_p1, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, zext_ln55_4_fu_2859_p1, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, zext_ln55_6_fu_2909_p1, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, zext_ln55_8_fu_2959_p1, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, zext_ln55_10_fu_3009_p1, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, zext_ln55_12_fu_3059_p1, ap_block_pp1_stage7, zext_ln55_14_fu_3109_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            l_B_9_address1 <= zext_ln55_14_fu_3109_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7))) then 
            l_B_9_address1 <= zext_ln55_12_fu_3059_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6))) then 
            l_B_9_address1 <= zext_ln55_10_fu_3009_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5))) then 
            l_B_9_address1 <= zext_ln55_8_fu_2959_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4))) then 
            l_B_9_address1 <= zext_ln55_6_fu_2909_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3))) then 
            l_B_9_address1 <= zext_ln55_4_fu_2859_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
            l_B_9_address1 <= zext_ln55_2_fu_2809_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_9_address1 <= zext_ln55_fu_2734_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_9_address1 <= grp_kernel_mmult_float_s_fu_2557_b_9_address1;
        else 
            l_B_9_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_B_9_ce0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_9_ce0, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)))) then 
            l_B_9_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_9_ce0 <= grp_kernel_mmult_float_s_fu_2557_b_9_ce0;
        else 
            l_B_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_9_ce1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_b_9_ce1, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)))) then 
            l_B_9_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_B_9_ce1 <= grp_kernel_mmult_float_s_fu_2557_b_9_ce1;
        else 
            l_B_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_9_d0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, bitcast_ln55_1_fu_2758_p1, bitcast_ln55_1_reg_3245, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, ap_block_pp1_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            l_B_9_d0 <= bitcast_ln55_1_reg_3245;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_9_d0 <= bitcast_ln55_1_fu_2758_p1;
        else 
            l_B_9_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    l_B_9_d1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, ap_block_pp1_stage1, ap_CS_fsm_pp1_stage0, bitcast_ln55_1_reg_3245, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_block_pp1_stage0, ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_block_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_block_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_block_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage6, ap_block_pp1_stage7, bitcast_ln55_fu_2707_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage7) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7)) or ((ap_const_boolean_0 = ap_block_pp1_stage6) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6)) or ((ap_const_boolean_0 = ap_block_pp1_stage5) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5)) or ((ap_const_boolean_0 = ap_block_pp1_stage4) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4)) or ((ap_const_boolean_0 = ap_block_pp1_stage3) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3)) or ((ap_const_boolean_0 = ap_block_pp1_stage2) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            l_B_9_d1 <= bitcast_ln55_1_reg_3245;
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1))) then 
            l_B_9_d1 <= bitcast_ln55_fu_2707_p1;
        else 
            l_B_9_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    l_B_9_we0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, icmp_ln47_reg_3214, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, trunc_ln_reg_3218, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (trunc_ln_reg_3218 = ap_const_lv4_9)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (trunc_ln_reg_3218 = ap_const_lv4_9)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (trunc_ln_reg_3218 = ap_const_lv4_9)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (trunc_ln_reg_3218 = ap_const_lv4_9)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (trunc_ln_reg_3218 = ap_const_lv4_9)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (trunc_ln_reg_3218 = ap_const_lv4_9)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (trunc_ln_reg_3218 = ap_const_lv4_9)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln_reg_3218 = ap_const_lv4_9)))) then 
            l_B_9_we0 <= ap_const_logic_1;
        else 
            l_B_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_B_9_we1_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter0, icmp_ln47_reg_3214, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, trunc_ln_reg_3218, ap_block_pp1_stage1_11001, ap_enable_reg_pp1_iter1, ap_CS_fsm_pp1_stage7, ap_CS_fsm_pp1_stage2, ap_CS_fsm_pp1_stage3, ap_CS_fsm_pp1_stage4, ap_CS_fsm_pp1_stage5, ap_CS_fsm_pp1_stage6, ap_block_pp1_stage2_11001, ap_block_pp1_stage3_11001, ap_block_pp1_stage4_11001, ap_block_pp1_stage5_11001, ap_block_pp1_stage6_11001, ap_block_pp1_stage7_11001)
    begin
        if ((((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (trunc_ln_reg_3218 = ap_const_lv4_9)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage7_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage7) and (trunc_ln_reg_3218 = ap_const_lv4_9)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage6_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage6) and (trunc_ln_reg_3218 = ap_const_lv4_9)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage5_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage5) and (trunc_ln_reg_3218 = ap_const_lv4_9)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage4_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage4) and (trunc_ln_reg_3218 = ap_const_lv4_9)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage3_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage3) and (trunc_ln_reg_3218 = ap_const_lv4_9)) or ((icmp_ln47_reg_3214 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (trunc_ln_reg_3218 = ap_const_lv4_9)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (trunc_ln_reg_3218 = ap_const_lv4_9)))) then 
            l_B_9_we1 <= ap_const_logic_1;
        else 
            l_B_9_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l_C_0_address0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0, ap_enable_reg_pp2_iter0, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_out_0_address0, i_2_cast_fu_3166_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            l_C_0_address0 <= i_2_cast_fu_3166_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_C_0_address0 <= grp_kernel_mmult_float_s_fu_2557_out_0_address0;
        else 
            l_C_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_C_0_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_block_pp2_stage0_11001, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_out_0_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            l_C_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_C_0_ce0 <= grp_kernel_mmult_float_s_fu_2557_out_0_ce0;
        else 
            l_C_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l_C_0_we0_assign_proc : process(ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_out_0_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_C_0_we0 <= grp_kernel_mmult_float_s_fu_2557_out_0_we0;
        else 
            l_C_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    l_C_15_address0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0, ap_enable_reg_pp2_iter0, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_out_15_address0, i_2_cast_fu_3166_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            l_C_15_address0 <= i_2_cast_fu_3166_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_C_15_address0 <= grp_kernel_mmult_float_s_fu_2557_out_15_address0;
        else 
            l_C_15_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l_C_15_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_block_pp2_stage0_11001, ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_out_15_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            l_C_15_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_C_15_ce0 <= grp_kernel_mmult_float_s_fu_2557_out_15_ce0;
        else 
            l_C_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l_C_15_we0_assign_proc : process(ap_CS_fsm_state14, grp_kernel_mmult_float_s_fu_2557_out_15_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            l_C_15_we0 <= grp_kernel_mmult_float_s_fu_2557_out_15_we0;
        else 
            l_C_15_we0 <= ap_const_logic_0;
        end if; 
    end process;

    last_V_fu_3172_p2 <= "1" when (i_2_reg_2546 = ap_const_lv11_3FF) else "0";
    or_ln55_10_fu_3029_p2 <= (shl_ln_reg_3227 or ap_const_lv10_B);
    or_ln55_11_fu_3054_p2 <= (shl_ln_reg_3227 or ap_const_lv10_C);
    or_ln55_12_fu_3079_p2 <= (shl_ln_reg_3227 or ap_const_lv10_D);
    or_ln55_13_fu_3104_p2 <= (shl_ln_reg_3227 or ap_const_lv10_E);
    or_ln55_14_fu_3129_p2 <= (shl_ln_reg_3227 or ap_const_lv10_F);
    or_ln55_1_fu_2804_p2 <= (shl_ln_reg_3227 or ap_const_lv10_2);
    or_ln55_2_fu_2829_p2 <= (shl_ln_reg_3227 or ap_const_lv10_3);
    or_ln55_3_fu_2854_p2 <= (shl_ln_reg_3227 or ap_const_lv10_4);
    or_ln55_4_fu_2879_p2 <= (shl_ln_reg_3227 or ap_const_lv10_5);
    or_ln55_5_fu_2904_p2 <= (shl_ln_reg_3227 or ap_const_lv10_6);
    or_ln55_6_fu_2929_p2 <= (shl_ln_reg_3227 or ap_const_lv10_7);
    or_ln55_7_fu_2954_p2 <= (shl_ln_reg_3227 or ap_const_lv10_8);
    or_ln55_8_fu_2979_p2 <= (shl_ln_reg_3227 or ap_const_lv10_9);
    or_ln55_9_fu_3004_p2 <= (shl_ln_reg_3227 or ap_const_lv10_A);
    or_ln55_fu_2778_p2 <= (shl_ln_fu_2727_p3 or ap_const_lv10_1);

    out_r_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, icmp_ln62_reg_3286, ap_enable_reg_pp2_iter2, icmp_ln62_reg_3286_pp2_iter1_reg, out_r_TREADY_int_regslice)
    begin
        if ((((icmp_ln62_reg_3286_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0)) or ((icmp_ln62_reg_3286 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            out_r_TDATA_blk_n <= out_r_TREADY_int_regslice;
        else 
            out_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    
    out_r_TDATA_int_regslice_proc : process(bitcast_ln68_fu_3178_p1, trunc_ln68_fu_3186_p1)
    begin
        out_r_TDATA_int_regslice <= bitcast_ln68_fu_3178_p1;
        out_r_TDATA_int_regslice(31) <= trunc_ln68_fu_3186_p1(0);
    end process;

    out_r_TVALID <= regslice_both_out_V_data_V_U_vld_out;

    out_r_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, icmp_ln62_reg_3286, ap_block_pp2_stage0_11001)
    begin
        if (((icmp_ln62_reg_3286 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            out_r_TVALID_int_regslice <= ap_const_logic_1;
        else 
            out_r_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    shl_ln_fu_2727_p3 <= (trunc_ln55_reg_3222 & ap_const_lv4_0);
    trunc_ln55_fu_2703_p1 <= ap_phi_mux_i_1_phi_fu_2539_p4(6 - 1 downto 0);
    trunc_ln68_fu_3186_p1 <= bitcast_ln68_1_fu_3182_p1(1 - 1 downto 0);
    zext_ln55_10_fu_3009_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln55_9_fu_3004_p2),64));
    zext_ln55_11_fu_3034_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln55_10_fu_3029_p2),64));
    zext_ln55_12_fu_3059_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln55_11_fu_3054_p2),64));
    zext_ln55_13_fu_3084_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln55_12_fu_3079_p2),64));
    zext_ln55_14_fu_3109_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln55_13_fu_3104_p2),64));
    zext_ln55_15_fu_3134_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln55_14_fu_3129_p2),64));
    zext_ln55_1_fu_2784_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln55_fu_2778_p2),64));
    zext_ln55_2_fu_2809_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln55_1_fu_2804_p2),64));
    zext_ln55_3_fu_2834_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln55_2_fu_2829_p2),64));
    zext_ln55_4_fu_2859_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln55_3_fu_2854_p2),64));
    zext_ln55_5_fu_2884_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln55_4_fu_2879_p2),64));
    zext_ln55_6_fu_2909_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln55_5_fu_2904_p2),64));
    zext_ln55_7_fu_2934_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln55_6_fu_2929_p2),64));
    zext_ln55_8_fu_2959_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln55_7_fu_2954_p2),64));
    zext_ln55_9_fu_2984_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln55_8_fu_2979_p2),64));
    zext_ln55_fu_2734_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_2727_p3),64));
    zext_ln708_1_fu_2754_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_2613_p3),32));
    zext_ln708_fu_2658_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_2613_p3),32));
end behav;
