

================================================================
== Vitis HLS Report for 'MicroblazeToSwitch'
================================================================
* Date:           Thu May 29 07:31:07 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        microblaze_to_switch_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.500 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    4|    4|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 4, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.28>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%rate_cnt_load = load i2 %rate_cnt" [microblaze_to_switch_src/MBtoSW.cpp:51]   --->   Operation 7 'load' 'rate_cnt_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i2 %rate_cnt_load" [microblaze_to_switch_src/MBtoSW.cpp:51]   --->   Operation 8 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.56ns)   --->   "%add_ln51 = add i3 %zext_ln51, i3 1" [microblaze_to_switch_src/MBtoSW.cpp:51]   --->   Operation 9 'add' 'add_ln51' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i3 %add_ln51" [microblaze_to_switch_src/MBtoSW.cpp:51]   --->   Operation 10 'trunc' 'trunc_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ready_to_send = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln51, i32 2" [microblaze_to_switch_src/MBtoSW.cpp:51]   --->   Operation 11 'bitselect' 'ready_to_send' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.99ns)   --->   "%select_ln51 = select i1 %ready_to_send, i2 0, i2 %trunc_ln51" [microblaze_to_switch_src/MBtoSW.cpp:51]   --->   Operation 12 'select' 'select_ln51' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%store_ln51 = store i2 %select_ln51, i2 %rate_cnt" [microblaze_to_switch_src/MBtoSW.cpp:51]   --->   Operation 13 'store' 'store_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %ready_to_send, void %if.end26, void %land.lhs.true" [microblaze_to_switch_src/MBtoSW.cpp:59]   --->   Operation 14 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (1.72ns)   --->   "%tmp = nbwritereq i1 @_ssdm_op_NbWriteReq.axis.i128P128A, i128 %rxDataMonitor, i32 1" [microblaze_to_switch_src/MBtoSW.cpp:60]   --->   Operation 15 'nbwritereq' 'tmp' <Predicate = (ready_to_send)> <Delay = 1.72> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.72> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 3.49>
ST_2 : Operation 16 [1/2] (1.72ns)   --->   "%tmp = nbwritereq i1 @_ssdm_op_NbWriteReq.axis.i128P128A, i128 %rxDataMonitor, i32 1" [microblaze_to_switch_src/MBtoSW.cpp:60]   --->   Operation 16 'nbwritereq' 'tmp' <Predicate = (ready_to_send)> <Delay = 1.72> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.72> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %tmp, void %if.end26, void %land.lhs.true11" [microblaze_to_switch_src/MBtoSW.cpp:60]   --->   Operation 17 'br' 'br_ln60' <Predicate = (ready_to_send)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (1.77ns)   --->   "%tmp_1 = nbwritereq i1 @_ssdm_op_NbWriteReq.axis.i96P128A, i96 %rxMetadataMonitor, i32 1" [microblaze_to_switch_src/MBtoSW.cpp:61]   --->   Operation 18 'nbwritereq' 'tmp_1' <Predicate = (ready_to_send & tmp)> <Delay = 1.77> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 2.10> <Adapter> <Opcode : 'read' 'write'>

State 3 <SV = 2> <Delay = 3.01>
ST_3 : Operation 19 [1/2] (1.77ns)   --->   "%tmp_1 = nbwritereq i1 @_ssdm_op_NbWriteReq.axis.i96P128A, i96 %rxMetadataMonitor, i32 1" [microblaze_to_switch_src/MBtoSW.cpp:61]   --->   Operation 19 'nbwritereq' 'tmp_1' <Predicate = (ready_to_send & tmp)> <Delay = 1.77> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 2.10> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %tmp_1, void %if.end26, void %land.lhs.true13" [microblaze_to_switch_src/MBtoSW.cpp:61]   --->   Operation 20 'br' 'br_ln61' <Predicate = (ready_to_send & tmp)> <Delay = 0.00>
ST_3 : Operation 21 [2/2] (1.24ns)   --->   "%tmp_2 = nbwritereq i1 @_ssdm_op_NbWriteReq.axis.i16P128A, i16 %rxLengthMonitor, i32 1" [microblaze_to_switch_src/MBtoSW.cpp:62]   --->   Operation 21 'nbwritereq' 'tmp_2' <Predicate = (ready_to_send & tmp & tmp_1)> <Delay = 1.24> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.87> <Adapter> <Opcode : 'read' 'write'>

State 4 <SV = 3> <Delay = 2.96>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln27 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [microblaze_to_switch_src/MBtoSW.cpp:27]   --->   Operation 22 'specpipeline' 'specpipeline_ln27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7" [microblaze_to_switch_src/MBtoSW.cpp:3]   --->   Operation 23 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_8, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0" [microblaze_to_switch_src/MBtoSW.cpp:3]   --->   Operation 24 'specinterface' 'specinterface_ln3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (1.00ns)   --->   "%best_ask_sw_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %best_ask_sw"   --->   Operation 25 'read' 'best_ask_sw_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 26 [1/1] (1.00ns)   --->   "%best_bid_sw_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %best_bid_sw"   --->   Operation 26 'read' 'best_bid_sw_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %best_bid_sw"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %best_bid_sw, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %best_bid_sw, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %best_ask_sw"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %best_ask_sw, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %best_ask_sw, void @empty_4, i32 4294967295, i32 4294967295, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rxDataMonitor, void @empty_6, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %rxDataMonitor"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxMetadataMonitor, void @empty_6, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i96 %rxMetadataMonitor"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rxLengthMonitor, void @empty_6, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %rxLengthMonitor"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/2] (1.24ns)   --->   "%tmp_2 = nbwritereq i1 @_ssdm_op_NbWriteReq.axis.i16P128A, i16 %rxLengthMonitor, i32 1" [microblaze_to_switch_src/MBtoSW.cpp:62]   --->   Operation 39 'nbwritereq' 'tmp_2' <Predicate = (ready_to_send & tmp & tmp_1)> <Delay = 1.24> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.87> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_2, void %if.end26, void %if.then15" [microblaze_to_switch_src/MBtoSW.cpp:59]   --->   Operation 40 'br' 'br_ln59' <Predicate = (ready_to_send & tmp & tmp_1)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i32.i32, i1 1, i32 %best_bid_sw_read, i32 %best_ask_sw_read" [microblaze_to_switch_src/MBtoSW.cpp:88]   --->   Operation 41 'bitconcatenate' 'or_ln' <Predicate = (ready_to_send & tmp & tmp_1 & tmp_2)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln88 = sext i65 %or_ln" [microblaze_to_switch_src/MBtoSW.cpp:88]   --->   Operation 42 'sext' 'sext_ln88' <Predicate = (ready_to_send & tmp & tmp_1 & tmp_2)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i73 %sext_ln88" [microblaze_to_switch_src/MBtoSW.cpp:88]   --->   Operation 43 'zext' 'zext_ln88' <Predicate = (ready_to_send & tmp & tmp_1 & tmp_2)> <Delay = 0.00>
ST_4 : Operation 44 [2/2] (1.72ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %rxDataMonitor, i128 %zext_ln88" [microblaze_to_switch_src/MBtoSW.cpp:88]   --->   Operation 44 'write' 'write_ln88' <Predicate = (ready_to_send & tmp & tmp_1 & tmp_2)> <Delay = 1.72> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.72> <Adapter> <Opcode : 'read' 'write'>

State 5 <SV = 4> <Delay = 1.77>
ST_5 : Operation 45 [1/2] (1.72ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %rxDataMonitor, i128 %zext_ln88" [microblaze_to_switch_src/MBtoSW.cpp:88]   --->   Operation 45 'write' 'write_ln88' <Predicate = (ready_to_send & tmp & tmp_1 & tmp_2)> <Delay = 1.72> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.72> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 46 [2/2] (1.77ns)   --->   "%write_ln89 = write void @_ssdm_op_Write.axis.volatile.i96P128A, i96 %rxMetadataMonitor, i96 310698695307381685157429889" [microblaze_to_switch_src/MBtoSW.cpp:89]   --->   Operation 46 'write' 'write_ln89' <Predicate = (ready_to_send & tmp & tmp_1 & tmp_2)> <Delay = 1.77> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 2.10> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 47 [2/2] (1.24ns)   --->   "%write_ln90 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %rxLengthMonitor, i16 8" [microblaze_to_switch_src/MBtoSW.cpp:90]   --->   Operation 47 'write' 'write_ln90' <Predicate = (ready_to_send & tmp & tmp_1 & tmp_2)> <Delay = 1.24> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.87> <Adapter> <Opcode : 'read' 'write'>

State 6 <SV = 5> <Delay = 1.77>
ST_6 : Operation 48 [1/2] (1.77ns)   --->   "%write_ln89 = write void @_ssdm_op_Write.axis.volatile.i96P128A, i96 %rxMetadataMonitor, i96 310698695307381685157429889" [microblaze_to_switch_src/MBtoSW.cpp:89]   --->   Operation 48 'write' 'write_ln89' <Predicate = (ready_to_send & tmp & tmp_1 & tmp_2)> <Delay = 1.77> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 2.10> <Adapter> <Opcode : 'read' 'write'>
ST_6 : Operation 49 [1/2] (1.24ns)   --->   "%write_ln90 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %rxLengthMonitor, i16 8" [microblaze_to_switch_src/MBtoSW.cpp:90]   --->   Operation 49 'write' 'write_ln90' <Predicate = (ready_to_send & tmp & tmp_1 & tmp_2)> <Delay = 1.24> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.87> <Adapter> <Opcode : 'read' 'write'>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln95 = br void %if.end26" [microblaze_to_switch_src/MBtoSW.cpp:95]   --->   Operation 50 'br' 'br_ln95' <Predicate = (ready_to_send & tmp & tmp_1 & tmp_2)> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln96 = ret" [microblaze_to_switch_src/MBtoSW.cpp:96]   --->   Operation 51 'ret' 'ret_ln96' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.289ns
The critical path consists of the following:
	'load' operation 2 bit ('rate_cnt_load', microblaze_to_switch_src/MBtoSW.cpp:51) on static variable 'rate_cnt' [24]  (0.000 ns)
	'add' operation 3 bit ('add_ln51', microblaze_to_switch_src/MBtoSW.cpp:51) [26]  (1.565 ns)
	'select' operation 2 bit ('select_ln51', microblaze_to_switch_src/MBtoSW.cpp:51) [29]  (0.993 ns)
	blocking operation 0.731 ns on control path)

 <State 2>: 3.500ns
The critical path consists of the following:
	axis request operation ('tmp', microblaze_to_switch_src/MBtoSW.cpp:60) on port 'rxDataMonitor' (microblaze_to_switch_src/MBtoSW.cpp:60) [33]  (1.724 ns)
	axis request operation ('tmp_1', microblaze_to_switch_src/MBtoSW.cpp:61) on port 'rxMetadataMonitor' (microblaze_to_switch_src/MBtoSW.cpp:61) [36]  (1.776 ns)

 <State 3>: 3.016ns
The critical path consists of the following:
	axis request operation ('tmp_1', microblaze_to_switch_src/MBtoSW.cpp:61) on port 'rxMetadataMonitor' (microblaze_to_switch_src/MBtoSW.cpp:61) [36]  (1.776 ns)
	axis request operation ('tmp_2', microblaze_to_switch_src/MBtoSW.cpp:62) on port 'rxLengthMonitor' (microblaze_to_switch_src/MBtoSW.cpp:62) [39]  (1.240 ns)

 <State 4>: 2.964ns
The critical path consists of the following:
	axis request operation ('tmp_2', microblaze_to_switch_src/MBtoSW.cpp:62) on port 'rxLengthMonitor' (microblaze_to_switch_src/MBtoSW.cpp:62) [39]  (1.240 ns)
	axis write operation ('write_ln88', microblaze_to_switch_src/MBtoSW.cpp:88) on port 'rxDataMonitor' (microblaze_to_switch_src/MBtoSW.cpp:88) [45]  (1.724 ns)

 <State 5>: 1.776ns
The critical path consists of the following:
	axis write operation ('write_ln89', microblaze_to_switch_src/MBtoSW.cpp:89) on port 'rxMetadataMonitor' (microblaze_to_switch_src/MBtoSW.cpp:89) [46]  (1.776 ns)

 <State 6>: 1.776ns
The critical path consists of the following:
	axis write operation ('write_ln89', microblaze_to_switch_src/MBtoSW.cpp:89) on port 'rxMetadataMonitor' (microblaze_to_switch_src/MBtoSW.cpp:89) [46]  (1.776 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
