$date
	Wed Sep 24 22:25:20 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Mux_tb $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ sel $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! out $end
$var wire 1 $ sel $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#20
1#
#40
1!
1"
0#
#60
1#
#80
0!
0"
0#
1$
#100
1!
1#
#120
0!
1"
0#
#140
1!
1#
#160
