Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Dec  7 23:03:11 2024
| Host         : DESKTOP-RDVATL1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file security_system_control_sets_placed.rpt
| Design       : security_system
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              22 |           10 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              18 |            6 |
| Yes          | Yes                   | No                     |              27 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+--------------------+---------------------+------------------+----------------+--------------+
|   Clock Signal   |    Enable Signal   |   Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+--------------------+---------------------+------------------+----------------+--------------+
|  clock_IBUF_BUFG | buzzer_i_1_n_0     | reset_IBUF          |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG | hours              | reset_IBUF          |                1 |              5 |         5.00 |
|  clock_IBUF_BUFG | minutes            | reset_IBUF          |                2 |              6 |         3.00 |
|  clock_IBUF_BUFG | seconds[5]_i_1_n_0 | reset_IBUF          |                2 |              6 |         3.00 |
|  clock_IBUF_BUFG |                    | reset_IBUF          |               10 |             22 |         2.20 |
|  clock_IBUF_BUFG | counter            | counter[26]_i_1_n_0 |                8 |             27 |         3.38 |
+------------------+--------------------+---------------------+------------------+----------------+--------------+


