# compile vhdl design source files
vhdl xil_defaultlib  "../../../../Clock_divider_lab4.vhd"

# Do not sort compile order
nosort
