/*
 * stm32F411xx.h
 *
 *  Created on: Oct 30, 2025
 *      Author: Himshree
 */

#ifndef DRIVERS_INC_STM32F411XX_H_
#define DRIVERS_INC_STM32F411XX_H_

#define FLASH_BASEADDR  0X08000000U
#define SRAM1_BASEADDR  0X20000000U
#define SRAM2_BASEADDR  0X20001C00U
#define ROM             0X1FFF0000U
#define SRAM 			SRAM1_BASEADDR

#define PERIPH_BASE       0X40000000U
#define APB1PERIPH_BASE	  PERIPH_BASE
#define APB2PERIPH_BASE   0X40010000U
#define AHB1PERIPH_BASE   0X40020000U
#define AHB2PERIPH_BASE   0X50000000U

#endif /* DRIVERS_INC_STM32F411XX_H_ */
