#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* ADC_ADC_SAR */
ADC_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

/* ADC_IRQ */
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x02
ADC_IRQ__INTC_NUMBER EQU 1
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_theACLK */
ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_theACLK__INDEX EQU 0x00
ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_theACLK__PM_ACT_MSK EQU 0x01
ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_theACLK__PM_STBY_MSK EQU 0x01

/* psoc_bI2C_UDB */
psoc_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
psoc_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
psoc_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
psoc_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
psoc_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
psoc_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
psoc_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
psoc_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
psoc_bI2C_UDB_Master_ClkGen_u0__A0_REG EQU CYREG_B1_UDB09_A0
psoc_bI2C_UDB_Master_ClkGen_u0__A1_REG EQU CYREG_B1_UDB09_A1
psoc_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
psoc_bI2C_UDB_Master_ClkGen_u0__D0_REG EQU CYREG_B1_UDB09_D0
psoc_bI2C_UDB_Master_ClkGen_u0__D1_REG EQU CYREG_B1_UDB09_D1
psoc_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
psoc_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
psoc_bI2C_UDB_Master_ClkGen_u0__F0_REG EQU CYREG_B1_UDB09_F0
psoc_bI2C_UDB_Master_ClkGen_u0__F1_REG EQU CYREG_B1_UDB09_F1
psoc_bI2C_UDB_Shifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
psoc_bI2C_UDB_Shifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
psoc_bI2C_UDB_Shifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
psoc_bI2C_UDB_Shifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
psoc_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
psoc_bI2C_UDB_Shifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
psoc_bI2C_UDB_Shifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
psoc_bI2C_UDB_Shifter_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
psoc_bI2C_UDB_Shifter_u0__A0_REG EQU CYREG_B0_UDB04_A0
psoc_bI2C_UDB_Shifter_u0__A1_REG EQU CYREG_B0_UDB04_A1
psoc_bI2C_UDB_Shifter_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
psoc_bI2C_UDB_Shifter_u0__D0_REG EQU CYREG_B0_UDB04_D0
psoc_bI2C_UDB_Shifter_u0__D1_REG EQU CYREG_B0_UDB04_D1
psoc_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
psoc_bI2C_UDB_Shifter_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
psoc_bI2C_UDB_Shifter_u0__F0_REG EQU CYREG_B0_UDB04_F0
psoc_bI2C_UDB_Shifter_u0__F1_REG EQU CYREG_B0_UDB04_F1
psoc_bI2C_UDB_StsReg__0__MASK EQU 0x01
psoc_bI2C_UDB_StsReg__0__POS EQU 0
psoc_bI2C_UDB_StsReg__1__MASK EQU 0x02
psoc_bI2C_UDB_StsReg__1__POS EQU 1
psoc_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
psoc_bI2C_UDB_StsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
psoc_bI2C_UDB_StsReg__2__MASK EQU 0x04
psoc_bI2C_UDB_StsReg__2__POS EQU 2
psoc_bI2C_UDB_StsReg__3__MASK EQU 0x08
psoc_bI2C_UDB_StsReg__3__POS EQU 3
psoc_bI2C_UDB_StsReg__4__MASK EQU 0x10
psoc_bI2C_UDB_StsReg__4__POS EQU 4
psoc_bI2C_UDB_StsReg__5__MASK EQU 0x20
psoc_bI2C_UDB_StsReg__5__POS EQU 5
psoc_bI2C_UDB_StsReg__MASK EQU 0x3F
psoc_bI2C_UDB_StsReg__MASK_REG EQU CYREG_B1_UDB08_MSK
psoc_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
psoc_bI2C_UDB_StsReg__STATUS_REG EQU CYREG_B1_UDB08_ST
psoc_bI2C_UDB_SyncCtl_CtrlReg__1__MASK EQU 0x02
psoc_bI2C_UDB_SyncCtl_CtrlReg__1__POS EQU 1
psoc_bI2C_UDB_SyncCtl_CtrlReg__2__MASK EQU 0x04
psoc_bI2C_UDB_SyncCtl_CtrlReg__2__POS EQU 2
psoc_bI2C_UDB_SyncCtl_CtrlReg__4__MASK EQU 0x10
psoc_bI2C_UDB_SyncCtl_CtrlReg__4__POS EQU 4
psoc_bI2C_UDB_SyncCtl_CtrlReg__5__MASK EQU 0x20
psoc_bI2C_UDB_SyncCtl_CtrlReg__5__POS EQU 5
psoc_bI2C_UDB_SyncCtl_CtrlReg__6__MASK EQU 0x40
psoc_bI2C_UDB_SyncCtl_CtrlReg__6__POS EQU 6
psoc_bI2C_UDB_SyncCtl_CtrlReg__7__MASK EQU 0x80
psoc_bI2C_UDB_SyncCtl_CtrlReg__7__POS EQU 7
psoc_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
psoc_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B1_UDB11_CTL
psoc_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
psoc_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B1_UDB11_CTL
psoc_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
psoc_bI2C_UDB_SyncCtl_CtrlReg__MASK EQU 0xF6
psoc_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
psoc_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
psoc_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B1_UDB11_MSK

/* psoc_I2C_IRQ */
psoc_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
psoc_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
psoc_I2C_IRQ__INTC_MASK EQU 0x04
psoc_I2C_IRQ__INTC_NUMBER EQU 2
psoc_I2C_IRQ__INTC_PRIOR_NUM EQU 7
psoc_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
psoc_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
psoc_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* psoc_IntClock */
psoc_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
psoc_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
psoc_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
psoc_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
psoc_IntClock__INDEX EQU 0x00
psoc_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
psoc_IntClock__PM_ACT_MSK EQU 0x01
psoc_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
psoc_IntClock__PM_STBY_MSK EQU 0x01

/* SCL_1 */
SCL_1__0__MASK EQU 0x10
SCL_1__0__PC EQU CYREG_PRT12_PC4
SCL_1__0__PORT EQU 12
SCL_1__0__SHIFT EQU 4
SCL_1__AG EQU CYREG_PRT12_AG
SCL_1__BIE EQU CYREG_PRT12_BIE
SCL_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL_1__BYP EQU CYREG_PRT12_BYP
SCL_1__DM0 EQU CYREG_PRT12_DM0
SCL_1__DM1 EQU CYREG_PRT12_DM1
SCL_1__DM2 EQU CYREG_PRT12_DM2
SCL_1__DR EQU CYREG_PRT12_DR
SCL_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL_1__MASK EQU 0x10
SCL_1__PORT EQU 12
SCL_1__PRT EQU CYREG_PRT12_PRT
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL_1__PS EQU CYREG_PRT12_PS
SCL_1__SHIFT EQU 4
SCL_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL_1__SLW EQU CYREG_PRT12_SLW

/* SDA_1 */
SDA_1__0__MASK EQU 0x08
SDA_1__0__PC EQU CYREG_PRT12_PC3
SDA_1__0__PORT EQU 12
SDA_1__0__SHIFT EQU 3
SDA_1__AG EQU CYREG_PRT12_AG
SDA_1__BIE EQU CYREG_PRT12_BIE
SDA_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA_1__BYP EQU CYREG_PRT12_BYP
SDA_1__DM0 EQU CYREG_PRT12_DM0
SDA_1__DM1 EQU CYREG_PRT12_DM1
SDA_1__DM2 EQU CYREG_PRT12_DM2
SDA_1__DR EQU CYREG_PRT12_DR
SDA_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA_1__MASK EQU 0x08
SDA_1__PORT EQU 12
SDA_1__PRT EQU CYREG_PRT12_PRT
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA_1__PS EQU CYREG_PRT12_PS
SDA_1__SHIFT EQU 3
SDA_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA_1__SLW EQU CYREG_PRT12_SLW

/* clock */
clock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
clock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
clock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
clock__CFG2_SRC_SEL_MASK EQU 0x07
clock__INDEX EQU 0x01
clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
clock__PM_ACT_MSK EQU 0x02
clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
clock__PM_STBY_MSK EQU 0x02

/* SBD_Rx */
SBD_Rx__0__MASK EQU 0x01
SBD_Rx__0__PC EQU CYREG_PRT2_PC0
SBD_Rx__0__PORT EQU 2
SBD_Rx__0__SHIFT EQU 0
SBD_Rx__AG EQU CYREG_PRT2_AG
SBD_Rx__AMUX EQU CYREG_PRT2_AMUX
SBD_Rx__BIE EQU CYREG_PRT2_BIE
SBD_Rx__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SBD_Rx__BYP EQU CYREG_PRT2_BYP
SBD_Rx__CTL EQU CYREG_PRT2_CTL
SBD_Rx__DM0 EQU CYREG_PRT2_DM0
SBD_Rx__DM1 EQU CYREG_PRT2_DM1
SBD_Rx__DM2 EQU CYREG_PRT2_DM2
SBD_Rx__DR EQU CYREG_PRT2_DR
SBD_Rx__INP_DIS EQU CYREG_PRT2_INP_DIS
SBD_Rx__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SBD_Rx__LCD_EN EQU CYREG_PRT2_LCD_EN
SBD_Rx__MASK EQU 0x01
SBD_Rx__PORT EQU 2
SBD_Rx__PRT EQU CYREG_PRT2_PRT
SBD_Rx__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SBD_Rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SBD_Rx__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SBD_Rx__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SBD_Rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SBD_Rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SBD_Rx__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SBD_Rx__PS EQU CYREG_PRT2_PS
SBD_Rx__SHIFT EQU 0
SBD_Rx__SLW EQU CYREG_PRT2_SLW

/* SBD_Tx */
SBD_Tx__0__MASK EQU 0x02
SBD_Tx__0__PC EQU CYREG_PRT2_PC1
SBD_Tx__0__PORT EQU 2
SBD_Tx__0__SHIFT EQU 1
SBD_Tx__AG EQU CYREG_PRT2_AG
SBD_Tx__AMUX EQU CYREG_PRT2_AMUX
SBD_Tx__BIE EQU CYREG_PRT2_BIE
SBD_Tx__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SBD_Tx__BYP EQU CYREG_PRT2_BYP
SBD_Tx__CTL EQU CYREG_PRT2_CTL
SBD_Tx__DM0 EQU CYREG_PRT2_DM0
SBD_Tx__DM1 EQU CYREG_PRT2_DM1
SBD_Tx__DM2 EQU CYREG_PRT2_DM2
SBD_Tx__DR EQU CYREG_PRT2_DR
SBD_Tx__INP_DIS EQU CYREG_PRT2_INP_DIS
SBD_Tx__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SBD_Tx__LCD_EN EQU CYREG_PRT2_LCD_EN
SBD_Tx__MASK EQU 0x02
SBD_Tx__PORT EQU 2
SBD_Tx__PRT EQU CYREG_PRT2_PRT
SBD_Tx__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SBD_Tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SBD_Tx__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SBD_Tx__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SBD_Tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SBD_Tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SBD_Tx__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SBD_Tx__PS EQU CYREG_PRT2_PS
SBD_Tx__SHIFT EQU 1
SBD_Tx__SLW EQU CYREG_PRT2_SLW

/* master_BSPIM */
master_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
master_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
master_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
master_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
master_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
master_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
master_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
master_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
master_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
master_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
master_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB11_CTL
master_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
master_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB11_CTL
master_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
master_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
master_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
master_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB11_MSK
master_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
master_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
master_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB11_MSK
master_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
master_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
master_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
master_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
master_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
master_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB11_ST
master_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
master_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
master_BSPIM_RxStsReg__4__MASK EQU 0x10
master_BSPIM_RxStsReg__4__POS EQU 4
master_BSPIM_RxStsReg__5__MASK EQU 0x20
master_BSPIM_RxStsReg__5__POS EQU 5
master_BSPIM_RxStsReg__6__MASK EQU 0x40
master_BSPIM_RxStsReg__6__POS EQU 6
master_BSPIM_RxStsReg__MASK EQU 0x70
master_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB12_MSK
master_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
master_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB12_ST
master_BSPIM_sR16_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
master_BSPIM_sR16_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
master_BSPIM_sR16_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
master_BSPIM_sR16_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
master_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
master_BSPIM_sR16_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
master_BSPIM_sR16_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
master_BSPIM_sR16_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
master_BSPIM_sR16_Dp_u0__A0_REG EQU CYREG_B0_UDB11_A0
master_BSPIM_sR16_Dp_u0__A1_REG EQU CYREG_B0_UDB11_A1
master_BSPIM_sR16_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
master_BSPIM_sR16_Dp_u0__D0_REG EQU CYREG_B0_UDB11_D0
master_BSPIM_sR16_Dp_u0__D1_REG EQU CYREG_B0_UDB11_D1
master_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
master_BSPIM_sR16_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
master_BSPIM_sR16_Dp_u0__F0_REG EQU CYREG_B0_UDB11_F0
master_BSPIM_sR16_Dp_u0__F1_REG EQU CYREG_B0_UDB11_F1
master_BSPIM_sR16_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
master_BSPIM_sR16_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
master_BSPIM_sR16_Dp_u1__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
master_BSPIM_sR16_Dp_u1__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
master_BSPIM_sR16_Dp_u1__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
master_BSPIM_sR16_Dp_u1__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
master_BSPIM_sR16_Dp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
master_BSPIM_sR16_Dp_u1__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
master_BSPIM_sR16_Dp_u1__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
master_BSPIM_sR16_Dp_u1__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
master_BSPIM_sR16_Dp_u1__A0_REG EQU CYREG_B0_UDB12_A0
master_BSPIM_sR16_Dp_u1__A1_REG EQU CYREG_B0_UDB12_A1
master_BSPIM_sR16_Dp_u1__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
master_BSPIM_sR16_Dp_u1__D0_REG EQU CYREG_B0_UDB12_D0
master_BSPIM_sR16_Dp_u1__D1_REG EQU CYREG_B0_UDB12_D1
master_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
master_BSPIM_sR16_Dp_u1__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
master_BSPIM_sR16_Dp_u1__F0_REG EQU CYREG_B0_UDB12_F0
master_BSPIM_sR16_Dp_u1__F1_REG EQU CYREG_B0_UDB12_F1
master_BSPIM_TxStsReg__0__MASK EQU 0x01
master_BSPIM_TxStsReg__0__POS EQU 0
master_BSPIM_TxStsReg__1__MASK EQU 0x02
master_BSPIM_TxStsReg__1__POS EQU 1
master_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
master_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
master_BSPIM_TxStsReg__2__MASK EQU 0x04
master_BSPIM_TxStsReg__2__POS EQU 2
master_BSPIM_TxStsReg__3__MASK EQU 0x08
master_BSPIM_TxStsReg__3__POS EQU 3
master_BSPIM_TxStsReg__4__MASK EQU 0x10
master_BSPIM_TxStsReg__4__POS EQU 4
master_BSPIM_TxStsReg__MASK EQU 0x1F
master_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB08_MSK
master_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
master_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB08_ST

/* Wind_Rx */
Wind_Rx__0__MASK EQU 0x20
Wind_Rx__0__PC EQU CYREG_PRT2_PC5
Wind_Rx__0__PORT EQU 2
Wind_Rx__0__SHIFT EQU 5
Wind_Rx__AG EQU CYREG_PRT2_AG
Wind_Rx__AMUX EQU CYREG_PRT2_AMUX
Wind_Rx__BIE EQU CYREG_PRT2_BIE
Wind_Rx__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Wind_Rx__BYP EQU CYREG_PRT2_BYP
Wind_Rx__CTL EQU CYREG_PRT2_CTL
Wind_Rx__DM0 EQU CYREG_PRT2_DM0
Wind_Rx__DM1 EQU CYREG_PRT2_DM1
Wind_Rx__DM2 EQU CYREG_PRT2_DM2
Wind_Rx__DR EQU CYREG_PRT2_DR
Wind_Rx__INP_DIS EQU CYREG_PRT2_INP_DIS
Wind_Rx__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Wind_Rx__LCD_EN EQU CYREG_PRT2_LCD_EN
Wind_Rx__MASK EQU 0x20
Wind_Rx__PORT EQU 2
Wind_Rx__PRT EQU CYREG_PRT2_PRT
Wind_Rx__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Wind_Rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Wind_Rx__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Wind_Rx__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Wind_Rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Wind_Rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Wind_Rx__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Wind_Rx__PS EQU CYREG_PRT2_PS
Wind_Rx__SHIFT EQU 5
Wind_Rx__SLW EQU CYREG_PRT2_SLW

/* Wind_Tx */
Wind_Tx__0__MASK EQU 0x40
Wind_Tx__0__PC EQU CYREG_PRT2_PC6
Wind_Tx__0__PORT EQU 2
Wind_Tx__0__SHIFT EQU 6
Wind_Tx__AG EQU CYREG_PRT2_AG
Wind_Tx__AMUX EQU CYREG_PRT2_AMUX
Wind_Tx__BIE EQU CYREG_PRT2_BIE
Wind_Tx__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Wind_Tx__BYP EQU CYREG_PRT2_BYP
Wind_Tx__CTL EQU CYREG_PRT2_CTL
Wind_Tx__DM0 EQU CYREG_PRT2_DM0
Wind_Tx__DM1 EQU CYREG_PRT2_DM1
Wind_Tx__DM2 EQU CYREG_PRT2_DM2
Wind_Tx__DR EQU CYREG_PRT2_DR
Wind_Tx__INP_DIS EQU CYREG_PRT2_INP_DIS
Wind_Tx__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Wind_Tx__LCD_EN EQU CYREG_PRT2_LCD_EN
Wind_Tx__MASK EQU 0x40
Wind_Tx__PORT EQU 2
Wind_Tx__PRT EQU CYREG_PRT2_PRT
Wind_Tx__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Wind_Tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Wind_Tx__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Wind_Tx__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Wind_Tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Wind_Tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Wind_Tx__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Wind_Tx__PS EQU CYREG_PRT2_PS
Wind_Tx__SHIFT EQU 6
Wind_Tx__SLW EQU CYREG_PRT2_SLW

/* dataPin */
dataPin__0__MASK EQU 0x04
dataPin__0__PC EQU CYREG_PRT2_PC2
dataPin__0__PORT EQU 2
dataPin__0__SHIFT EQU 2
dataPin__AG EQU CYREG_PRT2_AG
dataPin__AMUX EQU CYREG_PRT2_AMUX
dataPin__BIE EQU CYREG_PRT2_BIE
dataPin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
dataPin__BYP EQU CYREG_PRT2_BYP
dataPin__CTL EQU CYREG_PRT2_CTL
dataPin__DM0 EQU CYREG_PRT2_DM0
dataPin__DM1 EQU CYREG_PRT2_DM1
dataPin__DM2 EQU CYREG_PRT2_DM2
dataPin__DR EQU CYREG_PRT2_DR
dataPin__INP_DIS EQU CYREG_PRT2_INP_DIS
dataPin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
dataPin__LCD_EN EQU CYREG_PRT2_LCD_EN
dataPin__MASK EQU 0x04
dataPin__PORT EQU 2
dataPin__PRT EQU CYREG_PRT2_PRT
dataPin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
dataPin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
dataPin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
dataPin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
dataPin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
dataPin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
dataPin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
dataPin__PS EQU CYREG_PRT2_PS
dataPin__SHIFT EQU 2
dataPin__SLW EQU CYREG_PRT2_SLW

/* UART_SBD_BUART */
UART_SBD_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_SBD_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
UART_SBD_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
UART_SBD_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
UART_SBD_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
UART_SBD_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
UART_SBD_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
UART_SBD_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
UART_SBD_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
UART_SBD_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_SBD_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB13_CTL
UART_SBD_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
UART_SBD_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB13_CTL
UART_SBD_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
UART_SBD_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
UART_SBD_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
UART_SBD_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB13_MSK
UART_SBD_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_SBD_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
UART_SBD_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB13_MSK
UART_SBD_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
UART_SBD_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
UART_SBD_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_SBD_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
UART_SBD_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
UART_SBD_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB13_ST
UART_SBD_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
UART_SBD_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
UART_SBD_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
UART_SBD_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
UART_SBD_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_SBD_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
UART_SBD_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
UART_SBD_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
UART_SBD_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB10_A0
UART_SBD_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB10_A1
UART_SBD_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
UART_SBD_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB10_D0
UART_SBD_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB10_D1
UART_SBD_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_SBD_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
UART_SBD_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB10_F0
UART_SBD_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB10_F1
UART_SBD_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_SBD_BUART_sRX_RxSts__3__POS EQU 3
UART_SBD_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_SBD_BUART_sRX_RxSts__4__POS EQU 4
UART_SBD_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_SBD_BUART_sRX_RxSts__5__POS EQU 5
UART_SBD_BUART_sRX_RxSts__MASK EQU 0x38
UART_SBD_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB15_MSK
UART_SBD_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_SBD_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB15_ST
UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB05_A0
UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB05_A1
UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB05_D0
UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB05_D1
UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB05_F0
UART_SBD_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB05_F1
UART_SBD_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
UART_SBD_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
UART_SBD_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
UART_SBD_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
UART_SBD_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UART_SBD_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
UART_SBD_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
UART_SBD_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
UART_SBD_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB03_A0
UART_SBD_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB03_A1
UART_SBD_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
UART_SBD_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB03_D0
UART_SBD_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB03_D1
UART_SBD_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UART_SBD_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
UART_SBD_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB03_F0
UART_SBD_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB03_F1
UART_SBD_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_SBD_BUART_sTX_TxSts__0__POS EQU 0
UART_SBD_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_SBD_BUART_sTX_TxSts__1__POS EQU 1
UART_SBD_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UART_SBD_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
UART_SBD_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_SBD_BUART_sTX_TxSts__2__POS EQU 2
UART_SBD_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_SBD_BUART_sTX_TxSts__3__POS EQU 3
UART_SBD_BUART_sTX_TxSts__MASK EQU 0x0F
UART_SBD_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB03_MSK
UART_SBD_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UART_SBD_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB03_ST

/* UART_SBD_IntClock */
UART_SBD_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_SBD_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_SBD_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_SBD_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_SBD_IntClock__INDEX EQU 0x02
UART_SBD_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_SBD_IntClock__PM_ACT_MSK EQU 0x04
UART_SBD_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_SBD_IntClock__PM_STBY_MSK EQU 0x04

/* clockPin */
clockPin__0__MASK EQU 0x10
clockPin__0__PC EQU CYREG_PRT2_PC4
clockPin__0__PORT EQU 2
clockPin__0__SHIFT EQU 4
clockPin__AG EQU CYREG_PRT2_AG
clockPin__AMUX EQU CYREG_PRT2_AMUX
clockPin__BIE EQU CYREG_PRT2_BIE
clockPin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
clockPin__BYP EQU CYREG_PRT2_BYP
clockPin__CTL EQU CYREG_PRT2_CTL
clockPin__DM0 EQU CYREG_PRT2_DM0
clockPin__DM1 EQU CYREG_PRT2_DM1
clockPin__DM2 EQU CYREG_PRT2_DM2
clockPin__DR EQU CYREG_PRT2_DR
clockPin__INP_DIS EQU CYREG_PRT2_INP_DIS
clockPin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
clockPin__LCD_EN EQU CYREG_PRT2_LCD_EN
clockPin__MASK EQU 0x10
clockPin__PORT EQU 2
clockPin__PRT EQU CYREG_PRT2_PRT
clockPin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
clockPin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
clockPin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
clockPin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
clockPin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
clockPin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
clockPin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
clockPin__PS EQU CYREG_PRT2_PS
clockPin__SHIFT EQU 4
clockPin__SLW EQU CYREG_PRT2_SLW

/* isr_Wind */
isr_Wind__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Wind__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Wind__INTC_MASK EQU 0x08
isr_Wind__INTC_NUMBER EQU 3
isr_Wind__INTC_PRIOR_NUM EQU 0
isr_Wind__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isr_Wind__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Wind__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* SBD_reply */
SBD_reply__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SBD_reply__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SBD_reply__INTC_MASK EQU 0x01
SBD_reply__INTC_NUMBER EQU 0
SBD_reply__INTC_PRIOR_NUM EQU 1
SBD_reply__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
SBD_reply__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SBD_reply__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* UART_Wind_BUART */
UART_Wind_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_Wind_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
UART_Wind_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
UART_Wind_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
UART_Wind_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
UART_Wind_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
UART_Wind_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
UART_Wind_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
UART_Wind_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
UART_Wind_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_Wind_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB14_CTL
UART_Wind_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
UART_Wind_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB14_CTL
UART_Wind_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
UART_Wind_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_Wind_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_Wind_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB14_MSK
UART_Wind_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_Wind_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
UART_Wind_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB14_MSK
UART_Wind_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_Wind_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_Wind_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_Wind_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB14_ST_CTL
UART_Wind_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB14_ST_CTL
UART_Wind_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB14_ST
UART_Wind_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
UART_Wind_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
UART_Wind_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
UART_Wind_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
UART_Wind_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_Wind_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
UART_Wind_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
UART_Wind_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
UART_Wind_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB09_A0
UART_Wind_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB09_A1
UART_Wind_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
UART_Wind_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB09_D0
UART_Wind_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB09_D1
UART_Wind_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_Wind_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
UART_Wind_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB09_F0
UART_Wind_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB09_F1
UART_Wind_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_Wind_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_Wind_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_Wind_BUART_sRX_RxSts__3__POS EQU 3
UART_Wind_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_Wind_BUART_sRX_RxSts__4__POS EQU 4
UART_Wind_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_Wind_BUART_sRX_RxSts__5__POS EQU 5
UART_Wind_BUART_sRX_RxSts__MASK EQU 0x38
UART_Wind_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_Wind_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_Wind_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_Wind_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
UART_Wind_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
UART_Wind_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
UART_Wind_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
UART_Wind_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
UART_Wind_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
UART_Wind_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
UART_Wind_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
UART_Wind_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB00_A0
UART_Wind_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB00_A1
UART_Wind_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
UART_Wind_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB00_D0
UART_Wind_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB00_D1
UART_Wind_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
UART_Wind_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
UART_Wind_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB00_F0
UART_Wind_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB00_F1
UART_Wind_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
UART_Wind_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
UART_Wind_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
UART_Wind_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
UART_Wind_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
UART_Wind_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
UART_Wind_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
UART_Wind_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
UART_Wind_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB01_A0
UART_Wind_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB01_A1
UART_Wind_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
UART_Wind_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB01_D0
UART_Wind_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB01_D1
UART_Wind_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
UART_Wind_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
UART_Wind_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB01_F0
UART_Wind_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB01_F1
UART_Wind_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_Wind_BUART_sTX_TxSts__0__POS EQU 0
UART_Wind_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_Wind_BUART_sTX_TxSts__1__POS EQU 1
UART_Wind_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
UART_Wind_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
UART_Wind_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_Wind_BUART_sTX_TxSts__2__POS EQU 2
UART_Wind_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_Wind_BUART_sTX_TxSts__3__POS EQU 3
UART_Wind_BUART_sTX_TxSts__MASK EQU 0x0F
UART_Wind_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB01_MSK
UART_Wind_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
UART_Wind_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB01_ST

/* UART_Wind_IntClock */
UART_Wind_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
UART_Wind_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
UART_Wind_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
UART_Wind_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_Wind_IntClock__INDEX EQU 0x03
UART_Wind_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_Wind_IntClock__PM_ACT_MSK EQU 0x08
UART_Wind_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_Wind_IntClock__PM_STBY_MSK EQU 0x08

/* selectPin */
selectPin__0__MASK EQU 0x08
selectPin__0__PC EQU CYREG_PRT2_PC3
selectPin__0__PORT EQU 2
selectPin__0__SHIFT EQU 3
selectPin__AG EQU CYREG_PRT2_AG
selectPin__AMUX EQU CYREG_PRT2_AMUX
selectPin__BIE EQU CYREG_PRT2_BIE
selectPin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
selectPin__BYP EQU CYREG_PRT2_BYP
selectPin__CTL EQU CYREG_PRT2_CTL
selectPin__DM0 EQU CYREG_PRT2_DM0
selectPin__DM1 EQU CYREG_PRT2_DM1
selectPin__DM2 EQU CYREG_PRT2_DM2
selectPin__DR EQU CYREG_PRT2_DR
selectPin__INP_DIS EQU CYREG_PRT2_INP_DIS
selectPin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
selectPin__LCD_EN EQU CYREG_PRT2_LCD_EN
selectPin__MASK EQU 0x08
selectPin__PORT EQU 2
selectPin__PRT EQU CYREG_PRT2_PRT
selectPin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
selectPin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
selectPin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
selectPin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
selectPin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
selectPin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
selectPin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
selectPin__PS EQU CYREG_PRT2_PS
selectPin__SHIFT EQU 3
selectPin__SLW EQU CYREG_PRT2_SLW

/* Battery_in */
Battery_in__0__MASK EQU 0x01
Battery_in__0__PC EQU CYREG_PRT0_PC0
Battery_in__0__PORT EQU 0
Battery_in__0__SHIFT EQU 0
Battery_in__AG EQU CYREG_PRT0_AG
Battery_in__AMUX EQU CYREG_PRT0_AMUX
Battery_in__BIE EQU CYREG_PRT0_BIE
Battery_in__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Battery_in__BYP EQU CYREG_PRT0_BYP
Battery_in__CTL EQU CYREG_PRT0_CTL
Battery_in__DM0 EQU CYREG_PRT0_DM0
Battery_in__DM1 EQU CYREG_PRT0_DM1
Battery_in__DM2 EQU CYREG_PRT0_DM2
Battery_in__DR EQU CYREG_PRT0_DR
Battery_in__INP_DIS EQU CYREG_PRT0_INP_DIS
Battery_in__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Battery_in__LCD_EN EQU CYREG_PRT0_LCD_EN
Battery_in__MASK EQU 0x01
Battery_in__PORT EQU 0
Battery_in__PRT EQU CYREG_PRT0_PRT
Battery_in__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Battery_in__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Battery_in__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Battery_in__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Battery_in__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Battery_in__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Battery_in__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Battery_in__PS EQU CYREG_PRT0_PS
Battery_in__SHIFT EQU 0
Battery_in__SLW EQU CYREG_PRT0_SLW

/* timeout_isr */
timeout_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
timeout_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
timeout_isr__INTC_MASK EQU 0x20000
timeout_isr__INTC_NUMBER EQU 17
timeout_isr__INTC_PRIOR_NUM EQU 7
timeout_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_17
timeout_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
timeout_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* timer_clock */
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x04
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x10
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x10

/* Timer_TimerHW */
Timer_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Timer_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Timer_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Timer_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Timer_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Timer_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Timer_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Timer_TimerHW__PER0 EQU CYREG_TMR0_PER0
Timer_TimerHW__PER1 EQU CYREG_TMR0_PER1
Timer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_TimerHW__PM_ACT_MSK EQU 0x01
Timer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_TimerHW__PM_STBY_MSK EQU 0x01
Timer_TimerHW__RT0 EQU CYREG_TMR0_RT0
Timer_TimerHW__RT1 EQU CYREG_TMR0_RT1
Timer_TimerHW__SR0 EQU CYREG_TMR0_SR0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 4
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E127069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_5A EQU 4
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_ES0 EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000000F
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
