<map id="lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.h" name="lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.h">
<area shape="rect" id="node1" title=" " alt="" coords="3433,5,3705,47"/>
<area shape="rect" id="node2" href="$AMDGPUArgumentUsageInfo_8cpp.html" title=" " alt="" coords="1747,363,2019,404"/>
<area shape="rect" id="node3" href="$AMDGPULegalizerInfo_8h.html" title="This file declares the targeting of the Machinelegalizer class for AMDGPU." alt="" coords="119,184,385,225"/>
<area shape="rect" id="node10" href="$SIISelLowering_8h.html" title="SI DAG Lowering interface definition." alt="" coords="4583,95,4769,136"/>
<area shape="rect" id="node47" href="$SIMachineFunctionInfo_8h.html" title=" " alt="" coords="7943,184,8159,225"/>
<area shape="rect" id="node4" href="$AMDGPUCallLowering_8cpp.html" title="This file implements the lowering of LLVM calls to machine code calls for GlobalISel." alt="" coords="4591,363,4825,404"/>
<area shape="rect" id="node5" href="$AMDGPULegalizerInfo_8cpp.html" title="This file implements the targeting of the Machinelegalizer class for AMDGPU." alt="" coords="3977,363,4244,404"/>
<area shape="rect" id="node6" href="$AMDGPUPostLegalizerCombiner_8cpp.html" title=" " alt="" coords="391,273,627,315"/>
<area shape="rect" id="node7" href="$AMDGPUPreLegalizerCombiner_8cpp.html" title=" " alt="" coords="137,273,367,315"/>
<area shape="rect" id="node8" href="$AMDGPURegBankCombiner_8cpp.html" title=" " alt="" coords="3191,273,3425,315"/>
<area shape="rect" id="node9" href="$AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget." alt="" coords="4268,370,4567,397"/>
<area shape="rect" id="node11" href="$GCNSubtarget_8h.html" title="AMD GCN specific subclass of TargetSubtarget." alt="" coords="4549,191,4803,218"/>
<area shape="rect" id="node33" href="$SIISelLowering_8cpp.html" title="Custom DAG lowering for SI." alt="" coords="9958,363,10143,404"/>
<area shape="rect" id="node12" href="$AMDGPUAnnotateKernelFeatures_8cpp.html" title=" " alt="" coords="1497,273,1764,315"/>
<area shape="rect" id="node13" href="$AMDGPUAsmPrinter_8cpp.html" title="The AMDGPUAsmPrinter is used to print both assembly string and also binary code." alt="" coords="5309,273,5547,315"/>
<area shape="rect" id="node14" href="$AMDGPUAtomicOptimizer_8cpp.html" title="This pass optimizes atomic operations by using a single lane of a wavefront to perform the atomic ope..." alt="" coords="1789,273,2043,315"/>
<area shape="rect" id="node15" href="$AMDGPUAttributor_8cpp.html" title=" " alt="" coords="2068,281,2364,307"/>
<area shape="rect" id="node16" href="$AMDGPUCombinerHelper_8cpp.html" title=" " alt="" coords="2389,273,2659,315"/>
<area shape="rect" id="node17" href="$AMDGPUHSAMetadataStreamer_8cpp.html" title="AMDGPU HSA Metadata Streamer." alt="" coords="5571,273,5869,315"/>
<area shape="rect" id="node18" href="$AMDGPUInstCombineIntrinsic_8cpp.html" title=" " alt="" coords="2684,273,2916,315"/>
<area shape="rect" id="node19" href="$AMDGPUISelDAGToDAG_8h.html" title="Defines an instruction selector for the AMDGPU target." alt="" coords="8055,273,8287,315"/>
<area shape="rect" id="node21" href="$AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets." alt="" coords="5893,273,6125,315"/>
<area shape="rect" id="node22" href="$AMDGPULibCalls_8cpp.html" title="This file does AMD library function optimizations." alt="" coords="2940,273,3167,315"/>
<area shape="rect" id="node23" href="$AMDGPULowerKernelArguments_8cpp.html" title=" " alt="" coords="3449,273,3695,315"/>
<area shape="rect" id="node24" href="$AMDGPUMachineCFGStructurizer_8cpp.html" title=" " alt="" coords="3719,273,3982,315"/>
<area shape="rect" id="node25" href="$AMDGPUMIRFormatter_8cpp.html" title="Implementation of AMDGPU overrides of MIRFormatter." alt="" coords="6149,281,6472,307"/>
<area shape="rect" id="node26" href="$AMDGPUPromoteAlloca_8cpp.html" title=" " alt="" coords="4006,273,4269,315"/>
<area shape="rect" id="node27" href="$AMDGPURegisterBankInfo_8cpp.html" title="This file implements the targeting of the RegisterBankInfo class for AMDGPU." alt="" coords="6497,273,6759,315"/>
<area shape="rect" id="node28" href="$AMDGPUReplaceLDSUseWithPointer_8cpp.html" title=" " alt="" coords="651,273,911,315"/>
<area shape="rect" id="node29" href="$AMDGPUResourceUsageAnalysis_8cpp.html" title="Analyzes how many registers and other resources are used by functions." alt="" coords="6783,273,7051,315"/>
<area shape="rect" id="node30" href="$AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets." alt="" coords="4293,273,4541,315"/>
<area shape="rect" id="node35" href="$GCNDPPCombine_8cpp.html" title=" " alt="" coords="935,281,1225,307"/>
<area shape="rect" id="node36" href="$GCNHazardRecognizer_8cpp.html" title=" " alt="" coords="1249,273,1473,315"/>
<area shape="rect" id="node37" href="$GCNNSAReassign_8cpp.html" title="Try to reassign registers on GFX10+ from non&#45;sequential to sequential in NSA image instructions." alt="" coords="7075,281,7367,307"/>
<area shape="rect" id="node38" href="$SIFoldOperands_8cpp.html" title=" " alt="" coords="7391,273,7579,315"/>
<area shape="rect" id="node39" href="$SIFrameLowering_8cpp.html" title=" " alt="" coords="7604,273,7807,315"/>
<area shape="rect" id="node40" href="$SIInsertWaitcnts_8cpp.html" title="Insert wait instructions for memory reads and writes." alt="" coords="7831,273,8030,315"/>
<area shape="rect" id="node41" href="$SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo." alt="" coords="8311,273,8502,315"/>
<area shape="rect" id="node42" href="$SILateBranchLowering_8cpp.html" title="This pass mainly lowers early terminate pseudo instructions." alt="" coords="8527,273,8716,315"/>
<area shape="rect" id="node43" href="$SILowerSGPRSpills_8cpp.html" title=" " alt="" coords="8740,273,8940,315"/>
<area shape="rect" id="node44" href="$SIOptimizeVGPRLiveRange_8cpp.html" title="This pass tries to remove unnecessary VGPR live ranges in divergent if&#45;else structures and waterfall ..." alt="" coords="4566,273,4786,315"/>
<area shape="rect" id="node45" href="$SIPreAllocateWWMRegs_8cpp.html" title="Pass to pre&#45;allocated WWM registers." alt="" coords="4811,273,5045,315"/>
<area shape="rect" id="node46" href="$SIRegisterInfo_8cpp.html" title="SI implementation of the TargetRegisterInfo class." alt="" coords="5070,273,5285,315"/>
<area shape="rect" id="node20" href="$AMDGPUISelDAGToDAG_8cpp.html" title="Defines an instruction selector for the AMDGPU target." alt="" coords="8055,363,8287,404"/>
<area shape="rect" id="node31" href="$AMDGPUInstructionSelector_8cpp.html" title="This file implements the targeting of the InstructionSelector class for AMDGPU." alt="" coords="7088,363,7365,404"/>
<area shape="rect" id="node32" href="$AMDGPUTargetMachine_8cpp.html" title="The AMDGPU target machine contains all of the hardware specific information needed to emit code for S..." alt="" coords="8999,363,9247,404"/>
<area shape="rect" id="node34" href="$SIMachineFunctionInfo_8cpp.html" title=" " alt="" coords="5516,363,5732,404"/>
<area shape="rect" id="node48" href="$GCNIterativeScheduler_8cpp.html" title="This file implements the class GCNIterativeScheduler." alt="" coords="9117,273,9350,315"/>
<area shape="rect" id="node49" href="$GCNSchedStrategy_8cpp.html" title="This contains a MachineSchedStrategy implementation for maximizing wave occupancy on GCN hardware." alt="" coords="9374,273,9591,315"/>
<area shape="rect" id="node50" href="$SIFormMemoryClauses_8cpp.html" title=" " alt="" coords="9616,273,9811,315"/>
</map>
