INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:23:23 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.999ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Destination:            addf0/operator/fracAdder/X_c4_reg[21]_srl4_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.700ns  (clk rise@2.700ns - clk rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 0.867ns (23.957%)  route 2.752ns (76.043%))
  Logic Levels:           8  (CARRY4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.183 - 2.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1054, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X15Y65         FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y65         FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/Q
                         net (fo=53, routed)          0.604     1.328    lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q
    SLICE_X14Y68         LUT5 (Prop_lut5_I2_O)        0.043     1.371 f  lsq1/handshake_lsq_lsq1_core/dataReg[7]_i_1/O
                         net (fo=2, routed)           0.319     1.689    load2/data_tehb/control/D[3]
    SLICE_X16Y66         LUT5 (Prop_lut5_I0_O)        0.043     1.732 r  load2/data_tehb/control/sXsYExnXY_c1[2]_i_14/O
                         net (fo=1, routed)           0.340     2.072    lsq1/handshake_lsq_lsq1_core/sXsYExnXY_c1[2]_i_3_2
    SLICE_X14Y68         LUT6 (Prop_lut6_I4_O)        0.043     2.115 r  lsq1/handshake_lsq_lsq1_core/sXsYExnXY_c1[2]_i_11/O
                         net (fo=1, routed)           0.408     2.523    lsq1/handshake_lsq_lsq1_core/sXsYExnXY_c1[2]_i_11_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I1_O)        0.043     2.566 f  lsq1/handshake_lsq_lsq1_core/sXsYExnXY_c1[2]_i_3/O
                         net (fo=4, routed)           0.303     2.869    load1/data_tehb/control/exnR[0]
    SLICE_X13Y69         LUT6 (Prop_lut6_I5_O)        0.043     2.912 r  load1/data_tehb/control/ltOp_carry__2_i_1/O
                         net (fo=1, routed)           0.097     3.009    addf0/operator/ltOp_carry__3_0[3]
    SLICE_X12Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     3.196 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.196    addf0/operator/ltOp_carry__2_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     3.318 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=67, routed)          0.414     3.732    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X11Y71         LUT5 (Prop_lut5_I1_O)        0.127     3.859 r  lsq1/handshake_lsq_lsq1_core/X_c4_reg[21]_srl4_i_1/O
                         net (fo=1, routed)           0.268     4.127    addf0/operator/fracAdder/X_c5_reg[21]_0
    SLICE_X11Y71         FDRE                                         r  addf0/operator/fracAdder/X_c4_reg[21]_srl4_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.700     2.700 r  
                                                      0.000     2.700 r  clk (IN)
                         net (fo=1054, unset)         0.483     3.183    addf0/operator/fracAdder/clk
    SLICE_X11Y71         FDRE                                         r  addf0/operator/fracAdder/X_c4_reg[21]_srl4_srlopt/C
                         clock pessimism              0.000     3.183    
                         clock uncertainty           -0.035     3.147    
    SLICE_X11Y71         FDRE (Setup_fdre_C_D)       -0.019     3.128    addf0/operator/fracAdder/X_c4_reg[21]_srl4_srlopt
  -------------------------------------------------------------------
                         required time                          3.128    
                         arrival time                          -4.127    
  -------------------------------------------------------------------
                         slack                                 -0.999    




