Warning: Detected pins or ports without physical pin shapes. The first few such pins or ports are: in0_data[27], in0_data[15], in0_data[3], in1_data[27], in1_data[15]. (DPPA-325)
Warning: Detected pins or ports without physical pin shapes. The first few such pins or ports are: proc_req_in1_arb_mode_id[0], in0_data[25], in0_data[13], in0_data[1], in1_data[25]. (DPPA-325)
Warning: Detected pins or ports without physical pin shapes. The first few such pins or ports are: in0_data[35], in0_data[23], in0_data[11], in1_data[35], in1_data[23]. (DPPA-325)
Warning: Detected pins or ports without physical pin shapes. The first few such pins or ports are: in0_data[29], in0_data[17], in0_data[5], in1_data[29], in1_data[17]. (DPPA-325)
Warning: Detected pins or ports without physical pin shapes. The first few such pins or ports are: in0_data[31], in0_data[19], in0_data[7], in1_data[31], in1_data[19]. (DPPA-325)
Warning: Detected pins or ports without physical pin shapes. The first few such pins or ports are: proc_req_in2_arb_mode_id[0], in0_data[24], in0_data[12], in0_data[0], in1_data[24]. (DPPA-325)
Warning: Detected pins or ports without physical pin shapes. The first few such pins or ports are: in0_data[34], in0_data[22], in0_data[10], in1_data[34], in1_data[22]. (DPPA-325)
Warning: Detected pins or ports without physical pin shapes. The first few such pins or ports are: proc_req_in0_arb_mode_id[0], in0_data[26], in0_data[14], in0_data[2], in1_data[26]. (DPPA-325)
Warning: Detected pins or ports without physical pin shapes. The first few such pins or ports are: in0_data[33], in0_data[21], in0_data[9], in1_data[33], in1_data[21]. (DPPA-325)
Warning: Detected pins or ports without physical pin shapes. The first few such pins or ports are: in0_data[28], in0_data[16], in0_data[4], in1_data[28], in1_data[16]. (DPPA-325)
Warning: Detected pins or ports without physical pin shapes. The first few such pins or ports are: in0_data[32], in0_data[20], in0_data[8], in1_data[32], in1_data[20]. (DPPA-325)
Warning: Detected pins or ports without physical pin shapes. The first few such pins or ports are: in0_data[30], in0_data[18], in0_data[6], in1_data[30], in1_data[18]. (DPPA-325)
****************************************
Report : qor
Design : dut_toplevel
Version: V-2023.12
Date   : Sat May 31 13:46:01 2025
****************************************


Scenario           'Normal_Typical'
Timing Path Group  'clk'
----------------------------------------
Levels of Logic:                     48
Critical Path Length:              0.98
Critical Path Slack:               2.01
Critical Path Clk Period:          3.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              1
Hierarchical Port Count:             72
Leaf Cell Count:                   1213
Buf/Inv Cell Count:                  59
Buf Cell Count:                       0
Inv Cell Count:                      59
Combinational Cell Count:           874
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:              339
   Integrated Clock-Gating Cell Count:                     11
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       328
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:              475.57
Noncombinational Area:           431.12
Buf/Inv Area:                     10.48
Total Buffer Area:                 0.00
Total Inverter Area:              10.48
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                    1267.30
Net YLength:                      82.65
----------------------------------------
Cell Area (netlist):                            906.69
Cell Area (netlist and physical only):          906.69
Net Length:                     1349.95


Design Rules
----------------------------------------
Total Number of Nets:              1644
Nets with Violations:                38
Max Trans Violations:                 0
Max Cap Violations:                   0
----------------------------------------

1
