INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ayang/Desktop/Sem 6/Embedded Systems/Labs/Lab4/question_1235/question_1235.srcs/sources_1/new/CLA_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CLA_4bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ayang/Desktop/Sem 6/Embedded Systems/Labs/Lab4/question_1235/question_1235.srcs/sources_1/new/subtractor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_subtractor_4bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ayang/Desktop/Sem 6/Embedded Systems/Labs/Lab4/question_1235/question_1235.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FA'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ayang/Desktop/Sem 6/Embedded Systems/Labs/Lab4/question_1235/question_1235.srcs/sources_1/new/RCA_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RCA_4bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ayang/Desktop/Sem 6/Embedded Systems/Labs/Lab4/question_1235/question_1235.srcs/sources_1/new/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'HA'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ayang/Desktop/Sem 6/Embedded Systems/Labs/Lab4/question_1235/question_1235.srcs/sim_1/new/subtractor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_subtractor_4bit_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ayang/Desktop/Sem 6/Embedded Systems/Labs/Lab4/question_1235/question_1235.srcs/sim_1/new/CLA_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_CLA_4bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ayang/Desktop/Sem 6/Embedded Systems/Labs/Lab4/question_1235/question_1235.srcs/sim_1/new/RCA_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_RCA_4bit'
