// Seed: 285269862
module module_0 (
    input wor id_0
);
  string id_2 = "";
  assign module_1.type_5 = 0;
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    input wire id_2,
    input tri0 id_3,
    output wor id_4,
    output tri0 id_5,
    input supply1 id_6,
    input wor id_7,
    input wire id_8,
    output tri0 id_9,
    input supply0 id_10,
    input tri1 id_11,
    input wand id_12
);
  wire id_14;
  module_0 modCall_1 (id_8);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_12;
  assign module_3.id_25 = 0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_9;
  and primCall (
      id_1,
      id_12,
      id_24,
      id_14,
      id_8,
      id_22,
      id_27,
      id_41,
      id_40,
      id_13,
      id_9,
      id_11,
      id_34,
      id_30,
      id_35,
      id_6,
      id_37,
      id_20,
      id_28,
      id_39,
      id_2,
      id_23,
      id_18,
      id_32,
      id_15,
      id_16,
      id_38,
      id_25,
      id_17,
      id_31,
      id_3,
      id_19,
      id_33,
      id_4,
      id_36,
      id_21,
      id_10,
      id_26,
      id_29
  );
  if (id_4) begin : LABEL_0
    uwire  id_10  ,  id_11  ,  id_12  =  1  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  =  1 'h0 ,  id_39  ,  id_40  ;
  end else begin : LABEL_0
    wire id_41;
  end
  module_2 modCall_1 (
      id_41,
      id_9,
      id_18,
      id_41,
      id_28,
      id_33,
      id_13,
      id_12,
      id_26,
      id_7,
      id_1
  );
  assign id_8 = 1;
endmodule
