Loading plugins phase: Elapsed time ==> 0s.246ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\aashi\OneDrive\Documents\PSoC Creator\EMILA.cydsn\EMILA.cyprj -d CY8C5888LTI-LP097 -s C:\Users\aashi\OneDrive\Documents\PSoC Creator\EMILA.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.076ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.110ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  EMILA.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\aashi\OneDrive\Documents\PSoC Creator\EMILA.cydsn\EMILA.cyprj -dcpsoc3 EMILA.v -verilog
======================================================================

======================================================================
Compiling:  EMILA.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\aashi\OneDrive\Documents\PSoC Creator\EMILA.cydsn\EMILA.cyprj -dcpsoc3 EMILA.v -verilog
======================================================================

======================================================================
Compiling:  EMILA.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\aashi\OneDrive\Documents\PSoC Creator\EMILA.cydsn\EMILA.cyprj -dcpsoc3 -verilog EMILA.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Dec 10 16:11:00 2019


======================================================================
Compiling:  EMILA.v
Program  :   vpp
Options  :    -yv2 -q10 EMILA.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Dec 10 16:11:00 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'EMILA.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  EMILA.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\aashi\OneDrive\Documents\PSoC Creator\EMILA.cydsn\EMILA.cyprj -dcpsoc3 -verilog EMILA.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Dec 10 16:11:01 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\aashi\OneDrive\Documents\PSoC Creator\EMILA.cydsn\codegentemp\EMILA.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\aashi\OneDrive\Documents\PSoC Creator\EMILA.cydsn\codegentemp\EMILA.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  EMILA.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\aashi\OneDrive\Documents\PSoC Creator\EMILA.cydsn\EMILA.cyprj -dcpsoc3 -verilog EMILA.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Dec 10 16:11:03 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\aashi\OneDrive\Documents\PSoC Creator\EMILA.cydsn\codegentemp\EMILA.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\aashi\OneDrive\Documents\PSoC Creator\EMILA.cydsn\codegentemp\EMILA.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_1:BUART:reset_sr\
	Net_1218
	Net_1219
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_1213
	\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_5:lt\
	\UART_1:BUART:sRX:MODULE_5:eq\
	\UART_1:BUART:sRX:MODULE_5:gt\
	\UART_1:BUART:sRX:MODULE_5:gte\
	\UART_1:BUART:sRX:MODULE_5:lte\
	\PWM_1:PWMUDB:km_run\
	\PWM_1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_1:PWMUDB:capt_rising\
	\PWM_1:PWMUDB:capt_falling\
	\PWM_1:PWMUDB:trig_rise\
	\PWM_1:PWMUDB:trig_fall\
	\PWM_1:PWMUDB:sc_kill\
	\PWM_1:PWMUDB:min_kill\
	\PWM_1:PWMUDB:km_tc\
	\PWM_1:PWMUDB:db_tc\
	\PWM_1:PWMUDB:dith_sel\
	\PWM_1:PWMUDB:compare2\
	\PWM_1:Net_101\
	Net_1000
	Net_1001
	\PWM_1:PWMUDB:MODULE_6:b_31\
	\PWM_1:PWMUDB:MODULE_6:b_30\
	\PWM_1:PWMUDB:MODULE_6:b_29\
	\PWM_1:PWMUDB:MODULE_6:b_28\
	\PWM_1:PWMUDB:MODULE_6:b_27\
	\PWM_1:PWMUDB:MODULE_6:b_26\
	\PWM_1:PWMUDB:MODULE_6:b_25\
	\PWM_1:PWMUDB:MODULE_6:b_24\
	\PWM_1:PWMUDB:MODULE_6:b_23\
	\PWM_1:PWMUDB:MODULE_6:b_22\
	\PWM_1:PWMUDB:MODULE_6:b_21\
	\PWM_1:PWMUDB:MODULE_6:b_20\
	\PWM_1:PWMUDB:MODULE_6:b_19\
	\PWM_1:PWMUDB:MODULE_6:b_18\
	\PWM_1:PWMUDB:MODULE_6:b_17\
	\PWM_1:PWMUDB:MODULE_6:b_16\
	\PWM_1:PWMUDB:MODULE_6:b_15\
	\PWM_1:PWMUDB:MODULE_6:b_14\
	\PWM_1:PWMUDB:MODULE_6:b_13\
	\PWM_1:PWMUDB:MODULE_6:b_12\
	\PWM_1:PWMUDB:MODULE_6:b_11\
	\PWM_1:PWMUDB:MODULE_6:b_10\
	\PWM_1:PWMUDB:MODULE_6:b_9\
	\PWM_1:PWMUDB:MODULE_6:b_8\
	\PWM_1:PWMUDB:MODULE_6:b_7\
	\PWM_1:PWMUDB:MODULE_6:b_6\
	\PWM_1:PWMUDB:MODULE_6:b_5\
	\PWM_1:PWMUDB:MODULE_6:b_4\
	\PWM_1:PWMUDB:MODULE_6:b_3\
	\PWM_1:PWMUDB:MODULE_6:b_2\
	\PWM_1:PWMUDB:MODULE_6:b_1\
	\PWM_1:PWMUDB:MODULE_6:b_0\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:a_31\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:a_30\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:a_29\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:a_28\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:a_27\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:a_26\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:a_25\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:a_24\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_31\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_30\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_29\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_28\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_27\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_26\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_25\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_24\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_23\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_22\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_21\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_20\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_19\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_18\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_17\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_16\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_15\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_14\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_13\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_12\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_11\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_10\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_9\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_8\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_7\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_6\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_5\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_4\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_3\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_2\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_1\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:b_0\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_31\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_30\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_29\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_28\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_27\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_26\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_25\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_24\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_23\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_22\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_21\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_20\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_19\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_18\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_17\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_16\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_15\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_14\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_13\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_12\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_11\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_10\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_9\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_8\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_7\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_6\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_5\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_4\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_3\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:s_2\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1002
	Net_999
	\PWM_1:Net_113\
	\PWM_1:Net_107\
	\PWM_1:Net_114\
	\PWM_2:PWMUDB:km_run\
	\PWM_2:PWMUDB:ctrl_cmpmode2_2\
	\PWM_2:PWMUDB:ctrl_cmpmode2_1\
	\PWM_2:PWMUDB:ctrl_cmpmode2_0\
	\PWM_2:PWMUDB:ctrl_cmpmode1_2\
	\PWM_2:PWMUDB:ctrl_cmpmode1_1\
	\PWM_2:PWMUDB:ctrl_cmpmode1_0\
	\PWM_2:PWMUDB:capt_rising\
	\PWM_2:PWMUDB:capt_falling\
	\PWM_2:PWMUDB:trig_rise\
	\PWM_2:PWMUDB:trig_fall\
	\PWM_2:PWMUDB:sc_kill\
	\PWM_2:PWMUDB:min_kill\
	\PWM_2:PWMUDB:km_tc\
	\PWM_2:PWMUDB:db_tc\
	\PWM_2:PWMUDB:dith_sel\
	\PWM_2:PWMUDB:compare2\
	\PWM_2:Net_101\
	Net_1108
	Net_1109
	\PWM_2:PWMUDB:MODULE_7:b_31\
	\PWM_2:PWMUDB:MODULE_7:b_30\
	\PWM_2:PWMUDB:MODULE_7:b_29\
	\PWM_2:PWMUDB:MODULE_7:b_28\
	\PWM_2:PWMUDB:MODULE_7:b_27\
	\PWM_2:PWMUDB:MODULE_7:b_26\
	\PWM_2:PWMUDB:MODULE_7:b_25\
	\PWM_2:PWMUDB:MODULE_7:b_24\
	\PWM_2:PWMUDB:MODULE_7:b_23\
	\PWM_2:PWMUDB:MODULE_7:b_22\
	\PWM_2:PWMUDB:MODULE_7:b_21\
	\PWM_2:PWMUDB:MODULE_7:b_20\
	\PWM_2:PWMUDB:MODULE_7:b_19\
	\PWM_2:PWMUDB:MODULE_7:b_18\
	\PWM_2:PWMUDB:MODULE_7:b_17\
	\PWM_2:PWMUDB:MODULE_7:b_16\
	\PWM_2:PWMUDB:MODULE_7:b_15\
	\PWM_2:PWMUDB:MODULE_7:b_14\
	\PWM_2:PWMUDB:MODULE_7:b_13\
	\PWM_2:PWMUDB:MODULE_7:b_12\
	\PWM_2:PWMUDB:MODULE_7:b_11\
	\PWM_2:PWMUDB:MODULE_7:b_10\
	\PWM_2:PWMUDB:MODULE_7:b_9\
	\PWM_2:PWMUDB:MODULE_7:b_8\
	\PWM_2:PWMUDB:MODULE_7:b_7\
	\PWM_2:PWMUDB:MODULE_7:b_6\
	\PWM_2:PWMUDB:MODULE_7:b_5\
	\PWM_2:PWMUDB:MODULE_7:b_4\
	\PWM_2:PWMUDB:MODULE_7:b_3\
	\PWM_2:PWMUDB:MODULE_7:b_2\
	\PWM_2:PWMUDB:MODULE_7:b_1\
	\PWM_2:PWMUDB:MODULE_7:b_0\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:a_31\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:a_30\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:a_29\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:a_28\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:a_27\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:a_26\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:a_25\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:a_24\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:b_31\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:b_30\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:b_29\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:b_28\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:b_27\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:b_26\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:b_25\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:b_24\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:b_23\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:b_22\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:b_21\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:b_20\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:b_19\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:b_18\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:b_17\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:b_16\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:b_15\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:b_14\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:b_13\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:b_12\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:b_11\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:b_10\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:b_9\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:b_8\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:b_7\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:b_6\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:b_5\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:b_4\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:b_3\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:b_2\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:b_1\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:b_0\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:s_31\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:s_30\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:s_29\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:s_28\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:s_27\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:s_26\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:s_25\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:s_24\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:s_23\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:s_22\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:s_21\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:s_20\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:s_19\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:s_18\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:s_17\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:s_16\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:s_15\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:s_14\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:s_13\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:s_12\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:s_11\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:s_10\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:s_9\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:s_8\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:s_7\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:s_6\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:s_5\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:s_4\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:s_3\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:s_2\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1110
	Net_1107
	\PWM_2:Net_113\
	\PWM_2:Net_107\
	\PWM_2:Net_114\
	\PWM_3:PWMUDB:km_run\
	\PWM_3:PWMUDB:ctrl_cmpmode2_2\
	\PWM_3:PWMUDB:ctrl_cmpmode2_1\
	\PWM_3:PWMUDB:ctrl_cmpmode2_0\
	\PWM_3:PWMUDB:ctrl_cmpmode1_2\
	\PWM_3:PWMUDB:ctrl_cmpmode1_1\
	\PWM_3:PWMUDB:ctrl_cmpmode1_0\
	\PWM_3:PWMUDB:capt_rising\
	\PWM_3:PWMUDB:capt_falling\
	\PWM_3:PWMUDB:trig_rise\
	\PWM_3:PWMUDB:trig_fall\
	\PWM_3:PWMUDB:sc_kill\
	\PWM_3:PWMUDB:min_kill\
	\PWM_3:PWMUDB:km_tc\
	\PWM_3:PWMUDB:db_tc\
	\PWM_3:PWMUDB:dith_sel\
	\PWM_3:PWMUDB:compare2\
	\PWM_3:Net_101\
	Net_1072
	Net_1073
	\PWM_3:PWMUDB:MODULE_8:b_31\
	\PWM_3:PWMUDB:MODULE_8:b_30\
	\PWM_3:PWMUDB:MODULE_8:b_29\
	\PWM_3:PWMUDB:MODULE_8:b_28\
	\PWM_3:PWMUDB:MODULE_8:b_27\
	\PWM_3:PWMUDB:MODULE_8:b_26\
	\PWM_3:PWMUDB:MODULE_8:b_25\
	\PWM_3:PWMUDB:MODULE_8:b_24\
	\PWM_3:PWMUDB:MODULE_8:b_23\
	\PWM_3:PWMUDB:MODULE_8:b_22\
	\PWM_3:PWMUDB:MODULE_8:b_21\
	\PWM_3:PWMUDB:MODULE_8:b_20\
	\PWM_3:PWMUDB:MODULE_8:b_19\
	\PWM_3:PWMUDB:MODULE_8:b_18\
	\PWM_3:PWMUDB:MODULE_8:b_17\
	\PWM_3:PWMUDB:MODULE_8:b_16\
	\PWM_3:PWMUDB:MODULE_8:b_15\
	\PWM_3:PWMUDB:MODULE_8:b_14\
	\PWM_3:PWMUDB:MODULE_8:b_13\
	\PWM_3:PWMUDB:MODULE_8:b_12\
	\PWM_3:PWMUDB:MODULE_8:b_11\
	\PWM_3:PWMUDB:MODULE_8:b_10\
	\PWM_3:PWMUDB:MODULE_8:b_9\
	\PWM_3:PWMUDB:MODULE_8:b_8\
	\PWM_3:PWMUDB:MODULE_8:b_7\
	\PWM_3:PWMUDB:MODULE_8:b_6\
	\PWM_3:PWMUDB:MODULE_8:b_5\
	\PWM_3:PWMUDB:MODULE_8:b_4\
	\PWM_3:PWMUDB:MODULE_8:b_3\
	\PWM_3:PWMUDB:MODULE_8:b_2\
	\PWM_3:PWMUDB:MODULE_8:b_1\
	\PWM_3:PWMUDB:MODULE_8:b_0\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:a_31\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:a_30\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:a_29\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:a_28\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:a_27\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:a_26\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:a_25\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:a_24\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:b_31\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:b_30\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:b_29\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:b_28\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:b_27\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:b_26\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:b_25\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:b_24\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:b_23\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:b_22\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:b_21\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:b_20\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:b_19\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:b_18\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:b_17\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:b_16\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:b_15\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:b_14\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:b_13\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:b_12\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:b_11\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:b_10\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:b_9\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:b_8\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:b_7\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:b_6\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:b_5\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:b_4\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:b_3\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:b_2\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:b_1\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:b_0\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:s_31\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:s_30\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:s_29\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:s_28\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:s_27\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:s_26\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:s_25\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:s_24\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:s_23\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:s_22\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:s_21\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:s_20\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:s_19\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:s_18\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:s_17\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:s_16\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:s_15\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:s_14\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:s_13\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:s_12\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:s_11\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:s_10\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:s_9\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:s_8\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:s_7\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:s_6\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:s_5\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:s_4\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:s_3\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:s_2\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1074
	Net_1071
	\PWM_3:Net_113\
	\PWM_3:Net_107\
	\PWM_3:Net_114\
	\PWM_4:PWMUDB:km_run\
	\PWM_4:PWMUDB:ctrl_cmpmode2_2\
	\PWM_4:PWMUDB:ctrl_cmpmode2_1\
	\PWM_4:PWMUDB:ctrl_cmpmode2_0\
	\PWM_4:PWMUDB:ctrl_cmpmode1_2\
	\PWM_4:PWMUDB:ctrl_cmpmode1_1\
	\PWM_4:PWMUDB:ctrl_cmpmode1_0\
	\PWM_4:PWMUDB:capt_rising\
	\PWM_4:PWMUDB:capt_falling\
	\PWM_4:PWMUDB:trig_rise\
	\PWM_4:PWMUDB:trig_fall\
	\PWM_4:PWMUDB:sc_kill\
	\PWM_4:PWMUDB:min_kill\
	\PWM_4:PWMUDB:km_tc\
	\PWM_4:PWMUDB:db_tc\
	\PWM_4:PWMUDB:dith_sel\
	\PWM_4:PWMUDB:compare2\
	\PWM_4:Net_101\
	Net_1144
	Net_1145
	\PWM_4:PWMUDB:MODULE_9:b_31\
	\PWM_4:PWMUDB:MODULE_9:b_30\
	\PWM_4:PWMUDB:MODULE_9:b_29\
	\PWM_4:PWMUDB:MODULE_9:b_28\
	\PWM_4:PWMUDB:MODULE_9:b_27\
	\PWM_4:PWMUDB:MODULE_9:b_26\
	\PWM_4:PWMUDB:MODULE_9:b_25\
	\PWM_4:PWMUDB:MODULE_9:b_24\
	\PWM_4:PWMUDB:MODULE_9:b_23\
	\PWM_4:PWMUDB:MODULE_9:b_22\
	\PWM_4:PWMUDB:MODULE_9:b_21\
	\PWM_4:PWMUDB:MODULE_9:b_20\
	\PWM_4:PWMUDB:MODULE_9:b_19\
	\PWM_4:PWMUDB:MODULE_9:b_18\
	\PWM_4:PWMUDB:MODULE_9:b_17\
	\PWM_4:PWMUDB:MODULE_9:b_16\
	\PWM_4:PWMUDB:MODULE_9:b_15\
	\PWM_4:PWMUDB:MODULE_9:b_14\
	\PWM_4:PWMUDB:MODULE_9:b_13\
	\PWM_4:PWMUDB:MODULE_9:b_12\
	\PWM_4:PWMUDB:MODULE_9:b_11\
	\PWM_4:PWMUDB:MODULE_9:b_10\
	\PWM_4:PWMUDB:MODULE_9:b_9\
	\PWM_4:PWMUDB:MODULE_9:b_8\
	\PWM_4:PWMUDB:MODULE_9:b_7\
	\PWM_4:PWMUDB:MODULE_9:b_6\
	\PWM_4:PWMUDB:MODULE_9:b_5\
	\PWM_4:PWMUDB:MODULE_9:b_4\
	\PWM_4:PWMUDB:MODULE_9:b_3\
	\PWM_4:PWMUDB:MODULE_9:b_2\
	\PWM_4:PWMUDB:MODULE_9:b_1\
	\PWM_4:PWMUDB:MODULE_9:b_0\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:a_31\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:a_30\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:a_29\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:a_28\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:a_27\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:a_26\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:a_25\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:a_24\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_31\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_30\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_29\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_28\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_27\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_26\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_25\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_24\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_23\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_22\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_21\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_20\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_19\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_18\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_17\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_16\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_15\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_14\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_13\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_12\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_11\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_10\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_9\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_8\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_7\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_6\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_5\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_4\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_3\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_2\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_1\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:b_0\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_31\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_30\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_29\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_28\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_27\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_26\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_25\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_24\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_23\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_22\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_21\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_20\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_19\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_18\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_17\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_16\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_15\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_14\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_13\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_12\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_11\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_10\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_9\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_8\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_7\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_6\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_5\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_4\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_3\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:s_2\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1146
	Net_1143
	\PWM_4:Net_113\
	\PWM_4:Net_107\
	\PWM_4:Net_114\
	\PWM_5:PWMUDB:km_run\
	\PWM_5:PWMUDB:ctrl_cmpmode2_2\
	\PWM_5:PWMUDB:ctrl_cmpmode2_1\
	\PWM_5:PWMUDB:ctrl_cmpmode2_0\
	\PWM_5:PWMUDB:ctrl_cmpmode1_2\
	\PWM_5:PWMUDB:ctrl_cmpmode1_1\
	\PWM_5:PWMUDB:ctrl_cmpmode1_0\
	\PWM_5:PWMUDB:capt_rising\
	\PWM_5:PWMUDB:capt_falling\
	\PWM_5:PWMUDB:trig_rise\
	\PWM_5:PWMUDB:trig_fall\
	\PWM_5:PWMUDB:sc_kill\
	\PWM_5:PWMUDB:min_kill\
	\PWM_5:PWMUDB:km_tc\
	\PWM_5:PWMUDB:db_tc\
	\PWM_5:PWMUDB:dith_sel\
	\PWM_5:PWMUDB:compare2\
	\PWM_5:Net_101\
	Net_1168
	Net_1169
	\PWM_5:PWMUDB:MODULE_10:b_31\
	\PWM_5:PWMUDB:MODULE_10:b_30\
	\PWM_5:PWMUDB:MODULE_10:b_29\
	\PWM_5:PWMUDB:MODULE_10:b_28\
	\PWM_5:PWMUDB:MODULE_10:b_27\
	\PWM_5:PWMUDB:MODULE_10:b_26\
	\PWM_5:PWMUDB:MODULE_10:b_25\
	\PWM_5:PWMUDB:MODULE_10:b_24\
	\PWM_5:PWMUDB:MODULE_10:b_23\
	\PWM_5:PWMUDB:MODULE_10:b_22\
	\PWM_5:PWMUDB:MODULE_10:b_21\
	\PWM_5:PWMUDB:MODULE_10:b_20\
	\PWM_5:PWMUDB:MODULE_10:b_19\
	\PWM_5:PWMUDB:MODULE_10:b_18\
	\PWM_5:PWMUDB:MODULE_10:b_17\
	\PWM_5:PWMUDB:MODULE_10:b_16\
	\PWM_5:PWMUDB:MODULE_10:b_15\
	\PWM_5:PWMUDB:MODULE_10:b_14\
	\PWM_5:PWMUDB:MODULE_10:b_13\
	\PWM_5:PWMUDB:MODULE_10:b_12\
	\PWM_5:PWMUDB:MODULE_10:b_11\
	\PWM_5:PWMUDB:MODULE_10:b_10\
	\PWM_5:PWMUDB:MODULE_10:b_9\
	\PWM_5:PWMUDB:MODULE_10:b_8\
	\PWM_5:PWMUDB:MODULE_10:b_7\
	\PWM_5:PWMUDB:MODULE_10:b_6\
	\PWM_5:PWMUDB:MODULE_10:b_5\
	\PWM_5:PWMUDB:MODULE_10:b_4\
	\PWM_5:PWMUDB:MODULE_10:b_3\
	\PWM_5:PWMUDB:MODULE_10:b_2\
	\PWM_5:PWMUDB:MODULE_10:b_1\
	\PWM_5:PWMUDB:MODULE_10:b_0\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:a_31\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:a_30\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:a_29\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:a_28\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:a_27\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:a_26\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:a_25\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:a_24\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:b_31\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:b_30\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:b_29\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:b_28\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:b_27\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:b_26\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:b_25\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:b_24\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:b_23\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:b_22\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:b_21\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:b_20\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:b_19\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:b_18\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:b_17\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:b_16\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:b_15\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:b_14\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:b_13\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:b_12\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:b_11\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:b_10\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:b_9\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:b_8\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:b_7\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:b_6\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:b_5\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:b_4\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:b_3\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:b_2\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:b_1\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:b_0\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:s_31\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:s_30\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:s_29\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:s_28\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:s_27\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:s_26\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:s_25\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:s_24\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:s_23\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:s_22\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:s_21\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:s_20\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:s_19\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:s_18\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:s_17\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:s_16\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:s_15\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:s_14\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:s_13\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:s_12\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:s_11\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:s_10\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:s_9\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:s_8\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:s_7\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:s_6\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:s_5\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:s_4\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:s_3\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:s_2\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1170
	Net_1167
	\PWM_5:Net_113\
	\PWM_5:Net_107\
	\PWM_5:Net_114\
	Net_1254
	Net_1346

    Synthesized names
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_31\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_30\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_29\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_28\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_27\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_26\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_25\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_24\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_23\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_22\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_21\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_20\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_19\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_18\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_17\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_16\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_15\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_14\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_13\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_12\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_11\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_10\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_9\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_8\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_7\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_6\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_5\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_4\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_3\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_6_2\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_7_31\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_7_30\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_7_29\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_7_28\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_7_27\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_7_26\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_7_25\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_7_24\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_7_23\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_7_22\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_7_21\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_7_20\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_7_19\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_7_18\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_7_17\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_7_16\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_7_15\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_7_14\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_7_13\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_7_12\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_7_11\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_7_10\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_7_9\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_7_8\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_7_7\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_7_6\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_7_5\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_7_4\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_7_3\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_7_2\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_8_31\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_8_30\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_8_29\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_8_28\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_8_27\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_8_26\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_8_25\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_8_24\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_8_23\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_8_22\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_8_21\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_8_20\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_8_19\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_8_18\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_8_17\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_8_16\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_8_15\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_8_14\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_8_13\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_8_12\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_8_11\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_8_10\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_8_9\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_8_8\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_8_7\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_8_6\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_8_5\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_8_4\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_8_3\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_8_2\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_31\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_30\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_29\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_28\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_27\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_26\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_25\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_24\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_23\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_22\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_21\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_20\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_19\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_18\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_17\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_16\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_15\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_14\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_13\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_12\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_11\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_10\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_9\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_8\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_7\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_6\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_5\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_4\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_3\
	\PWM_4:PWMUDB:add_vi_vv_MODGEN_9_2\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_10_31\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_10_30\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_10_29\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_10_28\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_10_27\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_10_26\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_10_25\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_10_24\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_10_23\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_10_22\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_10_21\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_10_20\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_10_19\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_10_18\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_10_17\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_10_16\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_10_15\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_10_14\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_10_13\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_10_12\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_10_11\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_10_10\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_10_9\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_10_8\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_10_7\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_10_6\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_10_5\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_10_4\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_10_3\
	\PWM_5:PWMUDB:add_vi_vv_MODGEN_10_2\

Deleted 699 User equations/components.
Deleted 150 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__EMGSig_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__EMGSig_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__EMGSig_net_0
Aliasing \UART_1:BUART:tx_hd_send_break\ to zero
Aliasing \UART_1:BUART:HalfDuplexSend\ to zero
Aliasing \UART_1:BUART:FinalParityType_1\ to zero
Aliasing \UART_1:BUART:FinalParityType_0\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_1:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_1:BUART:tx_status_6\ to zero
Aliasing \UART_1:BUART:tx_status_5\ to zero
Aliasing \UART_1:BUART:tx_status_4\ to zero
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__EMGSig_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__EMGSig_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__EMGSig_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:rx_status_1\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__EMGSig_net_0
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__EMGSig_net_0
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__EMGSig_net_0
Aliasing \ADC_SAR_1:vp_ctl_0\ to zero
Aliasing \ADC_SAR_1:vp_ctl_2\ to zero
Aliasing \ADC_SAR_1:vn_ctl_1\ to zero
Aliasing \ADC_SAR_1:vn_ctl_3\ to zero
Aliasing \ADC_SAR_1:vp_ctl_1\ to zero
Aliasing \ADC_SAR_1:vp_ctl_3\ to zero
Aliasing \ADC_SAR_1:vn_ctl_0\ to zero
Aliasing \ADC_SAR_1:vn_ctl_2\ to zero
Aliasing \ADC_SAR_1:soc\ to zero
Aliasing \ADC_SAR_1:tmpOE__Bypass_net_0\ to tmpOE__EMGSig_net_0
Aliasing \ADC_SAR_1:Net_383\ to zero
Aliasing \PWM_1:PWMUDB:hwCapture\ to zero
Aliasing \PWM_1:PWMUDB:trig_out\ to tmpOE__EMGSig_net_0
Aliasing \PWM_1:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill\ to tmpOE__EMGSig_net_0
Aliasing \PWM_1:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_1:PWMUDB:reset\ to zero
Aliasing \PWM_1:PWMUDB:status_6\ to zero
Aliasing \PWM_1:PWMUDB:status_4\ to zero
Aliasing \PWM_1:PWMUDB:cmp2\ to zero
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_1:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_1:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_23\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_22\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_21\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_20\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_19\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_18\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_17\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_15\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_14\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_13\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_12\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_11\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_10\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_9\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_8\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_7\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_6\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_5\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_4\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_3\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:a_2\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__EMGSig_net_0
Aliasing \PWM_2:PWMUDB:hwCapture\ to zero
Aliasing \PWM_2:PWMUDB:trig_out\ to tmpOE__EMGSig_net_0
Aliasing \PWM_2:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_2:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_2:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:final_kill\ to tmpOE__EMGSig_net_0
Aliasing \PWM_2:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_2:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_2:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_2:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_2:PWMUDB:reset\ to zero
Aliasing \PWM_2:PWMUDB:status_6\ to zero
Aliasing \PWM_2:PWMUDB:status_4\ to zero
Aliasing \PWM_2:PWMUDB:cmp2\ to zero
Aliasing \PWM_2:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_2:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_2:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_2:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_2:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_2:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_7:g2:a0:a_23\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_7:g2:a0:a_22\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_7:g2:a0:a_21\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_7:g2:a0:a_20\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_7:g2:a0:a_19\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_7:g2:a0:a_18\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_7:g2:a0:a_17\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_7:g2:a0:a_16\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_7:g2:a0:a_15\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_7:g2:a0:a_14\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_7:g2:a0:a_13\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_7:g2:a0:a_12\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_7:g2:a0:a_11\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_7:g2:a0:a_10\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_7:g2:a0:a_9\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_7:g2:a0:a_8\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_7:g2:a0:a_7\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_7:g2:a0:a_6\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_7:g2:a0:a_5\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_7:g2:a0:a_4\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_7:g2:a0:a_3\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_7:g2:a0:a_2\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__EMGSig_net_0
Aliasing tmpOE__Index_Finger_net_0 to tmpOE__EMGSig_net_0
Aliasing \PWM_3:PWMUDB:hwCapture\ to zero
Aliasing \PWM_3:PWMUDB:trig_out\ to tmpOE__EMGSig_net_0
Aliasing \PWM_3:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_3:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_3:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_3:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_3:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_3:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_3:PWMUDB:final_kill\ to tmpOE__EMGSig_net_0
Aliasing \PWM_3:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_3:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_3:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_3:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_3:PWMUDB:reset\ to zero
Aliasing \PWM_3:PWMUDB:status_6\ to zero
Aliasing \PWM_3:PWMUDB:status_4\ to zero
Aliasing \PWM_3:PWMUDB:cmp2\ to zero
Aliasing \PWM_3:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_3:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_3:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_3:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_3:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_3:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_3:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_3:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_3:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_8:g2:a0:a_23\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_8:g2:a0:a_22\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_8:g2:a0:a_21\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_8:g2:a0:a_20\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_8:g2:a0:a_19\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_8:g2:a0:a_18\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_8:g2:a0:a_17\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_8:g2:a0:a_16\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_8:g2:a0:a_15\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_8:g2:a0:a_14\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_8:g2:a0:a_13\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_8:g2:a0:a_12\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_8:g2:a0:a_11\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_8:g2:a0:a_10\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_8:g2:a0:a_9\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_8:g2:a0:a_8\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_8:g2:a0:a_7\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_8:g2:a0:a_6\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_8:g2:a0:a_5\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_8:g2:a0:a_4\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_8:g2:a0:a_3\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_8:g2:a0:a_2\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__EMGSig_net_0
Aliasing tmpOE__Middle_Finger_net_0 to tmpOE__EMGSig_net_0
Aliasing \PWM_4:PWMUDB:hwCapture\ to zero
Aliasing \PWM_4:PWMUDB:trig_out\ to tmpOE__EMGSig_net_0
Aliasing \PWM_4:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_4:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_4:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_4:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_4:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_4:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_4:PWMUDB:final_kill\ to tmpOE__EMGSig_net_0
Aliasing \PWM_4:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_4:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_4:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_4:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_4:PWMUDB:reset\ to zero
Aliasing \PWM_4:PWMUDB:status_6\ to zero
Aliasing \PWM_4:PWMUDB:status_4\ to zero
Aliasing \PWM_4:PWMUDB:cmp2\ to zero
Aliasing \PWM_4:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_4:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_4:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_4:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_4:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_4:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_4:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_4:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_4:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:a_23\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:a_22\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:a_21\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:a_20\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:a_19\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:a_18\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:a_17\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:a_16\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:a_15\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:a_14\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:a_13\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:a_12\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:a_11\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:a_10\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:a_9\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:a_8\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:a_7\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:a_6\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:a_5\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:a_4\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:a_3\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:a_2\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__EMGSig_net_0
Aliasing tmpOE__Ring_Finger_net_0 to tmpOE__EMGSig_net_0
Aliasing tmpOE__Pinky_Finger_net_0 to tmpOE__EMGSig_net_0
Aliasing \PWM_5:PWMUDB:hwCapture\ to zero
Aliasing \PWM_5:PWMUDB:trig_out\ to tmpOE__EMGSig_net_0
Aliasing \PWM_5:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_5:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_5:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_5:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_5:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_5:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_5:PWMUDB:final_kill\ to tmpOE__EMGSig_net_0
Aliasing \PWM_5:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_5:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_5:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_5:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_5:PWMUDB:reset\ to zero
Aliasing \PWM_5:PWMUDB:status_6\ to zero
Aliasing \PWM_5:PWMUDB:status_4\ to zero
Aliasing \PWM_5:PWMUDB:cmp2\ to zero
Aliasing \PWM_5:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_5:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_5:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_5:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_5:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_5:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_5:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_5:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_5:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_10:g2:a0:a_23\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_10:g2:a0:a_22\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_10:g2:a0:a_21\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_10:g2:a0:a_20\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_10:g2:a0:a_19\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_10:g2:a0:a_18\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_10:g2:a0:a_17\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_10:g2:a0:a_16\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_10:g2:a0:a_15\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_10:g2:a0:a_14\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_10:g2:a0:a_13\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_10:g2:a0:a_12\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_10:g2:a0:a_11\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_10:g2:a0:a_10\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_10:g2:a0:a_9\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_10:g2:a0:a_8\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_10:g2:a0:a_7\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_10:g2:a0:a_6\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_10:g2:a0:a_5\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_10:g2:a0:a_4\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_10:g2:a0:a_3\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_10:g2:a0:a_2\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__EMGSig_net_0
Aliasing tmpOE__Thumb_Finger_net_0 to tmpOE__EMGSig_net_0
Aliasing \Timer_1:Net_260\ to zero
Aliasing Net_12 to zero
Aliasing \Timer_1:Net_102\ to tmpOE__EMGSig_net_0
Aliasing \Timer_2:Net_260\ to zero
Aliasing Net_1345 to zero
Aliasing \Timer_2:Net_102\ to tmpOE__EMGSig_net_0
Aliasing \UART_1:BUART:reset_reg\\D\ to zero
Aliasing Net_1214D to zero
Aliasing \UART_1:BUART:rx_break_status\\D\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\D\ to tmpOE__EMGSig_net_0
Aliasing \PWM_1:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_1:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\D\ to tmpOE__EMGSig_net_0
Aliasing \PWM_1:PWMUDB:prevCompare1\\D\ to \PWM_1:PWMUDB:pwm_temp\
Aliasing \PWM_1:PWMUDB:tc_i_reg\\D\ to \PWM_1:PWMUDB:status_2\
Aliasing \PWM_2:PWMUDB:min_kill_reg\\D\ to tmpOE__EMGSig_net_0
Aliasing \PWM_2:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_2:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\D\ to tmpOE__EMGSig_net_0
Aliasing \PWM_2:PWMUDB:prevCompare1\\D\ to \PWM_2:PWMUDB:pwm_temp\
Aliasing \PWM_2:PWMUDB:tc_i_reg\\D\ to \PWM_2:PWMUDB:status_2\
Aliasing \PWM_3:PWMUDB:min_kill_reg\\D\ to tmpOE__EMGSig_net_0
Aliasing \PWM_3:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_3:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_3:PWMUDB:ltch_kill_reg\\D\ to tmpOE__EMGSig_net_0
Aliasing \PWM_3:PWMUDB:prevCompare1\\D\ to \PWM_3:PWMUDB:pwm_temp\
Aliasing \PWM_3:PWMUDB:tc_i_reg\\D\ to \PWM_3:PWMUDB:status_2\
Aliasing \PWM_4:PWMUDB:min_kill_reg\\D\ to tmpOE__EMGSig_net_0
Aliasing \PWM_4:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_4:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_4:PWMUDB:ltch_kill_reg\\D\ to tmpOE__EMGSig_net_0
Aliasing \PWM_4:PWMUDB:prevCompare1\\D\ to \PWM_4:PWMUDB:pwm_temp\
Aliasing \PWM_4:PWMUDB:tc_i_reg\\D\ to \PWM_4:PWMUDB:status_2\
Aliasing \PWM_5:PWMUDB:min_kill_reg\\D\ to tmpOE__EMGSig_net_0
Aliasing \PWM_5:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_5:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_5:PWMUDB:ltch_kill_reg\\D\ to tmpOE__EMGSig_net_0
Aliasing \PWM_5:PWMUDB:prevCompare1\\D\ to \PWM_5:PWMUDB:pwm_temp\
Aliasing \PWM_5:PWMUDB:tc_i_reg\\D\ to \PWM_5:PWMUDB:status_2\
Removing Lhs of wire one[7] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire tmpOE__Rx_1_net_0[10] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire tmpOE__Tx_1_net_0[16] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire \UART_1:Net_61\[24] = \UART_1:Net_9\[23]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[28] = zero[2]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[29] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[30] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[31] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[32] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[33] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[34] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[35] = zero[2]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[46] = \UART_1:BUART:tx_bitclk_dp\[82]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[92] = \UART_1:BUART:tx_counter_dp\[83]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[93] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[94] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[95] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[97] = \UART_1:BUART:tx_fifo_empty\[60]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[99] = \UART_1:BUART:tx_fifo_notfull\[59]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[159] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[166] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[177]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[168] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[178]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[169] = \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[194]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[170] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[208]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[171] = \UART_1:BUART:sRX:s23Poll:MODIN1_1\[172]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_1\[172] = \UART_1:BUART:pollcount_1\[165]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[173] = \UART_1:BUART:sRX:s23Poll:MODIN1_0\[174]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_0\[174] = \UART_1:BUART:pollcount_0\[167]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[180] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[181] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[182] = \UART_1:BUART:pollcount_1\[165]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_1\[183] = \UART_1:BUART:pollcount_1\[165]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[184] = \UART_1:BUART:pollcount_0\[167]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_0\[185] = \UART_1:BUART:pollcount_0\[167]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[186] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[187] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[188] = \UART_1:BUART:pollcount_1\[165]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[189] = \UART_1:BUART:pollcount_0\[167]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[190] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[191] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[196] = \UART_1:BUART:pollcount_1\[165]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_1\[197] = \UART_1:BUART:pollcount_1\[165]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[198] = \UART_1:BUART:pollcount_0\[167]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_0\[199] = \UART_1:BUART:pollcount_0\[167]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[200] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[201] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[202] = \UART_1:BUART:pollcount_1\[165]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[203] = \UART_1:BUART:pollcount_0\[167]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[204] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[205] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[212] = zero[2]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[213] = \UART_1:BUART:rx_parity_error_status\[214]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[215] = \UART_1:BUART:rx_stop_bit_error\[216]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_4\[226] = \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\[275]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_5\[230] = \UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\[297]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\[231] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\[232] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\[233] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_3\[234] = \UART_1:BUART:sRX:MODIN4_6\[235]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_6\[235] = \UART_1:BUART:rx_count_6\[154]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_2\[236] = \UART_1:BUART:sRX:MODIN4_5\[237]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_5\[237] = \UART_1:BUART:rx_count_5\[155]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_1\[238] = \UART_1:BUART:sRX:MODIN4_4\[239]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_4\[239] = \UART_1:BUART:rx_count_4\[156]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_0\[240] = \UART_1:BUART:sRX:MODIN4_3\[241]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_3\[241] = \UART_1:BUART:rx_count_3\[157]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\[242] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\[243] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\[244] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\[245] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\[246] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\[247] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\[248] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_6\[249] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_5\[250] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_4\[251] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_3\[252] = \UART_1:BUART:rx_count_6\[154]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_2\[253] = \UART_1:BUART:rx_count_5\[155]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_1\[254] = \UART_1:BUART:rx_count_4\[156]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_0\[255] = \UART_1:BUART:rx_count_3\[157]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_6\[256] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_5\[257] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_4\[258] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_3\[259] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_2\[260] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_1\[261] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_0\[262] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newa_0\[277] = \UART_1:BUART:rx_postpoll\[113]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newb_0\[278] = \UART_1:BUART:rx_parity_bit\[229]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:dataa_0\[279] = \UART_1:BUART:rx_postpoll\[113]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:datab_0\[280] = \UART_1:BUART:rx_parity_bit\[229]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[281] = \UART_1:BUART:rx_postpoll\[113]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[282] = \UART_1:BUART:rx_parity_bit\[229]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[284] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[285] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[283]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[286] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[283]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_0\[312] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_2\[313] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_1\[314] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_3\[315] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_1\[316] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_3\[317] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_0\[318] = zero[2]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_2\[319] = zero[2]
Removing Rhs of wire \ADC_SAR_1:Net_188\[323] = \ADC_SAR_1:Net_221\[324]
Removing Lhs of wire \ADC_SAR_1:soc\[329] = zero[2]
Removing Lhs of wire \ADC_SAR_1:tmpOE__Bypass_net_0\[347] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire \ADC_SAR_1:Net_383\[362] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:ctrl_enable\[377] = \PWM_1:PWMUDB:control_7\[369]
Removing Lhs of wire \PWM_1:PWMUDB:hwCapture\[387] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:hwEnable\[388] = \PWM_1:PWMUDB:control_7\[369]
Removing Lhs of wire \PWM_1:PWMUDB:trig_out\[392] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\R\[394] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\S\[395] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:final_enable\[396] = \PWM_1:PWMUDB:runmode_enable\[393]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\R\[400] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\S\[401] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\R\[402] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\S\[403] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill\[406] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_6_1\[410] = \PWM_1:PWMUDB:MODULE_6:g2:a0:s_1\[698]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_6_0\[412] = \PWM_1:PWMUDB:MODULE_6:g2:a0:s_0\[699]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\R\[413] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\S\[414] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\R\[415] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\S\[416] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:reset\[419] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:status_6\[420] = zero[2]
Removing Rhs of wire \PWM_1:PWMUDB:status_5\[421] = \PWM_1:PWMUDB:final_kill_reg\[435]
Removing Lhs of wire \PWM_1:PWMUDB:status_4\[422] = zero[2]
Removing Rhs of wire \PWM_1:PWMUDB:status_3\[423] = \PWM_1:PWMUDB:fifo_full\[442]
Removing Rhs of wire \PWM_1:PWMUDB:status_1\[425] = \PWM_1:PWMUDB:cmp2_status_reg\[434]
Removing Rhs of wire \PWM_1:PWMUDB:status_0\[426] = \PWM_1:PWMUDB:cmp1_status_reg\[433]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status\[431] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2\[432] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\R\[436] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\S\[437] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\R\[438] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\S\[439] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\R\[440] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\S\[441] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_2\[443] = \PWM_1:PWMUDB:tc_i\[398]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_1\[444] = \PWM_1:PWMUDB:runmode_enable\[393]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_0\[445] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:compare1\[526] = \PWM_1:PWMUDB:cmp1_less\[497]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i\[531] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i\[533] = zero[2]
Removing Rhs of wire \PWM_1:Net_96\[536] = \PWM_1:PWMUDB:pwm_i_reg\[528]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_temp\[539] = \PWM_1:PWMUDB:cmp1\[429]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_23\[580] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_22\[581] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_21\[582] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_20\[583] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_19\[584] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_18\[585] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_17\[586] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_16\[587] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_15\[588] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_14\[589] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_13\[590] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_12\[591] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_11\[592] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_10\[593] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_9\[594] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_8\[595] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_7\[596] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_6\[597] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_5\[598] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_4\[599] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_3\[600] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_2\[601] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_1\[602] = \PWM_1:PWMUDB:MODIN5_1\[603]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN5_1\[603] = \PWM_1:PWMUDB:dith_count_1\[409]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:a_0\[604] = \PWM_1:PWMUDB:MODIN5_0\[605]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN5_0\[605] = \PWM_1:PWMUDB:dith_count_0\[411]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[737] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[738] = tmpOE__EMGSig_net_0[1]
Removing Rhs of wire Net_126[739] = \PWM_1:Net_96\[536]
Removing Lhs of wire \PWM_2:PWMUDB:ctrl_enable\[759] = \PWM_2:PWMUDB:control_7\[751]
Removing Lhs of wire \PWM_2:PWMUDB:hwCapture\[769] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:hwEnable\[770] = \PWM_2:PWMUDB:control_7\[751]
Removing Lhs of wire \PWM_2:PWMUDB:trig_out\[774] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\R\[776] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\S\[777] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:final_enable\[778] = \PWM_2:PWMUDB:runmode_enable\[775]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\R\[782] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\S\[783] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\R\[784] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\S\[785] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill\[788] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire \PWM_2:PWMUDB:add_vi_vv_MODGEN_7_1\[792] = \PWM_2:PWMUDB:MODULE_7:g2:a0:s_1\[1080]
Removing Lhs of wire \PWM_2:PWMUDB:add_vi_vv_MODGEN_7_0\[794] = \PWM_2:PWMUDB:MODULE_7:g2:a0:s_0\[1081]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_1\\R\[795] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_1\\S\[796] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_0\\R\[797] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_0\\S\[798] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:reset\[801] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:status_6\[802] = zero[2]
Removing Rhs of wire \PWM_2:PWMUDB:status_5\[803] = \PWM_2:PWMUDB:final_kill_reg\[817]
Removing Lhs of wire \PWM_2:PWMUDB:status_4\[804] = zero[2]
Removing Rhs of wire \PWM_2:PWMUDB:status_3\[805] = \PWM_2:PWMUDB:fifo_full\[824]
Removing Rhs of wire \PWM_2:PWMUDB:status_1\[807] = \PWM_2:PWMUDB:cmp2_status_reg\[816]
Removing Rhs of wire \PWM_2:PWMUDB:status_0\[808] = \PWM_2:PWMUDB:cmp1_status_reg\[815]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status\[813] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2\[814] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:cmp1_status_reg\\R\[818] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:cmp1_status_reg\\S\[819] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status_reg\\R\[820] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status_reg\\S\[821] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill_reg\\R\[822] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill_reg\\S\[823] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_2\[825] = \PWM_2:PWMUDB:tc_i\[780]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_1\[826] = \PWM_2:PWMUDB:runmode_enable\[775]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_0\[827] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:compare1\[908] = \PWM_2:PWMUDB:cmp1_less\[879]
Removing Lhs of wire \PWM_2:PWMUDB:pwm1_i\[913] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:pwm2_i\[915] = zero[2]
Removing Rhs of wire \PWM_2:Net_96\[918] = \PWM_2:PWMUDB:pwm_i_reg\[910]
Removing Lhs of wire \PWM_2:PWMUDB:pwm_temp\[921] = \PWM_2:PWMUDB:cmp1\[811]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_7:g2:a0:a_23\[962] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_7:g2:a0:a_22\[963] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_7:g2:a0:a_21\[964] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_7:g2:a0:a_20\[965] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_7:g2:a0:a_19\[966] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_7:g2:a0:a_18\[967] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_7:g2:a0:a_17\[968] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_7:g2:a0:a_16\[969] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_7:g2:a0:a_15\[970] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_7:g2:a0:a_14\[971] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_7:g2:a0:a_13\[972] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_7:g2:a0:a_12\[973] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_7:g2:a0:a_11\[974] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_7:g2:a0:a_10\[975] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_7:g2:a0:a_9\[976] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_7:g2:a0:a_8\[977] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_7:g2:a0:a_7\[978] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_7:g2:a0:a_6\[979] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_7:g2:a0:a_5\[980] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_7:g2:a0:a_4\[981] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_7:g2:a0:a_3\[982] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_7:g2:a0:a_2\[983] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_7:g2:a0:a_1\[984] = \PWM_2:PWMUDB:MODIN6_1\[985]
Removing Lhs of wire \PWM_2:PWMUDB:MODIN6_1\[985] = \PWM_2:PWMUDB:dith_count_1\[791]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_7:g2:a0:a_0\[986] = \PWM_2:PWMUDB:MODIN6_0\[987]
Removing Lhs of wire \PWM_2:PWMUDB:MODIN6_0\[987] = \PWM_2:PWMUDB:dith_count_0\[793]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1119] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1120] = tmpOE__EMGSig_net_0[1]
Removing Rhs of wire Net_144[1121] = \PWM_2:Net_96\[918]
Removing Lhs of wire tmpOE__Index_Finger_net_0[1128] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire \PWM_3:PWMUDB:ctrl_enable\[1146] = \PWM_3:PWMUDB:control_7\[1138]
Removing Lhs of wire \PWM_3:PWMUDB:hwCapture\[1156] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:hwEnable\[1157] = \PWM_3:PWMUDB:control_7\[1138]
Removing Lhs of wire \PWM_3:PWMUDB:trig_out\[1161] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire \PWM_3:PWMUDB:runmode_enable\\R\[1163] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:runmode_enable\\S\[1164] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:final_enable\[1165] = \PWM_3:PWMUDB:runmode_enable\[1162]
Removing Lhs of wire \PWM_3:PWMUDB:ltch_kill_reg\\R\[1169] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:ltch_kill_reg\\S\[1170] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:min_kill_reg\\R\[1171] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:min_kill_reg\\S\[1172] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:final_kill\[1175] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire \PWM_3:PWMUDB:add_vi_vv_MODGEN_8_1\[1179] = \PWM_3:PWMUDB:MODULE_8:g2:a0:s_1\[1467]
Removing Lhs of wire \PWM_3:PWMUDB:add_vi_vv_MODGEN_8_0\[1181] = \PWM_3:PWMUDB:MODULE_8:g2:a0:s_0\[1468]
Removing Lhs of wire \PWM_3:PWMUDB:dith_count_1\\R\[1182] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:dith_count_1\\S\[1183] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:dith_count_0\\R\[1184] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:dith_count_0\\S\[1185] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:reset\[1188] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:status_6\[1189] = zero[2]
Removing Rhs of wire \PWM_3:PWMUDB:status_5\[1190] = \PWM_3:PWMUDB:final_kill_reg\[1204]
Removing Lhs of wire \PWM_3:PWMUDB:status_4\[1191] = zero[2]
Removing Rhs of wire \PWM_3:PWMUDB:status_3\[1192] = \PWM_3:PWMUDB:fifo_full\[1211]
Removing Rhs of wire \PWM_3:PWMUDB:status_1\[1194] = \PWM_3:PWMUDB:cmp2_status_reg\[1203]
Removing Rhs of wire \PWM_3:PWMUDB:status_0\[1195] = \PWM_3:PWMUDB:cmp1_status_reg\[1202]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2_status\[1200] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2\[1201] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:cmp1_status_reg\\R\[1205] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:cmp1_status_reg\\S\[1206] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2_status_reg\\R\[1207] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2_status_reg\\S\[1208] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:final_kill_reg\\R\[1209] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:final_kill_reg\\S\[1210] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:cs_addr_2\[1212] = \PWM_3:PWMUDB:tc_i\[1167]
Removing Lhs of wire \PWM_3:PWMUDB:cs_addr_1\[1213] = \PWM_3:PWMUDB:runmode_enable\[1162]
Removing Lhs of wire \PWM_3:PWMUDB:cs_addr_0\[1214] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:compare1\[1295] = \PWM_3:PWMUDB:cmp1_less\[1266]
Removing Lhs of wire \PWM_3:PWMUDB:pwm1_i\[1300] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:pwm2_i\[1302] = zero[2]
Removing Rhs of wire \PWM_3:Net_96\[1305] = \PWM_3:PWMUDB:pwm_i_reg\[1297]
Removing Lhs of wire \PWM_3:PWMUDB:pwm_temp\[1308] = \PWM_3:PWMUDB:cmp1\[1198]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_8:g2:a0:a_23\[1349] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_8:g2:a0:a_22\[1350] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_8:g2:a0:a_21\[1351] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_8:g2:a0:a_20\[1352] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_8:g2:a0:a_19\[1353] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_8:g2:a0:a_18\[1354] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_8:g2:a0:a_17\[1355] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_8:g2:a0:a_16\[1356] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_8:g2:a0:a_15\[1357] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_8:g2:a0:a_14\[1358] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_8:g2:a0:a_13\[1359] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_8:g2:a0:a_12\[1360] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_8:g2:a0:a_11\[1361] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_8:g2:a0:a_10\[1362] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_8:g2:a0:a_9\[1363] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_8:g2:a0:a_8\[1364] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_8:g2:a0:a_7\[1365] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_8:g2:a0:a_6\[1366] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_8:g2:a0:a_5\[1367] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_8:g2:a0:a_4\[1368] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_8:g2:a0:a_3\[1369] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_8:g2:a0:a_2\[1370] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_8:g2:a0:a_1\[1371] = \PWM_3:PWMUDB:MODIN7_1\[1372]
Removing Lhs of wire \PWM_3:PWMUDB:MODIN7_1\[1372] = \PWM_3:PWMUDB:dith_count_1\[1178]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_8:g2:a0:a_0\[1373] = \PWM_3:PWMUDB:MODIN7_0\[1374]
Removing Lhs of wire \PWM_3:PWMUDB:MODIN7_0\[1374] = \PWM_3:PWMUDB:dith_count_0\[1180]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[1506] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[1507] = tmpOE__EMGSig_net_0[1]
Removing Rhs of wire Net_170[1508] = \PWM_3:Net_96\[1305]
Removing Lhs of wire tmpOE__Middle_Finger_net_0[1515] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire \PWM_4:PWMUDB:ctrl_enable\[1533] = \PWM_4:PWMUDB:control_7\[1525]
Removing Lhs of wire \PWM_4:PWMUDB:hwCapture\[1543] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:hwEnable\[1544] = \PWM_4:PWMUDB:control_7\[1525]
Removing Lhs of wire \PWM_4:PWMUDB:trig_out\[1548] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire \PWM_4:PWMUDB:runmode_enable\\R\[1550] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:runmode_enable\\S\[1551] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:final_enable\[1552] = \PWM_4:PWMUDB:runmode_enable\[1549]
Removing Lhs of wire \PWM_4:PWMUDB:ltch_kill_reg\\R\[1556] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:ltch_kill_reg\\S\[1557] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:min_kill_reg\\R\[1558] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:min_kill_reg\\S\[1559] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:final_kill\[1562] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire \PWM_4:PWMUDB:add_vi_vv_MODGEN_9_1\[1566] = \PWM_4:PWMUDB:MODULE_9:g2:a0:s_1\[1854]
Removing Lhs of wire \PWM_4:PWMUDB:add_vi_vv_MODGEN_9_0\[1568] = \PWM_4:PWMUDB:MODULE_9:g2:a0:s_0\[1855]
Removing Lhs of wire \PWM_4:PWMUDB:dith_count_1\\R\[1569] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:dith_count_1\\S\[1570] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:dith_count_0\\R\[1571] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:dith_count_0\\S\[1572] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:reset\[1575] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:status_6\[1576] = zero[2]
Removing Rhs of wire \PWM_4:PWMUDB:status_5\[1577] = \PWM_4:PWMUDB:final_kill_reg\[1591]
Removing Lhs of wire \PWM_4:PWMUDB:status_4\[1578] = zero[2]
Removing Rhs of wire \PWM_4:PWMUDB:status_3\[1579] = \PWM_4:PWMUDB:fifo_full\[1598]
Removing Rhs of wire \PWM_4:PWMUDB:status_1\[1581] = \PWM_4:PWMUDB:cmp2_status_reg\[1590]
Removing Rhs of wire \PWM_4:PWMUDB:status_0\[1582] = \PWM_4:PWMUDB:cmp1_status_reg\[1589]
Removing Lhs of wire \PWM_4:PWMUDB:cmp2_status\[1587] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:cmp2\[1588] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:cmp1_status_reg\\R\[1592] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:cmp1_status_reg\\S\[1593] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:cmp2_status_reg\\R\[1594] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:cmp2_status_reg\\S\[1595] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:final_kill_reg\\R\[1596] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:final_kill_reg\\S\[1597] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:cs_addr_2\[1599] = \PWM_4:PWMUDB:tc_i\[1554]
Removing Lhs of wire \PWM_4:PWMUDB:cs_addr_1\[1600] = \PWM_4:PWMUDB:runmode_enable\[1549]
Removing Lhs of wire \PWM_4:PWMUDB:cs_addr_0\[1601] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:compare1\[1682] = \PWM_4:PWMUDB:cmp1_less\[1653]
Removing Lhs of wire \PWM_4:PWMUDB:pwm1_i\[1687] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:pwm2_i\[1689] = zero[2]
Removing Rhs of wire \PWM_4:Net_96\[1692] = \PWM_4:PWMUDB:pwm_i_reg\[1684]
Removing Lhs of wire \PWM_4:PWMUDB:pwm_temp\[1695] = \PWM_4:PWMUDB:cmp1\[1585]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:a_23\[1736] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:a_22\[1737] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:a_21\[1738] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:a_20\[1739] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:a_19\[1740] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:a_18\[1741] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:a_17\[1742] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:a_16\[1743] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:a_15\[1744] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:a_14\[1745] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:a_13\[1746] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:a_12\[1747] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:a_11\[1748] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:a_10\[1749] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:a_9\[1750] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:a_8\[1751] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:a_7\[1752] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:a_6\[1753] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:a_5\[1754] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:a_4\[1755] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:a_3\[1756] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:a_2\[1757] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:a_1\[1758] = \PWM_4:PWMUDB:MODIN8_1\[1759]
Removing Lhs of wire \PWM_4:PWMUDB:MODIN8_1\[1759] = \PWM_4:PWMUDB:dith_count_1\[1565]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:a_0\[1760] = \PWM_4:PWMUDB:MODIN8_0\[1761]
Removing Lhs of wire \PWM_4:PWMUDB:MODIN8_0\[1761] = \PWM_4:PWMUDB:dith_count_0\[1567]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[1893] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[1894] = tmpOE__EMGSig_net_0[1]
Removing Rhs of wire Net_208[1895] = \PWM_4:Net_96\[1692]
Removing Lhs of wire tmpOE__Ring_Finger_net_0[1902] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire tmpOE__Pinky_Finger_net_0[1908] = tmpOE__EMGSig_net_0[1]
Removing Rhs of wire Net_445[1909] = \PWM_5:Net_96\[2086]
Removing Rhs of wire Net_445[1909] = \PWM_5:PWMUDB:pwm_i_reg\[2078]
Removing Lhs of wire \PWM_5:PWMUDB:ctrl_enable\[1927] = \PWM_5:PWMUDB:control_7\[1919]
Removing Lhs of wire \PWM_5:PWMUDB:hwCapture\[1937] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:hwEnable\[1938] = \PWM_5:PWMUDB:control_7\[1919]
Removing Lhs of wire \PWM_5:PWMUDB:trig_out\[1942] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire \PWM_5:PWMUDB:runmode_enable\\R\[1944] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:runmode_enable\\S\[1945] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:final_enable\[1946] = \PWM_5:PWMUDB:runmode_enable\[1943]
Removing Lhs of wire \PWM_5:PWMUDB:ltch_kill_reg\\R\[1950] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:ltch_kill_reg\\S\[1951] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:min_kill_reg\\R\[1952] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:min_kill_reg\\S\[1953] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:final_kill\[1956] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire \PWM_5:PWMUDB:add_vi_vv_MODGEN_10_1\[1960] = \PWM_5:PWMUDB:MODULE_10:g2:a0:s_1\[2248]
Removing Lhs of wire \PWM_5:PWMUDB:add_vi_vv_MODGEN_10_0\[1962] = \PWM_5:PWMUDB:MODULE_10:g2:a0:s_0\[2249]
Removing Lhs of wire \PWM_5:PWMUDB:dith_count_1\\R\[1963] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:dith_count_1\\S\[1964] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:dith_count_0\\R\[1965] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:dith_count_0\\S\[1966] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:reset\[1969] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:status_6\[1970] = zero[2]
Removing Rhs of wire \PWM_5:PWMUDB:status_5\[1971] = \PWM_5:PWMUDB:final_kill_reg\[1985]
Removing Lhs of wire \PWM_5:PWMUDB:status_4\[1972] = zero[2]
Removing Rhs of wire \PWM_5:PWMUDB:status_3\[1973] = \PWM_5:PWMUDB:fifo_full\[1992]
Removing Rhs of wire \PWM_5:PWMUDB:status_1\[1975] = \PWM_5:PWMUDB:cmp2_status_reg\[1984]
Removing Rhs of wire \PWM_5:PWMUDB:status_0\[1976] = \PWM_5:PWMUDB:cmp1_status_reg\[1983]
Removing Lhs of wire \PWM_5:PWMUDB:cmp2_status\[1981] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:cmp2\[1982] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:cmp1_status_reg\\R\[1986] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:cmp1_status_reg\\S\[1987] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:cmp2_status_reg\\R\[1988] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:cmp2_status_reg\\S\[1989] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:final_kill_reg\\R\[1990] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:final_kill_reg\\S\[1991] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:cs_addr_2\[1993] = \PWM_5:PWMUDB:tc_i\[1948]
Removing Lhs of wire \PWM_5:PWMUDB:cs_addr_1\[1994] = \PWM_5:PWMUDB:runmode_enable\[1943]
Removing Lhs of wire \PWM_5:PWMUDB:cs_addr_0\[1995] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:compare1\[2076] = \PWM_5:PWMUDB:cmp1_less\[2047]
Removing Lhs of wire \PWM_5:PWMUDB:pwm1_i\[2081] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:pwm2_i\[2083] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:pwm_temp\[2089] = \PWM_5:PWMUDB:cmp1\[1979]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_10:g2:a0:a_23\[2130] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_10:g2:a0:a_22\[2131] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_10:g2:a0:a_21\[2132] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_10:g2:a0:a_20\[2133] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_10:g2:a0:a_19\[2134] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_10:g2:a0:a_18\[2135] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_10:g2:a0:a_17\[2136] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_10:g2:a0:a_16\[2137] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_10:g2:a0:a_15\[2138] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_10:g2:a0:a_14\[2139] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_10:g2:a0:a_13\[2140] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_10:g2:a0:a_12\[2141] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_10:g2:a0:a_11\[2142] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_10:g2:a0:a_10\[2143] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_10:g2:a0:a_9\[2144] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_10:g2:a0:a_8\[2145] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_10:g2:a0:a_7\[2146] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_10:g2:a0:a_6\[2147] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_10:g2:a0:a_5\[2148] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_10:g2:a0:a_4\[2149] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_10:g2:a0:a_3\[2150] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_10:g2:a0:a_2\[2151] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_10:g2:a0:a_1\[2152] = \PWM_5:PWMUDB:MODIN9_1\[2153]
Removing Lhs of wire \PWM_5:PWMUDB:MODIN9_1\[2153] = \PWM_5:PWMUDB:dith_count_1\[1959]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_10:g2:a0:a_0\[2154] = \PWM_5:PWMUDB:MODIN9_0\[2155]
Removing Lhs of wire \PWM_5:PWMUDB:MODIN9_0\[2155] = \PWM_5:PWMUDB:dith_count_0\[1961]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_0\[2287] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\[2288] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire tmpOE__Thumb_Finger_net_0[2295] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire \Timer_1:Net_260\[2302] = zero[2]
Removing Lhs of wire \Timer_1:Net_266\[2303] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire Net_12[2304] = zero[2]
Removing Rhs of wire Net_1252[2309] = \Timer_1:Net_51\[2305]
Removing Lhs of wire \Timer_1:Net_102\[2310] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire \Timer_2:Net_260\[2316] = zero[2]
Removing Lhs of wire \Timer_2:Net_266\[2317] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire Net_1345[2318] = zero[2]
Removing Rhs of wire Net_1351[2323] = \Timer_2:Net_51\[2319]
Removing Lhs of wire \Timer_2:Net_102\[2324] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[2326] = zero[2]
Removing Lhs of wire Net_1214D[2331] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[2341] = \UART_1:BUART:rx_bitclk_pre\[148]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[2350] = \UART_1:BUART:rx_parity_error_pre\[224]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[2351] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\D\[2355] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:prevCapture\\D\[2356] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:trig_last\\D\[2357] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\D\[2360] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:prevCompare1\\D\[2363] = \PWM_1:PWMUDB:cmp1\[429]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\D\[2364] = \PWM_1:PWMUDB:cmp1_status\[430]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\D\[2365] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_i_reg\\D\[2367] = \PWM_1:PWMUDB:pwm_i\[529]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i_reg\\D\[2368] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i_reg\\D\[2369] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:tc_i_reg\\D\[2370] = \PWM_1:PWMUDB:status_2\[424]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\D\[2371] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire \PWM_2:PWMUDB:prevCapture\\D\[2372] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:trig_last\\D\[2373] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\D\[2376] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire \PWM_2:PWMUDB:prevCompare1\\D\[2379] = \PWM_2:PWMUDB:cmp1\[811]
Removing Lhs of wire \PWM_2:PWMUDB:cmp1_status_reg\\D\[2380] = \PWM_2:PWMUDB:cmp1_status\[812]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status_reg\\D\[2381] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:pwm_i_reg\\D\[2383] = \PWM_2:PWMUDB:pwm_i\[911]
Removing Lhs of wire \PWM_2:PWMUDB:pwm1_i_reg\\D\[2384] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:pwm2_i_reg\\D\[2385] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:tc_i_reg\\D\[2386] = \PWM_2:PWMUDB:status_2\[806]
Removing Lhs of wire \PWM_3:PWMUDB:min_kill_reg\\D\[2387] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire \PWM_3:PWMUDB:prevCapture\\D\[2388] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:trig_last\\D\[2389] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:ltch_kill_reg\\D\[2392] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire \PWM_3:PWMUDB:prevCompare1\\D\[2395] = \PWM_3:PWMUDB:cmp1\[1198]
Removing Lhs of wire \PWM_3:PWMUDB:cmp1_status_reg\\D\[2396] = \PWM_3:PWMUDB:cmp1_status\[1199]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2_status_reg\\D\[2397] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:pwm_i_reg\\D\[2399] = \PWM_3:PWMUDB:pwm_i\[1298]
Removing Lhs of wire \PWM_3:PWMUDB:pwm1_i_reg\\D\[2400] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:pwm2_i_reg\\D\[2401] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:tc_i_reg\\D\[2402] = \PWM_3:PWMUDB:status_2\[1193]
Removing Lhs of wire \PWM_4:PWMUDB:min_kill_reg\\D\[2403] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire \PWM_4:PWMUDB:prevCapture\\D\[2404] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:trig_last\\D\[2405] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:ltch_kill_reg\\D\[2408] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire \PWM_4:PWMUDB:prevCompare1\\D\[2411] = \PWM_4:PWMUDB:cmp1\[1585]
Removing Lhs of wire \PWM_4:PWMUDB:cmp1_status_reg\\D\[2412] = \PWM_4:PWMUDB:cmp1_status\[1586]
Removing Lhs of wire \PWM_4:PWMUDB:cmp2_status_reg\\D\[2413] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:pwm_i_reg\\D\[2415] = \PWM_4:PWMUDB:pwm_i\[1685]
Removing Lhs of wire \PWM_4:PWMUDB:pwm1_i_reg\\D\[2416] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:pwm2_i_reg\\D\[2417] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:tc_i_reg\\D\[2418] = \PWM_4:PWMUDB:status_2\[1580]
Removing Lhs of wire \PWM_5:PWMUDB:min_kill_reg\\D\[2419] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire \PWM_5:PWMUDB:prevCapture\\D\[2420] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:trig_last\\D\[2421] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:ltch_kill_reg\\D\[2424] = tmpOE__EMGSig_net_0[1]
Removing Lhs of wire \PWM_5:PWMUDB:prevCompare1\\D\[2427] = \PWM_5:PWMUDB:cmp1\[1979]
Removing Lhs of wire \PWM_5:PWMUDB:cmp1_status_reg\\D\[2428] = \PWM_5:PWMUDB:cmp1_status\[1980]
Removing Lhs of wire \PWM_5:PWMUDB:cmp2_status_reg\\D\[2429] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:pwm_i_reg\\D\[2431] = \PWM_5:PWMUDB:pwm_i\[2079]
Removing Lhs of wire \PWM_5:PWMUDB:pwm1_i_reg\\D\[2432] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:pwm2_i_reg\\D\[2433] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:tc_i_reg\\D\[2434] = \PWM_5:PWMUDB:status_2\[1974]

------------------------------------------------------
Aliased 0 equations, 533 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__EMGSig_net_0' (cost = 0):
tmpOE__EMGSig_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:cmp1\' (cost = 0):
\PWM_1:PWMUDB:cmp1\ <= (\PWM_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:cmp1\' (cost = 0):
\PWM_2:PWMUDB:cmp1\ <= (\PWM_2:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\PWM_2:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \PWM_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_2:PWMUDB:dith_count_1\ and \PWM_2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:cmp1\' (cost = 0):
\PWM_3:PWMUDB:cmp1\ <= (\PWM_3:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_3:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_8:g2:a0:s_0\' (cost = 0):
\PWM_3:PWMUDB:MODULE_8:g2:a0:s_0\ <= (not \PWM_3:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_3:PWMUDB:dith_count_1\ and \PWM_3:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:cmp1\' (cost = 0):
\PWM_4:PWMUDB:cmp1\ <= (\PWM_4:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_4:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_9:g2:a0:s_0\' (cost = 0):
\PWM_4:PWMUDB:MODULE_9:g2:a0:s_0\ <= (not \PWM_4:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_4:PWMUDB:dith_count_1\ and \PWM_4:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:cmp1\' (cost = 0):
\PWM_5:PWMUDB:cmp1\ <= (\PWM_5:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_5:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_10:g2:a0:s_0\' (cost = 0):
\PWM_5:PWMUDB:MODULE_10:g2:a0:s_0\ <= (not \PWM_5:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_5:PWMUDB:dith_count_1\ and \PWM_5:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\PWM_1:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\PWM_2:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \PWM_2:PWMUDB:dith_count_0\ and \PWM_2:PWMUDB:dith_count_1\)
	OR (not \PWM_2:PWMUDB:dith_count_1\ and \PWM_2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_8:g2:a0:s_1\' (cost = 2):
\PWM_3:PWMUDB:MODULE_8:g2:a0:s_1\ <= ((not \PWM_3:PWMUDB:dith_count_0\ and \PWM_3:PWMUDB:dith_count_1\)
	OR (not \PWM_3:PWMUDB:dith_count_1\ and \PWM_3:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_9:g2:a0:s_1\' (cost = 2):
\PWM_4:PWMUDB:MODULE_9:g2:a0:s_1\ <= ((not \PWM_4:PWMUDB:dith_count_0\ and \PWM_4:PWMUDB:dith_count_1\)
	OR (not \PWM_4:PWMUDB:dith_count_1\ and \PWM_4:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_10:g2:a0:s_1\' (cost = 2):
\PWM_5:PWMUDB:MODULE_10:g2:a0:s_1\ <= ((not \PWM_5:PWMUDB:dith_count_0\ and \PWM_5:PWMUDB:dith_count_1\)
	OR (not \PWM_5:PWMUDB:dith_count_1\ and \PWM_5:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_1217 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_1217 and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_1217 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_1217 and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_1217 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 153 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \PWM_1:PWMUDB:final_capture\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_2:PWMUDB:final_capture\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_3:PWMUDB:final_capture\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_4:PWMUDB:final_capture\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_5:PWMUDB:final_capture\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_2:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_3:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_4:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_5:PWMUDB:final_kill_reg\\D\ to zero
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[112] = \UART_1:BUART:rx_bitclk\[160]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[210] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[219] = zero[2]
Removing Lhs of wire \ADC_SAR_1:Net_188\[323] = \ADC_SAR_1:Net_385\[321]
Removing Lhs of wire \PWM_1:PWMUDB:final_capture\[447] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[708] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[718] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[728] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:final_capture\[829] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[1090] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[1100] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[1110] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:final_capture\[1216] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[1477] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[1487] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\[1497] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:final_capture\[1603] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\[1864] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\[1874] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\[1884] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:final_capture\[1997] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\[2258] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\[2268] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\[2278] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[2333] = \UART_1:BUART:tx_ctrl_mark_last\[103]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[2345] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[2346] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[2348] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[2349] = \UART_1:BUART:rx_markspace_pre\[223]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[2354] = \UART_1:BUART:rx_parity_bit\[229]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\D\[2358] = \PWM_1:PWMUDB:control_7\[369]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\D\[2366] = zero[2]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\D\[2374] = \PWM_2:PWMUDB:control_7\[751]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill_reg\\D\[2382] = zero[2]
Removing Lhs of wire \PWM_3:PWMUDB:runmode_enable\\D\[2390] = \PWM_3:PWMUDB:control_7\[1138]
Removing Lhs of wire \PWM_3:PWMUDB:final_kill_reg\\D\[2398] = zero[2]
Removing Lhs of wire \PWM_4:PWMUDB:runmode_enable\\D\[2406] = \PWM_4:PWMUDB:control_7\[1525]
Removing Lhs of wire \PWM_4:PWMUDB:final_kill_reg\\D\[2414] = zero[2]
Removing Lhs of wire \PWM_5:PWMUDB:runmode_enable\\D\[2422] = \PWM_5:PWMUDB:control_7\[1919]
Removing Lhs of wire \PWM_5:PWMUDB:final_kill_reg\\D\[2430] = zero[2]

------------------------------------------------------
Aliased 0 equations, 40 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_1217 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not Net_1217 and not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\aashi\OneDrive\Documents\PSoC Creator\EMILA.cydsn\EMILA.cyprj" -dcpsoc3 EMILA.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.607ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Tuesday, 10 December 2019 16:11:04
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\aashi\OneDrive\Documents\PSoC Creator\EMILA.cydsn\EMILA.cyprj -d CY8C5888LTI-LP097 EMILA.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.043ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_4:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_5:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_1214 from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_4:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_4:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_4:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_4:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_4:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_4:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_5:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_5:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_5:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_5:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_5:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_5:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Assigning clock timer_clock_1 to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Analog  Clock 0: Automatic-assigning  clock 'ADC_SAR_1_theACLK'. Fanout=2, Signal=\ADC_SAR_1:Net_385\
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=5, Signal=Net_76
    Digital Clock 1: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_2:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_3:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_4:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_5:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = EMGSig(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => EMGSig(0)__PA ,
            analog_term => Net_22 ,
            pad => EMGSig(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_1217 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_1212 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ADC_SAR_1:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_SAR_1:Bypass(0)\__PA ,
            analog_term => \ADC_SAR_1:Net_210\ ,
            pad => \ADC_SAR_1:Bypass(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Index_Finger(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Index_Finger(0)__PA ,
            pin_input => Net_144 ,
            pad => Index_Finger(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Middle_Finger(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Middle_Finger(0)__PA ,
            pin_input => Net_170 ,
            pad => Middle_Finger(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Ring_Finger(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Ring_Finger(0)__PA ,
            pin_input => Net_208 ,
            pad => Ring_Finger(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pinky_Finger(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pinky_Finger(0)__PA ,
            pin_input => Net_445 ,
            pad => Pinky_Finger(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Thumb_Finger(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Thumb_Finger(0)__PA ,
            pin_input => Net_126 ,
            pad => Thumb_Finger(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_1212, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_1212 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1217 * \UART_1:BUART:pollcount_0\
            + \UART_1:BUART:pollcount_1\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:tc_i\
        );
        Output = \PWM_2:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_3:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:runmode_enable\ * \PWM_3:PWMUDB:tc_i\
        );
        Output = \PWM_3:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_4:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:runmode_enable\ * \PWM_4:PWMUDB:tc_i\
        );
        Output = \PWM_4:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_5:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_5:PWMUDB:runmode_enable\ * \PWM_5:PWMUDB:tc_i\
        );
        Output = \PWM_5:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_1217 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_1217 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_1217 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * \UART_1:BUART:pollcount_1\
            + Net_1217 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:pollcount_1\ * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1217 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * \UART_1:BUART:pollcount_0\
            + Net_1217 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1217 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1217
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_76) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_76) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_76) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_126, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_76) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_126 (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_76) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:control_7\
        );
        Output = \PWM_2:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_2:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_76) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_76) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_2:PWMUDB:prevCompare1\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_144, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_76) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = Net_144 (fanout=1)

    MacroCell: Name=\PWM_3:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_76) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:control_7\
        );
        Output = \PWM_3:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_3:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_76) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:cmp1_less\
        );
        Output = \PWM_3:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_3:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_76) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_3:PWMUDB:prevCompare1\ * \PWM_3:PWMUDB:cmp1_less\
        );
        Output = \PWM_3:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_170, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_76) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:runmode_enable\ * \PWM_3:PWMUDB:cmp1_less\
        );
        Output = Net_170 (fanout=1)

    MacroCell: Name=\PWM_4:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_76) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:control_7\
        );
        Output = \PWM_4:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_4:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_76) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:cmp1_less\
        );
        Output = \PWM_4:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_4:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_76) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_4:PWMUDB:prevCompare1\ * \PWM_4:PWMUDB:cmp1_less\
        );
        Output = \PWM_4:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_208, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_76) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:runmode_enable\ * \PWM_4:PWMUDB:cmp1_less\
        );
        Output = Net_208 (fanout=1)

    MacroCell: Name=\PWM_5:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_76) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_5:PWMUDB:control_7\
        );
        Output = \PWM_5:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_5:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_76) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_5:PWMUDB:cmp1_less\
        );
        Output = \PWM_5:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_5:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_76) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_5:PWMUDB:prevCompare1\ * \PWM_5:PWMUDB:cmp1_less\
        );
        Output = \PWM_5:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_445, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_76) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_5:PWMUDB:runmode_enable\ * \PWM_5:PWMUDB:cmp1_less\
        );
        Output = Net_445 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_76 ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_1:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_76 ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ ,
            chain_in => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_1:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_2:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_76 ,
            cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_2:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_2:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_2:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_76 ,
            cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_2:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_2:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_2:PWMUDB:status_3\ ,
            chain_in => \PWM_2:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_2:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_3:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_76 ,
            cs_addr_2 => \PWM_3:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_3:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_3:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_3:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_3:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_76 ,
            cs_addr_2 => \PWM_3:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_3:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_3:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_3:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_3:PWMUDB:status_3\ ,
            chain_in => \PWM_3:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_3:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_4:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_76 ,
            cs_addr_2 => \PWM_4:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_4:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_4:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_4:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_4:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_76 ,
            cs_addr_2 => \PWM_4:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_4:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_4:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_4:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_4:PWMUDB:status_3\ ,
            chain_in => \PWM_4:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_4:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_5:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_76 ,
            cs_addr_2 => \PWM_5:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_5:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_5:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_5:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_5:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_76 ,
            cs_addr_2 => \PWM_5:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_5:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_5:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_5:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_5:PWMUDB:status_3\ ,
            chain_in => \PWM_5:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_5:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_76 ,
            status_3 => \PWM_1:PWMUDB:status_3\ ,
            status_2 => \PWM_1:PWMUDB:status_2\ ,
            status_0 => \PWM_1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_2:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_76 ,
            status_3 => \PWM_2:PWMUDB:status_3\ ,
            status_2 => \PWM_2:PWMUDB:status_2\ ,
            status_0 => \PWM_2:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_3:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_76 ,
            status_3 => \PWM_3:PWMUDB:status_3\ ,
            status_2 => \PWM_3:PWMUDB:status_2\ ,
            status_0 => \PWM_3:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_4:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_76 ,
            status_3 => \PWM_4:PWMUDB:status_3\ ,
            status_2 => \PWM_4:PWMUDB:status_2\ ,
            status_0 => \PWM_4:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_5:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_76 ,
            status_3 => \PWM_5:PWMUDB:status_3\ ,
            status_2 => \PWM_5:PWMUDB:status_2\ ,
            status_0 => \PWM_5:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_76 ,
            control_7 => \PWM_1:PWMUDB:control_7\ ,
            control_6 => \PWM_1:PWMUDB:control_6\ ,
            control_5 => \PWM_1:PWMUDB:control_5\ ,
            control_4 => \PWM_1:PWMUDB:control_4\ ,
            control_3 => \PWM_1:PWMUDB:control_3\ ,
            control_2 => \PWM_1:PWMUDB:control_2\ ,
            control_1 => \PWM_1:PWMUDB:control_1\ ,
            control_0 => \PWM_1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_2:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_76 ,
            control_7 => \PWM_2:PWMUDB:control_7\ ,
            control_6 => \PWM_2:PWMUDB:control_6\ ,
            control_5 => \PWM_2:PWMUDB:control_5\ ,
            control_4 => \PWM_2:PWMUDB:control_4\ ,
            control_3 => \PWM_2:PWMUDB:control_3\ ,
            control_2 => \PWM_2:PWMUDB:control_2\ ,
            control_1 => \PWM_2:PWMUDB:control_1\ ,
            control_0 => \PWM_2:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_3:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_76 ,
            control_7 => \PWM_3:PWMUDB:control_7\ ,
            control_6 => \PWM_3:PWMUDB:control_6\ ,
            control_5 => \PWM_3:PWMUDB:control_5\ ,
            control_4 => \PWM_3:PWMUDB:control_4\ ,
            control_3 => \PWM_3:PWMUDB:control_3\ ,
            control_2 => \PWM_3:PWMUDB:control_2\ ,
            control_1 => \PWM_3:PWMUDB:control_1\ ,
            control_0 => \PWM_3:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_4:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_76 ,
            control_7 => \PWM_4:PWMUDB:control_7\ ,
            control_6 => \PWM_4:PWMUDB:control_6\ ,
            control_5 => \PWM_4:PWMUDB:control_5\ ,
            control_4 => \PWM_4:PWMUDB:control_4\ ,
            control_3 => \PWM_4:PWMUDB:control_3\ ,
            control_2 => \PWM_4:PWMUDB:control_2\ ,
            control_1 => \PWM_4:PWMUDB:control_1\ ,
            control_0 => \PWM_4:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_5:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_76 ,
            control_7 => \PWM_5:PWMUDB:control_7\ ,
            control_6 => \PWM_5:PWMUDB:control_6\ ,
            control_5 => \PWM_5:PWMUDB:control_5\ ,
            control_4 => \PWM_5:PWMUDB:control_4\ ,
            control_3 => \PWM_5:PWMUDB:control_3\ ,
            control_2 => \PWM_5:PWMUDB:control_2\ ,
            control_1 => \PWM_5:PWMUDB:control_1\ ,
            control_0 => \PWM_5:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_1291 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ISR_VERIFY
        PORT MAP (
            interrupt => Net_1252 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ISR_SAMPLE
        PORT MAP (
            interrupt => Net_1351 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   12 :   36 :   48 : 25.00 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    2 :    2 :    4 : 50.00 %
UDB                           :      :      :      :        
  Macrocells                  :   50 :  142 :  192 : 26.04 %
  Unique P-terms              :   69 :  315 :  384 : 17.97 %
  Total P-terms               :   78 :      :      :        
  Datapath Cells              :   13 :   11 :   24 : 54.17 %
  Status Cells                :    8 :   16 :   24 : 33.33 %
    StatusI Registers         :    7 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    6 :   18 :   24 : 25.00 %
    Control Registers         :    5 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.278ms
Tech Mapping phase: Elapsed time ==> 0s.404ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_1@[IOP=(3)][IoId=(1)] : EMGSig(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Index_Finger(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Middle_Finger(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Pinky_Finger(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Ring_Finger(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Thumb_Finger(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : \ADC_SAR_1:Bypass(0)\ (fixed, SAR-ExtVref)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_1:ADC_SAR\ (fixed, SAR-ExtVref)
Vref[3]@[FFB(Vref,3)] : \ADC_SAR_1:vRef_1024\
Analog Placement Results:
IO_1@[IOP=(3)][IoId=(1)] : EMGSig(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Index_Finger(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Middle_Finger(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Pinky_Finger(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Ring_Finger(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Thumb_Finger(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : \ADC_SAR_1:Bypass(0)\ (fixed, SAR-ExtVref)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_1:ADC_SAR\ (fixed, SAR-ExtVref)
Vref[3]@[FFB(Vref,3)] : \ADC_SAR_1:vRef_1024\

Analog Placement phase: Elapsed time ==> 0s.071ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_22 {
    sar_1_vplus
    agr5_x_sar_1_vplus
    agr5
    agr5_x_p3_1
    p3_1
  }
  Net: \ADC_SAR_1:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \ADC_SAR_1:Net_210\ {
    p0_2
    p0_2_exvref
  }
  Net: \ADC_SAR_1:Net_233\ {
    common_vref_1024
    sar_1_vref_1024
    sar_1_vref_x_sar_1_vref_1024
    sar_1_vref
  }
}
Map of item to net {
  sar_1_vplus                                      -> Net_22
  agr5_x_sar_1_vplus                               -> Net_22
  agr5                                             -> Net_22
  agr5_x_p3_1                                      -> Net_22
  p3_1                                             -> Net_22
  sar_1_vrefhi                                     -> \ADC_SAR_1:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \ADC_SAR_1:Net_126\
  sar_1_vminus                                     -> \ADC_SAR_1:Net_126\
  p0_2                                             -> \ADC_SAR_1:Net_210\
  p0_2_exvref                                      -> \ADC_SAR_1:Net_210\
  common_vref_1024                                 -> \ADC_SAR_1:Net_233\
  sar_1_vref_1024                                  -> \ADC_SAR_1:Net_233\
  sar_1_vref_x_sar_1_vref_1024                     -> \ADC_SAR_1:Net_233\
  sar_1_vref                                       -> \ADC_SAR_1:Net_233\
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.602ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   26 :   22 :   48 :  54.17%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.08
                   Pterms :            3.00
               Macrocells :            1.92
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.099ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         15 :       6.73 :       3.33
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_76) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_76) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_76) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1217 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * \UART_1:BUART:pollcount_0\
            + Net_1217 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_1217 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * \UART_1:BUART:pollcount_1\
            + Net_1217 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:pollcount_1\ * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1217
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_76 ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_1:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_76 ,
        status_3 => \PWM_1:PWMUDB:status_3\ ,
        status_2 => \PWM_1:PWMUDB:status_2\ ,
        status_0 => \PWM_1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_76 ,
        control_7 => \PWM_1:PWMUDB:control_7\ ,
        control_6 => \PWM_1:PWMUDB:control_6\ ,
        control_5 => \PWM_1:PWMUDB:control_5\ ,
        control_4 => \PWM_1:PWMUDB:control_4\ ,
        control_3 => \PWM_1:PWMUDB:control_3\ ,
        control_2 => \PWM_1:PWMUDB:control_2\ ,
        control_1 => \PWM_1:PWMUDB:control_1\ ,
        control_0 => \PWM_1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_126, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_76) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_126 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_144, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_76) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = Net_144 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1217 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1217 * \UART_1:BUART:pollcount_0\
            + \UART_1:BUART:pollcount_1\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_1217 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_1217 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_2:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:tc_i\
        );
        Output = \PWM_2:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_2:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_76) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_2:PWMUDB:prevCompare1\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_2:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_76) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_2:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_76 ,
        cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_2:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_2:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_2:PWMUDB:status_3\ ,
        chain_in => \PWM_2:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_2:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_2:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_76 ,
        status_3 => \PWM_2:PWMUDB:status_3\ ,
        status_2 => \PWM_2:PWMUDB:status_2\ ,
        status_0 => \PWM_2:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=11, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=8, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_3:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_76 ,
        cs_addr_2 => \PWM_3:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_3:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_3:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_3:PWMUDB:sP16:pwmdp:u1\

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_3:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_76) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:control_7\
        );
        Output = \PWM_3:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_4:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:runmode_enable\ * \PWM_4:PWMUDB:tc_i\
        );
        Output = \PWM_4:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_170, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_76) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:runmode_enable\ * \PWM_3:PWMUDB:cmp1_less\
        );
        Output = Net_170 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_208, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_76) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:runmode_enable\ * \PWM_4:PWMUDB:cmp1_less\
        );
        Output = Net_208 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_4:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_76 ,
        cs_addr_2 => \PWM_4:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_4:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_4:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_4:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_4:PWMUDB:status_3\ ,
        chain_in => \PWM_4:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_4:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_4:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_76 ,
        status_3 => \PWM_4:PWMUDB:status_3\ ,
        status_2 => \PWM_4:PWMUDB:status_2\ ,
        status_0 => \PWM_4:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_3:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_76 ,
        control_7 => \PWM_3:PWMUDB:control_7\ ,
        control_6 => \PWM_3:PWMUDB:control_6\ ,
        control_5 => \PWM_3:PWMUDB:control_5\ ,
        control_4 => \PWM_3:PWMUDB:control_4\ ,
        control_3 => \PWM_3:PWMUDB:control_3\ ,
        control_2 => \PWM_3:PWMUDB:control_2\ ,
        control_1 => \PWM_3:PWMUDB:control_1\ ,
        control_0 => \PWM_3:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_445, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_76) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_5:PWMUDB:runmode_enable\ * \PWM_5:PWMUDB:cmp1_less\
        );
        Output = Net_445 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_5:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_76 ,
        cs_addr_2 => \PWM_5:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_5:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_5:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_5:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_1212, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_1212 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_76 ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ ,
        chain_in => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_1:PWMUDB:sP16:pwmdp:u0\

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_2:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_76) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:control_7\
        );
        Output = \PWM_2:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_2:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_76 ,
        cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_2:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_2:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\PWM_2:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_76 ,
        control_7 => \PWM_2:PWMUDB:control_7\ ,
        control_6 => \PWM_2:PWMUDB:control_6\ ,
        control_5 => \PWM_2:PWMUDB:control_5\ ,
        control_4 => \PWM_2:PWMUDB:control_4\ ,
        control_3 => \PWM_2:PWMUDB:control_3\ ,
        control_2 => \PWM_2:PWMUDB:control_2\ ,
        control_1 => \PWM_2:PWMUDB:control_1\ ,
        control_0 => \PWM_2:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_3:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:runmode_enable\ * \PWM_3:PWMUDB:tc_i\
        );
        Output = \PWM_3:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_3:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_76 ,
        cs_addr_2 => \PWM_3:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_3:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_3:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_3:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_3:PWMUDB:status_3\ ,
        chain_in => \PWM_3:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_3:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_3:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_76 ,
        status_3 => \PWM_3:PWMUDB:status_3\ ,
        status_2 => \PWM_3:PWMUDB:status_2\ ,
        status_0 => \PWM_3:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_4:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_76) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:control_7\
        );
        Output = \PWM_4:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_3:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_76) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:cmp1_less\
        );
        Output = \PWM_3:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_4:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_76) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_4:PWMUDB:cmp1_less\
        );
        Output = \PWM_4:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_4:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_76) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_4:PWMUDB:prevCompare1\ * \PWM_4:PWMUDB:cmp1_less\
        );
        Output = \PWM_4:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_3:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_76) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_3:PWMUDB:prevCompare1\ * \PWM_3:PWMUDB:cmp1_less\
        );
        Output = \PWM_3:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_4:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_76 ,
        cs_addr_2 => \PWM_4:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_4:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_4:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_4:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\PWM_4:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_76 ,
        control_7 => \PWM_4:PWMUDB:control_7\ ,
        control_6 => \PWM_4:PWMUDB:control_6\ ,
        control_5 => \PWM_4:PWMUDB:control_5\ ,
        control_4 => \PWM_4:PWMUDB:control_4\ ,
        control_3 => \PWM_4:PWMUDB:control_3\ ,
        control_2 => \PWM_4:PWMUDB:control_2\ ,
        control_1 => \PWM_4:PWMUDB:control_1\ ,
        control_0 => \PWM_4:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_5:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_76) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_5:PWMUDB:control_7\
        );
        Output = \PWM_5:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_5:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_5:PWMUDB:runmode_enable\ * \PWM_5:PWMUDB:tc_i\
        );
        Output = \PWM_5:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_5:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_76) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_5:PWMUDB:prevCompare1\ * \PWM_5:PWMUDB:cmp1_less\
        );
        Output = \PWM_5:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_5:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_76) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_5:PWMUDB:cmp1_less\
        );
        Output = \PWM_5:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_5:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_76 ,
        cs_addr_2 => \PWM_5:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_5:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_5:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_5:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_5:PWMUDB:status_3\ ,
        chain_in => \PWM_5:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_5:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_5:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_76 ,
        status_3 => \PWM_5:PWMUDB:status_3\ ,
        status_2 => \PWM_5:PWMUDB:status_2\ ,
        status_0 => \PWM_5:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_5:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_76 ,
        control_7 => \PWM_5:PWMUDB:control_7\ ,
        control_6 => \PWM_5:PWMUDB:control_6\ ,
        control_5 => \PWM_5:PWMUDB:control_5\ ,
        control_4 => \PWM_5:PWMUDB:control_4\ ,
        control_3 => \PWM_5:PWMUDB:control_3\ ,
        control_2 => \PWM_5:PWMUDB:control_2\ ,
        control_1 => \PWM_5:PWMUDB:control_1\ ,
        control_0 => \PWM_5:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=8, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =ISR_SAMPLE
        PORT MAP (
            interrupt => Net_1351 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =ISR_VERIFY
        PORT MAP (
            interrupt => Net_1252 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_1291 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=2]: 
Pin : Name = \ADC_SAR_1:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_SAR_1:Bypass(0)\__PA ,
        analog_term => \ADC_SAR_1:Net_210\ ,
        pad => \ADC_SAR_1:Bypass(0)_PAD\ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = Thumb_Finger(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Thumb_Finger(0)__PA ,
        pin_input => Net_126 ,
        pad => Thumb_Finger(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Index_Finger(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Index_Finger(0)__PA ,
        pin_input => Net_144 ,
        pad => Index_Finger(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Middle_Finger(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Middle_Finger(0)__PA ,
        pin_input => Net_170 ,
        pad => Middle_Finger(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Ring_Finger(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Ring_Finger(0)__PA ,
        pin_input => Net_208 ,
        pad => Ring_Finger(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pinky_Finger(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pinky_Finger(0)__PA ,
        pin_input => Net_445 ,
        pad => Pinky_Finger(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=1]: 
Pin : Name = EMGSig(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => EMGSig(0)__PA ,
        analog_term => Net_22 ,
        pad => EMGSig(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_1217 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_1212 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            aclk_glb_0 => \ADC_SAR_1:Net_385\ ,
            aclk_0 => \ADC_SAR_1:Net_385_local\ ,
            clk_a_dig_glb_0 => \ADC_SAR_1:Net_381\ ,
            clk_a_dig_0 => \ADC_SAR_1:Net_381_local\ ,
            dclk_glb_0 => Net_76 ,
            dclk_0 => Net_76_local ,
            dclk_glb_1 => \UART_1:Net_9\ ,
            dclk_1 => \UART_1:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Timer_1:TimerHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => Net_1252 ,
            cmp => \Timer_1:Net_261\ ,
            irq => \Timer_1:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\Timer_2:TimerHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => Net_1351 ,
            cmp => \Timer_2:Net_261\ ,
            irq => \Timer_2:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,3): 
    vrefcell: Name =\ADC_SAR_1:vRef_1024\
        PORT MAP (
            vout => \ADC_SAR_1:Net_233\ );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,1): 
    sarcell: Name =\ADC_SAR_1:ADC_SAR\
        PORT MAP (
            vplus => Net_22 ,
            vminus => \ADC_SAR_1:Net_126\ ,
            ext_pin => \ADC_SAR_1:Net_210\ ,
            vrefhi_out => \ADC_SAR_1:Net_126\ ,
            vref => \ADC_SAR_1:Net_233\ ,
            clock => \ADC_SAR_1:Net_385\ ,
            pump_clock => \ADC_SAR_1:Net_385\ ,
            irq => \ADC_SAR_1:Net_252\ ,
            next => Net_28 ,
            data_out_udb_11 => \ADC_SAR_1:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_1:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_1:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_1:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_1:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_1:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_1:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_1:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_1:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_1:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_1:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_1:Net_207_0\ ,
            eof_udb => Net_1291 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                       | 
Port | Pin | Fixed |      Type |       Drive Mode |                  Name | Connections
-----+-----+-------+-----------+------------------+-----------------------+----------------------------
   0 |   2 |     * |      NONE |      HI_Z_ANALOG | \ADC_SAR_1:Bypass(0)\ | Analog(\ADC_SAR_1:Net_210\)
-----+-----+-------+-----------+------------------+-----------------------+----------------------------
   1 |   6 |     * |      NONE |         CMOS_OUT |       Thumb_Finger(0) | In(Net_126)
     |   7 |     * |      NONE |         CMOS_OUT |       Index_Finger(0) | In(Net_144)
-----+-----+-------+-----------+------------------+-----------------------+----------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |      Middle_Finger(0) | In(Net_170)
     |   1 |     * |      NONE |         CMOS_OUT |        Ring_Finger(0) | In(Net_208)
     |   2 |     * |      NONE |         CMOS_OUT |       Pinky_Finger(0) | In(Net_445)
-----+-----+-------+-----------+------------------+-----------------------+----------------------------
   3 |   1 |     * |      NONE |      HI_Z_ANALOG |             EMGSig(0) | Analog(Net_22)
-----+-----+-------+-----------+------------------+-----------------------+----------------------------
  12 |   6 |     * |      NONE |     HI_Z_DIGITAL |               Rx_1(0) | FB(Net_1217)
     |   7 |     * |      NONE |         CMOS_OUT |               Tx_1(0) | In(Net_1212)
-------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.091ms
Digital Placement phase: Elapsed time ==> 2s.792ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Users\aashi\OneDrive\Documents\PSoC Creator\4.2\Devices\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "EMILA_r.vh2" --pcf-path "EMILA.pco" --des-name "EMILA" --dsf-path "EMILA.dsf" --sdc-path "EMILA.sdc" --lib-path "EMILA_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.312ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in EMILA_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.777ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.472ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 8s.617ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 8s.618ms
API generation phase: Elapsed time ==> 2s.789ms
Dependency generation phase: Elapsed time ==> 0s.046ms
Cleanup phase: Elapsed time ==> 0s.000ms
