
TPAutomobile.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cfd4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003cc  0800d164  0800d164  0000e164  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d530  0800d530  0000f3d0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d530  0800d530  0000e530  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d538  0800d538  0000f3d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d538  0800d538  0000e538  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d53c  0800d53c  0000e53c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000003d0  20000000  0800d540  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00009be8  200003d0  0800d910  0000f3d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20009fb8  0800d910  0000ffb8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f3d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00028b93  00000000  00000000  0000f400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005fcd  00000000  00000000  00037f93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002200  00000000  00000000  0003df60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001a48  00000000  00000000  00040160  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002e717  00000000  00000000  00041ba8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002a860  00000000  00000000  000702bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001084be  00000000  00000000  0009ab1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001a2fdd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000098a8  00000000  00000000  001a3020  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  001ac8c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200003d0 	.word	0x200003d0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d14c 	.word	0x0800d14c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200003d4 	.word	0x200003d4
 80001cc:	0800d14c 	.word	0x0800d14c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	@ 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__aeabi_d2uiz>:
 8000a0c:	004a      	lsls	r2, r1, #1
 8000a0e:	d211      	bcs.n	8000a34 <__aeabi_d2uiz+0x28>
 8000a10:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a14:	d211      	bcs.n	8000a3a <__aeabi_d2uiz+0x2e>
 8000a16:	d50d      	bpl.n	8000a34 <__aeabi_d2uiz+0x28>
 8000a18:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a1c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a20:	d40e      	bmi.n	8000a40 <__aeabi_d2uiz+0x34>
 8000a22:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a26:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a2a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a32:	4770      	bx	lr
 8000a34:	f04f 0000 	mov.w	r0, #0
 8000a38:	4770      	bx	lr
 8000a3a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_d2uiz+0x3a>
 8000a40:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0000 	mov.w	r0, #0
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_ldivmod>:
 8000a4c:	b97b      	cbnz	r3, 8000a6e <__aeabi_ldivmod+0x22>
 8000a4e:	b972      	cbnz	r2, 8000a6e <__aeabi_ldivmod+0x22>
 8000a50:	2900      	cmp	r1, #0
 8000a52:	bfbe      	ittt	lt
 8000a54:	2000      	movlt	r0, #0
 8000a56:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000a5a:	e006      	blt.n	8000a6a <__aeabi_ldivmod+0x1e>
 8000a5c:	bf08      	it	eq
 8000a5e:	2800      	cmpeq	r0, #0
 8000a60:	bf1c      	itt	ne
 8000a62:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000a66:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000a6a:	f000 b9d3 	b.w	8000e14 <__aeabi_idiv0>
 8000a6e:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a72:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a76:	2900      	cmp	r1, #0
 8000a78:	db09      	blt.n	8000a8e <__aeabi_ldivmod+0x42>
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	db1a      	blt.n	8000ab4 <__aeabi_ldivmod+0x68>
 8000a7e:	f000 f84d 	bl	8000b1c <__udivmoddi4>
 8000a82:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a86:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a8a:	b004      	add	sp, #16
 8000a8c:	4770      	bx	lr
 8000a8e:	4240      	negs	r0, r0
 8000a90:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	db1b      	blt.n	8000ad0 <__aeabi_ldivmod+0x84>
 8000a98:	f000 f840 	bl	8000b1c <__udivmoddi4>
 8000a9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000aa0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000aa4:	b004      	add	sp, #16
 8000aa6:	4240      	negs	r0, r0
 8000aa8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000aac:	4252      	negs	r2, r2
 8000aae:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ab2:	4770      	bx	lr
 8000ab4:	4252      	negs	r2, r2
 8000ab6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000aba:	f000 f82f 	bl	8000b1c <__udivmoddi4>
 8000abe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ac2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ac6:	b004      	add	sp, #16
 8000ac8:	4240      	negs	r0, r0
 8000aca:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ace:	4770      	bx	lr
 8000ad0:	4252      	negs	r2, r2
 8000ad2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ad6:	f000 f821 	bl	8000b1c <__udivmoddi4>
 8000ada:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ade:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ae2:	b004      	add	sp, #16
 8000ae4:	4252      	negs	r2, r2
 8000ae6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000aea:	4770      	bx	lr

08000aec <__aeabi_uldivmod>:
 8000aec:	b953      	cbnz	r3, 8000b04 <__aeabi_uldivmod+0x18>
 8000aee:	b94a      	cbnz	r2, 8000b04 <__aeabi_uldivmod+0x18>
 8000af0:	2900      	cmp	r1, #0
 8000af2:	bf08      	it	eq
 8000af4:	2800      	cmpeq	r0, #0
 8000af6:	bf1c      	itt	ne
 8000af8:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000afc:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000b00:	f000 b988 	b.w	8000e14 <__aeabi_idiv0>
 8000b04:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b08:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b0c:	f000 f806 	bl	8000b1c <__udivmoddi4>
 8000b10:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b18:	b004      	add	sp, #16
 8000b1a:	4770      	bx	lr

08000b1c <__udivmoddi4>:
 8000b1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b20:	9d08      	ldr	r5, [sp, #32]
 8000b22:	468e      	mov	lr, r1
 8000b24:	4604      	mov	r4, r0
 8000b26:	4688      	mov	r8, r1
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d14a      	bne.n	8000bc2 <__udivmoddi4+0xa6>
 8000b2c:	428a      	cmp	r2, r1
 8000b2e:	4617      	mov	r7, r2
 8000b30:	d962      	bls.n	8000bf8 <__udivmoddi4+0xdc>
 8000b32:	fab2 f682 	clz	r6, r2
 8000b36:	b14e      	cbz	r6, 8000b4c <__udivmoddi4+0x30>
 8000b38:	f1c6 0320 	rsb	r3, r6, #32
 8000b3c:	fa01 f806 	lsl.w	r8, r1, r6
 8000b40:	fa20 f303 	lsr.w	r3, r0, r3
 8000b44:	40b7      	lsls	r7, r6
 8000b46:	ea43 0808 	orr.w	r8, r3, r8
 8000b4a:	40b4      	lsls	r4, r6
 8000b4c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b50:	fa1f fc87 	uxth.w	ip, r7
 8000b54:	fbb8 f1fe 	udiv	r1, r8, lr
 8000b58:	0c23      	lsrs	r3, r4, #16
 8000b5a:	fb0e 8811 	mls	r8, lr, r1, r8
 8000b5e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b62:	fb01 f20c 	mul.w	r2, r1, ip
 8000b66:	429a      	cmp	r2, r3
 8000b68:	d909      	bls.n	8000b7e <__udivmoddi4+0x62>
 8000b6a:	18fb      	adds	r3, r7, r3
 8000b6c:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000b70:	f080 80ea 	bcs.w	8000d48 <__udivmoddi4+0x22c>
 8000b74:	429a      	cmp	r2, r3
 8000b76:	f240 80e7 	bls.w	8000d48 <__udivmoddi4+0x22c>
 8000b7a:	3902      	subs	r1, #2
 8000b7c:	443b      	add	r3, r7
 8000b7e:	1a9a      	subs	r2, r3, r2
 8000b80:	b2a3      	uxth	r3, r4
 8000b82:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b86:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b8e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b92:	459c      	cmp	ip, r3
 8000b94:	d909      	bls.n	8000baa <__udivmoddi4+0x8e>
 8000b96:	18fb      	adds	r3, r7, r3
 8000b98:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000b9c:	f080 80d6 	bcs.w	8000d4c <__udivmoddi4+0x230>
 8000ba0:	459c      	cmp	ip, r3
 8000ba2:	f240 80d3 	bls.w	8000d4c <__udivmoddi4+0x230>
 8000ba6:	443b      	add	r3, r7
 8000ba8:	3802      	subs	r0, #2
 8000baa:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000bae:	eba3 030c 	sub.w	r3, r3, ip
 8000bb2:	2100      	movs	r1, #0
 8000bb4:	b11d      	cbz	r5, 8000bbe <__udivmoddi4+0xa2>
 8000bb6:	40f3      	lsrs	r3, r6
 8000bb8:	2200      	movs	r2, #0
 8000bba:	e9c5 3200 	strd	r3, r2, [r5]
 8000bbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bc2:	428b      	cmp	r3, r1
 8000bc4:	d905      	bls.n	8000bd2 <__udivmoddi4+0xb6>
 8000bc6:	b10d      	cbz	r5, 8000bcc <__udivmoddi4+0xb0>
 8000bc8:	e9c5 0100 	strd	r0, r1, [r5]
 8000bcc:	2100      	movs	r1, #0
 8000bce:	4608      	mov	r0, r1
 8000bd0:	e7f5      	b.n	8000bbe <__udivmoddi4+0xa2>
 8000bd2:	fab3 f183 	clz	r1, r3
 8000bd6:	2900      	cmp	r1, #0
 8000bd8:	d146      	bne.n	8000c68 <__udivmoddi4+0x14c>
 8000bda:	4573      	cmp	r3, lr
 8000bdc:	d302      	bcc.n	8000be4 <__udivmoddi4+0xc8>
 8000bde:	4282      	cmp	r2, r0
 8000be0:	f200 8105 	bhi.w	8000dee <__udivmoddi4+0x2d2>
 8000be4:	1a84      	subs	r4, r0, r2
 8000be6:	eb6e 0203 	sbc.w	r2, lr, r3
 8000bea:	2001      	movs	r0, #1
 8000bec:	4690      	mov	r8, r2
 8000bee:	2d00      	cmp	r5, #0
 8000bf0:	d0e5      	beq.n	8000bbe <__udivmoddi4+0xa2>
 8000bf2:	e9c5 4800 	strd	r4, r8, [r5]
 8000bf6:	e7e2      	b.n	8000bbe <__udivmoddi4+0xa2>
 8000bf8:	2a00      	cmp	r2, #0
 8000bfa:	f000 8090 	beq.w	8000d1e <__udivmoddi4+0x202>
 8000bfe:	fab2 f682 	clz	r6, r2
 8000c02:	2e00      	cmp	r6, #0
 8000c04:	f040 80a4 	bne.w	8000d50 <__udivmoddi4+0x234>
 8000c08:	1a8a      	subs	r2, r1, r2
 8000c0a:	0c03      	lsrs	r3, r0, #16
 8000c0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c10:	b280      	uxth	r0, r0
 8000c12:	b2bc      	uxth	r4, r7
 8000c14:	2101      	movs	r1, #1
 8000c16:	fbb2 fcfe 	udiv	ip, r2, lr
 8000c1a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c1e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c22:	fb04 f20c 	mul.w	r2, r4, ip
 8000c26:	429a      	cmp	r2, r3
 8000c28:	d907      	bls.n	8000c3a <__udivmoddi4+0x11e>
 8000c2a:	18fb      	adds	r3, r7, r3
 8000c2c:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000c30:	d202      	bcs.n	8000c38 <__udivmoddi4+0x11c>
 8000c32:	429a      	cmp	r2, r3
 8000c34:	f200 80e0 	bhi.w	8000df8 <__udivmoddi4+0x2dc>
 8000c38:	46c4      	mov	ip, r8
 8000c3a:	1a9b      	subs	r3, r3, r2
 8000c3c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000c40:	fb0e 3312 	mls	r3, lr, r2, r3
 8000c44:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000c48:	fb02 f404 	mul.w	r4, r2, r4
 8000c4c:	429c      	cmp	r4, r3
 8000c4e:	d907      	bls.n	8000c60 <__udivmoddi4+0x144>
 8000c50:	18fb      	adds	r3, r7, r3
 8000c52:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000c56:	d202      	bcs.n	8000c5e <__udivmoddi4+0x142>
 8000c58:	429c      	cmp	r4, r3
 8000c5a:	f200 80ca 	bhi.w	8000df2 <__udivmoddi4+0x2d6>
 8000c5e:	4602      	mov	r2, r0
 8000c60:	1b1b      	subs	r3, r3, r4
 8000c62:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000c66:	e7a5      	b.n	8000bb4 <__udivmoddi4+0x98>
 8000c68:	f1c1 0620 	rsb	r6, r1, #32
 8000c6c:	408b      	lsls	r3, r1
 8000c6e:	fa22 f706 	lsr.w	r7, r2, r6
 8000c72:	431f      	orrs	r7, r3
 8000c74:	fa0e f401 	lsl.w	r4, lr, r1
 8000c78:	fa20 f306 	lsr.w	r3, r0, r6
 8000c7c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000c80:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c84:	4323      	orrs	r3, r4
 8000c86:	fa00 f801 	lsl.w	r8, r0, r1
 8000c8a:	fa1f fc87 	uxth.w	ip, r7
 8000c8e:	fbbe f0f9 	udiv	r0, lr, r9
 8000c92:	0c1c      	lsrs	r4, r3, #16
 8000c94:	fb09 ee10 	mls	lr, r9, r0, lr
 8000c98:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000c9c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ca0:	45a6      	cmp	lr, r4
 8000ca2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ca6:	d909      	bls.n	8000cbc <__udivmoddi4+0x1a0>
 8000ca8:	193c      	adds	r4, r7, r4
 8000caa:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000cae:	f080 809c 	bcs.w	8000dea <__udivmoddi4+0x2ce>
 8000cb2:	45a6      	cmp	lr, r4
 8000cb4:	f240 8099 	bls.w	8000dea <__udivmoddi4+0x2ce>
 8000cb8:	3802      	subs	r0, #2
 8000cba:	443c      	add	r4, r7
 8000cbc:	eba4 040e 	sub.w	r4, r4, lr
 8000cc0:	fa1f fe83 	uxth.w	lr, r3
 8000cc4:	fbb4 f3f9 	udiv	r3, r4, r9
 8000cc8:	fb09 4413 	mls	r4, r9, r3, r4
 8000ccc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000cd0:	fb03 fc0c 	mul.w	ip, r3, ip
 8000cd4:	45a4      	cmp	ip, r4
 8000cd6:	d908      	bls.n	8000cea <__udivmoddi4+0x1ce>
 8000cd8:	193c      	adds	r4, r7, r4
 8000cda:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000cde:	f080 8082 	bcs.w	8000de6 <__udivmoddi4+0x2ca>
 8000ce2:	45a4      	cmp	ip, r4
 8000ce4:	d97f      	bls.n	8000de6 <__udivmoddi4+0x2ca>
 8000ce6:	3b02      	subs	r3, #2
 8000ce8:	443c      	add	r4, r7
 8000cea:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000cee:	eba4 040c 	sub.w	r4, r4, ip
 8000cf2:	fba0 ec02 	umull	lr, ip, r0, r2
 8000cf6:	4564      	cmp	r4, ip
 8000cf8:	4673      	mov	r3, lr
 8000cfa:	46e1      	mov	r9, ip
 8000cfc:	d362      	bcc.n	8000dc4 <__udivmoddi4+0x2a8>
 8000cfe:	d05f      	beq.n	8000dc0 <__udivmoddi4+0x2a4>
 8000d00:	b15d      	cbz	r5, 8000d1a <__udivmoddi4+0x1fe>
 8000d02:	ebb8 0203 	subs.w	r2, r8, r3
 8000d06:	eb64 0409 	sbc.w	r4, r4, r9
 8000d0a:	fa04 f606 	lsl.w	r6, r4, r6
 8000d0e:	fa22 f301 	lsr.w	r3, r2, r1
 8000d12:	431e      	orrs	r6, r3
 8000d14:	40cc      	lsrs	r4, r1
 8000d16:	e9c5 6400 	strd	r6, r4, [r5]
 8000d1a:	2100      	movs	r1, #0
 8000d1c:	e74f      	b.n	8000bbe <__udivmoddi4+0xa2>
 8000d1e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d22:	0c01      	lsrs	r1, r0, #16
 8000d24:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d28:	b280      	uxth	r0, r0
 8000d2a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000d2e:	463b      	mov	r3, r7
 8000d30:	4638      	mov	r0, r7
 8000d32:	463c      	mov	r4, r7
 8000d34:	46b8      	mov	r8, r7
 8000d36:	46be      	mov	lr, r7
 8000d38:	2620      	movs	r6, #32
 8000d3a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000d3e:	eba2 0208 	sub.w	r2, r2, r8
 8000d42:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d46:	e766      	b.n	8000c16 <__udivmoddi4+0xfa>
 8000d48:	4601      	mov	r1, r0
 8000d4a:	e718      	b.n	8000b7e <__udivmoddi4+0x62>
 8000d4c:	4610      	mov	r0, r2
 8000d4e:	e72c      	b.n	8000baa <__udivmoddi4+0x8e>
 8000d50:	f1c6 0220 	rsb	r2, r6, #32
 8000d54:	fa2e f302 	lsr.w	r3, lr, r2
 8000d58:	40b7      	lsls	r7, r6
 8000d5a:	40b1      	lsls	r1, r6
 8000d5c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d60:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d64:	430a      	orrs	r2, r1
 8000d66:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d6a:	b2bc      	uxth	r4, r7
 8000d6c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d70:	0c11      	lsrs	r1, r2, #16
 8000d72:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d76:	fb08 f904 	mul.w	r9, r8, r4
 8000d7a:	40b0      	lsls	r0, r6
 8000d7c:	4589      	cmp	r9, r1
 8000d7e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000d82:	b280      	uxth	r0, r0
 8000d84:	d93e      	bls.n	8000e04 <__udivmoddi4+0x2e8>
 8000d86:	1879      	adds	r1, r7, r1
 8000d88:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000d8c:	d201      	bcs.n	8000d92 <__udivmoddi4+0x276>
 8000d8e:	4589      	cmp	r9, r1
 8000d90:	d81f      	bhi.n	8000dd2 <__udivmoddi4+0x2b6>
 8000d92:	eba1 0109 	sub.w	r1, r1, r9
 8000d96:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d9a:	fb09 f804 	mul.w	r8, r9, r4
 8000d9e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000da2:	b292      	uxth	r2, r2
 8000da4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000da8:	4542      	cmp	r2, r8
 8000daa:	d229      	bcs.n	8000e00 <__udivmoddi4+0x2e4>
 8000dac:	18ba      	adds	r2, r7, r2
 8000dae:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000db2:	d2c4      	bcs.n	8000d3e <__udivmoddi4+0x222>
 8000db4:	4542      	cmp	r2, r8
 8000db6:	d2c2      	bcs.n	8000d3e <__udivmoddi4+0x222>
 8000db8:	f1a9 0102 	sub.w	r1, r9, #2
 8000dbc:	443a      	add	r2, r7
 8000dbe:	e7be      	b.n	8000d3e <__udivmoddi4+0x222>
 8000dc0:	45f0      	cmp	r8, lr
 8000dc2:	d29d      	bcs.n	8000d00 <__udivmoddi4+0x1e4>
 8000dc4:	ebbe 0302 	subs.w	r3, lr, r2
 8000dc8:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000dcc:	3801      	subs	r0, #1
 8000dce:	46e1      	mov	r9, ip
 8000dd0:	e796      	b.n	8000d00 <__udivmoddi4+0x1e4>
 8000dd2:	eba7 0909 	sub.w	r9, r7, r9
 8000dd6:	4449      	add	r1, r9
 8000dd8:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ddc:	fbb1 f9fe 	udiv	r9, r1, lr
 8000de0:	fb09 f804 	mul.w	r8, r9, r4
 8000de4:	e7db      	b.n	8000d9e <__udivmoddi4+0x282>
 8000de6:	4673      	mov	r3, lr
 8000de8:	e77f      	b.n	8000cea <__udivmoddi4+0x1ce>
 8000dea:	4650      	mov	r0, sl
 8000dec:	e766      	b.n	8000cbc <__udivmoddi4+0x1a0>
 8000dee:	4608      	mov	r0, r1
 8000df0:	e6fd      	b.n	8000bee <__udivmoddi4+0xd2>
 8000df2:	443b      	add	r3, r7
 8000df4:	3a02      	subs	r2, #2
 8000df6:	e733      	b.n	8000c60 <__udivmoddi4+0x144>
 8000df8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000dfc:	443b      	add	r3, r7
 8000dfe:	e71c      	b.n	8000c3a <__udivmoddi4+0x11e>
 8000e00:	4649      	mov	r1, r9
 8000e02:	e79c      	b.n	8000d3e <__udivmoddi4+0x222>
 8000e04:	eba1 0109 	sub.w	r1, r1, r9
 8000e08:	46c4      	mov	ip, r8
 8000e0a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e0e:	fb09 f804 	mul.w	r8, r9, r4
 8000e12:	e7c4      	b.n	8000d9e <__udivmoddi4+0x282>

08000e14 <__aeabi_idiv0>:
 8000e14:	4770      	bx	lr
 8000e16:	bf00      	nop

08000e18 <RC_filter_init>:
 */

#include "audio/RCFilter.h"

void RC_filter_init(h_RC_filter_t * h_RC_filter,
uint16_t cutoff_frequency){
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b082      	sub	sp, #8
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
 8000e20:	460b      	mov	r3, r1
 8000e22:	807b      	strh	r3, [r7, #2]
	h_RC_filter->coeff_A=1;
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	2201      	movs	r2, #1
 8000e28:	601a      	str	r2, [r3, #0]
	h_RC_filter->coeff_B=SAMPLING_FREQUENCY/(2*PI*cutoff_frequency);
 8000e2a:	887b      	ldrh	r3, [r7, #2]
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	f7ff fb71 	bl	8000514 <__aeabi_i2d>
 8000e32:	a320      	add	r3, pc, #128	@ (adr r3, 8000eb4 <RC_filter_init+0x9c>)
 8000e34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e38:	f7ff fbd6 	bl	80005e8 <__aeabi_dmul>
 8000e3c:	4602      	mov	r2, r0
 8000e3e:	460b      	mov	r3, r1
 8000e40:	a11e      	add	r1, pc, #120	@ (adr r1, 8000ebc <RC_filter_init+0xa4>)
 8000e42:	e9d1 0100 	ldrd	r0, r1, [r1]
 8000e46:	f7ff fcf9 	bl	800083c <__aeabi_ddiv>
 8000e4a:	4602      	mov	r2, r0
 8000e4c:	460b      	mov	r3, r1
 8000e4e:	4610      	mov	r0, r2
 8000e50:	4619      	mov	r1, r3
 8000e52:	f7ff fddb 	bl	8000a0c <__aeabi_d2uiz>
 8000e56:	4602      	mov	r2, r0
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	605a      	str	r2, [r3, #4]
	h_RC_filter->coeff_D=1 + (SAMPLING_FREQUENCY/(2*PI*cutoff_frequency));
 8000e5c:	887b      	ldrh	r3, [r7, #2]
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f7ff fb58 	bl	8000514 <__aeabi_i2d>
 8000e64:	a313      	add	r3, pc, #76	@ (adr r3, 8000eb4 <RC_filter_init+0x9c>)
 8000e66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e6a:	f7ff fbbd 	bl	80005e8 <__aeabi_dmul>
 8000e6e:	4602      	mov	r2, r0
 8000e70:	460b      	mov	r3, r1
 8000e72:	a112      	add	r1, pc, #72	@ (adr r1, 8000ebc <RC_filter_init+0xa4>)
 8000e74:	e9d1 0100 	ldrd	r0, r1, [r1]
 8000e78:	f7ff fce0 	bl	800083c <__aeabi_ddiv>
 8000e7c:	4602      	mov	r2, r0
 8000e7e:	460b      	mov	r3, r1
 8000e80:	4610      	mov	r0, r2
 8000e82:	4619      	mov	r1, r3
 8000e84:	f04f 0200 	mov.w	r2, #0
 8000e88:	4b09      	ldr	r3, [pc, #36]	@ (8000eb0 <RC_filter_init+0x98>)
 8000e8a:	f7ff f9f7 	bl	800027c <__adddf3>
 8000e8e:	4602      	mov	r2, r0
 8000e90:	460b      	mov	r3, r1
 8000e92:	4610      	mov	r0, r2
 8000e94:	4619      	mov	r1, r3
 8000e96:	f7ff fdb9 	bl	8000a0c <__aeabi_d2uiz>
 8000e9a:	4602      	mov	r2, r0
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	609a      	str	r2, [r3, #8]
	h_RC_filter->out_prev = 0;
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	819a      	strh	r2, [r3, #12]
}
 8000ea6:	bf00      	nop
 8000ea8:	3708      	adds	r7, #8
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	bf00      	nop
 8000eb0:	3ff00000 	.word	0x3ff00000
 8000eb4:	f01b866e 	.word	0xf01b866e
 8000eb8:	401921f9 	.word	0x401921f9
 8000ebc:	00000000 	.word	0x00000000
 8000ec0:	40e77000 	.word	0x40e77000

08000ec4 <RC_filter_update>:

uint16_t RC_filter_update(h_RC_filter_t * h_RC_filter, int16_t input){
 8000ec4:	b480      	push	{r7}
 8000ec6:	b087      	sub	sp, #28
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
 8000ecc:	460b      	mov	r3, r1
 8000ece:	807b      	strh	r3, [r7, #2]
	uint32_t B = h_RC_filter->coeff_B;
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	685b      	ldr	r3, [r3, #4]
 8000ed4:	617b      	str	r3, [r7, #20]
	uint32_t D=h_RC_filter->coeff_D;
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	689b      	ldr	r3, [r3, #8]
 8000eda:	613b      	str	r3, [r7, #16]
	uint16_t prev=h_RC_filter->out_prev;
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	899b      	ldrh	r3, [r3, #12]
 8000ee0:	81fb      	strh	r3, [r7, #14]

	uint32_t output;
	output= (input + B*prev)/D;
 8000ee2:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8000ee6:	89fb      	ldrh	r3, [r7, #14]
 8000ee8:	6979      	ldr	r1, [r7, #20]
 8000eea:	fb01 f303 	mul.w	r3, r1, r3
 8000eee:	441a      	add	r2, r3
 8000ef0:	693b      	ldr	r3, [r7, #16]
 8000ef2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ef6:	60bb      	str	r3, [r7, #8]

	h_RC_filter->out_prev=output;
 8000ef8:	68bb      	ldr	r3, [r7, #8]
 8000efa:	b29a      	uxth	r2, r3
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	819a      	strh	r2, [r3, #12]
	return (uint16_t)output;
 8000f00:	68bb      	ldr	r3, [r7, #8]
 8000f02:	b29b      	uxth	r3, r3
}
 8000f04:	4618      	mov	r0, r3
 8000f06:	371c      	adds	r7, #28
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0e:	4770      	bx	lr

08000f10 <RC_buffer_stereo>:

void RC_buffer_stereo(int16_t *buffer, uint32_t stereo_samples){
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b084      	sub	sp, #16
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
 8000f18:	6039      	str	r1, [r7, #0]
	for (uint32_t i = 0; i < stereo_samples * 2; i += 2){
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	60fb      	str	r3, [r7, #12]
 8000f1e:	e028      	b.n	8000f72 <RC_buffer_stereo+0x62>
		buffer[i]   = (int16_t)RC_filter_update(&h_RC_filter,buffer[i]);  // Left
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	005b      	lsls	r3, r3, #1
 8000f24:	687a      	ldr	r2, [r7, #4]
 8000f26:	4413      	add	r3, r2
 8000f28:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	4816      	ldr	r0, [pc, #88]	@ (8000f88 <RC_buffer_stereo+0x78>)
 8000f30:	f7ff ffc8 	bl	8000ec4 <RC_filter_update>
 8000f34:	4603      	mov	r3, r0
 8000f36:	4619      	mov	r1, r3
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	005b      	lsls	r3, r3, #1
 8000f3c:	687a      	ldr	r2, [r7, #4]
 8000f3e:	4413      	add	r3, r2
 8000f40:	b20a      	sxth	r2, r1
 8000f42:	801a      	strh	r2, [r3, #0]
		buffer[i+1] = (int16_t)RC_filter_update(&h_RC_filter,buffer[i+1]);  // Right (same for mono-like triangle)b
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	3301      	adds	r3, #1
 8000f48:	005b      	lsls	r3, r3, #1
 8000f4a:	687a      	ldr	r2, [r7, #4]
 8000f4c:	4413      	add	r3, r2
 8000f4e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f52:	4619      	mov	r1, r3
 8000f54:	480c      	ldr	r0, [pc, #48]	@ (8000f88 <RC_buffer_stereo+0x78>)
 8000f56:	f7ff ffb5 	bl	8000ec4 <RC_filter_update>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	3301      	adds	r3, #1
 8000f62:	005b      	lsls	r3, r3, #1
 8000f64:	687a      	ldr	r2, [r7, #4]
 8000f66:	4413      	add	r3, r2
 8000f68:	b20a      	sxth	r2, r1
 8000f6a:	801a      	strh	r2, [r3, #0]
	for (uint32_t i = 0; i < stereo_samples * 2; i += 2){
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	3302      	adds	r3, #2
 8000f70:	60fb      	str	r3, [r7, #12]
 8000f72:	683b      	ldr	r3, [r7, #0]
 8000f74:	005b      	lsls	r3, r3, #1
 8000f76:	68fa      	ldr	r2, [r7, #12]
 8000f78:	429a      	cmp	r2, r3
 8000f7a:	d3d1      	bcc.n	8000f20 <RC_buffer_stereo+0x10>
	}
}
 8000f7c:	bf00      	nop
 8000f7e:	bf00      	nop
 8000f80:	3710      	adds	r7, #16
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	2000471c 	.word	0x2000471c

08000f8c <HAL_SAI_TxHalfCpltCallback>:
extern SemaphoreHandle_t sai_rx_sem;

// ===  SAI DMA CallBacks

void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b084      	sub	sp, #16
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
	if (hsai->Instance == SAI2_Block_A)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4a0f      	ldr	r2, [pc, #60]	@ (8000fd8 <HAL_SAI_TxHalfCpltCallback+0x4c>)
 8000f9a:	4293      	cmp	r3, r2
 8000f9c:	d117      	bne.n	8000fce <HAL_SAI_TxHalfCpltCallback+0x42>
	{
		BaseType_t hpwt = pdFALSE;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	60fb      	str	r3, [r7, #12]
		sai_tx_half_complete = true;
 8000fa2:	4b0e      	ldr	r3, [pc, #56]	@ (8000fdc <HAL_SAI_TxHalfCpltCallback+0x50>)
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	701a      	strb	r2, [r3, #0]
		xSemaphoreGiveFromISR(sai_tx_sem, &hpwt);
 8000fa8:	4b0d      	ldr	r3, [pc, #52]	@ (8000fe0 <HAL_SAI_TxHalfCpltCallback+0x54>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	f107 020c 	add.w	r2, r7, #12
 8000fb0:	4611      	mov	r1, r2
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f008 fc76 	bl	80098a4 <xQueueGiveFromISR>
		portYIELD_FROM_ISR(hpwt);
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d007      	beq.n	8000fce <HAL_SAI_TxHalfCpltCallback+0x42>
 8000fbe:	4b09      	ldr	r3, [pc, #36]	@ (8000fe4 <HAL_SAI_TxHalfCpltCallback+0x58>)
 8000fc0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000fc4:	601a      	str	r2, [r3, #0]
 8000fc6:	f3bf 8f4f 	dsb	sy
 8000fca:	f3bf 8f6f 	isb	sy
	}
}
 8000fce:	bf00      	nop
 8000fd0:	3710      	adds	r7, #16
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	40015804 	.word	0x40015804
 8000fdc:	200023ec 	.word	0x200023ec
 8000fe0:	20004730 	.word	0x20004730
 8000fe4:	e000ed04 	.word	0xe000ed04

08000fe8 <HAL_SAI_TxCpltCallback>:

void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b084      	sub	sp, #16
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
	if (hsai->Instance == SAI2_Block_A)
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	4a0f      	ldr	r2, [pc, #60]	@ (8001034 <HAL_SAI_TxCpltCallback+0x4c>)
 8000ff6:	4293      	cmp	r3, r2
 8000ff8:	d117      	bne.n	800102a <HAL_SAI_TxCpltCallback+0x42>
	{
		BaseType_t hpwt = pdFALSE;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	60fb      	str	r3, [r7, #12]
		sai_tx_full_complete = true;
 8000ffe:	4b0e      	ldr	r3, [pc, #56]	@ (8001038 <HAL_SAI_TxCpltCallback+0x50>)
 8001000:	2201      	movs	r2, #1
 8001002:	701a      	strb	r2, [r3, #0]
		xSemaphoreGiveFromISR(sai_tx_sem, &hpwt);
 8001004:	4b0d      	ldr	r3, [pc, #52]	@ (800103c <HAL_SAI_TxCpltCallback+0x54>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	f107 020c 	add.w	r2, r7, #12
 800100c:	4611      	mov	r1, r2
 800100e:	4618      	mov	r0, r3
 8001010:	f008 fc48 	bl	80098a4 <xQueueGiveFromISR>
		portYIELD_FROM_ISR(hpwt);
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	2b00      	cmp	r3, #0
 8001018:	d007      	beq.n	800102a <HAL_SAI_TxCpltCallback+0x42>
 800101a:	4b09      	ldr	r3, [pc, #36]	@ (8001040 <HAL_SAI_TxCpltCallback+0x58>)
 800101c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001020:	601a      	str	r2, [r3, #0]
 8001022:	f3bf 8f4f 	dsb	sy
 8001026:	f3bf 8f6f 	isb	sy
	}
}
 800102a:	bf00      	nop
 800102c:	3710      	adds	r7, #16
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	40015804 	.word	0x40015804
 8001038:	200023ed 	.word	0x200023ed
 800103c:	20004730 	.word	0x20004730
 8001040:	e000ed04 	.word	0xe000ed04

08001044 <audio_task>:
}


// ====== Tache FreeRTOS
void audio_task(void *argument)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b086      	sub	sp, #24
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]

	const uint32_t half_buffer_stereo = AUDIO_BUFFER_SAMPLES / 2;
 800104c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001050:	60fb      	str	r3, [r7, #12]

	// Start circular DMA transmission
	HAL_SAI_Transmit_DMA(&hsai_BlockA2, (uint8_t*)sai_tx_dma_buffer, AUDIO_BUFFER_BYTES);
 8001052:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001056:	4923      	ldr	r1, [pc, #140]	@ (80010e4 <audio_task+0xa0>)
 8001058:	4823      	ldr	r0, [pc, #140]	@ (80010e8 <audio_task+0xa4>)
 800105a:	f005 fad3 	bl	8006604 <HAL_SAI_Transmit_DMA>

	// Optional: fill first half immediately so we don't start with silence
	fill_triangle_wave_stereo(sai_tx_dma_buffer, half_buffer_stereo, 440.0f, 12000);
 800105e:	f642 62e0 	movw	r2, #12000	@ 0x2ee0
 8001062:	ed9f 0a22 	vldr	s0, [pc, #136]	@ 80010ec <audio_task+0xa8>
 8001066:	68f9      	ldr	r1, [r7, #12]
 8001068:	481e      	ldr	r0, [pc, #120]	@ (80010e4 <audio_task+0xa0>)
 800106a:	f000 f8c7 	bl	80011fc <fill_triangle_wave_stereo>
	RC_filter_init(&h_RC_filter, 20000);
 800106e:	f644 6120 	movw	r1, #20000	@ 0x4e20
 8001072:	481f      	ldr	r0, [pc, #124]	@ (80010f0 <audio_task+0xac>)
 8001074:	f7ff fed0 	bl	8000e18 <RC_filter_init>
	for (;;)
	{
		xSemaphoreTake(sai_tx_sem, portMAX_DELAY);
 8001078:	4b1e      	ldr	r3, [pc, #120]	@ (80010f4 <audio_task+0xb0>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001080:	4618      	mov	r0, r3
 8001082:	f008 fc9f 	bl	80099c4 <xQueueSemaphoreTake>
		if (sai_tx_half_complete || sai_tx_full_complete)
 8001086:	4b1c      	ldr	r3, [pc, #112]	@ (80010f8 <audio_task+0xb4>)
 8001088:	781b      	ldrb	r3, [r3, #0]
 800108a:	b2db      	uxtb	r3, r3
 800108c:	2b00      	cmp	r3, #0
 800108e:	d104      	bne.n	800109a <audio_task+0x56>
 8001090:	4b1a      	ldr	r3, [pc, #104]	@ (80010fc <audio_task+0xb8>)
 8001092:	781b      	ldrb	r3, [r3, #0]
 8001094:	b2db      	uxtb	r3, r3
 8001096:	2b00      	cmp	r3, #0
 8001098:	d01f      	beq.n	80010da <audio_task+0x96>
		{
			int16_t *buf_ptr;
			uint32_t samples_to_fill;

			if (sai_tx_half_complete)
 800109a:	4b17      	ldr	r3, [pc, #92]	@ (80010f8 <audio_task+0xb4>)
 800109c:	781b      	ldrb	r3, [r3, #0]
 800109e:	b2db      	uxtb	r3, r3
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d007      	beq.n	80010b4 <audio_task+0x70>
			{
				sai_tx_half_complete = false;
 80010a4:	4b14      	ldr	r3, [pc, #80]	@ (80010f8 <audio_task+0xb4>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	701a      	strb	r2, [r3, #0]
				buf_ptr = sai_tx_dma_buffer;
 80010aa:	4b0e      	ldr	r3, [pc, #56]	@ (80010e4 <audio_task+0xa0>)
 80010ac:	617b      	str	r3, [r7, #20]
				samples_to_fill = half_buffer_stereo;
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	613b      	str	r3, [r7, #16]
 80010b2:	e006      	b.n	80010c2 <audio_task+0x7e>
			}
			else
			{
				sai_tx_full_complete = false;
 80010b4:	4b11      	ldr	r3, [pc, #68]	@ (80010fc <audio_task+0xb8>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	701a      	strb	r2, [r3, #0]
				buf_ptr = sai_tx_dma_buffer + AUDIO_BUFFER_SAMPLES;  // Second half
 80010ba:	4b11      	ldr	r3, [pc, #68]	@ (8001100 <audio_task+0xbc>)
 80010bc:	617b      	str	r3, [r7, #20]
				samples_to_fill = half_buffer_stereo;
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	613b      	str	r3, [r7, #16]
			}

			//            // Generate 440 Hz triangle wave (A4)
			fill_triangle_wave_stereo(buf_ptr, samples_to_fill, 440.0f, 12000);  // ~36% amplitude  safe
 80010c2:	f642 62e0 	movw	r2, #12000	@ 0x2ee0
 80010c6:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 80010ec <audio_task+0xa8>
 80010ca:	6939      	ldr	r1, [r7, #16]
 80010cc:	6978      	ldr	r0, [r7, #20]
 80010ce:	f000 f895 	bl	80011fc <fill_triangle_wave_stereo>
			RC_buffer_stereo(buf_ptr, samples_to_fill);
 80010d2:	6939      	ldr	r1, [r7, #16]
 80010d4:	6978      	ldr	r0, [r7, #20]
 80010d6:	f7ff ff1b 	bl	8000f10 <RC_buffer_stereo>
			//                buf_ptr = buf[i] * 0.5f;  // 50% to avoid clipping
			//            }
		}

		// Small delay to avoid hogging CPU
		vTaskDelay(1);
 80010da:	2001      	movs	r0, #1
 80010dc:	f008 ffb2 	bl	800a044 <vTaskDelay>
		xSemaphoreTake(sai_tx_sem, portMAX_DELAY);
 80010e0:	e7ca      	b.n	8001078 <audio_task+0x34>
 80010e2:	bf00      	nop
 80010e4:	200003ec 	.word	0x200003ec
 80010e8:	20004738 	.word	0x20004738
 80010ec:	43dc0000 	.word	0x43dc0000
 80010f0:	2000471c 	.word	0x2000471c
 80010f4:	20004730 	.word	0x20004730
 80010f8:	200023ec 	.word	0x200023ec
 80010fc:	200023ed 	.word	0x200023ed
 8001100:	200013ec 	.word	0x200013ec

08001104 <audio_process_task>:
	}
}

void audio_process_task(void *argument)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b088      	sub	sp, #32
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
	const uint32_t half_samples = AUDIO_BUFFER_SAMPLES / 2;
 800110c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001110:	60fb      	str	r3, [r7, #12]

	for (;;)
	{
		xSemaphoreTake(sai_rx_sem, portMAX_DELAY);
 8001112:	4b32      	ldr	r3, [pc, #200]	@ (80011dc <audio_process_task+0xd8>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800111a:	4618      	mov	r0, r3
 800111c:	f008 fc52 	bl	80099c4 <xQueueSemaphoreTake>
		if (sai_rx_half_complete || sai_rx_full_complete)
 8001120:	4b2f      	ldr	r3, [pc, #188]	@ (80011e0 <audio_process_task+0xdc>)
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	b2db      	uxtb	r3, r3
 8001126:	2b00      	cmp	r3, #0
 8001128:	d104      	bne.n	8001134 <audio_process_task+0x30>
 800112a:	4b2e      	ldr	r3, [pc, #184]	@ (80011e4 <audio_process_task+0xe0>)
 800112c:	781b      	ldrb	r3, [r3, #0]
 800112e:	b2db      	uxtb	r3, r3
 8001130:	2b00      	cmp	r3, #0
 8001132:	d04e      	beq.n	80011d2 <audio_process_task+0xce>
		{
			int16_t *buf;
			uint32_t samples;

			if (sai_rx_half_complete)
 8001134:	4b2a      	ldr	r3, [pc, #168]	@ (80011e0 <audio_process_task+0xdc>)
 8001136:	781b      	ldrb	r3, [r3, #0]
 8001138:	b2db      	uxtb	r3, r3
 800113a:	2b00      	cmp	r3, #0
 800113c:	d007      	beq.n	800114e <audio_process_task+0x4a>
			{
				sai_rx_half_complete = false;
 800113e:	4b28      	ldr	r3, [pc, #160]	@ (80011e0 <audio_process_task+0xdc>)
 8001140:	2200      	movs	r2, #0
 8001142:	701a      	strb	r2, [r3, #0]
				buf = sai_rx_dma_buffer;
 8001144:	4b28      	ldr	r3, [pc, #160]	@ (80011e8 <audio_process_task+0xe4>)
 8001146:	61fb      	str	r3, [r7, #28]
				samples = half_samples;
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	61bb      	str	r3, [r7, #24]
 800114c:	e006      	b.n	800115c <audio_process_task+0x58>
			}
			else
			{
				sai_rx_full_complete = false;
 800114e:	4b25      	ldr	r3, [pc, #148]	@ (80011e4 <audio_process_task+0xe0>)
 8001150:	2200      	movs	r2, #0
 8001152:	701a      	strb	r2, [r3, #0]
				buf = sai_rx_dma_buffer + AUDIO_BUFFER_SAMPLES;
 8001154:	4b25      	ldr	r3, [pc, #148]	@ (80011ec <audio_process_task+0xe8>)
 8001156:	61fb      	str	r3, [r7, #28]
				samples = half_samples;
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	61bb      	str	r3, [r7, #24]
			// Now you have `samples` stereo frames (L,R,L,R...) in `buf`
			// Example: compute RMS level, pass to effects, analyze pitch, etc.

			// Simple example: print peak level every 100ms
			static uint32_t counter = 0;
			int32_t peak = 0;
 800115c:	2300      	movs	r3, #0
 800115e:	617b      	str	r3, [r7, #20]
			for (uint32_t i = 0; i < samples * 2; i++)
 8001160:	2300      	movs	r3, #0
 8001162:	613b      	str	r3, [r7, #16]
 8001164:	e013      	b.n	800118e <audio_process_task+0x8a>
			{
				int32_t s = abs(buf[i]);
 8001166:	693b      	ldr	r3, [r7, #16]
 8001168:	005b      	lsls	r3, r3, #1
 800116a:	69fa      	ldr	r2, [r7, #28]
 800116c:	4413      	add	r3, r2
 800116e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001172:	2b00      	cmp	r3, #0
 8001174:	bfb8      	it	lt
 8001176:	425b      	neglt	r3, r3
 8001178:	b29b      	uxth	r3, r3
 800117a:	60bb      	str	r3, [r7, #8]
				if (s > peak) peak = s;
 800117c:	68ba      	ldr	r2, [r7, #8]
 800117e:	697b      	ldr	r3, [r7, #20]
 8001180:	429a      	cmp	r2, r3
 8001182:	dd01      	ble.n	8001188 <audio_process_task+0x84>
 8001184:	68bb      	ldr	r3, [r7, #8]
 8001186:	617b      	str	r3, [r7, #20]
			for (uint32_t i = 0; i < samples * 2; i++)
 8001188:	693b      	ldr	r3, [r7, #16]
 800118a:	3301      	adds	r3, #1
 800118c:	613b      	str	r3, [r7, #16]
 800118e:	69bb      	ldr	r3, [r7, #24]
 8001190:	005b      	lsls	r3, r3, #1
 8001192:	693a      	ldr	r2, [r7, #16]
 8001194:	429a      	cmp	r2, r3
 8001196:	d3e6      	bcc.n	8001166 <audio_process_task+0x62>
			}

			if (++counter >= 20)  // ~100ms at 48kHz
 8001198:	4b15      	ldr	r3, [pc, #84]	@ (80011f0 <audio_process_task+0xec>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	3301      	adds	r3, #1
 800119e:	4a14      	ldr	r2, [pc, #80]	@ (80011f0 <audio_process_task+0xec>)
 80011a0:	6013      	str	r3, [r2, #0]
 80011a2:	4b13      	ldr	r3, [pc, #76]	@ (80011f0 <audio_process_task+0xec>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	2b13      	cmp	r3, #19
 80011a8:	d913      	bls.n	80011d2 <audio_process_task+0xce>
			{
				counter = 0;
 80011aa:	4b11      	ldr	r3, [pc, #68]	@ (80011f0 <audio_process_task+0xec>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	601a      	str	r2, [r3, #0]
				printf("ADC Peak: %ld/%d (%ld%%)\r\n", peak, 32767, (peak * 100) / 32767);
 80011b0:	697b      	ldr	r3, [r7, #20]
 80011b2:	2264      	movs	r2, #100	@ 0x64
 80011b4:	fb02 f303 	mul.w	r3, r2, r3
 80011b8:	4a0e      	ldr	r2, [pc, #56]	@ (80011f4 <audio_process_task+0xf0>)
 80011ba:	fb82 1203 	smull	r1, r2, r2, r3
 80011be:	441a      	add	r2, r3
 80011c0:	1392      	asrs	r2, r2, #14
 80011c2:	17db      	asrs	r3, r3, #31
 80011c4:	1ad3      	subs	r3, r2, r3
 80011c6:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 80011ca:	6979      	ldr	r1, [r7, #20]
 80011cc:	480a      	ldr	r0, [pc, #40]	@ (80011f8 <audio_process_task+0xf4>)
 80011ce:	f00a fea9 	bl	800bf24 <iprintf>
			// - Run FFT
			// - Apply effects and write back to sai_tx_dma_buffer
			// - Trigger LEDs, VU meter, etc.
		}

		vTaskDelay(1);
 80011d2:	2001      	movs	r0, #1
 80011d4:	f008 ff36 	bl	800a044 <vTaskDelay>
		xSemaphoreTake(sai_rx_sem, portMAX_DELAY);
 80011d8:	e79b      	b.n	8001112 <audio_process_task+0xe>
 80011da:	bf00      	nop
 80011dc:	20004734 	.word	0x20004734
 80011e0:	200043f0 	.word	0x200043f0
 80011e4:	200043f1 	.word	0x200043f1
 80011e8:	200023f0 	.word	0x200023f0
 80011ec:	200033f0 	.word	0x200033f0
 80011f0:	200043f8 	.word	0x200043f8
 80011f4:	80010003 	.word	0x80010003
 80011f8:	0800d164 	.word	0x0800d164

080011fc <fill_triangle_wave_stereo>:
 * @param frequency_hz : frquence du triangle (ex: 440 pour La)
 * @param sample_rate  : 48000 typiquement
 * @param amplitude    : 0  32767 (32767 = pleine chelle sans clip)
 */
void fill_triangle_wave_stereo(int16_t *buffer, uint32_t stereo_samples, float freq_hz, int16_t amplitude)
{
 80011fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001200:	b093      	sub	sp, #76	@ 0x4c
 8001202:	af00      	add	r7, sp, #0
 8001204:	6378      	str	r0, [r7, #52]	@ 0x34
 8001206:	6339      	str	r1, [r7, #48]	@ 0x30
 8001208:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
 800120c:	4613      	mov	r3, r2
 800120e:	857b      	strh	r3, [r7, #42]	@ 0x2a
	uint32_t samples_per_period = (uint32_t)((float)AUDIO_SAMPLE_RATE / freq_hz);
 8001210:	eddf 6a55 	vldr	s13, [pc, #340]	@ 8001368 <fill_triangle_wave_stereo+0x16c>
 8001214:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8001218:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800121c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001220:	ee17 3a90 	vmov	r3, s15
 8001224:	647b      	str	r3, [r7, #68]	@ 0x44
	if (samples_per_period < 8) samples_per_period = 8;
 8001226:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001228:	2b07      	cmp	r3, #7
 800122a:	d801      	bhi.n	8001230 <fill_triangle_wave_stereo+0x34>
 800122c:	2308      	movs	r3, #8
 800122e:	647b      	str	r3, [r7, #68]	@ 0x44

	for (uint32_t i = 0; i < stereo_samples * 2; i += 2)
 8001230:	2300      	movs	r3, #0
 8001232:	643b      	str	r3, [r7, #64]	@ 0x40
 8001234:	e08b      	b.n	800134e <fill_triangle_wave_stereo+0x152>
	{
		uint32_t pos = triangle_phase % samples_per_period;
 8001236:	4b4d      	ldr	r3, [pc, #308]	@ (800136c <fill_triangle_wave_stereo+0x170>)
 8001238:	6819      	ldr	r1, [r3, #0]
 800123a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800123c:	fbb1 f2f3 	udiv	r2, r1, r3
 8001240:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001242:	fb02 f303 	mul.w	r3, r2, r3
 8001246:	1acb      	subs	r3, r1, r3
 8001248:	63bb      	str	r3, [r7, #56]	@ 0x38
		int32_t sample;

		if (pos < (samples_per_period >> 1))
 800124a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800124c:	085a      	lsrs	r2, r3, #1
 800124e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001250:	4293      	cmp	r3, r2
 8001252:	d234      	bcs.n	80012be <fill_triangle_wave_stereo+0xc2>
		{
			// Rising edge: -amp  +amp
			sample = -amplitude + (int32_t)((4LL * amplitude * pos) / samples_per_period);
 8001254:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 8001258:	17da      	asrs	r2, r3, #31
 800125a:	623b      	str	r3, [r7, #32]
 800125c:	627a      	str	r2, [r7, #36]	@ 0x24
 800125e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001260:	2200      	movs	r2, #0
 8001262:	61bb      	str	r3, [r7, #24]
 8001264:	61fa      	str	r2, [r7, #28]
 8001266:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800126a:	460b      	mov	r3, r1
 800126c:	69ba      	ldr	r2, [r7, #24]
 800126e:	fb02 f203 	mul.w	r2, r2, r3
 8001272:	69fb      	ldr	r3, [r7, #28]
 8001274:	e9c7 0108 	strd	r0, r1, [r7, #32]
 8001278:	4601      	mov	r1, r0
 800127a:	fb01 f303 	mul.w	r3, r1, r3
 800127e:	4413      	add	r3, r2
 8001280:	6a3a      	ldr	r2, [r7, #32]
 8001282:	69b9      	ldr	r1, [r7, #24]
 8001284:	fba2 8901 	umull	r8, r9, r2, r1
 8001288:	444b      	add	r3, r9
 800128a:	4699      	mov	r9, r3
 800128c:	f04f 0000 	mov.w	r0, #0
 8001290:	f04f 0100 	mov.w	r1, #0
 8001294:	ea4f 0189 	mov.w	r1, r9, lsl #2
 8001298:	ea41 7198 	orr.w	r1, r1, r8, lsr #30
 800129c:	ea4f 0088 	mov.w	r0, r8, lsl #2
 80012a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80012a2:	2200      	movs	r2, #0
 80012a4:	613b      	str	r3, [r7, #16]
 80012a6:	617a      	str	r2, [r7, #20]
 80012a8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80012ac:	f7ff fbce 	bl	8000a4c <__aeabi_ldivmod>
 80012b0:	4602      	mov	r2, r0
 80012b2:	460b      	mov	r3, r1
 80012b4:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 80012b8:	1ad3      	subs	r3, r2, r3
 80012ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80012bc:	e030      	b.n	8001320 <fill_triangle_wave_stereo+0x124>
		}
		else
		{
			// Falling edge: +amp  -amp
			sample = amplitude - (int32_t)((4LL * amplitude * (pos - (samples_per_period >> 1))) / samples_per_period);
 80012be:	f9b7 602a 	ldrsh.w	r6, [r7, #42]	@ 0x2a
 80012c2:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 80012c6:	17da      	asrs	r2, r3, #31
 80012c8:	60bb      	str	r3, [r7, #8]
 80012ca:	60fa      	str	r2, [r7, #12]
 80012cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80012ce:	085a      	lsrs	r2, r3, #1
 80012d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80012d2:	1a9b      	subs	r3, r3, r2
 80012d4:	2200      	movs	r2, #0
 80012d6:	469a      	mov	sl, r3
 80012d8:	4693      	mov	fp, r2
 80012da:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80012de:	460b      	mov	r3, r1
 80012e0:	fb0a f203 	mul.w	r2, sl, r3
 80012e4:	4603      	mov	r3, r0
 80012e6:	fb03 f30b 	mul.w	r3, r3, fp
 80012ea:	4413      	add	r3, r2
 80012ec:	4602      	mov	r2, r0
 80012ee:	fba2 450a 	umull	r4, r5, r2, sl
 80012f2:	442b      	add	r3, r5
 80012f4:	461d      	mov	r5, r3
 80012f6:	f04f 0000 	mov.w	r0, #0
 80012fa:	f04f 0100 	mov.w	r1, #0
 80012fe:	00a9      	lsls	r1, r5, #2
 8001300:	ea41 7194 	orr.w	r1, r1, r4, lsr #30
 8001304:	00a0      	lsls	r0, r4, #2
 8001306:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001308:	2200      	movs	r2, #0
 800130a:	603b      	str	r3, [r7, #0]
 800130c:	607a      	str	r2, [r7, #4]
 800130e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001312:	f7ff fb9b 	bl	8000a4c <__aeabi_ldivmod>
 8001316:	4602      	mov	r2, r0
 8001318:	460b      	mov	r3, r1
 800131a:	4613      	mov	r3, r2
 800131c:	1af3      	subs	r3, r6, r3
 800131e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		}

		buffer[i]   = (int16_t)sample;  // Left
 8001320:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001322:	005a      	lsls	r2, r3, #1
 8001324:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001326:	441a      	add	r2, r3
 8001328:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800132a:	b21b      	sxth	r3, r3
 800132c:	8013      	strh	r3, [r2, #0]
		buffer[i+1] = (int16_t)sample;  // Right (same for mono-like triangle)
 800132e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001330:	3301      	adds	r3, #1
 8001332:	005a      	lsls	r2, r3, #1
 8001334:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001336:	441a      	add	r2, r3
 8001338:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800133a:	b21b      	sxth	r3, r3
 800133c:	8013      	strh	r3, [r2, #0]

		triangle_phase++;
 800133e:	4b0b      	ldr	r3, [pc, #44]	@ (800136c <fill_triangle_wave_stereo+0x170>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	1c5a      	adds	r2, r3, #1
 8001344:	4b09      	ldr	r3, [pc, #36]	@ (800136c <fill_triangle_wave_stereo+0x170>)
 8001346:	601a      	str	r2, [r3, #0]
	for (uint32_t i = 0; i < stereo_samples * 2; i += 2)
 8001348:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800134a:	3302      	adds	r3, #2
 800134c:	643b      	str	r3, [r7, #64]	@ 0x40
 800134e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001350:	005a      	lsls	r2, r3, #1
 8001352:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001354:	4293      	cmp	r3, r2
 8001356:	f4ff af6e 	bcc.w	8001236 <fill_triangle_wave_stereo+0x3a>
	}
}
 800135a:	bf00      	nop
 800135c:	bf00      	nop
 800135e:	374c      	adds	r7, #76	@ 0x4c
 8001360:	46bd      	mov	sp, r7
 8001362:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001366:	bf00      	nop
 8001368:	473b8000 	.word	0x473b8000
 800136c:	200043f4 	.word	0x200043f4

08001370 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b082      	sub	sp, #8
 8001374:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001376:	4b10      	ldr	r3, [pc, #64]	@ (80013b8 <MX_DMA_Init+0x48>)
 8001378:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800137a:	4a0f      	ldr	r2, [pc, #60]	@ (80013b8 <MX_DMA_Init+0x48>)
 800137c:	f043 0301 	orr.w	r3, r3, #1
 8001380:	6493      	str	r3, [r2, #72]	@ 0x48
 8001382:	4b0d      	ldr	r3, [pc, #52]	@ (80013b8 <MX_DMA_Init+0x48>)
 8001384:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001386:	f003 0301 	and.w	r3, r3, #1
 800138a:	607b      	str	r3, [r7, #4]
 800138c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 800138e:	2200      	movs	r2, #0
 8001390:	2105      	movs	r1, #5
 8001392:	2010      	movs	r0, #16
 8001394:	f001 f99a 	bl	80026cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001398:	2010      	movs	r0, #16
 800139a:	f001 f9b3 	bl	8002704 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 800139e:	2200      	movs	r2, #0
 80013a0:	2105      	movs	r1, #5
 80013a2:	2011      	movs	r0, #17
 80013a4:	f001 f992 	bl	80026cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80013a8:	2011      	movs	r0, #17
 80013aa:	f001 f9ab 	bl	8002704 <HAL_NVIC_EnableIRQ>

}
 80013ae:	bf00      	nop
 80013b0:	3708      	adds	r7, #8
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	40021000 	.word	0x40021000

080013bc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80013bc:	b480      	push	{r7}
 80013be:	b085      	sub	sp, #20
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	60f8      	str	r0, [r7, #12]
 80013c4:	60b9      	str	r1, [r7, #8]
 80013c6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	4a07      	ldr	r2, [pc, #28]	@ (80013e8 <vApplicationGetIdleTaskMemory+0x2c>)
 80013cc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80013ce:	68bb      	ldr	r3, [r7, #8]
 80013d0:	4a06      	ldr	r2, [pc, #24]	@ (80013ec <vApplicationGetIdleTaskMemory+0x30>)
 80013d2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	2280      	movs	r2, #128	@ 0x80
 80013d8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80013da:	bf00      	nop
 80013dc:	3714      	adds	r7, #20
 80013de:	46bd      	mov	sp, r7
 80013e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e4:	4770      	bx	lr
 80013e6:	bf00      	nop
 80013e8:	20004400 	.word	0x20004400
 80013ec:	200044a0 	.word	0x200044a0

080013f0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80013f0:	b5b0      	push	{r4, r5, r7, lr}
 80013f2:	b088      	sub	sp, #32
 80013f4:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80013f6:	4b0a      	ldr	r3, [pc, #40]	@ (8001420 <MX_FREERTOS_Init+0x30>)
 80013f8:	1d3c      	adds	r4, r7, #4
 80013fa:	461d      	mov	r5, r3
 80013fc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013fe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001400:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001404:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001408:	1d3b      	adds	r3, r7, #4
 800140a:	2100      	movs	r1, #0
 800140c:	4618      	mov	r0, r3
 800140e:	f008 f871 	bl	80094f4 <osThreadCreate>
 8001412:	4603      	mov	r3, r0
 8001414:	4a03      	ldr	r2, [pc, #12]	@ (8001424 <MX_FREERTOS_Init+0x34>)
 8001416:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8001418:	bf00      	nop
 800141a:	3720      	adds	r7, #32
 800141c:	46bd      	mov	sp, r7
 800141e:	bdb0      	pop	{r4, r5, r7, pc}
 8001420:	0800d18c 	.word	0x0800d18c
 8001424:	200043fc 	.word	0x200043fc

08001428 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b082      	sub	sp, #8
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001430:	2001      	movs	r0, #1
 8001432:	f008 f8ab 	bl	800958c <osDelay>
 8001436:	e7fb      	b.n	8001430 <StartDefaultTask+0x8>

08001438 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b08a      	sub	sp, #40	@ 0x28
 800143c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800143e:	f107 0314 	add.w	r3, r7, #20
 8001442:	2200      	movs	r2, #0
 8001444:	601a      	str	r2, [r3, #0]
 8001446:	605a      	str	r2, [r3, #4]
 8001448:	609a      	str	r2, [r3, #8]
 800144a:	60da      	str	r2, [r3, #12]
 800144c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800144e:	4b38      	ldr	r3, [pc, #224]	@ (8001530 <MX_GPIO_Init+0xf8>)
 8001450:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001452:	4a37      	ldr	r2, [pc, #220]	@ (8001530 <MX_GPIO_Init+0xf8>)
 8001454:	f043 0304 	orr.w	r3, r3, #4
 8001458:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800145a:	4b35      	ldr	r3, [pc, #212]	@ (8001530 <MX_GPIO_Init+0xf8>)
 800145c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800145e:	f003 0304 	and.w	r3, r3, #4
 8001462:	613b      	str	r3, [r7, #16]
 8001464:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001466:	4b32      	ldr	r3, [pc, #200]	@ (8001530 <MX_GPIO_Init+0xf8>)
 8001468:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800146a:	4a31      	ldr	r2, [pc, #196]	@ (8001530 <MX_GPIO_Init+0xf8>)
 800146c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001470:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001472:	4b2f      	ldr	r3, [pc, #188]	@ (8001530 <MX_GPIO_Init+0xf8>)
 8001474:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001476:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800147a:	60fb      	str	r3, [r7, #12]
 800147c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800147e:	4b2c      	ldr	r3, [pc, #176]	@ (8001530 <MX_GPIO_Init+0xf8>)
 8001480:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001482:	4a2b      	ldr	r2, [pc, #172]	@ (8001530 <MX_GPIO_Init+0xf8>)
 8001484:	f043 0301 	orr.w	r3, r3, #1
 8001488:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800148a:	4b29      	ldr	r3, [pc, #164]	@ (8001530 <MX_GPIO_Init+0xf8>)
 800148c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800148e:	f003 0301 	and.w	r3, r3, #1
 8001492:	60bb      	str	r3, [r7, #8]
 8001494:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001496:	4b26      	ldr	r3, [pc, #152]	@ (8001530 <MX_GPIO_Init+0xf8>)
 8001498:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800149a:	4a25      	ldr	r2, [pc, #148]	@ (8001530 <MX_GPIO_Init+0xf8>)
 800149c:	f043 0302 	orr.w	r3, r3, #2
 80014a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014a2:	4b23      	ldr	r3, [pc, #140]	@ (8001530 <MX_GPIO_Init+0xf8>)
 80014a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014a6:	f003 0302 	and.w	r3, r3, #2
 80014aa:	607b      	str	r3, [r7, #4]
 80014ac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(vu_nRST_GPIO_Port, vu_nRST_Pin, GPIO_PIN_SET);
 80014ae:	2201      	movs	r2, #1
 80014b0:	2101      	movs	r1, #1
 80014b2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014b6:	f001 fd53 	bl	8002f60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80014ba:	2200      	movs	r2, #0
 80014bc:	2120      	movs	r1, #32
 80014be:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014c2:	f001 fd4d 	bl	8002f60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_SET);
 80014c6:	2201      	movs	r2, #1
 80014c8:	2180      	movs	r1, #128	@ 0x80
 80014ca:	481a      	ldr	r0, [pc, #104]	@ (8001534 <MX_GPIO_Init+0xfc>)
 80014cc:	f001 fd48 	bl	8002f60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80014d0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80014d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80014d6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80014da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014dc:	2300      	movs	r3, #0
 80014de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80014e0:	f107 0314 	add.w	r3, r7, #20
 80014e4:	4619      	mov	r1, r3
 80014e6:	4814      	ldr	r0, [pc, #80]	@ (8001538 <MX_GPIO_Init+0x100>)
 80014e8:	f001 fb90 	bl	8002c0c <HAL_GPIO_Init>

  /*Configure GPIO pins : vu_nRST_Pin LD2_Pin */
  GPIO_InitStruct.Pin = vu_nRST_Pin|LD2_Pin;
 80014ec:	2321      	movs	r3, #33	@ 0x21
 80014ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014f0:	2301      	movs	r3, #1
 80014f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f4:	2300      	movs	r3, #0
 80014f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014f8:	2300      	movs	r3, #0
 80014fa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014fc:	f107 0314 	add.w	r3, r7, #20
 8001500:	4619      	mov	r1, r3
 8001502:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001506:	f001 fb81 	bl	8002c0c <HAL_GPIO_Init>

  /*Configure GPIO pin : VU_nCS_Pin */
  GPIO_InitStruct.Pin = VU_nCS_Pin;
 800150a:	2380      	movs	r3, #128	@ 0x80
 800150c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800150e:	2301      	movs	r3, #1
 8001510:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001512:	2300      	movs	r3, #0
 8001514:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001516:	2300      	movs	r3, #0
 8001518:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VU_nCS_GPIO_Port, &GPIO_InitStruct);
 800151a:	f107 0314 	add.w	r3, r7, #20
 800151e:	4619      	mov	r1, r3
 8001520:	4804      	ldr	r0, [pc, #16]	@ (8001534 <MX_GPIO_Init+0xfc>)
 8001522:	f001 fb73 	bl	8002c0c <HAL_GPIO_Init>

}
 8001526:	bf00      	nop
 8001528:	3728      	adds	r7, #40	@ 0x28
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	40021000 	.word	0x40021000
 8001534:	48000400 	.word	0x48000400
 8001538:	48000800 	.word	0x48000800

0800153c <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001540:	4b1b      	ldr	r3, [pc, #108]	@ (80015b0 <MX_I2C2_Init+0x74>)
 8001542:	4a1c      	ldr	r2, [pc, #112]	@ (80015b4 <MX_I2C2_Init+0x78>)
 8001544:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00F12981;
 8001546:	4b1a      	ldr	r3, [pc, #104]	@ (80015b0 <MX_I2C2_Init+0x74>)
 8001548:	4a1b      	ldr	r2, [pc, #108]	@ (80015b8 <MX_I2C2_Init+0x7c>)
 800154a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800154c:	4b18      	ldr	r3, [pc, #96]	@ (80015b0 <MX_I2C2_Init+0x74>)
 800154e:	2200      	movs	r2, #0
 8001550:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001552:	4b17      	ldr	r3, [pc, #92]	@ (80015b0 <MX_I2C2_Init+0x74>)
 8001554:	2201      	movs	r2, #1
 8001556:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001558:	4b15      	ldr	r3, [pc, #84]	@ (80015b0 <MX_I2C2_Init+0x74>)
 800155a:	2200      	movs	r2, #0
 800155c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800155e:	4b14      	ldr	r3, [pc, #80]	@ (80015b0 <MX_I2C2_Init+0x74>)
 8001560:	2200      	movs	r2, #0
 8001562:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001564:	4b12      	ldr	r3, [pc, #72]	@ (80015b0 <MX_I2C2_Init+0x74>)
 8001566:	2200      	movs	r2, #0
 8001568:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800156a:	4b11      	ldr	r3, [pc, #68]	@ (80015b0 <MX_I2C2_Init+0x74>)
 800156c:	2200      	movs	r2, #0
 800156e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001570:	4b0f      	ldr	r3, [pc, #60]	@ (80015b0 <MX_I2C2_Init+0x74>)
 8001572:	2200      	movs	r2, #0
 8001574:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001576:	480e      	ldr	r0, [pc, #56]	@ (80015b0 <MX_I2C2_Init+0x74>)
 8001578:	f001 fd24 	bl	8002fc4 <HAL_I2C_Init>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d001      	beq.n	8001586 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001582:	f000 fa8f 	bl	8001aa4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001586:	2100      	movs	r1, #0
 8001588:	4809      	ldr	r0, [pc, #36]	@ (80015b0 <MX_I2C2_Init+0x74>)
 800158a:	f002 faa7 	bl	8003adc <HAL_I2CEx_ConfigAnalogFilter>
 800158e:	4603      	mov	r3, r0
 8001590:	2b00      	cmp	r3, #0
 8001592:	d001      	beq.n	8001598 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001594:	f000 fa86 	bl	8001aa4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001598:	2100      	movs	r1, #0
 800159a:	4805      	ldr	r0, [pc, #20]	@ (80015b0 <MX_I2C2_Init+0x74>)
 800159c:	f002 fae9 	bl	8003b72 <HAL_I2CEx_ConfigDigitalFilter>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d001      	beq.n	80015aa <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80015a6:	f000 fa7d 	bl	8001aa4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80015aa:	bf00      	nop
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	200046a0 	.word	0x200046a0
 80015b4:	40005800 	.word	0x40005800
 80015b8:	00f12981 	.word	0x00f12981

080015bc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b0ac      	sub	sp, #176	@ 0xb0
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015c4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80015c8:	2200      	movs	r2, #0
 80015ca:	601a      	str	r2, [r3, #0]
 80015cc:	605a      	str	r2, [r3, #4]
 80015ce:	609a      	str	r2, [r3, #8]
 80015d0:	60da      	str	r2, [r3, #12]
 80015d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80015d4:	f107 0314 	add.w	r3, r7, #20
 80015d8:	2288      	movs	r2, #136	@ 0x88
 80015da:	2100      	movs	r1, #0
 80015dc:	4618      	mov	r0, r3
 80015de:	f00a fe1f 	bl	800c220 <memset>
  if(i2cHandle->Instance==I2C2)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	4a21      	ldr	r2, [pc, #132]	@ (800166c <HAL_I2C_MspInit+0xb0>)
 80015e8:	4293      	cmp	r3, r2
 80015ea:	d13b      	bne.n	8001664 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80015ec:	2380      	movs	r3, #128	@ 0x80
 80015ee:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80015f0:	2300      	movs	r3, #0
 80015f2:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015f4:	f107 0314 	add.w	r3, r7, #20
 80015f8:	4618      	mov	r0, r3
 80015fa:	f003 fadf 	bl	8004bbc <HAL_RCCEx_PeriphCLKConfig>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d001      	beq.n	8001608 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001604:	f000 fa4e 	bl	8001aa4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001608:	4b19      	ldr	r3, [pc, #100]	@ (8001670 <HAL_I2C_MspInit+0xb4>)
 800160a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800160c:	4a18      	ldr	r2, [pc, #96]	@ (8001670 <HAL_I2C_MspInit+0xb4>)
 800160e:	f043 0302 	orr.w	r3, r3, #2
 8001612:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001614:	4b16      	ldr	r3, [pc, #88]	@ (8001670 <HAL_I2C_MspInit+0xb4>)
 8001616:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001618:	f003 0302 	and.w	r3, r3, #2
 800161c:	613b      	str	r3, [r7, #16]
 800161e:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001620:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001624:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001628:	2312      	movs	r3, #18
 800162a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162e:	2300      	movs	r3, #0
 8001630:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001634:	2303      	movs	r3, #3
 8001636:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800163a:	2304      	movs	r3, #4
 800163c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001640:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001644:	4619      	mov	r1, r3
 8001646:	480b      	ldr	r0, [pc, #44]	@ (8001674 <HAL_I2C_MspInit+0xb8>)
 8001648:	f001 fae0 	bl	8002c0c <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800164c:	4b08      	ldr	r3, [pc, #32]	@ (8001670 <HAL_I2C_MspInit+0xb4>)
 800164e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001650:	4a07      	ldr	r2, [pc, #28]	@ (8001670 <HAL_I2C_MspInit+0xb4>)
 8001652:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001656:	6593      	str	r3, [r2, #88]	@ 0x58
 8001658:	4b05      	ldr	r3, [pc, #20]	@ (8001670 <HAL_I2C_MspInit+0xb4>)
 800165a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800165c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001660:	60fb      	str	r3, [r7, #12]
 8001662:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001664:	bf00      	nop
 8001666:	37b0      	adds	r7, #176	@ 0xb0
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}
 800166c:	40005800 	.word	0x40005800
 8001670:	40021000 	.word	0x40021000
 8001674:	48000400 	.word	0x48000400

08001678 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int chr)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b082      	sub	sp, #8
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&chr, 1, HAL_MAX_DELAY);
 8001680:	1d39      	adds	r1, r7, #4
 8001682:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001686:	2201      	movs	r2, #1
 8001688:	4803      	ldr	r0, [pc, #12]	@ (8001698 <__io_putchar+0x20>)
 800168a:	f006 fd0d 	bl	80080a8 <HAL_UART_Transmit>
	return chr;
 800168e:	687b      	ldr	r3, [r7, #4]
}
 8001690:	4618      	mov	r0, r3
 8001692:	3708      	adds	r7, #8
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}
 8001698:	20004988 	.word	0x20004988

0800169c <cs_low>:

/* ===== API =====*/
// BSP MCP23S17
void cs_low(void *d)   { HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, RESET); }
 800169c:	b580      	push	{r7, lr}
 800169e:	b082      	sub	sp, #8
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
 80016a4:	2200      	movs	r2, #0
 80016a6:	2180      	movs	r1, #128	@ 0x80
 80016a8:	4803      	ldr	r0, [pc, #12]	@ (80016b8 <cs_low+0x1c>)
 80016aa:	f001 fc59 	bl	8002f60 <HAL_GPIO_WritePin>
 80016ae:	bf00      	nop
 80016b0:	3708      	adds	r7, #8
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	48000400 	.word	0x48000400

080016bc <cs_high>:
void cs_high(void *d)  { HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, SET); }
 80016bc:	b580      	push	{r7, lr}
 80016be:	b082      	sub	sp, #8
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
 80016c4:	2201      	movs	r2, #1
 80016c6:	2180      	movs	r1, #128	@ 0x80
 80016c8:	4803      	ldr	r0, [pc, #12]	@ (80016d8 <cs_high+0x1c>)
 80016ca:	f001 fc49 	bl	8002f60 <HAL_GPIO_WritePin>
 80016ce:	bf00      	nop
 80016d0:	3708      	adds	r7, #8
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	48000400 	.word	0x48000400

080016dc <delay_ms>:
void delay_ms(uint32_t ms, void *d) { vTaskDelay(pdMS_TO_TICKS(ms)); }
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
 80016e4:	6039      	str	r1, [r7, #0]
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80016ec:	fb02 f303 	mul.w	r3, r2, r3
 80016f0:	4a05      	ldr	r2, [pc, #20]	@ (8001708 <delay_ms+0x2c>)
 80016f2:	fba2 2303 	umull	r2, r3, r2, r3
 80016f6:	099b      	lsrs	r3, r3, #6
 80016f8:	4618      	mov	r0, r3
 80016fa:	f008 fca3 	bl	800a044 <vTaskDelay>
 80016fe:	bf00      	nop
 8001700:	3708      	adds	r7, #8
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	10624dd3 	.word	0x10624dd3

0800170c <spi_send>:

void spi_send(const uint8_t *tx, uint8_t *rx, uint16_t len, void *d)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b084      	sub	sp, #16
 8001710:	af00      	add	r7, sp, #0
 8001712:	60f8      	str	r0, [r7, #12]
 8001714:	60b9      	str	r1, [r7, #8]
 8001716:	603b      	str	r3, [r7, #0]
 8001718:	4613      	mov	r3, r2
 800171a:	80fb      	strh	r3, [r7, #6]
	HAL_SPI_Transmit(&hspi3, tx, len, 100);
 800171c:	88fa      	ldrh	r2, [r7, #6]
 800171e:	2364      	movs	r3, #100	@ 0x64
 8001720:	68f9      	ldr	r1, [r7, #12]
 8001722:	4803      	ldr	r0, [pc, #12]	@ (8001730 <spi_send+0x24>)
 8001724:	f005 fcb2 	bl	800708c <HAL_SPI_Transmit>
}
 8001728:	bf00      	nop
 800172a:	3710      	adds	r7, #16
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	200048d4 	.word	0x200048d4

08001734 <spi_recv>:
void spi_recv(const uint8_t *tx, uint8_t *rx, uint16_t len, void *d)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b086      	sub	sp, #24
 8001738:	af02      	add	r7, sp, #8
 800173a:	60f8      	str	r0, [r7, #12]
 800173c:	60b9      	str	r1, [r7, #8]
 800173e:	603b      	str	r3, [r7, #0]
 8001740:	4613      	mov	r3, r2
 8001742:	80fb      	strh	r3, [r7, #6]
	HAL_SPI_TransmitReceive(&hspi3, tx, rx, len, 100);
 8001744:	88fb      	ldrh	r3, [r7, #6]
 8001746:	2264      	movs	r2, #100	@ 0x64
 8001748:	9200      	str	r2, [sp, #0]
 800174a:	68ba      	ldr	r2, [r7, #8]
 800174c:	68f9      	ldr	r1, [r7, #12]
 800174e:	4803      	ldr	r0, [pc, #12]	@ (800175c <spi_recv+0x28>)
 8001750:	f005 fe12 	bl	8007378 <HAL_SPI_TransmitReceive>
}
 8001754:	bf00      	nop
 8001756:	3710      	adds	r7, #16
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}
 800175c:	200048d4 	.word	0x200048d4

08001760 <drv_uart_receive>:

// BSP shell

uint8_t drv_uart_receive(char * pData, uint16_t size)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b082      	sub	sp, #8
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
 8001768:	460b      	mov	r3, r1
 800176a:	807b      	strh	r3, [r7, #2]
	HAL_UART_Receive(&huart2, (uint8_t*)pData, size, HAL_MAX_DELAY);
 800176c:	887a      	ldrh	r2, [r7, #2]
 800176e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001772:	6879      	ldr	r1, [r7, #4]
 8001774:	4803      	ldr	r0, [pc, #12]	@ (8001784 <drv_uart_receive+0x24>)
 8001776:	f006 fd20 	bl	80081ba <HAL_UART_Receive>
	return 0;
 800177a:	2300      	movs	r3, #0
}
 800177c:	4618      	mov	r0, r3
 800177e:	3708      	adds	r7, #8
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}
 8001784:	20004988 	.word	0x20004988

08001788 <drv_uart_transmit>:

uint8_t drv_uart_transmit(char * pData, uint16_t size)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b082      	sub	sp, #8
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
 8001790:	460b      	mov	r3, r1
 8001792:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, (uint8_t*)pData, size, HAL_MAX_DELAY);
 8001794:	887a      	ldrh	r2, [r7, #2]
 8001796:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800179a:	6879      	ldr	r1, [r7, #4]
 800179c:	4803      	ldr	r0, [pc, #12]	@ (80017ac <drv_uart_transmit+0x24>)
 800179e:	f006 fc83 	bl	80080a8 <HAL_UART_Transmit>
	return 0;
 80017a2:	2300      	movs	r3, #0
}
 80017a4:	4618      	mov	r0, r3
 80017a6:	3708      	adds	r7, #8
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	20004988 	.word	0x20004988

080017b0 <task_led>:
				.drv_shell_receive = drv_uart_receive
		}
};

void task_led(void * unused)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b082      	sub	sp, #8
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
	for (;;)
	{
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80017b8:	2120      	movs	r1, #32
 80017ba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017be:	f001 fbe7 	bl	8002f90 <HAL_GPIO_TogglePin>
		vTaskDelay(250);
 80017c2:	20fa      	movs	r0, #250	@ 0xfa
 80017c4:	f008 fc3e 	bl	800a044 <vTaskDelay>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80017c8:	bf00      	nop
 80017ca:	e7f5      	b.n	80017b8 <task_led+0x8>

080017cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b08a      	sub	sp, #40	@ 0x28
 80017d0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017d2:	f000 fe5f 	bl	8002494 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017d6:	f000 f8d7 	bl	8001988 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80017da:	f000 f927 	bl	8001a2c <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017de:	f7ff fe2b 	bl	8001438 <MX_GPIO_Init>
  MX_DMA_Init();
 80017e2:	f7ff fdc5 	bl	8001370 <MX_DMA_Init>
  MX_I2C2_Init();
 80017e6:	f7ff fea9 	bl	800153c <MX_I2C2_Init>
  MX_SAI2_Init();
 80017ea:	f000 f961 	bl	8001ab0 <MX_SAI2_Init>
  MX_SPI3_Init();
 80017ee:	f000 faa3 	bl	8001d38 <MX_SPI3_Init>
  MX_USART2_UART_Init();
 80017f2:	f000 fce1 	bl	80021b8 <MX_USART2_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80017f6:	f000 fd6b 	bl	80022d0 <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */
	__HAL_SAI_ENABLE(&hsai_BlockA2);
 80017fa:	4b4c      	ldr	r3, [pc, #304]	@ (800192c <main+0x160>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	681a      	ldr	r2, [r3, #0]
 8001800:	4b4a      	ldr	r3, [pc, #296]	@ (800192c <main+0x160>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001808:	601a      	str	r2, [r3, #0]
	__HAL_SAI_ENABLE(&hsai_BlockB2);
 800180a:	4b49      	ldr	r3, [pc, #292]	@ (8001930 <main+0x164>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	681a      	ldr	r2, [r3, #0]
 8001810:	4b47      	ldr	r3, [pc, #284]	@ (8001930 <main+0x164>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001818:	601a      	str	r2, [r3, #0]

	/*handlers */

	// --------- MCP23s17
	mcp = (mcp23s17_handle_t){
 800181a:	4b46      	ldr	r3, [pc, #280]	@ (8001934 <main+0x168>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	4a46      	ldr	r2, [pc, #280]	@ (8001938 <main+0x16c>)
 8001820:	2100      	movs	r1, #0
 8001822:	7011      	strb	r1, [r2, #0]
 8001824:	4a44      	ldr	r2, [pc, #272]	@ (8001938 <main+0x16c>)
 8001826:	2100      	movs	r1, #0
 8001828:	6051      	str	r1, [r2, #4]
 800182a:	4a43      	ldr	r2, [pc, #268]	@ (8001938 <main+0x16c>)
 800182c:	4943      	ldr	r1, [pc, #268]	@ (800193c <main+0x170>)
 800182e:	6091      	str	r1, [r2, #8]
 8001830:	4a41      	ldr	r2, [pc, #260]	@ (8001938 <main+0x16c>)
 8001832:	4943      	ldr	r1, [pc, #268]	@ (8001940 <main+0x174>)
 8001834:	60d1      	str	r1, [r2, #12]
 8001836:	4a40      	ldr	r2, [pc, #256]	@ (8001938 <main+0x16c>)
 8001838:	4942      	ldr	r1, [pc, #264]	@ (8001944 <main+0x178>)
 800183a:	6111      	str	r1, [r2, #16]
 800183c:	4a3e      	ldr	r2, [pc, #248]	@ (8001938 <main+0x16c>)
 800183e:	4942      	ldr	r1, [pc, #264]	@ (8001948 <main+0x17c>)
 8001840:	6151      	str	r1, [r2, #20]
 8001842:	4a3d      	ldr	r2, [pc, #244]	@ (8001938 <main+0x16c>)
 8001844:	4941      	ldr	r1, [pc, #260]	@ (800194c <main+0x180>)
 8001846:	6191      	str	r1, [r2, #24]
 8001848:	4a3b      	ldr	r2, [pc, #236]	@ (8001938 <main+0x16c>)
 800184a:	61d3      	str	r3, [r2, #28]
				.spi_receive = spi_recv,
				.spi_transmit = spi_send,
				.delay_ms     = delay_ms,
				.mutex        = mutex
	};
	mcp23s17_init(&mcp);
 800184c:	483a      	ldr	r0, [pc, #232]	@ (8001938 <main+0x16c>)
 800184e:	f007 fd5f 	bl	8009310 <mcp23s17_init>

	// --------- SGTL5000 ----------
	h_sgtl5000.hi2c = &hi2c2;
 8001852:	4b3f      	ldr	r3, [pc, #252]	@ (8001950 <main+0x184>)
 8001854:	4a3f      	ldr	r2, [pc, #252]	@ (8001954 <main+0x188>)
 8001856:	601a      	str	r2, [r3, #0]
	h_sgtl5000.dev_address = SGTL5000_DEVADDRESS;
 8001858:	4b3d      	ldr	r3, [pc, #244]	@ (8001950 <main+0x184>)
 800185a:	2214      	movs	r2, #20
 800185c:	809a      	strh	r2, [r3, #4]
	sgtl5000_init(&h_sgtl5000);
 800185e:	483c      	ldr	r0, [pc, #240]	@ (8001950 <main+0x184>)
 8001860:	f009 fec8 	bl	800b5f4 <sgtl5000_init>

	//-------- SAI ------
	sai_tx_sem=xSemaphoreCreateBinary();
 8001864:	2203      	movs	r2, #3
 8001866:	2100      	movs	r1, #0
 8001868:	2001      	movs	r0, #1
 800186a:	f007 ffc1 	bl	80097f0 <xQueueGenericCreate>
 800186e:	4603      	mov	r3, r0
 8001870:	4a39      	ldr	r2, [pc, #228]	@ (8001958 <main+0x18c>)
 8001872:	6013      	str	r3, [r2, #0]
	sai_rx_sem=xSemaphoreCreateBinary();
 8001874:	2203      	movs	r2, #3
 8001876:	2100      	movs	r1, #0
 8001878:	2001      	movs	r0, #1
 800187a:	f007 ffb9 	bl	80097f0 <xQueueGenericCreate>
 800187e:	4603      	mov	r3, r0
 8001880:	4a36      	ldr	r2, [pc, #216]	@ (800195c <main+0x190>)
 8001882:	6013      	str	r3, [r2, #0]

	if (xTaskCreate(task_shell, "Shell", 512, NULL, 2, NULL) != pdPASS)
 8001884:	2300      	movs	r3, #0
 8001886:	9301      	str	r3, [sp, #4]
 8001888:	2302      	movs	r3, #2
 800188a:	9300      	str	r3, [sp, #0]
 800188c:	2300      	movs	r3, #0
 800188e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001892:	4933      	ldr	r1, [pc, #204]	@ (8001960 <main+0x194>)
 8001894:	4833      	ldr	r0, [pc, #204]	@ (8001964 <main+0x198>)
 8001896:	f008 fa85 	bl	8009da4 <xTaskCreate>
 800189a:	4603      	mov	r3, r0
 800189c:	2b01      	cmp	r3, #1
 800189e:	d004      	beq.n	80018aa <main+0xde>
	{
		printf("Error creating task Shell\r\n");
 80018a0:	4831      	ldr	r0, [pc, #196]	@ (8001968 <main+0x19c>)
 80018a2:	f00a fba7 	bl	800bff4 <puts>
		Error_Handler();
 80018a6:	f000 f8fd 	bl	8001aa4 <Error_Handler>
	}

	if (xTaskCreate(task_led, "LED", 128, NULL, 1, NULL) != pdPASS)
 80018aa:	2300      	movs	r3, #0
 80018ac:	9301      	str	r3, [sp, #4]
 80018ae:	2301      	movs	r3, #1
 80018b0:	9300      	str	r3, [sp, #0]
 80018b2:	2300      	movs	r3, #0
 80018b4:	2280      	movs	r2, #128	@ 0x80
 80018b6:	492d      	ldr	r1, [pc, #180]	@ (800196c <main+0x1a0>)
 80018b8:	482d      	ldr	r0, [pc, #180]	@ (8001970 <main+0x1a4>)
 80018ba:	f008 fa73 	bl	8009da4 <xTaskCreate>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b01      	cmp	r3, #1
 80018c2:	d004      	beq.n	80018ce <main+0x102>
	{
		printf("Error creating task LED\r\n");
 80018c4:	482b      	ldr	r0, [pc, #172]	@ (8001974 <main+0x1a8>)
 80018c6:	f00a fb95 	bl	800bff4 <puts>
		Error_Handler();
 80018ca:	f000 f8eb 	bl	8001aa4 <Error_Handler>
	}

	if (xTaskCreate(audio_task, "AUDIO", 1024, NULL, 3, NULL) != pdPASS)
 80018ce:	2300      	movs	r3, #0
 80018d0:	9301      	str	r3, [sp, #4]
 80018d2:	2303      	movs	r3, #3
 80018d4:	9300      	str	r3, [sp, #0]
 80018d6:	2300      	movs	r3, #0
 80018d8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80018dc:	4926      	ldr	r1, [pc, #152]	@ (8001978 <main+0x1ac>)
 80018de:	4827      	ldr	r0, [pc, #156]	@ (800197c <main+0x1b0>)
 80018e0:	f008 fa60 	bl	8009da4 <xTaskCreate>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b01      	cmp	r3, #1
 80018e8:	d004      	beq.n	80018f4 <main+0x128>
	{
		printf("Error creating task LED\r\n");
 80018ea:	4822      	ldr	r0, [pc, #136]	@ (8001974 <main+0x1a8>)
 80018ec:	f00a fb82 	bl	800bff4 <puts>
		Error_Handler();
 80018f0:	f000 f8d8 	bl	8001aa4 <Error_Handler>
	}

	if (xTaskCreate(audio_process_task, "AUDIO In", 1024, NULL, 4, NULL) != pdPASS)
 80018f4:	2300      	movs	r3, #0
 80018f6:	9301      	str	r3, [sp, #4]
 80018f8:	2304      	movs	r3, #4
 80018fa:	9300      	str	r3, [sp, #0]
 80018fc:	2300      	movs	r3, #0
 80018fe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001902:	491f      	ldr	r1, [pc, #124]	@ (8001980 <main+0x1b4>)
 8001904:	481f      	ldr	r0, [pc, #124]	@ (8001984 <main+0x1b8>)
 8001906:	f008 fa4d 	bl	8009da4 <xTaskCreate>
 800190a:	4603      	mov	r3, r0
 800190c:	2b01      	cmp	r3, #1
 800190e:	d004      	beq.n	800191a <main+0x14e>
		{
			printf("Error creating task LED\r\n");
 8001910:	4818      	ldr	r0, [pc, #96]	@ (8001974 <main+0x1a8>)
 8001912:	f00a fb6f 	bl	800bff4 <puts>
			Error_Handler();
 8001916:	f000 f8c5 	bl	8001aa4 <Error_Handler>
		}

	vTaskStartScheduler();
 800191a:	f008 fbc9 	bl	800a0b0 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 800191e:	f7ff fd67 	bl	80013f0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001922:	f007 fde0 	bl	80094e6 <osKernelStart>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */



	while (1)
 8001926:	bf00      	nop
 8001928:	e7fd      	b.n	8001926 <main+0x15a>
 800192a:	bf00      	nop
 800192c:	20004738 	.word	0x20004738
 8001930:	200047bc 	.word	0x200047bc
 8001934:	2000472c 	.word	0x2000472c
 8001938:	200046f4 	.word	0x200046f4
 800193c:	0800169d 	.word	0x0800169d
 8001940:	080016bd 	.word	0x080016bd
 8001944:	08001735 	.word	0x08001735
 8001948:	0800170d 	.word	0x0800170d
 800194c:	080016dd 	.word	0x080016dd
 8001950:	20004714 	.word	0x20004714
 8001954:	200046a0 	.word	0x200046a0
 8001958:	20004730 	.word	0x20004730
 800195c:	20004734 	.word	0x20004734
 8001960:	0800d1a8 	.word	0x0800d1a8
 8001964:	0800bab1 	.word	0x0800bab1
 8001968:	0800d1b0 	.word	0x0800d1b0
 800196c:	0800d1cc 	.word	0x0800d1cc
 8001970:	080017b1 	.word	0x080017b1
 8001974:	0800d1d0 	.word	0x0800d1d0
 8001978:	0800d1ec 	.word	0x0800d1ec
 800197c:	08001045 	.word	0x08001045
 8001980:	0800d1f4 	.word	0x0800d1f4
 8001984:	08001105 	.word	0x08001105

08001988 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b096      	sub	sp, #88	@ 0x58
 800198c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800198e:	f107 0314 	add.w	r3, r7, #20
 8001992:	2244      	movs	r2, #68	@ 0x44
 8001994:	2100      	movs	r1, #0
 8001996:	4618      	mov	r0, r3
 8001998:	f00a fc42 	bl	800c220 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800199c:	463b      	mov	r3, r7
 800199e:	2200      	movs	r2, #0
 80019a0:	601a      	str	r2, [r3, #0]
 80019a2:	605a      	str	r2, [r3, #4]
 80019a4:	609a      	str	r2, [r3, #8]
 80019a6:	60da      	str	r2, [r3, #12]
 80019a8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80019aa:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80019ae:	f002 fa6d 	bl	8003e8c <HAL_PWREx_ControlVoltageScaling>
 80019b2:	4603      	mov	r3, r0
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d001      	beq.n	80019bc <SystemClock_Config+0x34>
  {
    Error_Handler();
 80019b8:	f000 f874 	bl	8001aa4 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80019bc:	2310      	movs	r3, #16
 80019be:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80019c0:	2301      	movs	r3, #1
 80019c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80019c4:	2300      	movs	r3, #0
 80019c6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_7;
 80019c8:	2370      	movs	r3, #112	@ 0x70
 80019ca:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019cc:	2302      	movs	r3, #2
 80019ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80019d0:	2301      	movs	r3, #1
 80019d2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80019d4:	2301      	movs	r3, #1
 80019d6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 20;
 80019d8:	2314      	movs	r3, #20
 80019da:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80019dc:	2307      	movs	r3, #7
 80019de:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 80019e0:	2304      	movs	r3, #4
 80019e2:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80019e4:	2302      	movs	r3, #2
 80019e6:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019e8:	f107 0314 	add.w	r3, r7, #20
 80019ec:	4618      	mov	r0, r3
 80019ee:	f002 fab3 	bl	8003f58 <HAL_RCC_OscConfig>
 80019f2:	4603      	mov	r3, r0
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d001      	beq.n	80019fc <SystemClock_Config+0x74>
  {
    Error_Handler();
 80019f8:	f000 f854 	bl	8001aa4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019fc:	230f      	movs	r3, #15
 80019fe:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a00:	2303      	movs	r3, #3
 8001a02:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a04:	2300      	movs	r3, #0
 8001a06:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001a10:	463b      	mov	r3, r7
 8001a12:	2104      	movs	r1, #4
 8001a14:	4618      	mov	r0, r3
 8001a16:	f002 fe7b 	bl	8004710 <HAL_RCC_ClockConfig>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d001      	beq.n	8001a24 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001a20:	f000 f840 	bl	8001aa4 <Error_Handler>
  }
}
 8001a24:	bf00      	nop
 8001a26:	3758      	adds	r7, #88	@ 0x58
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}

08001a2c <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b0a2      	sub	sp, #136	@ 0x88
 8001a30:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a32:	463b      	mov	r3, r7
 8001a34:	2288      	movs	r2, #136	@ 0x88
 8001a36:	2100      	movs	r1, #0
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f00a fbf1 	bl	800c220 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8001a3e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a42:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI2;
 8001a44:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001a48:	66bb      	str	r3, [r7, #104]	@ 0x68
  PeriphClkInit.PLLSAI2.PLLSAI2Source = RCC_PLLSOURCE_MSI;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	623b      	str	r3, [r7, #32]
  PeriphClkInit.PLLSAI2.PLLSAI2M = 1;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInit.PLLSAI2.PLLSAI2N = 26;
 8001a52:	231a      	movs	r3, #26
 8001a54:	62bb      	str	r3, [r7, #40]	@ 0x28
  PeriphClkInit.PLLSAI2.PLLSAI2P = RCC_PLLP_DIV17;
 8001a56:	2311      	movs	r3, #17
 8001a58:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInit.PLLSAI2.PLLSAI2R = RCC_PLLR_DIV2;
 8001a5a:	2302      	movs	r3, #2
 8001a5c:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInit.PLLSAI2.PLLSAI2ClockOut = RCC_PLLSAI2_SAI2CLK;
 8001a5e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001a62:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a64:	463b      	mov	r3, r7
 8001a66:	4618      	mov	r0, r3
 8001a68:	f003 f8a8 	bl	8004bbc <HAL_RCCEx_PeriphCLKConfig>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d001      	beq.n	8001a76 <PeriphCommonClock_Config+0x4a>
  {
    Error_Handler();
 8001a72:	f000 f817 	bl	8001aa4 <Error_Handler>
  }
}
 8001a76:	bf00      	nop
 8001a78:	3788      	adds	r7, #136	@ 0x88
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}
	...

08001a80 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b082      	sub	sp, #8
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a04      	ldr	r2, [pc, #16]	@ (8001aa0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d101      	bne.n	8001a96 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001a92:	f000 fd1f 	bl	80024d4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001a96:	bf00      	nop
 8001a98:	3708      	adds	r7, #8
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	40001000 	.word	0x40001000

08001aa4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001aa8:	b672      	cpsid	i
}
 8001aaa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001aac:	bf00      	nop
 8001aae:	e7fd      	b.n	8001aac <Error_Handler+0x8>

08001ab0 <MX_SAI2_Init>:
DMA_HandleTypeDef hdma_sai2_a;
DMA_HandleTypeDef hdma_sai2_b;

/* SAI2 init function */
void MX_SAI2_Init(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */

  hsai_BlockA2.Instance = SAI2_Block_A;
 8001ab4:	4b2a      	ldr	r3, [pc, #168]	@ (8001b60 <MX_SAI2_Init+0xb0>)
 8001ab6:	4a2b      	ldr	r2, [pc, #172]	@ (8001b64 <MX_SAI2_Init+0xb4>)
 8001ab8:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8001aba:	4b29      	ldr	r3, [pc, #164]	@ (8001b60 <MX_SAI2_Init+0xb0>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8001ac0:	4b27      	ldr	r3, [pc, #156]	@ (8001b60 <MX_SAI2_Init+0xb0>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8001ac6:	4b26      	ldr	r3, [pc, #152]	@ (8001b60 <MX_SAI2_Init+0xb0>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8001acc:	4b24      	ldr	r3, [pc, #144]	@ (8001b60 <MX_SAI2_Init+0xb0>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8001ad2:	4b23      	ldr	r3, [pc, #140]	@ (8001b60 <MX_SAI2_Init+0xb0>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 8001ad8:	4b21      	ldr	r3, [pc, #132]	@ (8001b60 <MX_SAI2_Init+0xb0>)
 8001ada:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8001ade:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_OUTBLOCKA_ENABLE;
 8001ae0:	4b1f      	ldr	r3, [pc, #124]	@ (8001b60 <MX_SAI2_Init+0xb0>)
 8001ae2:	2201      	movs	r2, #1
 8001ae4:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8001ae6:	4b1e      	ldr	r3, [pc, #120]	@ (8001b60 <MX_SAI2_Init+0xb0>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8001aec:	4b1c      	ldr	r3, [pc, #112]	@ (8001b60 <MX_SAI2_Init+0xb0>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8001af2:	4b1b      	ldr	r3, [pc, #108]	@ (8001b60 <MX_SAI2_Init+0xb0>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockA2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8001af8:	2302      	movs	r3, #2
 8001afa:	2200      	movs	r2, #0
 8001afc:	2100      	movs	r1, #0
 8001afe:	4818      	ldr	r0, [pc, #96]	@ (8001b60 <MX_SAI2_Init+0xb0>)
 8001b00:	f004 fb76 	bl	80061f0 <HAL_SAI_InitProtocol>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d001      	beq.n	8001b0e <MX_SAI2_Init+0x5e>
  {
    Error_Handler();
 8001b0a:	f7ff ffcb 	bl	8001aa4 <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 8001b0e:	4b16      	ldr	r3, [pc, #88]	@ (8001b68 <MX_SAI2_Init+0xb8>)
 8001b10:	4a16      	ldr	r2, [pc, #88]	@ (8001b6c <MX_SAI2_Init+0xbc>)
 8001b12:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 8001b14:	4b14      	ldr	r3, [pc, #80]	@ (8001b68 <MX_SAI2_Init+0xb8>)
 8001b16:	2203      	movs	r2, #3
 8001b18:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 8001b1a:	4b13      	ldr	r3, [pc, #76]	@ (8001b68 <MX_SAI2_Init+0xb8>)
 8001b1c:	2201      	movs	r2, #1
 8001b1e:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8001b20:	4b11      	ldr	r3, [pc, #68]	@ (8001b68 <MX_SAI2_Init+0xb8>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8001b26:	4b10      	ldr	r3, [pc, #64]	@ (8001b68 <MX_SAI2_Init+0xb8>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_OUTBLOCKA_ENABLE;
 8001b2c:	4b0e      	ldr	r3, [pc, #56]	@ (8001b68 <MX_SAI2_Init+0xb8>)
 8001b2e:	2201      	movs	r2, #1
 8001b30:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 8001b32:	4b0d      	ldr	r3, [pc, #52]	@ (8001b68 <MX_SAI2_Init+0xb8>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8001b38:	4b0b      	ldr	r3, [pc, #44]	@ (8001b68 <MX_SAI2_Init+0xb8>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8001b3e:	4b0a      	ldr	r3, [pc, #40]	@ (8001b68 <MX_SAI2_Init+0xb8>)
 8001b40:	2200      	movs	r2, #0
 8001b42:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockB2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8001b44:	2302      	movs	r3, #2
 8001b46:	2200      	movs	r2, #0
 8001b48:	2100      	movs	r1, #0
 8001b4a:	4807      	ldr	r0, [pc, #28]	@ (8001b68 <MX_SAI2_Init+0xb8>)
 8001b4c:	f004 fb50 	bl	80061f0 <HAL_SAI_InitProtocol>
 8001b50:	4603      	mov	r3, r0
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d001      	beq.n	8001b5a <MX_SAI2_Init+0xaa>
  {
    Error_Handler();
 8001b56:	f7ff ffa5 	bl	8001aa4 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8001b5a:	bf00      	nop
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	20004738 	.word	0x20004738
 8001b64:	40015804 	.word	0x40015804
 8001b68:	200047bc 	.word	0x200047bc
 8001b6c:	40015824 	.word	0x40015824

08001b70 <HAL_SAI_MspInit>:
static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b08a      	sub	sp, #40	@ 0x28
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(saiHandle->Instance==SAI2_Block_A)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a64      	ldr	r2, [pc, #400]	@ (8001d10 <HAL_SAI_MspInit+0x1a0>)
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d15e      	bne.n	8001c40 <HAL_SAI_MspInit+0xd0>
    {
    /* SAI2 clock enable */
    if (SAI2_client == 0)
 8001b82:	4b64      	ldr	r3, [pc, #400]	@ (8001d14 <HAL_SAI_MspInit+0x1a4>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d113      	bne.n	8001bb2 <HAL_SAI_MspInit+0x42>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8001b8a:	4b63      	ldr	r3, [pc, #396]	@ (8001d18 <HAL_SAI_MspInit+0x1a8>)
 8001b8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b8e:	4a62      	ldr	r2, [pc, #392]	@ (8001d18 <HAL_SAI_MspInit+0x1a8>)
 8001b90:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001b94:	6613      	str	r3, [r2, #96]	@ 0x60
 8001b96:	4b60      	ldr	r3, [pc, #384]	@ (8001d18 <HAL_SAI_MspInit+0x1a8>)
 8001b98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b9e:	613b      	str	r3, [r7, #16]
 8001ba0:	693b      	ldr	r3, [r7, #16]

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI2_IRQn, 5, 0);
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	2105      	movs	r1, #5
 8001ba6:	204b      	movs	r0, #75	@ 0x4b
 8001ba8:	f000 fd90 	bl	80026cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI2_IRQn);
 8001bac:	204b      	movs	r0, #75	@ 0x4b
 8001bae:	f000 fda9 	bl	8002704 <HAL_NVIC_EnableIRQ>
    }
    SAI2_client ++;
 8001bb2:	4b58      	ldr	r3, [pc, #352]	@ (8001d14 <HAL_SAI_MspInit+0x1a4>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	3301      	adds	r3, #1
 8001bb8:	4a56      	ldr	r2, [pc, #344]	@ (8001d14 <HAL_SAI_MspInit+0x1a4>)
 8001bba:	6013      	str	r3, [r2, #0]
    PB12     ------> SAI2_FS_A
    PB13     ------> SAI2_SCK_A
    PB14     ------> SAI2_MCLK_A
    PB15     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001bbc:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001bc0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bc2:	2302      	movs	r3, #2
 8001bc4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8001bce:	230d      	movs	r3, #13
 8001bd0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bd2:	f107 0314 	add.w	r3, r7, #20
 8001bd6:	4619      	mov	r1, r3
 8001bd8:	4850      	ldr	r0, [pc, #320]	@ (8001d1c <HAL_SAI_MspInit+0x1ac>)
 8001bda:	f001 f817 	bl	8002c0c <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_a.Instance = DMA1_Channel6;
 8001bde:	4b50      	ldr	r3, [pc, #320]	@ (8001d20 <HAL_SAI_MspInit+0x1b0>)
 8001be0:	4a50      	ldr	r2, [pc, #320]	@ (8001d24 <HAL_SAI_MspInit+0x1b4>)
 8001be2:	601a      	str	r2, [r3, #0]
    hdma_sai2_a.Init.Request = DMA_REQUEST_1;
 8001be4:	4b4e      	ldr	r3, [pc, #312]	@ (8001d20 <HAL_SAI_MspInit+0x1b0>)
 8001be6:	2201      	movs	r2, #1
 8001be8:	605a      	str	r2, [r3, #4]
    hdma_sai2_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001bea:	4b4d      	ldr	r3, [pc, #308]	@ (8001d20 <HAL_SAI_MspInit+0x1b0>)
 8001bec:	2210      	movs	r2, #16
 8001bee:	609a      	str	r2, [r3, #8]
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8001bf0:	4b4b      	ldr	r3, [pc, #300]	@ (8001d20 <HAL_SAI_MspInit+0x1b0>)
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	60da      	str	r2, [r3, #12]
    hdma_sai2_a.Init.MemInc = DMA_MINC_ENABLE;
 8001bf6:	4b4a      	ldr	r3, [pc, #296]	@ (8001d20 <HAL_SAI_MspInit+0x1b0>)
 8001bf8:	2280      	movs	r2, #128	@ 0x80
 8001bfa:	611a      	str	r2, [r3, #16]
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001bfc:	4b48      	ldr	r3, [pc, #288]	@ (8001d20 <HAL_SAI_MspInit+0x1b0>)
 8001bfe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001c02:	615a      	str	r2, [r3, #20]
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001c04:	4b46      	ldr	r3, [pc, #280]	@ (8001d20 <HAL_SAI_MspInit+0x1b0>)
 8001c06:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001c0a:	619a      	str	r2, [r3, #24]
    hdma_sai2_a.Init.Mode = DMA_CIRCULAR;
 8001c0c:	4b44      	ldr	r3, [pc, #272]	@ (8001d20 <HAL_SAI_MspInit+0x1b0>)
 8001c0e:	2220      	movs	r2, #32
 8001c10:	61da      	str	r2, [r3, #28]
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_LOW;
 8001c12:	4b43      	ldr	r3, [pc, #268]	@ (8001d20 <HAL_SAI_MspInit+0x1b0>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 8001c18:	4841      	ldr	r0, [pc, #260]	@ (8001d20 <HAL_SAI_MspInit+0x1b0>)
 8001c1a:	f000 fd81 	bl	8002720 <HAL_DMA_Init>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d001      	beq.n	8001c28 <HAL_SAI_MspInit+0xb8>
    {
      Error_Handler();
 8001c24:	f7ff ff3e 	bl	8001aa4 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai2_a);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	4a3d      	ldr	r2, [pc, #244]	@ (8001d20 <HAL_SAI_MspInit+0x1b0>)
 8001c2c:	671a      	str	r2, [r3, #112]	@ 0x70
 8001c2e:	4a3c      	ldr	r2, [pc, #240]	@ (8001d20 <HAL_SAI_MspInit+0x1b0>)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai2_a);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	4a3a      	ldr	r2, [pc, #232]	@ (8001d20 <HAL_SAI_MspInit+0x1b0>)
 8001c38:	66da      	str	r2, [r3, #108]	@ 0x6c
 8001c3a:	4a39      	ldr	r2, [pc, #228]	@ (8001d20 <HAL_SAI_MspInit+0x1b0>)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if(saiHandle->Instance==SAI2_Block_B)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a38      	ldr	r2, [pc, #224]	@ (8001d28 <HAL_SAI_MspInit+0x1b8>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d15e      	bne.n	8001d08 <HAL_SAI_MspInit+0x198>
    {
      /* SAI2 clock enable */
      if (SAI2_client == 0)
 8001c4a:	4b32      	ldr	r3, [pc, #200]	@ (8001d14 <HAL_SAI_MspInit+0x1a4>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d113      	bne.n	8001c7a <HAL_SAI_MspInit+0x10a>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8001c52:	4b31      	ldr	r3, [pc, #196]	@ (8001d18 <HAL_SAI_MspInit+0x1a8>)
 8001c54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c56:	4a30      	ldr	r2, [pc, #192]	@ (8001d18 <HAL_SAI_MspInit+0x1a8>)
 8001c58:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001c5c:	6613      	str	r3, [r2, #96]	@ 0x60
 8001c5e:	4b2e      	ldr	r3, [pc, #184]	@ (8001d18 <HAL_SAI_MspInit+0x1a8>)
 8001c60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c62:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c66:	60fb      	str	r3, [r7, #12]
 8001c68:	68fb      	ldr	r3, [r7, #12]

      /* Peripheral interrupt init*/
      HAL_NVIC_SetPriority(SAI2_IRQn, 5, 0);
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	2105      	movs	r1, #5
 8001c6e:	204b      	movs	r0, #75	@ 0x4b
 8001c70:	f000 fd2c 	bl	80026cc <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(SAI2_IRQn);
 8001c74:	204b      	movs	r0, #75	@ 0x4b
 8001c76:	f000 fd45 	bl	8002704 <HAL_NVIC_EnableIRQ>
      }
    SAI2_client ++;
 8001c7a:	4b26      	ldr	r3, [pc, #152]	@ (8001d14 <HAL_SAI_MspInit+0x1a4>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	3301      	adds	r3, #1
 8001c80:	4a24      	ldr	r2, [pc, #144]	@ (8001d14 <HAL_SAI_MspInit+0x1a4>)
 8001c82:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PC12     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001c84:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c8a:	2302      	movs	r3, #2
 8001c8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c92:	2300      	movs	r3, #0
 8001c94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8001c96:	230d      	movs	r3, #13
 8001c98:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c9a:	f107 0314 	add.w	r3, r7, #20
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	4822      	ldr	r0, [pc, #136]	@ (8001d2c <HAL_SAI_MspInit+0x1bc>)
 8001ca2:	f000 ffb3 	bl	8002c0c <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_b.Instance = DMA1_Channel7;
 8001ca6:	4b22      	ldr	r3, [pc, #136]	@ (8001d30 <HAL_SAI_MspInit+0x1c0>)
 8001ca8:	4a22      	ldr	r2, [pc, #136]	@ (8001d34 <HAL_SAI_MspInit+0x1c4>)
 8001caa:	601a      	str	r2, [r3, #0]
    hdma_sai2_b.Init.Request = DMA_REQUEST_1;
 8001cac:	4b20      	ldr	r3, [pc, #128]	@ (8001d30 <HAL_SAI_MspInit+0x1c0>)
 8001cae:	2201      	movs	r2, #1
 8001cb0:	605a      	str	r2, [r3, #4]
    hdma_sai2_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001cb2:	4b1f      	ldr	r3, [pc, #124]	@ (8001d30 <HAL_SAI_MspInit+0x1c0>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	609a      	str	r2, [r3, #8]
    hdma_sai2_b.Init.PeriphInc = DMA_PINC_DISABLE;
 8001cb8:	4b1d      	ldr	r3, [pc, #116]	@ (8001d30 <HAL_SAI_MspInit+0x1c0>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	60da      	str	r2, [r3, #12]
    hdma_sai2_b.Init.MemInc = DMA_MINC_ENABLE;
 8001cbe:	4b1c      	ldr	r3, [pc, #112]	@ (8001d30 <HAL_SAI_MspInit+0x1c0>)
 8001cc0:	2280      	movs	r2, #128	@ 0x80
 8001cc2:	611a      	str	r2, [r3, #16]
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001cc4:	4b1a      	ldr	r3, [pc, #104]	@ (8001d30 <HAL_SAI_MspInit+0x1c0>)
 8001cc6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001cca:	615a      	str	r2, [r3, #20]
    hdma_sai2_b.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001ccc:	4b18      	ldr	r3, [pc, #96]	@ (8001d30 <HAL_SAI_MspInit+0x1c0>)
 8001cce:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001cd2:	619a      	str	r2, [r3, #24]
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 8001cd4:	4b16      	ldr	r3, [pc, #88]	@ (8001d30 <HAL_SAI_MspInit+0x1c0>)
 8001cd6:	2220      	movs	r2, #32
 8001cd8:	61da      	str	r2, [r3, #28]
    hdma_sai2_b.Init.Priority = DMA_PRIORITY_LOW;
 8001cda:	4b15      	ldr	r3, [pc, #84]	@ (8001d30 <HAL_SAI_MspInit+0x1c0>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_b) != HAL_OK)
 8001ce0:	4813      	ldr	r0, [pc, #76]	@ (8001d30 <HAL_SAI_MspInit+0x1c0>)
 8001ce2:	f000 fd1d 	bl	8002720 <HAL_DMA_Init>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d001      	beq.n	8001cf0 <HAL_SAI_MspInit+0x180>
    {
      Error_Handler();
 8001cec:	f7ff feda 	bl	8001aa4 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai2_b);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	4a0f      	ldr	r2, [pc, #60]	@ (8001d30 <HAL_SAI_MspInit+0x1c0>)
 8001cf4:	671a      	str	r2, [r3, #112]	@ 0x70
 8001cf6:	4a0e      	ldr	r2, [pc, #56]	@ (8001d30 <HAL_SAI_MspInit+0x1c0>)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai2_b);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	4a0c      	ldr	r2, [pc, #48]	@ (8001d30 <HAL_SAI_MspInit+0x1c0>)
 8001d00:	66da      	str	r2, [r3, #108]	@ 0x6c
 8001d02:	4a0b      	ldr	r2, [pc, #44]	@ (8001d30 <HAL_SAI_MspInit+0x1c0>)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	6293      	str	r3, [r2, #40]	@ 0x28
    }
}
 8001d08:	bf00      	nop
 8001d0a:	3728      	adds	r7, #40	@ 0x28
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bd80      	pop	{r7, pc}
 8001d10:	40015804 	.word	0x40015804
 8001d14:	200048d0 	.word	0x200048d0
 8001d18:	40021000 	.word	0x40021000
 8001d1c:	48000400 	.word	0x48000400
 8001d20:	20004840 	.word	0x20004840
 8001d24:	4002006c 	.word	0x4002006c
 8001d28:	40015824 	.word	0x40015824
 8001d2c:	48000800 	.word	0x48000800
 8001d30:	20004888 	.word	0x20004888
 8001d34:	40020080 	.word	0x40020080

08001d38 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001d3c:	4b1b      	ldr	r3, [pc, #108]	@ (8001dac <MX_SPI3_Init+0x74>)
 8001d3e:	4a1c      	ldr	r2, [pc, #112]	@ (8001db0 <MX_SPI3_Init+0x78>)
 8001d40:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001d42:	4b1a      	ldr	r3, [pc, #104]	@ (8001dac <MX_SPI3_Init+0x74>)
 8001d44:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001d48:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001d4a:	4b18      	ldr	r3, [pc, #96]	@ (8001dac <MX_SPI3_Init+0x74>)
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d50:	4b16      	ldr	r3, [pc, #88]	@ (8001dac <MX_SPI3_Init+0x74>)
 8001d52:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001d56:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d58:	4b14      	ldr	r3, [pc, #80]	@ (8001dac <MX_SPI3_Init+0x74>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d5e:	4b13      	ldr	r3, [pc, #76]	@ (8001dac <MX_SPI3_Init+0x74>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001d64:	4b11      	ldr	r3, [pc, #68]	@ (8001dac <MX_SPI3_Init+0x74>)
 8001d66:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001d6a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001d6c:	4b0f      	ldr	r3, [pc, #60]	@ (8001dac <MX_SPI3_Init+0x74>)
 8001d6e:	2210      	movs	r2, #16
 8001d70:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d72:	4b0e      	ldr	r3, [pc, #56]	@ (8001dac <MX_SPI3_Init+0x74>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d78:	4b0c      	ldr	r3, [pc, #48]	@ (8001dac <MX_SPI3_Init+0x74>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d7e:	4b0b      	ldr	r3, [pc, #44]	@ (8001dac <MX_SPI3_Init+0x74>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001d84:	4b09      	ldr	r3, [pc, #36]	@ (8001dac <MX_SPI3_Init+0x74>)
 8001d86:	2207      	movs	r2, #7
 8001d88:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001d8a:	4b08      	ldr	r3, [pc, #32]	@ (8001dac <MX_SPI3_Init+0x74>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001d90:	4b06      	ldr	r3, [pc, #24]	@ (8001dac <MX_SPI3_Init+0x74>)
 8001d92:	2208      	movs	r2, #8
 8001d94:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001d96:	4805      	ldr	r0, [pc, #20]	@ (8001dac <MX_SPI3_Init+0x74>)
 8001d98:	f005 f8d5 	bl	8006f46 <HAL_SPI_Init>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d001      	beq.n	8001da6 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001da2:	f7ff fe7f 	bl	8001aa4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001da6:	bf00      	nop
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	bf00      	nop
 8001dac:	200048d4 	.word	0x200048d4
 8001db0:	40003c00 	.word	0x40003c00

08001db4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b08a      	sub	sp, #40	@ 0x28
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dbc:	f107 0314 	add.w	r3, r7, #20
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	601a      	str	r2, [r3, #0]
 8001dc4:	605a      	str	r2, [r3, #4]
 8001dc6:	609a      	str	r2, [r3, #8]
 8001dc8:	60da      	str	r2, [r3, #12]
 8001dca:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a25      	ldr	r2, [pc, #148]	@ (8001e68 <HAL_SPI_MspInit+0xb4>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d144      	bne.n	8001e60 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001dd6:	4b25      	ldr	r3, [pc, #148]	@ (8001e6c <HAL_SPI_MspInit+0xb8>)
 8001dd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dda:	4a24      	ldr	r2, [pc, #144]	@ (8001e6c <HAL_SPI_MspInit+0xb8>)
 8001ddc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001de0:	6593      	str	r3, [r2, #88]	@ 0x58
 8001de2:	4b22      	ldr	r3, [pc, #136]	@ (8001e6c <HAL_SPI_MspInit+0xb8>)
 8001de4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001de6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001dea:	613b      	str	r3, [r7, #16]
 8001dec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dee:	4b1f      	ldr	r3, [pc, #124]	@ (8001e6c <HAL_SPI_MspInit+0xb8>)
 8001df0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001df2:	4a1e      	ldr	r2, [pc, #120]	@ (8001e6c <HAL_SPI_MspInit+0xb8>)
 8001df4:	f043 0304 	orr.w	r3, r3, #4
 8001df8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001dfa:	4b1c      	ldr	r3, [pc, #112]	@ (8001e6c <HAL_SPI_MspInit+0xb8>)
 8001dfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dfe:	f003 0304 	and.w	r3, r3, #4
 8001e02:	60fb      	str	r3, [r7, #12]
 8001e04:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e06:	4b19      	ldr	r3, [pc, #100]	@ (8001e6c <HAL_SPI_MspInit+0xb8>)
 8001e08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e0a:	4a18      	ldr	r2, [pc, #96]	@ (8001e6c <HAL_SPI_MspInit+0xb8>)
 8001e0c:	f043 0302 	orr.w	r3, r3, #2
 8001e10:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e12:	4b16      	ldr	r3, [pc, #88]	@ (8001e6c <HAL_SPI_MspInit+0xb8>)
 8001e14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e16:	f003 0302 	and.w	r3, r3, #2
 8001e1a:	60bb      	str	r3, [r7, #8]
 8001e1c:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001e1e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001e22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e24:	2302      	movs	r3, #2
 8001e26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e2c:	2303      	movs	r3, #3
 8001e2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001e30:	2306      	movs	r3, #6
 8001e32:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e34:	f107 0314 	add.w	r3, r7, #20
 8001e38:	4619      	mov	r1, r3
 8001e3a:	480d      	ldr	r0, [pc, #52]	@ (8001e70 <HAL_SPI_MspInit+0xbc>)
 8001e3c:	f000 fee6 	bl	8002c0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001e40:	2320      	movs	r3, #32
 8001e42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e44:	2302      	movs	r3, #2
 8001e46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e4c:	2303      	movs	r3, #3
 8001e4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001e50:	2306      	movs	r3, #6
 8001e52:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e54:	f107 0314 	add.w	r3, r7, #20
 8001e58:	4619      	mov	r1, r3
 8001e5a:	4806      	ldr	r0, [pc, #24]	@ (8001e74 <HAL_SPI_MspInit+0xc0>)
 8001e5c:	f000 fed6 	bl	8002c0c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001e60:	bf00      	nop
 8001e62:	3728      	adds	r7, #40	@ 0x28
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd80      	pop	{r7, pc}
 8001e68:	40003c00 	.word	0x40003c00
 8001e6c:	40021000 	.word	0x40021000
 8001e70:	48000800 	.word	0x48000800
 8001e74:	48000400 	.word	0x48000400

08001e78 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b082      	sub	sp, #8
 8001e7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e7e:	4b11      	ldr	r3, [pc, #68]	@ (8001ec4 <HAL_MspInit+0x4c>)
 8001e80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e82:	4a10      	ldr	r2, [pc, #64]	@ (8001ec4 <HAL_MspInit+0x4c>)
 8001e84:	f043 0301 	orr.w	r3, r3, #1
 8001e88:	6613      	str	r3, [r2, #96]	@ 0x60
 8001e8a:	4b0e      	ldr	r3, [pc, #56]	@ (8001ec4 <HAL_MspInit+0x4c>)
 8001e8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e8e:	f003 0301 	and.w	r3, r3, #1
 8001e92:	607b      	str	r3, [r7, #4]
 8001e94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e96:	4b0b      	ldr	r3, [pc, #44]	@ (8001ec4 <HAL_MspInit+0x4c>)
 8001e98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e9a:	4a0a      	ldr	r2, [pc, #40]	@ (8001ec4 <HAL_MspInit+0x4c>)
 8001e9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ea0:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ea2:	4b08      	ldr	r3, [pc, #32]	@ (8001ec4 <HAL_MspInit+0x4c>)
 8001ea4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ea6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001eaa:	603b      	str	r3, [r7, #0]
 8001eac:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001eae:	2200      	movs	r2, #0
 8001eb0:	210f      	movs	r1, #15
 8001eb2:	f06f 0001 	mvn.w	r0, #1
 8001eb6:	f000 fc09 	bl	80026cc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001eba:	bf00      	nop
 8001ebc:	3708      	adds	r7, #8
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	40021000 	.word	0x40021000

08001ec8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b08e      	sub	sp, #56	@ 0x38
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001ed6:	4b34      	ldr	r3, [pc, #208]	@ (8001fa8 <HAL_InitTick+0xe0>)
 8001ed8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001eda:	4a33      	ldr	r2, [pc, #204]	@ (8001fa8 <HAL_InitTick+0xe0>)
 8001edc:	f043 0310 	orr.w	r3, r3, #16
 8001ee0:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ee2:	4b31      	ldr	r3, [pc, #196]	@ (8001fa8 <HAL_InitTick+0xe0>)
 8001ee4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ee6:	f003 0310 	and.w	r3, r3, #16
 8001eea:	60fb      	str	r3, [r7, #12]
 8001eec:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001eee:	f107 0210 	add.w	r2, r7, #16
 8001ef2:	f107 0314 	add.w	r3, r7, #20
 8001ef6:	4611      	mov	r1, r2
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f002 fdcd 	bl	8004a98 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001efe:	6a3b      	ldr	r3, [r7, #32]
 8001f00:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001f02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d103      	bne.n	8001f10 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001f08:	f002 fd9a 	bl	8004a40 <HAL_RCC_GetPCLK1Freq>
 8001f0c:	6378      	str	r0, [r7, #52]	@ 0x34
 8001f0e:	e004      	b.n	8001f1a <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001f10:	f002 fd96 	bl	8004a40 <HAL_RCC_GetPCLK1Freq>
 8001f14:	4603      	mov	r3, r0
 8001f16:	005b      	lsls	r3, r3, #1
 8001f18:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001f1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f1c:	4a23      	ldr	r2, [pc, #140]	@ (8001fac <HAL_InitTick+0xe4>)
 8001f1e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f22:	0c9b      	lsrs	r3, r3, #18
 8001f24:	3b01      	subs	r3, #1
 8001f26:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001f28:	4b21      	ldr	r3, [pc, #132]	@ (8001fb0 <HAL_InitTick+0xe8>)
 8001f2a:	4a22      	ldr	r2, [pc, #136]	@ (8001fb4 <HAL_InitTick+0xec>)
 8001f2c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001f2e:	4b20      	ldr	r3, [pc, #128]	@ (8001fb0 <HAL_InitTick+0xe8>)
 8001f30:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001f34:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001f36:	4a1e      	ldr	r2, [pc, #120]	@ (8001fb0 <HAL_InitTick+0xe8>)
 8001f38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f3a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001f3c:	4b1c      	ldr	r3, [pc, #112]	@ (8001fb0 <HAL_InitTick+0xe8>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f42:	4b1b      	ldr	r3, [pc, #108]	@ (8001fb0 <HAL_InitTick+0xe8>)
 8001f44:	2200      	movs	r2, #0
 8001f46:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f48:	4b19      	ldr	r3, [pc, #100]	@ (8001fb0 <HAL_InitTick+0xe8>)
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001f4e:	4818      	ldr	r0, [pc, #96]	@ (8001fb0 <HAL_InitTick+0xe8>)
 8001f50:	f005 fd96 	bl	8007a80 <HAL_TIM_Base_Init>
 8001f54:	4603      	mov	r3, r0
 8001f56:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001f5a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d11b      	bne.n	8001f9a <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001f62:	4813      	ldr	r0, [pc, #76]	@ (8001fb0 <HAL_InitTick+0xe8>)
 8001f64:	f005 fdee 	bl	8007b44 <HAL_TIM_Base_Start_IT>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001f6e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d111      	bne.n	8001f9a <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001f76:	2036      	movs	r0, #54	@ 0x36
 8001f78:	f000 fbc4 	bl	8002704 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2b0f      	cmp	r3, #15
 8001f80:	d808      	bhi.n	8001f94 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001f82:	2200      	movs	r2, #0
 8001f84:	6879      	ldr	r1, [r7, #4]
 8001f86:	2036      	movs	r0, #54	@ 0x36
 8001f88:	f000 fba0 	bl	80026cc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001f8c:	4a0a      	ldr	r2, [pc, #40]	@ (8001fb8 <HAL_InitTick+0xf0>)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6013      	str	r3, [r2, #0]
 8001f92:	e002      	b.n	8001f9a <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8001f94:	2301      	movs	r3, #1
 8001f96:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001f9a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	3738      	adds	r7, #56	@ 0x38
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	40021000 	.word	0x40021000
 8001fac:	431bde83 	.word	0x431bde83
 8001fb0:	20004938 	.word	0x20004938
 8001fb4:	40001000 	.word	0x40001000
 8001fb8:	20000368 	.word	0x20000368

08001fbc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001fc0:	bf00      	nop
 8001fc2:	e7fd      	b.n	8001fc0 <NMI_Handler+0x4>

08001fc4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fc8:	bf00      	nop
 8001fca:	e7fd      	b.n	8001fc8 <HardFault_Handler+0x4>

08001fcc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fd0:	bf00      	nop
 8001fd2:	e7fd      	b.n	8001fd0 <MemManage_Handler+0x4>

08001fd4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fd8:	bf00      	nop
 8001fda:	e7fd      	b.n	8001fd8 <BusFault_Handler+0x4>

08001fdc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fe0:	bf00      	nop
 8001fe2:	e7fd      	b.n	8001fe0 <UsageFault_Handler+0x4>

08001fe4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fe8:	bf00      	nop
 8001fea:	46bd      	mov	sp, r7
 8001fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff0:	4770      	bx	lr
	...

08001ff4 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_a);
 8001ff8:	4802      	ldr	r0, [pc, #8]	@ (8002004 <DMA1_Channel6_IRQHandler+0x10>)
 8001ffa:	f000 fd28 	bl	8002a4e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001ffe:	bf00      	nop
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	20004840 	.word	0x20004840

08002008 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_b);
 800200c:	4802      	ldr	r0, [pc, #8]	@ (8002018 <DMA1_Channel7_IRQHandler+0x10>)
 800200e:	f000 fd1e 	bl	8002a4e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8002012:	bf00      	nop
 8002014:	bd80      	pop	{r7, pc}
 8002016:	bf00      	nop
 8002018:	20004888 	.word	0x20004888

0800201c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002020:	4802      	ldr	r0, [pc, #8]	@ (800202c <TIM6_DAC_IRQHandler+0x10>)
 8002022:	f005 fdff 	bl	8007c24 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002026:	bf00      	nop
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	20004938 	.word	0x20004938

08002030 <SAI2_IRQHandler>:

/**
  * @brief This function handles SAI2 global interrupt.
  */
void SAI2_IRQHandler(void)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SAI2_IRQn 0 */

  /* USER CODE END SAI2_IRQn 0 */
  HAL_SAI_IRQHandler(&hsai_BlockA2);
 8002034:	4803      	ldr	r0, [pc, #12]	@ (8002044 <SAI2_IRQHandler+0x14>)
 8002036:	f004 fb95 	bl	8006764 <HAL_SAI_IRQHandler>
  HAL_SAI_IRQHandler(&hsai_BlockB2);
 800203a:	4803      	ldr	r0, [pc, #12]	@ (8002048 <SAI2_IRQHandler+0x18>)
 800203c:	f004 fb92 	bl	8006764 <HAL_SAI_IRQHandler>
  /* USER CODE BEGIN SAI2_IRQn 1 */

  /* USER CODE END SAI2_IRQn 1 */
}
 8002040:	bf00      	nop
 8002042:	bd80      	pop	{r7, pc}
 8002044:	20004738 	.word	0x20004738
 8002048:	200047bc 	.word	0x200047bc

0800204c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b086      	sub	sp, #24
 8002050:	af00      	add	r7, sp, #0
 8002052:	60f8      	str	r0, [r7, #12]
 8002054:	60b9      	str	r1, [r7, #8]
 8002056:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002058:	2300      	movs	r3, #0
 800205a:	617b      	str	r3, [r7, #20]
 800205c:	e00a      	b.n	8002074 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800205e:	f3af 8000 	nop.w
 8002062:	4601      	mov	r1, r0
 8002064:	68bb      	ldr	r3, [r7, #8]
 8002066:	1c5a      	adds	r2, r3, #1
 8002068:	60ba      	str	r2, [r7, #8]
 800206a:	b2ca      	uxtb	r2, r1
 800206c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800206e:	697b      	ldr	r3, [r7, #20]
 8002070:	3301      	adds	r3, #1
 8002072:	617b      	str	r3, [r7, #20]
 8002074:	697a      	ldr	r2, [r7, #20]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	429a      	cmp	r2, r3
 800207a:	dbf0      	blt.n	800205e <_read+0x12>
  }

  return len;
 800207c:	687b      	ldr	r3, [r7, #4]
}
 800207e:	4618      	mov	r0, r3
 8002080:	3718      	adds	r7, #24
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}

08002086 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002086:	b580      	push	{r7, lr}
 8002088:	b086      	sub	sp, #24
 800208a:	af00      	add	r7, sp, #0
 800208c:	60f8      	str	r0, [r7, #12]
 800208e:	60b9      	str	r1, [r7, #8]
 8002090:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002092:	2300      	movs	r3, #0
 8002094:	617b      	str	r3, [r7, #20]
 8002096:	e009      	b.n	80020ac <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002098:	68bb      	ldr	r3, [r7, #8]
 800209a:	1c5a      	adds	r2, r3, #1
 800209c:	60ba      	str	r2, [r7, #8]
 800209e:	781b      	ldrb	r3, [r3, #0]
 80020a0:	4618      	mov	r0, r3
 80020a2:	f7ff fae9 	bl	8001678 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020a6:	697b      	ldr	r3, [r7, #20]
 80020a8:	3301      	adds	r3, #1
 80020aa:	617b      	str	r3, [r7, #20]
 80020ac:	697a      	ldr	r2, [r7, #20]
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	429a      	cmp	r2, r3
 80020b2:	dbf1      	blt.n	8002098 <_write+0x12>
  }
  return len;
 80020b4:	687b      	ldr	r3, [r7, #4]
}
 80020b6:	4618      	mov	r0, r3
 80020b8:	3718      	adds	r7, #24
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}

080020be <_close>:

int _close(int file)
{
 80020be:	b480      	push	{r7}
 80020c0:	b083      	sub	sp, #12
 80020c2:	af00      	add	r7, sp, #0
 80020c4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80020c6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80020ca:	4618      	mov	r0, r3
 80020cc:	370c      	adds	r7, #12
 80020ce:	46bd      	mov	sp, r7
 80020d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d4:	4770      	bx	lr

080020d6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80020d6:	b480      	push	{r7}
 80020d8:	b083      	sub	sp, #12
 80020da:	af00      	add	r7, sp, #0
 80020dc:	6078      	str	r0, [r7, #4]
 80020de:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80020e6:	605a      	str	r2, [r3, #4]
  return 0;
 80020e8:	2300      	movs	r3, #0
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	370c      	adds	r7, #12
 80020ee:	46bd      	mov	sp, r7
 80020f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f4:	4770      	bx	lr

080020f6 <_isatty>:

int _isatty(int file)
{
 80020f6:	b480      	push	{r7}
 80020f8:	b083      	sub	sp, #12
 80020fa:	af00      	add	r7, sp, #0
 80020fc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80020fe:	2301      	movs	r3, #1
}
 8002100:	4618      	mov	r0, r3
 8002102:	370c      	adds	r7, #12
 8002104:	46bd      	mov	sp, r7
 8002106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210a:	4770      	bx	lr

0800210c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800210c:	b480      	push	{r7}
 800210e:	b085      	sub	sp, #20
 8002110:	af00      	add	r7, sp, #0
 8002112:	60f8      	str	r0, [r7, #12]
 8002114:	60b9      	str	r1, [r7, #8]
 8002116:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002118:	2300      	movs	r3, #0
}
 800211a:	4618      	mov	r0, r3
 800211c:	3714      	adds	r7, #20
 800211e:	46bd      	mov	sp, r7
 8002120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002124:	4770      	bx	lr
	...

08002128 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b086      	sub	sp, #24
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002130:	4a14      	ldr	r2, [pc, #80]	@ (8002184 <_sbrk+0x5c>)
 8002132:	4b15      	ldr	r3, [pc, #84]	@ (8002188 <_sbrk+0x60>)
 8002134:	1ad3      	subs	r3, r2, r3
 8002136:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002138:	697b      	ldr	r3, [r7, #20]
 800213a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800213c:	4b13      	ldr	r3, [pc, #76]	@ (800218c <_sbrk+0x64>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	2b00      	cmp	r3, #0
 8002142:	d102      	bne.n	800214a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002144:	4b11      	ldr	r3, [pc, #68]	@ (800218c <_sbrk+0x64>)
 8002146:	4a12      	ldr	r2, [pc, #72]	@ (8002190 <_sbrk+0x68>)
 8002148:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800214a:	4b10      	ldr	r3, [pc, #64]	@ (800218c <_sbrk+0x64>)
 800214c:	681a      	ldr	r2, [r3, #0]
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	4413      	add	r3, r2
 8002152:	693a      	ldr	r2, [r7, #16]
 8002154:	429a      	cmp	r2, r3
 8002156:	d207      	bcs.n	8002168 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002158:	f00a f90e 	bl	800c378 <__errno>
 800215c:	4603      	mov	r3, r0
 800215e:	220c      	movs	r2, #12
 8002160:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002162:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002166:	e009      	b.n	800217c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002168:	4b08      	ldr	r3, [pc, #32]	@ (800218c <_sbrk+0x64>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800216e:	4b07      	ldr	r3, [pc, #28]	@ (800218c <_sbrk+0x64>)
 8002170:	681a      	ldr	r2, [r3, #0]
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	4413      	add	r3, r2
 8002176:	4a05      	ldr	r2, [pc, #20]	@ (800218c <_sbrk+0x64>)
 8002178:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800217a:	68fb      	ldr	r3, [r7, #12]
}
 800217c:	4618      	mov	r0, r3
 800217e:	3718      	adds	r7, #24
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}
 8002184:	20018000 	.word	0x20018000
 8002188:	00000400 	.word	0x00000400
 800218c:	20004984 	.word	0x20004984
 8002190:	20009fb8 	.word	0x20009fb8

08002194 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002194:	b480      	push	{r7}
 8002196:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002198:	4b06      	ldr	r3, [pc, #24]	@ (80021b4 <SystemInit+0x20>)
 800219a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800219e:	4a05      	ldr	r2, [pc, #20]	@ (80021b4 <SystemInit+0x20>)
 80021a0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80021a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80021a8:	bf00      	nop
 80021aa:	46bd      	mov	sp, r7
 80021ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b0:	4770      	bx	lr
 80021b2:	bf00      	nop
 80021b4:	e000ed00 	.word	0xe000ed00

080021b8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80021bc:	4b14      	ldr	r3, [pc, #80]	@ (8002210 <MX_USART2_UART_Init+0x58>)
 80021be:	4a15      	ldr	r2, [pc, #84]	@ (8002214 <MX_USART2_UART_Init+0x5c>)
 80021c0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80021c2:	4b13      	ldr	r3, [pc, #76]	@ (8002210 <MX_USART2_UART_Init+0x58>)
 80021c4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80021c8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80021ca:	4b11      	ldr	r3, [pc, #68]	@ (8002210 <MX_USART2_UART_Init+0x58>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80021d0:	4b0f      	ldr	r3, [pc, #60]	@ (8002210 <MX_USART2_UART_Init+0x58>)
 80021d2:	2200      	movs	r2, #0
 80021d4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80021d6:	4b0e      	ldr	r3, [pc, #56]	@ (8002210 <MX_USART2_UART_Init+0x58>)
 80021d8:	2200      	movs	r2, #0
 80021da:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80021dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002210 <MX_USART2_UART_Init+0x58>)
 80021de:	220c      	movs	r2, #12
 80021e0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021e2:	4b0b      	ldr	r3, [pc, #44]	@ (8002210 <MX_USART2_UART_Init+0x58>)
 80021e4:	2200      	movs	r2, #0
 80021e6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80021e8:	4b09      	ldr	r3, [pc, #36]	@ (8002210 <MX_USART2_UART_Init+0x58>)
 80021ea:	2200      	movs	r2, #0
 80021ec:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80021ee:	4b08      	ldr	r3, [pc, #32]	@ (8002210 <MX_USART2_UART_Init+0x58>)
 80021f0:	2200      	movs	r2, #0
 80021f2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80021f4:	4b06      	ldr	r3, [pc, #24]	@ (8002210 <MX_USART2_UART_Init+0x58>)
 80021f6:	2200      	movs	r2, #0
 80021f8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80021fa:	4805      	ldr	r0, [pc, #20]	@ (8002210 <MX_USART2_UART_Init+0x58>)
 80021fc:	f005 ff06 	bl	800800c <HAL_UART_Init>
 8002200:	4603      	mov	r3, r0
 8002202:	2b00      	cmp	r3, #0
 8002204:	d001      	beq.n	800220a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002206:	f7ff fc4d 	bl	8001aa4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800220a:	bf00      	nop
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	20004988 	.word	0x20004988
 8002214:	40004400 	.word	0x40004400

08002218 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b0ac      	sub	sp, #176	@ 0xb0
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002220:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002224:	2200      	movs	r2, #0
 8002226:	601a      	str	r2, [r3, #0]
 8002228:	605a      	str	r2, [r3, #4]
 800222a:	609a      	str	r2, [r3, #8]
 800222c:	60da      	str	r2, [r3, #12]
 800222e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002230:	f107 0314 	add.w	r3, r7, #20
 8002234:	2288      	movs	r2, #136	@ 0x88
 8002236:	2100      	movs	r1, #0
 8002238:	4618      	mov	r0, r3
 800223a:	f009 fff1 	bl	800c220 <memset>
  if(uartHandle->Instance==USART2)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	4a21      	ldr	r2, [pc, #132]	@ (80022c8 <HAL_UART_MspInit+0xb0>)
 8002244:	4293      	cmp	r3, r2
 8002246:	d13b      	bne.n	80022c0 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002248:	2302      	movs	r3, #2
 800224a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800224c:	2300      	movs	r3, #0
 800224e:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002250:	f107 0314 	add.w	r3, r7, #20
 8002254:	4618      	mov	r0, r3
 8002256:	f002 fcb1 	bl	8004bbc <HAL_RCCEx_PeriphCLKConfig>
 800225a:	4603      	mov	r3, r0
 800225c:	2b00      	cmp	r3, #0
 800225e:	d001      	beq.n	8002264 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002260:	f7ff fc20 	bl	8001aa4 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002264:	4b19      	ldr	r3, [pc, #100]	@ (80022cc <HAL_UART_MspInit+0xb4>)
 8002266:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002268:	4a18      	ldr	r2, [pc, #96]	@ (80022cc <HAL_UART_MspInit+0xb4>)
 800226a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800226e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002270:	4b16      	ldr	r3, [pc, #88]	@ (80022cc <HAL_UART_MspInit+0xb4>)
 8002272:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002274:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002278:	613b      	str	r3, [r7, #16]
 800227a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800227c:	4b13      	ldr	r3, [pc, #76]	@ (80022cc <HAL_UART_MspInit+0xb4>)
 800227e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002280:	4a12      	ldr	r2, [pc, #72]	@ (80022cc <HAL_UART_MspInit+0xb4>)
 8002282:	f043 0301 	orr.w	r3, r3, #1
 8002286:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002288:	4b10      	ldr	r3, [pc, #64]	@ (80022cc <HAL_UART_MspInit+0xb4>)
 800228a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800228c:	f003 0301 	and.w	r3, r3, #1
 8002290:	60fb      	str	r3, [r7, #12]
 8002292:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002294:	230c      	movs	r3, #12
 8002296:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800229a:	2302      	movs	r3, #2
 800229c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a0:	2300      	movs	r3, #0
 80022a2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022a6:	2303      	movs	r3, #3
 80022a8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80022ac:	2307      	movs	r3, #7
 80022ae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022b2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80022b6:	4619      	mov	r1, r3
 80022b8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80022bc:	f000 fca6 	bl	8002c0c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80022c0:	bf00      	nop
 80022c2:	37b0      	adds	r7, #176	@ 0xb0
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}
 80022c8:	40004400 	.word	0x40004400
 80022cc:	40021000 	.word	0x40021000

080022d0 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80022d4:	4b14      	ldr	r3, [pc, #80]	@ (8002328 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80022d6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80022da:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80022dc:	4b12      	ldr	r3, [pc, #72]	@ (8002328 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80022de:	2206      	movs	r2, #6
 80022e0:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80022e2:	4b11      	ldr	r3, [pc, #68]	@ (8002328 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80022e4:	2202      	movs	r2, #2
 80022e6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80022e8:	4b0f      	ldr	r3, [pc, #60]	@ (8002328 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80022ea:	2202      	movs	r2, #2
 80022ec:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80022ee:	4b0e      	ldr	r3, [pc, #56]	@ (8002328 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80022f0:	2200      	movs	r2, #0
 80022f2:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80022f4:	4b0c      	ldr	r3, [pc, #48]	@ (8002328 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80022f6:	2200      	movs	r2, #0
 80022f8:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80022fa:	4b0b      	ldr	r3, [pc, #44]	@ (8002328 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8002300:	4b09      	ldr	r3, [pc, #36]	@ (8002328 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002302:	2200      	movs	r2, #0
 8002304:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8002306:	4b08      	ldr	r3, [pc, #32]	@ (8002328 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002308:	2200      	movs	r2, #0
 800230a:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800230c:	4b06      	ldr	r3, [pc, #24]	@ (8002328 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800230e:	2200      	movs	r2, #0
 8002310:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8002312:	4805      	ldr	r0, [pc, #20]	@ (8002328 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002314:	f001 fc79 	bl	8003c0a <HAL_PCD_Init>
 8002318:	4603      	mov	r3, r0
 800231a:	2b00      	cmp	r3, #0
 800231c:	d001      	beq.n	8002322 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800231e:	f7ff fbc1 	bl	8001aa4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8002322:	bf00      	nop
 8002324:	bd80      	pop	{r7, pc}
 8002326:	bf00      	nop
 8002328:	20004a10 	.word	0x20004a10

0800232c <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b0ac      	sub	sp, #176	@ 0xb0
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002334:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002338:	2200      	movs	r2, #0
 800233a:	601a      	str	r2, [r3, #0]
 800233c:	605a      	str	r2, [r3, #4]
 800233e:	609a      	str	r2, [r3, #8]
 8002340:	60da      	str	r2, [r3, #12]
 8002342:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002344:	f107 0314 	add.w	r3, r7, #20
 8002348:	2288      	movs	r2, #136	@ 0x88
 800234a:	2100      	movs	r1, #0
 800234c:	4618      	mov	r0, r3
 800234e:	f009 ff67 	bl	800c220 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800235a:	d16b      	bne.n	8002434 <HAL_PCD_MspInit+0x108>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800235c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002360:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8002362:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002366:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800236a:	2301      	movs	r3, #1
 800236c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800236e:	2301      	movs	r3, #1
 8002370:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 12;
 8002372:	230c      	movs	r3, #12
 8002374:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV17;
 8002376:	2311      	movs	r3, #17
 8002378:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800237a:	2302      	movs	r3, #2
 800237c:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800237e:	2302      	movs	r3, #2
 8002380:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8002382:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002386:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002388:	f107 0314 	add.w	r3, r7, #20
 800238c:	4618      	mov	r0, r3
 800238e:	f002 fc15 	bl	8004bbc <HAL_RCCEx_PeriphCLKConfig>
 8002392:	4603      	mov	r3, r0
 8002394:	2b00      	cmp	r3, #0
 8002396:	d001      	beq.n	800239c <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 8002398:	f7ff fb84 	bl	8001aa4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800239c:	4b27      	ldr	r3, [pc, #156]	@ (800243c <HAL_PCD_MspInit+0x110>)
 800239e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023a0:	4a26      	ldr	r2, [pc, #152]	@ (800243c <HAL_PCD_MspInit+0x110>)
 80023a2:	f043 0301 	orr.w	r3, r3, #1
 80023a6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80023a8:	4b24      	ldr	r3, [pc, #144]	@ (800243c <HAL_PCD_MspInit+0x110>)
 80023aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023ac:	f003 0301 	and.w	r3, r3, #1
 80023b0:	613b      	str	r3, [r7, #16]
 80023b2:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80023b4:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80023b8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023bc:	2302      	movs	r3, #2
 80023be:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c2:	2300      	movs	r3, #0
 80023c4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023c8:	2303      	movs	r3, #3
 80023ca:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80023ce:	230a      	movs	r3, #10
 80023d0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023d4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80023d8:	4619      	mov	r1, r3
 80023da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80023de:	f000 fc15 	bl	8002c0c <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80023e2:	4b16      	ldr	r3, [pc, #88]	@ (800243c <HAL_PCD_MspInit+0x110>)
 80023e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023e6:	4a15      	ldr	r2, [pc, #84]	@ (800243c <HAL_PCD_MspInit+0x110>)
 80023e8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80023ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80023ee:	4b13      	ldr	r3, [pc, #76]	@ (800243c <HAL_PCD_MspInit+0x110>)
 80023f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023f2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80023f6:	60fb      	str	r3, [r7, #12]
 80023f8:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023fa:	4b10      	ldr	r3, [pc, #64]	@ (800243c <HAL_PCD_MspInit+0x110>)
 80023fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002402:	2b00      	cmp	r3, #0
 8002404:	d114      	bne.n	8002430 <HAL_PCD_MspInit+0x104>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002406:	4b0d      	ldr	r3, [pc, #52]	@ (800243c <HAL_PCD_MspInit+0x110>)
 8002408:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800240a:	4a0c      	ldr	r2, [pc, #48]	@ (800243c <HAL_PCD_MspInit+0x110>)
 800240c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002410:	6593      	str	r3, [r2, #88]	@ 0x58
 8002412:	4b0a      	ldr	r3, [pc, #40]	@ (800243c <HAL_PCD_MspInit+0x110>)
 8002414:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002416:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800241a:	60bb      	str	r3, [r7, #8]
 800241c:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 800241e:	f001 fd8b 	bl	8003f38 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002422:	4b06      	ldr	r3, [pc, #24]	@ (800243c <HAL_PCD_MspInit+0x110>)
 8002424:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002426:	4a05      	ldr	r2, [pc, #20]	@ (800243c <HAL_PCD_MspInit+0x110>)
 8002428:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800242c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800242e:	e001      	b.n	8002434 <HAL_PCD_MspInit+0x108>
      HAL_PWREx_EnableVddUSB();
 8002430:	f001 fd82 	bl	8003f38 <HAL_PWREx_EnableVddUSB>
}
 8002434:	bf00      	nop
 8002436:	37b0      	adds	r7, #176	@ 0xb0
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}
 800243c:	40021000 	.word	0x40021000

08002440 <Reset_Handler>:
    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:

  ldr   sp, =_estack    /* Set stack pointer */
 8002440:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002478 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002444:	f7ff fea6 	bl	8002194 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002448:	480c      	ldr	r0, [pc, #48]	@ (800247c <LoopForever+0x6>)
  ldr r1, =_edata
 800244a:	490d      	ldr	r1, [pc, #52]	@ (8002480 <LoopForever+0xa>)
  ldr r2, =_sidata
 800244c:	4a0d      	ldr	r2, [pc, #52]	@ (8002484 <LoopForever+0xe>)
  movs r3, #0
 800244e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002450:	e002      	b.n	8002458 <LoopCopyDataInit>

08002452 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002452:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002454:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002456:	3304      	adds	r3, #4

08002458 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002458:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800245a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800245c:	d3f9      	bcc.n	8002452 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800245e:	4a0a      	ldr	r2, [pc, #40]	@ (8002488 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002460:	4c0a      	ldr	r4, [pc, #40]	@ (800248c <LoopForever+0x16>)
  movs r3, #0
 8002462:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002464:	e001      	b.n	800246a <LoopFillZerobss>

08002466 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002466:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002468:	3204      	adds	r2, #4

0800246a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800246a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800246c:	d3fb      	bcc.n	8002466 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800246e:	f009 ff89 	bl	800c384 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002472:	f7ff f9ab 	bl	80017cc <main>

08002476 <LoopForever>:

LoopForever:
    b LoopForever
 8002476:	e7fe      	b.n	8002476 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002478:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800247c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002480:	200003d0 	.word	0x200003d0
  ldr r2, =_sidata
 8002484:	0800d540 	.word	0x0800d540
  ldr r2, =_sbss
 8002488:	200003d0 	.word	0x200003d0
  ldr r4, =_ebss
 800248c:	20009fb8 	.word	0x20009fb8

08002490 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002490:	e7fe      	b.n	8002490 <ADC1_2_IRQHandler>
	...

08002494 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b082      	sub	sp, #8
 8002498:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800249a:	2300      	movs	r3, #0
 800249c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800249e:	4b0c      	ldr	r3, [pc, #48]	@ (80024d0 <HAL_Init+0x3c>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4a0b      	ldr	r2, [pc, #44]	@ (80024d0 <HAL_Init+0x3c>)
 80024a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024a8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024aa:	2003      	movs	r0, #3
 80024ac:	f000 f903 	bl	80026b6 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80024b0:	200f      	movs	r0, #15
 80024b2:	f7ff fd09 	bl	8001ec8 <HAL_InitTick>
 80024b6:	4603      	mov	r3, r0
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d002      	beq.n	80024c2 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80024bc:	2301      	movs	r3, #1
 80024be:	71fb      	strb	r3, [r7, #7]
 80024c0:	e001      	b.n	80024c6 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80024c2:	f7ff fcd9 	bl	8001e78 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80024c6:	79fb      	ldrb	r3, [r7, #7]
}
 80024c8:	4618      	mov	r0, r3
 80024ca:	3708      	adds	r7, #8
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bd80      	pop	{r7, pc}
 80024d0:	40022000 	.word	0x40022000

080024d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024d4:	b480      	push	{r7}
 80024d6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80024d8:	4b06      	ldr	r3, [pc, #24]	@ (80024f4 <HAL_IncTick+0x20>)
 80024da:	781b      	ldrb	r3, [r3, #0]
 80024dc:	461a      	mov	r2, r3
 80024de:	4b06      	ldr	r3, [pc, #24]	@ (80024f8 <HAL_IncTick+0x24>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	4413      	add	r3, r2
 80024e4:	4a04      	ldr	r2, [pc, #16]	@ (80024f8 <HAL_IncTick+0x24>)
 80024e6:	6013      	str	r3, [r2, #0]
}
 80024e8:	bf00      	nop
 80024ea:	46bd      	mov	sp, r7
 80024ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f0:	4770      	bx	lr
 80024f2:	bf00      	nop
 80024f4:	2000036c 	.word	0x2000036c
 80024f8:	20004ef4 	.word	0x20004ef4

080024fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024fc:	b480      	push	{r7}
 80024fe:	af00      	add	r7, sp, #0
  return uwTick;
 8002500:	4b03      	ldr	r3, [pc, #12]	@ (8002510 <HAL_GetTick+0x14>)
 8002502:	681b      	ldr	r3, [r3, #0]
}
 8002504:	4618      	mov	r0, r3
 8002506:	46bd      	mov	sp, r7
 8002508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250c:	4770      	bx	lr
 800250e:	bf00      	nop
 8002510:	20004ef4 	.word	0x20004ef4

08002514 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b084      	sub	sp, #16
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800251c:	f7ff ffee 	bl	80024fc <HAL_GetTick>
 8002520:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800252c:	d005      	beq.n	800253a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800252e:	4b0a      	ldr	r3, [pc, #40]	@ (8002558 <HAL_Delay+0x44>)
 8002530:	781b      	ldrb	r3, [r3, #0]
 8002532:	461a      	mov	r2, r3
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	4413      	add	r3, r2
 8002538:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800253a:	bf00      	nop
 800253c:	f7ff ffde 	bl	80024fc <HAL_GetTick>
 8002540:	4602      	mov	r2, r0
 8002542:	68bb      	ldr	r3, [r7, #8]
 8002544:	1ad3      	subs	r3, r2, r3
 8002546:	68fa      	ldr	r2, [r7, #12]
 8002548:	429a      	cmp	r2, r3
 800254a:	d8f7      	bhi.n	800253c <HAL_Delay+0x28>
  {
  }
}
 800254c:	bf00      	nop
 800254e:	bf00      	nop
 8002550:	3710      	adds	r7, #16
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}
 8002556:	bf00      	nop
 8002558:	2000036c 	.word	0x2000036c

0800255c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800255c:	b480      	push	{r7}
 800255e:	b085      	sub	sp, #20
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	f003 0307 	and.w	r3, r3, #7
 800256a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800256c:	4b0c      	ldr	r3, [pc, #48]	@ (80025a0 <__NVIC_SetPriorityGrouping+0x44>)
 800256e:	68db      	ldr	r3, [r3, #12]
 8002570:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002572:	68ba      	ldr	r2, [r7, #8]
 8002574:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002578:	4013      	ands	r3, r2
 800257a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002580:	68bb      	ldr	r3, [r7, #8]
 8002582:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002584:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002588:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800258c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800258e:	4a04      	ldr	r2, [pc, #16]	@ (80025a0 <__NVIC_SetPriorityGrouping+0x44>)
 8002590:	68bb      	ldr	r3, [r7, #8]
 8002592:	60d3      	str	r3, [r2, #12]
}
 8002594:	bf00      	nop
 8002596:	3714      	adds	r7, #20
 8002598:	46bd      	mov	sp, r7
 800259a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259e:	4770      	bx	lr
 80025a0:	e000ed00 	.word	0xe000ed00

080025a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025a4:	b480      	push	{r7}
 80025a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025a8:	4b04      	ldr	r3, [pc, #16]	@ (80025bc <__NVIC_GetPriorityGrouping+0x18>)
 80025aa:	68db      	ldr	r3, [r3, #12]
 80025ac:	0a1b      	lsrs	r3, r3, #8
 80025ae:	f003 0307 	and.w	r3, r3, #7
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	46bd      	mov	sp, r7
 80025b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ba:	4770      	bx	lr
 80025bc:	e000ed00 	.word	0xe000ed00

080025c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b083      	sub	sp, #12
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	4603      	mov	r3, r0
 80025c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	db0b      	blt.n	80025ea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025d2:	79fb      	ldrb	r3, [r7, #7]
 80025d4:	f003 021f 	and.w	r2, r3, #31
 80025d8:	4907      	ldr	r1, [pc, #28]	@ (80025f8 <__NVIC_EnableIRQ+0x38>)
 80025da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025de:	095b      	lsrs	r3, r3, #5
 80025e0:	2001      	movs	r0, #1
 80025e2:	fa00 f202 	lsl.w	r2, r0, r2
 80025e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80025ea:	bf00      	nop
 80025ec:	370c      	adds	r7, #12
 80025ee:	46bd      	mov	sp, r7
 80025f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f4:	4770      	bx	lr
 80025f6:	bf00      	nop
 80025f8:	e000e100 	.word	0xe000e100

080025fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025fc:	b480      	push	{r7}
 80025fe:	b083      	sub	sp, #12
 8002600:	af00      	add	r7, sp, #0
 8002602:	4603      	mov	r3, r0
 8002604:	6039      	str	r1, [r7, #0]
 8002606:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002608:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800260c:	2b00      	cmp	r3, #0
 800260e:	db0a      	blt.n	8002626 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	b2da      	uxtb	r2, r3
 8002614:	490c      	ldr	r1, [pc, #48]	@ (8002648 <__NVIC_SetPriority+0x4c>)
 8002616:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800261a:	0112      	lsls	r2, r2, #4
 800261c:	b2d2      	uxtb	r2, r2
 800261e:	440b      	add	r3, r1
 8002620:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002624:	e00a      	b.n	800263c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	b2da      	uxtb	r2, r3
 800262a:	4908      	ldr	r1, [pc, #32]	@ (800264c <__NVIC_SetPriority+0x50>)
 800262c:	79fb      	ldrb	r3, [r7, #7]
 800262e:	f003 030f 	and.w	r3, r3, #15
 8002632:	3b04      	subs	r3, #4
 8002634:	0112      	lsls	r2, r2, #4
 8002636:	b2d2      	uxtb	r2, r2
 8002638:	440b      	add	r3, r1
 800263a:	761a      	strb	r2, [r3, #24]
}
 800263c:	bf00      	nop
 800263e:	370c      	adds	r7, #12
 8002640:	46bd      	mov	sp, r7
 8002642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002646:	4770      	bx	lr
 8002648:	e000e100 	.word	0xe000e100
 800264c:	e000ed00 	.word	0xe000ed00

08002650 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002650:	b480      	push	{r7}
 8002652:	b089      	sub	sp, #36	@ 0x24
 8002654:	af00      	add	r7, sp, #0
 8002656:	60f8      	str	r0, [r7, #12]
 8002658:	60b9      	str	r1, [r7, #8]
 800265a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	f003 0307 	and.w	r3, r3, #7
 8002662:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002664:	69fb      	ldr	r3, [r7, #28]
 8002666:	f1c3 0307 	rsb	r3, r3, #7
 800266a:	2b04      	cmp	r3, #4
 800266c:	bf28      	it	cs
 800266e:	2304      	movcs	r3, #4
 8002670:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002672:	69fb      	ldr	r3, [r7, #28]
 8002674:	3304      	adds	r3, #4
 8002676:	2b06      	cmp	r3, #6
 8002678:	d902      	bls.n	8002680 <NVIC_EncodePriority+0x30>
 800267a:	69fb      	ldr	r3, [r7, #28]
 800267c:	3b03      	subs	r3, #3
 800267e:	e000      	b.n	8002682 <NVIC_EncodePriority+0x32>
 8002680:	2300      	movs	r3, #0
 8002682:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002684:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002688:	69bb      	ldr	r3, [r7, #24]
 800268a:	fa02 f303 	lsl.w	r3, r2, r3
 800268e:	43da      	mvns	r2, r3
 8002690:	68bb      	ldr	r3, [r7, #8]
 8002692:	401a      	ands	r2, r3
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002698:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	fa01 f303 	lsl.w	r3, r1, r3
 80026a2:	43d9      	mvns	r1, r3
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026a8:	4313      	orrs	r3, r2
         );
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	3724      	adds	r7, #36	@ 0x24
 80026ae:	46bd      	mov	sp, r7
 80026b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b4:	4770      	bx	lr

080026b6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026b6:	b580      	push	{r7, lr}
 80026b8:	b082      	sub	sp, #8
 80026ba:	af00      	add	r7, sp, #0
 80026bc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026be:	6878      	ldr	r0, [r7, #4]
 80026c0:	f7ff ff4c 	bl	800255c <__NVIC_SetPriorityGrouping>
}
 80026c4:	bf00      	nop
 80026c6:	3708      	adds	r7, #8
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bd80      	pop	{r7, pc}

080026cc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b086      	sub	sp, #24
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	4603      	mov	r3, r0
 80026d4:	60b9      	str	r1, [r7, #8]
 80026d6:	607a      	str	r2, [r7, #4]
 80026d8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80026da:	2300      	movs	r3, #0
 80026dc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80026de:	f7ff ff61 	bl	80025a4 <__NVIC_GetPriorityGrouping>
 80026e2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026e4:	687a      	ldr	r2, [r7, #4]
 80026e6:	68b9      	ldr	r1, [r7, #8]
 80026e8:	6978      	ldr	r0, [r7, #20]
 80026ea:	f7ff ffb1 	bl	8002650 <NVIC_EncodePriority>
 80026ee:	4602      	mov	r2, r0
 80026f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026f4:	4611      	mov	r1, r2
 80026f6:	4618      	mov	r0, r3
 80026f8:	f7ff ff80 	bl	80025fc <__NVIC_SetPriority>
}
 80026fc:	bf00      	nop
 80026fe:	3718      	adds	r7, #24
 8002700:	46bd      	mov	sp, r7
 8002702:	bd80      	pop	{r7, pc}

08002704 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b082      	sub	sp, #8
 8002708:	af00      	add	r7, sp, #0
 800270a:	4603      	mov	r3, r0
 800270c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800270e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002712:	4618      	mov	r0, r3
 8002714:	f7ff ff54 	bl	80025c0 <__NVIC_EnableIRQ>
}
 8002718:	bf00      	nop
 800271a:	3708      	adds	r7, #8
 800271c:	46bd      	mov	sp, r7
 800271e:	bd80      	pop	{r7, pc}

08002720 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002720:	b480      	push	{r7}
 8002722:	b085      	sub	sp, #20
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d101      	bne.n	8002732 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800272e:	2301      	movs	r3, #1
 8002730:	e098      	b.n	8002864 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	461a      	mov	r2, r3
 8002738:	4b4d      	ldr	r3, [pc, #308]	@ (8002870 <HAL_DMA_Init+0x150>)
 800273a:	429a      	cmp	r2, r3
 800273c:	d80f      	bhi.n	800275e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	461a      	mov	r2, r3
 8002744:	4b4b      	ldr	r3, [pc, #300]	@ (8002874 <HAL_DMA_Init+0x154>)
 8002746:	4413      	add	r3, r2
 8002748:	4a4b      	ldr	r2, [pc, #300]	@ (8002878 <HAL_DMA_Init+0x158>)
 800274a:	fba2 2303 	umull	r2, r3, r2, r3
 800274e:	091b      	lsrs	r3, r3, #4
 8002750:	009a      	lsls	r2, r3, #2
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	4a48      	ldr	r2, [pc, #288]	@ (800287c <HAL_DMA_Init+0x15c>)
 800275a:	641a      	str	r2, [r3, #64]	@ 0x40
 800275c:	e00e      	b.n	800277c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	461a      	mov	r2, r3
 8002764:	4b46      	ldr	r3, [pc, #280]	@ (8002880 <HAL_DMA_Init+0x160>)
 8002766:	4413      	add	r3, r2
 8002768:	4a43      	ldr	r2, [pc, #268]	@ (8002878 <HAL_DMA_Init+0x158>)
 800276a:	fba2 2303 	umull	r2, r3, r2, r3
 800276e:	091b      	lsrs	r3, r3, #4
 8002770:	009a      	lsls	r2, r3, #2
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	4a42      	ldr	r2, [pc, #264]	@ (8002884 <HAL_DMA_Init+0x164>)
 800277a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2202      	movs	r2, #2
 8002780:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8002792:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002796:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80027a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	691b      	ldr	r3, [r3, #16]
 80027a6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027ac:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	699b      	ldr	r3, [r3, #24]
 80027b2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027b8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6a1b      	ldr	r3, [r3, #32]
 80027be:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80027c0:	68fa      	ldr	r2, [r7, #12]
 80027c2:	4313      	orrs	r3, r2
 80027c4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	68fa      	ldr	r2, [r7, #12]
 80027cc:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	689b      	ldr	r3, [r3, #8]
 80027d2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80027d6:	d039      	beq.n	800284c <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027dc:	4a27      	ldr	r2, [pc, #156]	@ (800287c <HAL_DMA_Init+0x15c>)
 80027de:	4293      	cmp	r3, r2
 80027e0:	d11a      	bne.n	8002818 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80027e2:	4b29      	ldr	r3, [pc, #164]	@ (8002888 <HAL_DMA_Init+0x168>)
 80027e4:	681a      	ldr	r2, [r3, #0]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027ea:	f003 031c 	and.w	r3, r3, #28
 80027ee:	210f      	movs	r1, #15
 80027f0:	fa01 f303 	lsl.w	r3, r1, r3
 80027f4:	43db      	mvns	r3, r3
 80027f6:	4924      	ldr	r1, [pc, #144]	@ (8002888 <HAL_DMA_Init+0x168>)
 80027f8:	4013      	ands	r3, r2
 80027fa:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80027fc:	4b22      	ldr	r3, [pc, #136]	@ (8002888 <HAL_DMA_Init+0x168>)
 80027fe:	681a      	ldr	r2, [r3, #0]
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6859      	ldr	r1, [r3, #4]
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002808:	f003 031c 	and.w	r3, r3, #28
 800280c:	fa01 f303 	lsl.w	r3, r1, r3
 8002810:	491d      	ldr	r1, [pc, #116]	@ (8002888 <HAL_DMA_Init+0x168>)
 8002812:	4313      	orrs	r3, r2
 8002814:	600b      	str	r3, [r1, #0]
 8002816:	e019      	b.n	800284c <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002818:	4b1c      	ldr	r3, [pc, #112]	@ (800288c <HAL_DMA_Init+0x16c>)
 800281a:	681a      	ldr	r2, [r3, #0]
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002820:	f003 031c 	and.w	r3, r3, #28
 8002824:	210f      	movs	r1, #15
 8002826:	fa01 f303 	lsl.w	r3, r1, r3
 800282a:	43db      	mvns	r3, r3
 800282c:	4917      	ldr	r1, [pc, #92]	@ (800288c <HAL_DMA_Init+0x16c>)
 800282e:	4013      	ands	r3, r2
 8002830:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002832:	4b16      	ldr	r3, [pc, #88]	@ (800288c <HAL_DMA_Init+0x16c>)
 8002834:	681a      	ldr	r2, [r3, #0]
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6859      	ldr	r1, [r3, #4]
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800283e:	f003 031c 	and.w	r3, r3, #28
 8002842:	fa01 f303 	lsl.w	r3, r1, r3
 8002846:	4911      	ldr	r1, [pc, #68]	@ (800288c <HAL_DMA_Init+0x16c>)
 8002848:	4313      	orrs	r3, r2
 800284a:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2200      	movs	r2, #0
 8002850:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2201      	movs	r2, #1
 8002856:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2200      	movs	r2, #0
 800285e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002862:	2300      	movs	r3, #0
}
 8002864:	4618      	mov	r0, r3
 8002866:	3714      	adds	r7, #20
 8002868:	46bd      	mov	sp, r7
 800286a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286e:	4770      	bx	lr
 8002870:	40020407 	.word	0x40020407
 8002874:	bffdfff8 	.word	0xbffdfff8
 8002878:	cccccccd 	.word	0xcccccccd
 800287c:	40020000 	.word	0x40020000
 8002880:	bffdfbf8 	.word	0xbffdfbf8
 8002884:	40020400 	.word	0x40020400
 8002888:	400200a8 	.word	0x400200a8
 800288c:	400204a8 	.word	0x400204a8

08002890 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b086      	sub	sp, #24
 8002894:	af00      	add	r7, sp, #0
 8002896:	60f8      	str	r0, [r7, #12]
 8002898:	60b9      	str	r1, [r7, #8]
 800289a:	607a      	str	r2, [r7, #4]
 800289c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800289e:	2300      	movs	r3, #0
 80028a0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80028a8:	2b01      	cmp	r3, #1
 80028aa:	d101      	bne.n	80028b0 <HAL_DMA_Start_IT+0x20>
 80028ac:	2302      	movs	r3, #2
 80028ae:	e04b      	b.n	8002948 <HAL_DMA_Start_IT+0xb8>
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	2201      	movs	r2, #1
 80028b4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80028be:	b2db      	uxtb	r3, r3
 80028c0:	2b01      	cmp	r3, #1
 80028c2:	d13a      	bne.n	800293a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	2202      	movs	r2, #2
 80028c8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	2200      	movs	r2, #0
 80028d0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	681a      	ldr	r2, [r3, #0]
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f022 0201 	bic.w	r2, r2, #1
 80028e0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	687a      	ldr	r2, [r7, #4]
 80028e6:	68b9      	ldr	r1, [r7, #8]
 80028e8:	68f8      	ldr	r0, [r7, #12]
 80028ea:	f000 f95f 	bl	8002bac <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d008      	beq.n	8002908 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	681a      	ldr	r2, [r3, #0]
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f042 020e 	orr.w	r2, r2, #14
 8002904:	601a      	str	r2, [r3, #0]
 8002906:	e00f      	b.n	8002928 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f022 0204 	bic.w	r2, r2, #4
 8002916:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	681a      	ldr	r2, [r3, #0]
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f042 020a 	orr.w	r2, r2, #10
 8002926:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	681a      	ldr	r2, [r3, #0]
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f042 0201 	orr.w	r2, r2, #1
 8002936:	601a      	str	r2, [r3, #0]
 8002938:	e005      	b.n	8002946 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	2200      	movs	r2, #0
 800293e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002942:	2302      	movs	r3, #2
 8002944:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002946:	7dfb      	ldrb	r3, [r7, #23]
}
 8002948:	4618      	mov	r0, r3
 800294a:	3718      	adds	r7, #24
 800294c:	46bd      	mov	sp, r7
 800294e:	bd80      	pop	{r7, pc}

08002950 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002950:	b480      	push	{r7}
 8002952:	b085      	sub	sp, #20
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002958:	2300      	movs	r3, #0
 800295a:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002962:	b2db      	uxtb	r3, r3
 8002964:	2b02      	cmp	r3, #2
 8002966:	d008      	beq.n	800297a <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2204      	movs	r2, #4
 800296c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2200      	movs	r2, #0
 8002972:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002976:	2301      	movs	r3, #1
 8002978:	e022      	b.n	80029c0 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	681a      	ldr	r2, [r3, #0]
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f022 020e 	bic.w	r2, r2, #14
 8002988:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	681a      	ldr	r2, [r3, #0]
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f022 0201 	bic.w	r2, r2, #1
 8002998:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800299e:	f003 021c 	and.w	r2, r3, #28
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029a6:	2101      	movs	r1, #1
 80029a8:	fa01 f202 	lsl.w	r2, r1, r2
 80029ac:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2201      	movs	r2, #1
 80029b2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2200      	movs	r2, #0
 80029ba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 80029be:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80029c0:	4618      	mov	r0, r3
 80029c2:	3714      	adds	r7, #20
 80029c4:	46bd      	mov	sp, r7
 80029c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ca:	4770      	bx	lr

080029cc <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b084      	sub	sp, #16
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029d4:	2300      	movs	r3, #0
 80029d6:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80029de:	b2db      	uxtb	r3, r3
 80029e0:	2b02      	cmp	r3, #2
 80029e2:	d005      	beq.n	80029f0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2204      	movs	r2, #4
 80029e8:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80029ea:	2301      	movs	r3, #1
 80029ec:	73fb      	strb	r3, [r7, #15]
 80029ee:	e029      	b.n	8002a44 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	681a      	ldr	r2, [r3, #0]
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f022 020e 	bic.w	r2, r2, #14
 80029fe:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f022 0201 	bic.w	r2, r2, #1
 8002a0e:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a14:	f003 021c 	and.w	r2, r3, #28
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a1c:	2101      	movs	r1, #1
 8002a1e:	fa01 f202 	lsl.w	r2, r1, r2
 8002a22:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2201      	movs	r2, #1
 8002a28:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2200      	movs	r2, #0
 8002a30:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d003      	beq.n	8002a44 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a40:	6878      	ldr	r0, [r7, #4]
 8002a42:	4798      	blx	r3
    }
  }
  return status;
 8002a44:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a46:	4618      	mov	r0, r3
 8002a48:	3710      	adds	r7, #16
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}

08002a4e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002a4e:	b580      	push	{r7, lr}
 8002a50:	b084      	sub	sp, #16
 8002a52:	af00      	add	r7, sp, #0
 8002a54:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a6a:	f003 031c 	and.w	r3, r3, #28
 8002a6e:	2204      	movs	r2, #4
 8002a70:	409a      	lsls	r2, r3
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	4013      	ands	r3, r2
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d026      	beq.n	8002ac8 <HAL_DMA_IRQHandler+0x7a>
 8002a7a:	68bb      	ldr	r3, [r7, #8]
 8002a7c:	f003 0304 	and.w	r3, r3, #4
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d021      	beq.n	8002ac8 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f003 0320 	and.w	r3, r3, #32
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d107      	bne.n	8002aa2 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	681a      	ldr	r2, [r3, #0]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f022 0204 	bic.w	r2, r2, #4
 8002aa0:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002aa6:	f003 021c 	and.w	r2, r3, #28
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aae:	2104      	movs	r1, #4
 8002ab0:	fa01 f202 	lsl.w	r2, r1, r2
 8002ab4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d071      	beq.n	8002ba2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ac2:	6878      	ldr	r0, [r7, #4]
 8002ac4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002ac6:	e06c      	b.n	8002ba2 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002acc:	f003 031c 	and.w	r3, r3, #28
 8002ad0:	2202      	movs	r2, #2
 8002ad2:	409a      	lsls	r2, r3
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d02e      	beq.n	8002b3a <HAL_DMA_IRQHandler+0xec>
 8002adc:	68bb      	ldr	r3, [r7, #8]
 8002ade:	f003 0302 	and.w	r3, r3, #2
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d029      	beq.n	8002b3a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f003 0320 	and.w	r3, r3, #32
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d10b      	bne.n	8002b0c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	681a      	ldr	r2, [r3, #0]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f022 020a 	bic.w	r2, r2, #10
 8002b02:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2201      	movs	r2, #1
 8002b08:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b10:	f003 021c 	and.w	r2, r3, #28
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b18:	2102      	movs	r1, #2
 8002b1a:	fa01 f202 	lsl.w	r2, r1, r2
 8002b1e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2200      	movs	r2, #0
 8002b24:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d038      	beq.n	8002ba2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b34:	6878      	ldr	r0, [r7, #4]
 8002b36:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002b38:	e033      	b.n	8002ba2 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b3e:	f003 031c 	and.w	r3, r3, #28
 8002b42:	2208      	movs	r2, #8
 8002b44:	409a      	lsls	r2, r3
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	4013      	ands	r3, r2
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d02a      	beq.n	8002ba4 <HAL_DMA_IRQHandler+0x156>
 8002b4e:	68bb      	ldr	r3, [r7, #8]
 8002b50:	f003 0308 	and.w	r3, r3, #8
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d025      	beq.n	8002ba4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	681a      	ldr	r2, [r3, #0]
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f022 020e 	bic.w	r2, r2, #14
 8002b66:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b6c:	f003 021c 	and.w	r2, r3, #28
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b74:	2101      	movs	r1, #1
 8002b76:	fa01 f202 	lsl.w	r2, r1, r2
 8002b7a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2201      	movs	r2, #1
 8002b80:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2201      	movs	r2, #1
 8002b86:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d004      	beq.n	8002ba4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b9e:	6878      	ldr	r0, [r7, #4]
 8002ba0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002ba2:	bf00      	nop
 8002ba4:	bf00      	nop
}
 8002ba6:	3710      	adds	r7, #16
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}

08002bac <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002bac:	b480      	push	{r7}
 8002bae:	b085      	sub	sp, #20
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	60f8      	str	r0, [r7, #12]
 8002bb4:	60b9      	str	r1, [r7, #8]
 8002bb6:	607a      	str	r2, [r7, #4]
 8002bb8:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bbe:	f003 021c 	and.w	r2, r3, #28
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bc6:	2101      	movs	r1, #1
 8002bc8:	fa01 f202 	lsl.w	r2, r1, r2
 8002bcc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	683a      	ldr	r2, [r7, #0]
 8002bd4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	689b      	ldr	r3, [r3, #8]
 8002bda:	2b10      	cmp	r3, #16
 8002bdc:	d108      	bne.n	8002bf0 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	687a      	ldr	r2, [r7, #4]
 8002be4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	68ba      	ldr	r2, [r7, #8]
 8002bec:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002bee:	e007      	b.n	8002c00 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	68ba      	ldr	r2, [r7, #8]
 8002bf6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	687a      	ldr	r2, [r7, #4]
 8002bfe:	60da      	str	r2, [r3, #12]
}
 8002c00:	bf00      	nop
 8002c02:	3714      	adds	r7, #20
 8002c04:	46bd      	mov	sp, r7
 8002c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0a:	4770      	bx	lr

08002c0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	b087      	sub	sp, #28
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
 8002c14:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002c16:	2300      	movs	r3, #0
 8002c18:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c1a:	e17f      	b.n	8002f1c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	681a      	ldr	r2, [r3, #0]
 8002c20:	2101      	movs	r1, #1
 8002c22:	697b      	ldr	r3, [r7, #20]
 8002c24:	fa01 f303 	lsl.w	r3, r1, r3
 8002c28:	4013      	ands	r3, r2
 8002c2a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	f000 8171 	beq.w	8002f16 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	f003 0303 	and.w	r3, r3, #3
 8002c3c:	2b01      	cmp	r3, #1
 8002c3e:	d005      	beq.n	8002c4c <HAL_GPIO_Init+0x40>
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	f003 0303 	and.w	r3, r3, #3
 8002c48:	2b02      	cmp	r3, #2
 8002c4a:	d130      	bne.n	8002cae <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	689b      	ldr	r3, [r3, #8]
 8002c50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002c52:	697b      	ldr	r3, [r7, #20]
 8002c54:	005b      	lsls	r3, r3, #1
 8002c56:	2203      	movs	r2, #3
 8002c58:	fa02 f303 	lsl.w	r3, r2, r3
 8002c5c:	43db      	mvns	r3, r3
 8002c5e:	693a      	ldr	r2, [r7, #16]
 8002c60:	4013      	ands	r3, r2
 8002c62:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	68da      	ldr	r2, [r3, #12]
 8002c68:	697b      	ldr	r3, [r7, #20]
 8002c6a:	005b      	lsls	r3, r3, #1
 8002c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c70:	693a      	ldr	r2, [r7, #16]
 8002c72:	4313      	orrs	r3, r2
 8002c74:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	693a      	ldr	r2, [r7, #16]
 8002c7a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002c82:	2201      	movs	r2, #1
 8002c84:	697b      	ldr	r3, [r7, #20]
 8002c86:	fa02 f303 	lsl.w	r3, r2, r3
 8002c8a:	43db      	mvns	r3, r3
 8002c8c:	693a      	ldr	r2, [r7, #16]
 8002c8e:	4013      	ands	r3, r2
 8002c90:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	091b      	lsrs	r3, r3, #4
 8002c98:	f003 0201 	and.w	r2, r3, #1
 8002c9c:	697b      	ldr	r3, [r7, #20]
 8002c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca2:	693a      	ldr	r2, [r7, #16]
 8002ca4:	4313      	orrs	r3, r2
 8002ca6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	693a      	ldr	r2, [r7, #16]
 8002cac:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	f003 0303 	and.w	r3, r3, #3
 8002cb6:	2b03      	cmp	r3, #3
 8002cb8:	d118      	bne.n	8002cec <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cbe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002cc0:	2201      	movs	r2, #1
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc8:	43db      	mvns	r3, r3
 8002cca:	693a      	ldr	r2, [r7, #16]
 8002ccc:	4013      	ands	r3, r2
 8002cce:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	08db      	lsrs	r3, r3, #3
 8002cd6:	f003 0201 	and.w	r2, r3, #1
 8002cda:	697b      	ldr	r3, [r7, #20]
 8002cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce0:	693a      	ldr	r2, [r7, #16]
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	693a      	ldr	r2, [r7, #16]
 8002cea:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	f003 0303 	and.w	r3, r3, #3
 8002cf4:	2b03      	cmp	r3, #3
 8002cf6:	d017      	beq.n	8002d28 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	68db      	ldr	r3, [r3, #12]
 8002cfc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002cfe:	697b      	ldr	r3, [r7, #20]
 8002d00:	005b      	lsls	r3, r3, #1
 8002d02:	2203      	movs	r2, #3
 8002d04:	fa02 f303 	lsl.w	r3, r2, r3
 8002d08:	43db      	mvns	r3, r3
 8002d0a:	693a      	ldr	r2, [r7, #16]
 8002d0c:	4013      	ands	r3, r2
 8002d0e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	689a      	ldr	r2, [r3, #8]
 8002d14:	697b      	ldr	r3, [r7, #20]
 8002d16:	005b      	lsls	r3, r3, #1
 8002d18:	fa02 f303 	lsl.w	r3, r2, r3
 8002d1c:	693a      	ldr	r2, [r7, #16]
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	693a      	ldr	r2, [r7, #16]
 8002d26:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	f003 0303 	and.w	r3, r3, #3
 8002d30:	2b02      	cmp	r3, #2
 8002d32:	d123      	bne.n	8002d7c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002d34:	697b      	ldr	r3, [r7, #20]
 8002d36:	08da      	lsrs	r2, r3, #3
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	3208      	adds	r2, #8
 8002d3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d40:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002d42:	697b      	ldr	r3, [r7, #20]
 8002d44:	f003 0307 	and.w	r3, r3, #7
 8002d48:	009b      	lsls	r3, r3, #2
 8002d4a:	220f      	movs	r2, #15
 8002d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d50:	43db      	mvns	r3, r3
 8002d52:	693a      	ldr	r2, [r7, #16]
 8002d54:	4013      	ands	r3, r2
 8002d56:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	691a      	ldr	r2, [r3, #16]
 8002d5c:	697b      	ldr	r3, [r7, #20]
 8002d5e:	f003 0307 	and.w	r3, r3, #7
 8002d62:	009b      	lsls	r3, r3, #2
 8002d64:	fa02 f303 	lsl.w	r3, r2, r3
 8002d68:	693a      	ldr	r2, [r7, #16]
 8002d6a:	4313      	orrs	r3, r2
 8002d6c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002d6e:	697b      	ldr	r3, [r7, #20]
 8002d70:	08da      	lsrs	r2, r3, #3
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	3208      	adds	r2, #8
 8002d76:	6939      	ldr	r1, [r7, #16]
 8002d78:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002d82:	697b      	ldr	r3, [r7, #20]
 8002d84:	005b      	lsls	r3, r3, #1
 8002d86:	2203      	movs	r2, #3
 8002d88:	fa02 f303 	lsl.w	r3, r2, r3
 8002d8c:	43db      	mvns	r3, r3
 8002d8e:	693a      	ldr	r2, [r7, #16]
 8002d90:	4013      	ands	r3, r2
 8002d92:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	f003 0203 	and.w	r2, r3, #3
 8002d9c:	697b      	ldr	r3, [r7, #20]
 8002d9e:	005b      	lsls	r3, r3, #1
 8002da0:	fa02 f303 	lsl.w	r3, r2, r3
 8002da4:	693a      	ldr	r2, [r7, #16]
 8002da6:	4313      	orrs	r3, r2
 8002da8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	693a      	ldr	r2, [r7, #16]
 8002dae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	685b      	ldr	r3, [r3, #4]
 8002db4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	f000 80ac 	beq.w	8002f16 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dbe:	4b5f      	ldr	r3, [pc, #380]	@ (8002f3c <HAL_GPIO_Init+0x330>)
 8002dc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002dc2:	4a5e      	ldr	r2, [pc, #376]	@ (8002f3c <HAL_GPIO_Init+0x330>)
 8002dc4:	f043 0301 	orr.w	r3, r3, #1
 8002dc8:	6613      	str	r3, [r2, #96]	@ 0x60
 8002dca:	4b5c      	ldr	r3, [pc, #368]	@ (8002f3c <HAL_GPIO_Init+0x330>)
 8002dcc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002dce:	f003 0301 	and.w	r3, r3, #1
 8002dd2:	60bb      	str	r3, [r7, #8]
 8002dd4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002dd6:	4a5a      	ldr	r2, [pc, #360]	@ (8002f40 <HAL_GPIO_Init+0x334>)
 8002dd8:	697b      	ldr	r3, [r7, #20]
 8002dda:	089b      	lsrs	r3, r3, #2
 8002ddc:	3302      	adds	r3, #2
 8002dde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002de2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002de4:	697b      	ldr	r3, [r7, #20]
 8002de6:	f003 0303 	and.w	r3, r3, #3
 8002dea:	009b      	lsls	r3, r3, #2
 8002dec:	220f      	movs	r2, #15
 8002dee:	fa02 f303 	lsl.w	r3, r2, r3
 8002df2:	43db      	mvns	r3, r3
 8002df4:	693a      	ldr	r2, [r7, #16]
 8002df6:	4013      	ands	r3, r2
 8002df8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002e00:	d025      	beq.n	8002e4e <HAL_GPIO_Init+0x242>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	4a4f      	ldr	r2, [pc, #316]	@ (8002f44 <HAL_GPIO_Init+0x338>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d01f      	beq.n	8002e4a <HAL_GPIO_Init+0x23e>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	4a4e      	ldr	r2, [pc, #312]	@ (8002f48 <HAL_GPIO_Init+0x33c>)
 8002e0e:	4293      	cmp	r3, r2
 8002e10:	d019      	beq.n	8002e46 <HAL_GPIO_Init+0x23a>
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	4a4d      	ldr	r2, [pc, #308]	@ (8002f4c <HAL_GPIO_Init+0x340>)
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d013      	beq.n	8002e42 <HAL_GPIO_Init+0x236>
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	4a4c      	ldr	r2, [pc, #304]	@ (8002f50 <HAL_GPIO_Init+0x344>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d00d      	beq.n	8002e3e <HAL_GPIO_Init+0x232>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	4a4b      	ldr	r2, [pc, #300]	@ (8002f54 <HAL_GPIO_Init+0x348>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d007      	beq.n	8002e3a <HAL_GPIO_Init+0x22e>
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	4a4a      	ldr	r2, [pc, #296]	@ (8002f58 <HAL_GPIO_Init+0x34c>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d101      	bne.n	8002e36 <HAL_GPIO_Init+0x22a>
 8002e32:	2306      	movs	r3, #6
 8002e34:	e00c      	b.n	8002e50 <HAL_GPIO_Init+0x244>
 8002e36:	2307      	movs	r3, #7
 8002e38:	e00a      	b.n	8002e50 <HAL_GPIO_Init+0x244>
 8002e3a:	2305      	movs	r3, #5
 8002e3c:	e008      	b.n	8002e50 <HAL_GPIO_Init+0x244>
 8002e3e:	2304      	movs	r3, #4
 8002e40:	e006      	b.n	8002e50 <HAL_GPIO_Init+0x244>
 8002e42:	2303      	movs	r3, #3
 8002e44:	e004      	b.n	8002e50 <HAL_GPIO_Init+0x244>
 8002e46:	2302      	movs	r3, #2
 8002e48:	e002      	b.n	8002e50 <HAL_GPIO_Init+0x244>
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	e000      	b.n	8002e50 <HAL_GPIO_Init+0x244>
 8002e4e:	2300      	movs	r3, #0
 8002e50:	697a      	ldr	r2, [r7, #20]
 8002e52:	f002 0203 	and.w	r2, r2, #3
 8002e56:	0092      	lsls	r2, r2, #2
 8002e58:	4093      	lsls	r3, r2
 8002e5a:	693a      	ldr	r2, [r7, #16]
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002e60:	4937      	ldr	r1, [pc, #220]	@ (8002f40 <HAL_GPIO_Init+0x334>)
 8002e62:	697b      	ldr	r3, [r7, #20]
 8002e64:	089b      	lsrs	r3, r3, #2
 8002e66:	3302      	adds	r3, #2
 8002e68:	693a      	ldr	r2, [r7, #16]
 8002e6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002e6e:	4b3b      	ldr	r3, [pc, #236]	@ (8002f5c <HAL_GPIO_Init+0x350>)
 8002e70:	689b      	ldr	r3, [r3, #8]
 8002e72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	43db      	mvns	r3, r3
 8002e78:	693a      	ldr	r2, [r7, #16]
 8002e7a:	4013      	ands	r3, r2
 8002e7c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d003      	beq.n	8002e92 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002e8a:	693a      	ldr	r2, [r7, #16]
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	4313      	orrs	r3, r2
 8002e90:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002e92:	4a32      	ldr	r2, [pc, #200]	@ (8002f5c <HAL_GPIO_Init+0x350>)
 8002e94:	693b      	ldr	r3, [r7, #16]
 8002e96:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002e98:	4b30      	ldr	r3, [pc, #192]	@ (8002f5c <HAL_GPIO_Init+0x350>)
 8002e9a:	68db      	ldr	r3, [r3, #12]
 8002e9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	43db      	mvns	r3, r3
 8002ea2:	693a      	ldr	r2, [r7, #16]
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d003      	beq.n	8002ebc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002eb4:	693a      	ldr	r2, [r7, #16]
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002ebc:	4a27      	ldr	r2, [pc, #156]	@ (8002f5c <HAL_GPIO_Init+0x350>)
 8002ebe:	693b      	ldr	r3, [r7, #16]
 8002ec0:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002ec2:	4b26      	ldr	r3, [pc, #152]	@ (8002f5c <HAL_GPIO_Init+0x350>)
 8002ec4:	685b      	ldr	r3, [r3, #4]
 8002ec6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	43db      	mvns	r3, r3
 8002ecc:	693a      	ldr	r2, [r7, #16]
 8002ece:	4013      	ands	r3, r2
 8002ed0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d003      	beq.n	8002ee6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002ede:	693a      	ldr	r2, [r7, #16]
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	4313      	orrs	r3, r2
 8002ee4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002ee6:	4a1d      	ldr	r2, [pc, #116]	@ (8002f5c <HAL_GPIO_Init+0x350>)
 8002ee8:	693b      	ldr	r3, [r7, #16]
 8002eea:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002eec:	4b1b      	ldr	r3, [pc, #108]	@ (8002f5c <HAL_GPIO_Init+0x350>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	43db      	mvns	r3, r3
 8002ef6:	693a      	ldr	r2, [r7, #16]
 8002ef8:	4013      	ands	r3, r2
 8002efa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d003      	beq.n	8002f10 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002f08:	693a      	ldr	r2, [r7, #16]
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	4313      	orrs	r3, r2
 8002f0e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002f10:	4a12      	ldr	r2, [pc, #72]	@ (8002f5c <HAL_GPIO_Init+0x350>)
 8002f12:	693b      	ldr	r3, [r7, #16]
 8002f14:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002f16:	697b      	ldr	r3, [r7, #20]
 8002f18:	3301      	adds	r3, #1
 8002f1a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	681a      	ldr	r2, [r3, #0]
 8002f20:	697b      	ldr	r3, [r7, #20]
 8002f22:	fa22 f303 	lsr.w	r3, r2, r3
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	f47f ae78 	bne.w	8002c1c <HAL_GPIO_Init+0x10>
  }
}
 8002f2c:	bf00      	nop
 8002f2e:	bf00      	nop
 8002f30:	371c      	adds	r7, #28
 8002f32:	46bd      	mov	sp, r7
 8002f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f38:	4770      	bx	lr
 8002f3a:	bf00      	nop
 8002f3c:	40021000 	.word	0x40021000
 8002f40:	40010000 	.word	0x40010000
 8002f44:	48000400 	.word	0x48000400
 8002f48:	48000800 	.word	0x48000800
 8002f4c:	48000c00 	.word	0x48000c00
 8002f50:	48001000 	.word	0x48001000
 8002f54:	48001400 	.word	0x48001400
 8002f58:	48001800 	.word	0x48001800
 8002f5c:	40010400 	.word	0x40010400

08002f60 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f60:	b480      	push	{r7}
 8002f62:	b083      	sub	sp, #12
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
 8002f68:	460b      	mov	r3, r1
 8002f6a:	807b      	strh	r3, [r7, #2]
 8002f6c:	4613      	mov	r3, r2
 8002f6e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002f70:	787b      	ldrb	r3, [r7, #1]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d003      	beq.n	8002f7e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002f76:	887a      	ldrh	r2, [r7, #2]
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002f7c:	e002      	b.n	8002f84 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002f7e:	887a      	ldrh	r2, [r7, #2]
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002f84:	bf00      	nop
 8002f86:	370c      	adds	r7, #12
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8e:	4770      	bx	lr

08002f90 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002f90:	b480      	push	{r7}
 8002f92:	b085      	sub	sp, #20
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
 8002f98:	460b      	mov	r3, r1
 8002f9a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	695b      	ldr	r3, [r3, #20]
 8002fa0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002fa2:	887a      	ldrh	r2, [r7, #2]
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	4013      	ands	r3, r2
 8002fa8:	041a      	lsls	r2, r3, #16
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	43d9      	mvns	r1, r3
 8002fae:	887b      	ldrh	r3, [r7, #2]
 8002fb0:	400b      	ands	r3, r1
 8002fb2:	431a      	orrs	r2, r3
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	619a      	str	r2, [r3, #24]
}
 8002fb8:	bf00      	nop
 8002fba:	3714      	adds	r7, #20
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc2:	4770      	bx	lr

08002fc4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b082      	sub	sp, #8
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d101      	bne.n	8002fd6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	e08d      	b.n	80030f2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002fdc:	b2db      	uxtb	r3, r3
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d106      	bne.n	8002ff0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002fea:	6878      	ldr	r0, [r7, #4]
 8002fec:	f7fe fae6 	bl	80015bc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2224      	movs	r2, #36	@ 0x24
 8002ff4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	681a      	ldr	r2, [r3, #0]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f022 0201 	bic.w	r2, r2, #1
 8003006:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	685a      	ldr	r2, [r3, #4]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003014:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	689a      	ldr	r2, [r3, #8]
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003024:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	68db      	ldr	r3, [r3, #12]
 800302a:	2b01      	cmp	r3, #1
 800302c:	d107      	bne.n	800303e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	689a      	ldr	r2, [r3, #8]
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800303a:	609a      	str	r2, [r3, #8]
 800303c:	e006      	b.n	800304c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	689a      	ldr	r2, [r3, #8]
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800304a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	68db      	ldr	r3, [r3, #12]
 8003050:	2b02      	cmp	r3, #2
 8003052:	d108      	bne.n	8003066 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	685a      	ldr	r2, [r3, #4]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003062:	605a      	str	r2, [r3, #4]
 8003064:	e007      	b.n	8003076 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	685a      	ldr	r2, [r3, #4]
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003074:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	687a      	ldr	r2, [r7, #4]
 800307e:	6812      	ldr	r2, [r2, #0]
 8003080:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003084:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003088:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	68da      	ldr	r2, [r3, #12]
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003098:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	691a      	ldr	r2, [r3, #16]
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	695b      	ldr	r3, [r3, #20]
 80030a2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	699b      	ldr	r3, [r3, #24]
 80030aa:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	430a      	orrs	r2, r1
 80030b2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	69d9      	ldr	r1, [r3, #28]
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6a1a      	ldr	r2, [r3, #32]
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	430a      	orrs	r2, r1
 80030c2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	681a      	ldr	r2, [r3, #0]
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f042 0201 	orr.w	r2, r2, #1
 80030d2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2200      	movs	r2, #0
 80030d8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	2220      	movs	r2, #32
 80030de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2200      	movs	r2, #0
 80030e6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2200      	movs	r2, #0
 80030ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80030f0:	2300      	movs	r3, #0
}
 80030f2:	4618      	mov	r0, r3
 80030f4:	3708      	adds	r7, #8
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}
	...

080030fc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b088      	sub	sp, #32
 8003100:	af02      	add	r7, sp, #8
 8003102:	60f8      	str	r0, [r7, #12]
 8003104:	4608      	mov	r0, r1
 8003106:	4611      	mov	r1, r2
 8003108:	461a      	mov	r2, r3
 800310a:	4603      	mov	r3, r0
 800310c:	817b      	strh	r3, [r7, #10]
 800310e:	460b      	mov	r3, r1
 8003110:	813b      	strh	r3, [r7, #8]
 8003112:	4613      	mov	r3, r2
 8003114:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800311c:	b2db      	uxtb	r3, r3
 800311e:	2b20      	cmp	r3, #32
 8003120:	f040 80f9 	bne.w	8003316 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003124:	6a3b      	ldr	r3, [r7, #32]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d002      	beq.n	8003130 <HAL_I2C_Mem_Write+0x34>
 800312a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800312c:	2b00      	cmp	r3, #0
 800312e:	d105      	bne.n	800313c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003136:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003138:	2301      	movs	r3, #1
 800313a:	e0ed      	b.n	8003318 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003142:	2b01      	cmp	r3, #1
 8003144:	d101      	bne.n	800314a <HAL_I2C_Mem_Write+0x4e>
 8003146:	2302      	movs	r3, #2
 8003148:	e0e6      	b.n	8003318 <HAL_I2C_Mem_Write+0x21c>
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	2201      	movs	r2, #1
 800314e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003152:	f7ff f9d3 	bl	80024fc <HAL_GetTick>
 8003156:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003158:	697b      	ldr	r3, [r7, #20]
 800315a:	9300      	str	r3, [sp, #0]
 800315c:	2319      	movs	r3, #25
 800315e:	2201      	movs	r2, #1
 8003160:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003164:	68f8      	ldr	r0, [r7, #12]
 8003166:	f000 fac3 	bl	80036f0 <I2C_WaitOnFlagUntilTimeout>
 800316a:	4603      	mov	r3, r0
 800316c:	2b00      	cmp	r3, #0
 800316e:	d001      	beq.n	8003174 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003170:	2301      	movs	r3, #1
 8003172:	e0d1      	b.n	8003318 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	2221      	movs	r2, #33	@ 0x21
 8003178:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	2240      	movs	r2, #64	@ 0x40
 8003180:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	2200      	movs	r2, #0
 8003188:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	6a3a      	ldr	r2, [r7, #32]
 800318e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003194:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	2200      	movs	r2, #0
 800319a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800319c:	88f8      	ldrh	r0, [r7, #6]
 800319e:	893a      	ldrh	r2, [r7, #8]
 80031a0:	8979      	ldrh	r1, [r7, #10]
 80031a2:	697b      	ldr	r3, [r7, #20]
 80031a4:	9301      	str	r3, [sp, #4]
 80031a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031a8:	9300      	str	r3, [sp, #0]
 80031aa:	4603      	mov	r3, r0
 80031ac:	68f8      	ldr	r0, [r7, #12]
 80031ae:	f000 f9d3 	bl	8003558 <I2C_RequestMemoryWrite>
 80031b2:	4603      	mov	r3, r0
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d005      	beq.n	80031c4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	2200      	movs	r2, #0
 80031bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80031c0:	2301      	movs	r3, #1
 80031c2:	e0a9      	b.n	8003318 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031c8:	b29b      	uxth	r3, r3
 80031ca:	2bff      	cmp	r3, #255	@ 0xff
 80031cc:	d90e      	bls.n	80031ec <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	22ff      	movs	r2, #255	@ 0xff
 80031d2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031d8:	b2da      	uxtb	r2, r3
 80031da:	8979      	ldrh	r1, [r7, #10]
 80031dc:	2300      	movs	r3, #0
 80031de:	9300      	str	r3, [sp, #0]
 80031e0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80031e4:	68f8      	ldr	r0, [r7, #12]
 80031e6:	f000 fc47 	bl	8003a78 <I2C_TransferConfig>
 80031ea:	e00f      	b.n	800320c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031f0:	b29a      	uxth	r2, r3
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031fa:	b2da      	uxtb	r2, r3
 80031fc:	8979      	ldrh	r1, [r7, #10]
 80031fe:	2300      	movs	r3, #0
 8003200:	9300      	str	r3, [sp, #0]
 8003202:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003206:	68f8      	ldr	r0, [r7, #12]
 8003208:	f000 fc36 	bl	8003a78 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800320c:	697a      	ldr	r2, [r7, #20]
 800320e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003210:	68f8      	ldr	r0, [r7, #12]
 8003212:	f000 fac6 	bl	80037a2 <I2C_WaitOnTXISFlagUntilTimeout>
 8003216:	4603      	mov	r3, r0
 8003218:	2b00      	cmp	r3, #0
 800321a:	d001      	beq.n	8003220 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800321c:	2301      	movs	r3, #1
 800321e:	e07b      	b.n	8003318 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003224:	781a      	ldrb	r2, [r3, #0]
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003230:	1c5a      	adds	r2, r3, #1
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800323a:	b29b      	uxth	r3, r3
 800323c:	3b01      	subs	r3, #1
 800323e:	b29a      	uxth	r2, r3
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003248:	3b01      	subs	r3, #1
 800324a:	b29a      	uxth	r2, r3
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003254:	b29b      	uxth	r3, r3
 8003256:	2b00      	cmp	r3, #0
 8003258:	d034      	beq.n	80032c4 <HAL_I2C_Mem_Write+0x1c8>
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800325e:	2b00      	cmp	r3, #0
 8003260:	d130      	bne.n	80032c4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003262:	697b      	ldr	r3, [r7, #20]
 8003264:	9300      	str	r3, [sp, #0]
 8003266:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003268:	2200      	movs	r2, #0
 800326a:	2180      	movs	r1, #128	@ 0x80
 800326c:	68f8      	ldr	r0, [r7, #12]
 800326e:	f000 fa3f 	bl	80036f0 <I2C_WaitOnFlagUntilTimeout>
 8003272:	4603      	mov	r3, r0
 8003274:	2b00      	cmp	r3, #0
 8003276:	d001      	beq.n	800327c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003278:	2301      	movs	r3, #1
 800327a:	e04d      	b.n	8003318 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003280:	b29b      	uxth	r3, r3
 8003282:	2bff      	cmp	r3, #255	@ 0xff
 8003284:	d90e      	bls.n	80032a4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	22ff      	movs	r2, #255	@ 0xff
 800328a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003290:	b2da      	uxtb	r2, r3
 8003292:	8979      	ldrh	r1, [r7, #10]
 8003294:	2300      	movs	r3, #0
 8003296:	9300      	str	r3, [sp, #0]
 8003298:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800329c:	68f8      	ldr	r0, [r7, #12]
 800329e:	f000 fbeb 	bl	8003a78 <I2C_TransferConfig>
 80032a2:	e00f      	b.n	80032c4 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032a8:	b29a      	uxth	r2, r3
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032b2:	b2da      	uxtb	r2, r3
 80032b4:	8979      	ldrh	r1, [r7, #10]
 80032b6:	2300      	movs	r3, #0
 80032b8:	9300      	str	r3, [sp, #0]
 80032ba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80032be:	68f8      	ldr	r0, [r7, #12]
 80032c0:	f000 fbda 	bl	8003a78 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032c8:	b29b      	uxth	r3, r3
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d19e      	bne.n	800320c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032ce:	697a      	ldr	r2, [r7, #20]
 80032d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80032d2:	68f8      	ldr	r0, [r7, #12]
 80032d4:	f000 faac 	bl	8003830 <I2C_WaitOnSTOPFlagUntilTimeout>
 80032d8:	4603      	mov	r3, r0
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d001      	beq.n	80032e2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80032de:	2301      	movs	r3, #1
 80032e0:	e01a      	b.n	8003318 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	2220      	movs	r2, #32
 80032e8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	6859      	ldr	r1, [r3, #4]
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681a      	ldr	r2, [r3, #0]
 80032f4:	4b0a      	ldr	r3, [pc, #40]	@ (8003320 <HAL_I2C_Mem_Write+0x224>)
 80032f6:	400b      	ands	r3, r1
 80032f8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	2220      	movs	r2, #32
 80032fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	2200      	movs	r2, #0
 8003306:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	2200      	movs	r2, #0
 800330e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003312:	2300      	movs	r3, #0
 8003314:	e000      	b.n	8003318 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003316:	2302      	movs	r3, #2
  }
}
 8003318:	4618      	mov	r0, r3
 800331a:	3718      	adds	r7, #24
 800331c:	46bd      	mov	sp, r7
 800331e:	bd80      	pop	{r7, pc}
 8003320:	fe00e800 	.word	0xfe00e800

08003324 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b088      	sub	sp, #32
 8003328:	af02      	add	r7, sp, #8
 800332a:	60f8      	str	r0, [r7, #12]
 800332c:	4608      	mov	r0, r1
 800332e:	4611      	mov	r1, r2
 8003330:	461a      	mov	r2, r3
 8003332:	4603      	mov	r3, r0
 8003334:	817b      	strh	r3, [r7, #10]
 8003336:	460b      	mov	r3, r1
 8003338:	813b      	strh	r3, [r7, #8]
 800333a:	4613      	mov	r3, r2
 800333c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003344:	b2db      	uxtb	r3, r3
 8003346:	2b20      	cmp	r3, #32
 8003348:	f040 80fd 	bne.w	8003546 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800334c:	6a3b      	ldr	r3, [r7, #32]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d002      	beq.n	8003358 <HAL_I2C_Mem_Read+0x34>
 8003352:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003354:	2b00      	cmp	r3, #0
 8003356:	d105      	bne.n	8003364 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800335e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003360:	2301      	movs	r3, #1
 8003362:	e0f1      	b.n	8003548 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800336a:	2b01      	cmp	r3, #1
 800336c:	d101      	bne.n	8003372 <HAL_I2C_Mem_Read+0x4e>
 800336e:	2302      	movs	r3, #2
 8003370:	e0ea      	b.n	8003548 <HAL_I2C_Mem_Read+0x224>
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	2201      	movs	r2, #1
 8003376:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800337a:	f7ff f8bf 	bl	80024fc <HAL_GetTick>
 800337e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003380:	697b      	ldr	r3, [r7, #20]
 8003382:	9300      	str	r3, [sp, #0]
 8003384:	2319      	movs	r3, #25
 8003386:	2201      	movs	r2, #1
 8003388:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800338c:	68f8      	ldr	r0, [r7, #12]
 800338e:	f000 f9af 	bl	80036f0 <I2C_WaitOnFlagUntilTimeout>
 8003392:	4603      	mov	r3, r0
 8003394:	2b00      	cmp	r3, #0
 8003396:	d001      	beq.n	800339c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003398:	2301      	movs	r3, #1
 800339a:	e0d5      	b.n	8003548 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	2222      	movs	r2, #34	@ 0x22
 80033a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	2240      	movs	r2, #64	@ 0x40
 80033a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	2200      	movs	r2, #0
 80033b0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	6a3a      	ldr	r2, [r7, #32]
 80033b6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80033bc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	2200      	movs	r2, #0
 80033c2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80033c4:	88f8      	ldrh	r0, [r7, #6]
 80033c6:	893a      	ldrh	r2, [r7, #8]
 80033c8:	8979      	ldrh	r1, [r7, #10]
 80033ca:	697b      	ldr	r3, [r7, #20]
 80033cc:	9301      	str	r3, [sp, #4]
 80033ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033d0:	9300      	str	r3, [sp, #0]
 80033d2:	4603      	mov	r3, r0
 80033d4:	68f8      	ldr	r0, [r7, #12]
 80033d6:	f000 f913 	bl	8003600 <I2C_RequestMemoryRead>
 80033da:	4603      	mov	r3, r0
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d005      	beq.n	80033ec <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	2200      	movs	r2, #0
 80033e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80033e8:	2301      	movs	r3, #1
 80033ea:	e0ad      	b.n	8003548 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033f0:	b29b      	uxth	r3, r3
 80033f2:	2bff      	cmp	r3, #255	@ 0xff
 80033f4:	d90e      	bls.n	8003414 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	2201      	movs	r2, #1
 80033fa:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003400:	b2da      	uxtb	r2, r3
 8003402:	8979      	ldrh	r1, [r7, #10]
 8003404:	4b52      	ldr	r3, [pc, #328]	@ (8003550 <HAL_I2C_Mem_Read+0x22c>)
 8003406:	9300      	str	r3, [sp, #0]
 8003408:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800340c:	68f8      	ldr	r0, [r7, #12]
 800340e:	f000 fb33 	bl	8003a78 <I2C_TransferConfig>
 8003412:	e00f      	b.n	8003434 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003418:	b29a      	uxth	r2, r3
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003422:	b2da      	uxtb	r2, r3
 8003424:	8979      	ldrh	r1, [r7, #10]
 8003426:	4b4a      	ldr	r3, [pc, #296]	@ (8003550 <HAL_I2C_Mem_Read+0x22c>)
 8003428:	9300      	str	r3, [sp, #0]
 800342a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800342e:	68f8      	ldr	r0, [r7, #12]
 8003430:	f000 fb22 	bl	8003a78 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003434:	697b      	ldr	r3, [r7, #20]
 8003436:	9300      	str	r3, [sp, #0]
 8003438:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800343a:	2200      	movs	r2, #0
 800343c:	2104      	movs	r1, #4
 800343e:	68f8      	ldr	r0, [r7, #12]
 8003440:	f000 f956 	bl	80036f0 <I2C_WaitOnFlagUntilTimeout>
 8003444:	4603      	mov	r3, r0
 8003446:	2b00      	cmp	r3, #0
 8003448:	d001      	beq.n	800344e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800344a:	2301      	movs	r3, #1
 800344c:	e07c      	b.n	8003548 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003458:	b2d2      	uxtb	r2, r2
 800345a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003460:	1c5a      	adds	r2, r3, #1
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800346a:	3b01      	subs	r3, #1
 800346c:	b29a      	uxth	r2, r3
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003476:	b29b      	uxth	r3, r3
 8003478:	3b01      	subs	r3, #1
 800347a:	b29a      	uxth	r2, r3
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003484:	b29b      	uxth	r3, r3
 8003486:	2b00      	cmp	r3, #0
 8003488:	d034      	beq.n	80034f4 <HAL_I2C_Mem_Read+0x1d0>
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800348e:	2b00      	cmp	r3, #0
 8003490:	d130      	bne.n	80034f4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003492:	697b      	ldr	r3, [r7, #20]
 8003494:	9300      	str	r3, [sp, #0]
 8003496:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003498:	2200      	movs	r2, #0
 800349a:	2180      	movs	r1, #128	@ 0x80
 800349c:	68f8      	ldr	r0, [r7, #12]
 800349e:	f000 f927 	bl	80036f0 <I2C_WaitOnFlagUntilTimeout>
 80034a2:	4603      	mov	r3, r0
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d001      	beq.n	80034ac <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80034a8:	2301      	movs	r3, #1
 80034aa:	e04d      	b.n	8003548 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034b0:	b29b      	uxth	r3, r3
 80034b2:	2bff      	cmp	r3, #255	@ 0xff
 80034b4:	d90e      	bls.n	80034d4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	2201      	movs	r2, #1
 80034ba:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034c0:	b2da      	uxtb	r2, r3
 80034c2:	8979      	ldrh	r1, [r7, #10]
 80034c4:	2300      	movs	r3, #0
 80034c6:	9300      	str	r3, [sp, #0]
 80034c8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80034cc:	68f8      	ldr	r0, [r7, #12]
 80034ce:	f000 fad3 	bl	8003a78 <I2C_TransferConfig>
 80034d2:	e00f      	b.n	80034f4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034d8:	b29a      	uxth	r2, r3
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034e2:	b2da      	uxtb	r2, r3
 80034e4:	8979      	ldrh	r1, [r7, #10]
 80034e6:	2300      	movs	r3, #0
 80034e8:	9300      	str	r3, [sp, #0]
 80034ea:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80034ee:	68f8      	ldr	r0, [r7, #12]
 80034f0:	f000 fac2 	bl	8003a78 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034f8:	b29b      	uxth	r3, r3
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d19a      	bne.n	8003434 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034fe:	697a      	ldr	r2, [r7, #20]
 8003500:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003502:	68f8      	ldr	r0, [r7, #12]
 8003504:	f000 f994 	bl	8003830 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003508:	4603      	mov	r3, r0
 800350a:	2b00      	cmp	r3, #0
 800350c:	d001      	beq.n	8003512 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800350e:	2301      	movs	r3, #1
 8003510:	e01a      	b.n	8003548 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	2220      	movs	r2, #32
 8003518:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	6859      	ldr	r1, [r3, #4]
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681a      	ldr	r2, [r3, #0]
 8003524:	4b0b      	ldr	r3, [pc, #44]	@ (8003554 <HAL_I2C_Mem_Read+0x230>)
 8003526:	400b      	ands	r3, r1
 8003528:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	2220      	movs	r2, #32
 800352e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	2200      	movs	r2, #0
 8003536:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	2200      	movs	r2, #0
 800353e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003542:	2300      	movs	r3, #0
 8003544:	e000      	b.n	8003548 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8003546:	2302      	movs	r3, #2
  }
}
 8003548:	4618      	mov	r0, r3
 800354a:	3718      	adds	r7, #24
 800354c:	46bd      	mov	sp, r7
 800354e:	bd80      	pop	{r7, pc}
 8003550:	80002400 	.word	0x80002400
 8003554:	fe00e800 	.word	0xfe00e800

08003558 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b086      	sub	sp, #24
 800355c:	af02      	add	r7, sp, #8
 800355e:	60f8      	str	r0, [r7, #12]
 8003560:	4608      	mov	r0, r1
 8003562:	4611      	mov	r1, r2
 8003564:	461a      	mov	r2, r3
 8003566:	4603      	mov	r3, r0
 8003568:	817b      	strh	r3, [r7, #10]
 800356a:	460b      	mov	r3, r1
 800356c:	813b      	strh	r3, [r7, #8]
 800356e:	4613      	mov	r3, r2
 8003570:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003572:	88fb      	ldrh	r3, [r7, #6]
 8003574:	b2da      	uxtb	r2, r3
 8003576:	8979      	ldrh	r1, [r7, #10]
 8003578:	4b20      	ldr	r3, [pc, #128]	@ (80035fc <I2C_RequestMemoryWrite+0xa4>)
 800357a:	9300      	str	r3, [sp, #0]
 800357c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003580:	68f8      	ldr	r0, [r7, #12]
 8003582:	f000 fa79 	bl	8003a78 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003586:	69fa      	ldr	r2, [r7, #28]
 8003588:	69b9      	ldr	r1, [r7, #24]
 800358a:	68f8      	ldr	r0, [r7, #12]
 800358c:	f000 f909 	bl	80037a2 <I2C_WaitOnTXISFlagUntilTimeout>
 8003590:	4603      	mov	r3, r0
 8003592:	2b00      	cmp	r3, #0
 8003594:	d001      	beq.n	800359a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003596:	2301      	movs	r3, #1
 8003598:	e02c      	b.n	80035f4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800359a:	88fb      	ldrh	r3, [r7, #6]
 800359c:	2b01      	cmp	r3, #1
 800359e:	d105      	bne.n	80035ac <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80035a0:	893b      	ldrh	r3, [r7, #8]
 80035a2:	b2da      	uxtb	r2, r3
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	629a      	str	r2, [r3, #40]	@ 0x28
 80035aa:	e015      	b.n	80035d8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80035ac:	893b      	ldrh	r3, [r7, #8]
 80035ae:	0a1b      	lsrs	r3, r3, #8
 80035b0:	b29b      	uxth	r3, r3
 80035b2:	b2da      	uxtb	r2, r3
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035ba:	69fa      	ldr	r2, [r7, #28]
 80035bc:	69b9      	ldr	r1, [r7, #24]
 80035be:	68f8      	ldr	r0, [r7, #12]
 80035c0:	f000 f8ef 	bl	80037a2 <I2C_WaitOnTXISFlagUntilTimeout>
 80035c4:	4603      	mov	r3, r0
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d001      	beq.n	80035ce <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80035ca:	2301      	movs	r3, #1
 80035cc:	e012      	b.n	80035f4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80035ce:	893b      	ldrh	r3, [r7, #8]
 80035d0:	b2da      	uxtb	r2, r3
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80035d8:	69fb      	ldr	r3, [r7, #28]
 80035da:	9300      	str	r3, [sp, #0]
 80035dc:	69bb      	ldr	r3, [r7, #24]
 80035de:	2200      	movs	r2, #0
 80035e0:	2180      	movs	r1, #128	@ 0x80
 80035e2:	68f8      	ldr	r0, [r7, #12]
 80035e4:	f000 f884 	bl	80036f0 <I2C_WaitOnFlagUntilTimeout>
 80035e8:	4603      	mov	r3, r0
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d001      	beq.n	80035f2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80035ee:	2301      	movs	r3, #1
 80035f0:	e000      	b.n	80035f4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80035f2:	2300      	movs	r3, #0
}
 80035f4:	4618      	mov	r0, r3
 80035f6:	3710      	adds	r7, #16
 80035f8:	46bd      	mov	sp, r7
 80035fa:	bd80      	pop	{r7, pc}
 80035fc:	80002000 	.word	0x80002000

08003600 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b086      	sub	sp, #24
 8003604:	af02      	add	r7, sp, #8
 8003606:	60f8      	str	r0, [r7, #12]
 8003608:	4608      	mov	r0, r1
 800360a:	4611      	mov	r1, r2
 800360c:	461a      	mov	r2, r3
 800360e:	4603      	mov	r3, r0
 8003610:	817b      	strh	r3, [r7, #10]
 8003612:	460b      	mov	r3, r1
 8003614:	813b      	strh	r3, [r7, #8]
 8003616:	4613      	mov	r3, r2
 8003618:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800361a:	88fb      	ldrh	r3, [r7, #6]
 800361c:	b2da      	uxtb	r2, r3
 800361e:	8979      	ldrh	r1, [r7, #10]
 8003620:	4b20      	ldr	r3, [pc, #128]	@ (80036a4 <I2C_RequestMemoryRead+0xa4>)
 8003622:	9300      	str	r3, [sp, #0]
 8003624:	2300      	movs	r3, #0
 8003626:	68f8      	ldr	r0, [r7, #12]
 8003628:	f000 fa26 	bl	8003a78 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800362c:	69fa      	ldr	r2, [r7, #28]
 800362e:	69b9      	ldr	r1, [r7, #24]
 8003630:	68f8      	ldr	r0, [r7, #12]
 8003632:	f000 f8b6 	bl	80037a2 <I2C_WaitOnTXISFlagUntilTimeout>
 8003636:	4603      	mov	r3, r0
 8003638:	2b00      	cmp	r3, #0
 800363a:	d001      	beq.n	8003640 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800363c:	2301      	movs	r3, #1
 800363e:	e02c      	b.n	800369a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003640:	88fb      	ldrh	r3, [r7, #6]
 8003642:	2b01      	cmp	r3, #1
 8003644:	d105      	bne.n	8003652 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003646:	893b      	ldrh	r3, [r7, #8]
 8003648:	b2da      	uxtb	r2, r3
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	629a      	str	r2, [r3, #40]	@ 0x28
 8003650:	e015      	b.n	800367e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003652:	893b      	ldrh	r3, [r7, #8]
 8003654:	0a1b      	lsrs	r3, r3, #8
 8003656:	b29b      	uxth	r3, r3
 8003658:	b2da      	uxtb	r2, r3
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003660:	69fa      	ldr	r2, [r7, #28]
 8003662:	69b9      	ldr	r1, [r7, #24]
 8003664:	68f8      	ldr	r0, [r7, #12]
 8003666:	f000 f89c 	bl	80037a2 <I2C_WaitOnTXISFlagUntilTimeout>
 800366a:	4603      	mov	r3, r0
 800366c:	2b00      	cmp	r3, #0
 800366e:	d001      	beq.n	8003674 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003670:	2301      	movs	r3, #1
 8003672:	e012      	b.n	800369a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003674:	893b      	ldrh	r3, [r7, #8]
 8003676:	b2da      	uxtb	r2, r3
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800367e:	69fb      	ldr	r3, [r7, #28]
 8003680:	9300      	str	r3, [sp, #0]
 8003682:	69bb      	ldr	r3, [r7, #24]
 8003684:	2200      	movs	r2, #0
 8003686:	2140      	movs	r1, #64	@ 0x40
 8003688:	68f8      	ldr	r0, [r7, #12]
 800368a:	f000 f831 	bl	80036f0 <I2C_WaitOnFlagUntilTimeout>
 800368e:	4603      	mov	r3, r0
 8003690:	2b00      	cmp	r3, #0
 8003692:	d001      	beq.n	8003698 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003694:	2301      	movs	r3, #1
 8003696:	e000      	b.n	800369a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003698:	2300      	movs	r3, #0
}
 800369a:	4618      	mov	r0, r3
 800369c:	3710      	adds	r7, #16
 800369e:	46bd      	mov	sp, r7
 80036a0:	bd80      	pop	{r7, pc}
 80036a2:	bf00      	nop
 80036a4:	80002000 	.word	0x80002000

080036a8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80036a8:	b480      	push	{r7}
 80036aa:	b083      	sub	sp, #12
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	699b      	ldr	r3, [r3, #24]
 80036b6:	f003 0302 	and.w	r3, r3, #2
 80036ba:	2b02      	cmp	r3, #2
 80036bc:	d103      	bne.n	80036c6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	2200      	movs	r2, #0
 80036c4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	699b      	ldr	r3, [r3, #24]
 80036cc:	f003 0301 	and.w	r3, r3, #1
 80036d0:	2b01      	cmp	r3, #1
 80036d2:	d007      	beq.n	80036e4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	699a      	ldr	r2, [r3, #24]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f042 0201 	orr.w	r2, r2, #1
 80036e2:	619a      	str	r2, [r3, #24]
  }
}
 80036e4:	bf00      	nop
 80036e6:	370c      	adds	r7, #12
 80036e8:	46bd      	mov	sp, r7
 80036ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ee:	4770      	bx	lr

080036f0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b084      	sub	sp, #16
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	60f8      	str	r0, [r7, #12]
 80036f8:	60b9      	str	r1, [r7, #8]
 80036fa:	603b      	str	r3, [r7, #0]
 80036fc:	4613      	mov	r3, r2
 80036fe:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003700:	e03b      	b.n	800377a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003702:	69ba      	ldr	r2, [r7, #24]
 8003704:	6839      	ldr	r1, [r7, #0]
 8003706:	68f8      	ldr	r0, [r7, #12]
 8003708:	f000 f8d6 	bl	80038b8 <I2C_IsErrorOccurred>
 800370c:	4603      	mov	r3, r0
 800370e:	2b00      	cmp	r3, #0
 8003710:	d001      	beq.n	8003716 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003712:	2301      	movs	r3, #1
 8003714:	e041      	b.n	800379a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800371c:	d02d      	beq.n	800377a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800371e:	f7fe feed 	bl	80024fc <HAL_GetTick>
 8003722:	4602      	mov	r2, r0
 8003724:	69bb      	ldr	r3, [r7, #24]
 8003726:	1ad3      	subs	r3, r2, r3
 8003728:	683a      	ldr	r2, [r7, #0]
 800372a:	429a      	cmp	r2, r3
 800372c:	d302      	bcc.n	8003734 <I2C_WaitOnFlagUntilTimeout+0x44>
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d122      	bne.n	800377a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	699a      	ldr	r2, [r3, #24]
 800373a:	68bb      	ldr	r3, [r7, #8]
 800373c:	4013      	ands	r3, r2
 800373e:	68ba      	ldr	r2, [r7, #8]
 8003740:	429a      	cmp	r2, r3
 8003742:	bf0c      	ite	eq
 8003744:	2301      	moveq	r3, #1
 8003746:	2300      	movne	r3, #0
 8003748:	b2db      	uxtb	r3, r3
 800374a:	461a      	mov	r2, r3
 800374c:	79fb      	ldrb	r3, [r7, #7]
 800374e:	429a      	cmp	r2, r3
 8003750:	d113      	bne.n	800377a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003756:	f043 0220 	orr.w	r2, r3, #32
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	2220      	movs	r2, #32
 8003762:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	2200      	movs	r2, #0
 800376a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	2200      	movs	r2, #0
 8003772:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8003776:	2301      	movs	r3, #1
 8003778:	e00f      	b.n	800379a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	699a      	ldr	r2, [r3, #24]
 8003780:	68bb      	ldr	r3, [r7, #8]
 8003782:	4013      	ands	r3, r2
 8003784:	68ba      	ldr	r2, [r7, #8]
 8003786:	429a      	cmp	r2, r3
 8003788:	bf0c      	ite	eq
 800378a:	2301      	moveq	r3, #1
 800378c:	2300      	movne	r3, #0
 800378e:	b2db      	uxtb	r3, r3
 8003790:	461a      	mov	r2, r3
 8003792:	79fb      	ldrb	r3, [r7, #7]
 8003794:	429a      	cmp	r2, r3
 8003796:	d0b4      	beq.n	8003702 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003798:	2300      	movs	r3, #0
}
 800379a:	4618      	mov	r0, r3
 800379c:	3710      	adds	r7, #16
 800379e:	46bd      	mov	sp, r7
 80037a0:	bd80      	pop	{r7, pc}

080037a2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80037a2:	b580      	push	{r7, lr}
 80037a4:	b084      	sub	sp, #16
 80037a6:	af00      	add	r7, sp, #0
 80037a8:	60f8      	str	r0, [r7, #12]
 80037aa:	60b9      	str	r1, [r7, #8]
 80037ac:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80037ae:	e033      	b.n	8003818 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80037b0:	687a      	ldr	r2, [r7, #4]
 80037b2:	68b9      	ldr	r1, [r7, #8]
 80037b4:	68f8      	ldr	r0, [r7, #12]
 80037b6:	f000 f87f 	bl	80038b8 <I2C_IsErrorOccurred>
 80037ba:	4603      	mov	r3, r0
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d001      	beq.n	80037c4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80037c0:	2301      	movs	r3, #1
 80037c2:	e031      	b.n	8003828 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037c4:	68bb      	ldr	r3, [r7, #8]
 80037c6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80037ca:	d025      	beq.n	8003818 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037cc:	f7fe fe96 	bl	80024fc <HAL_GetTick>
 80037d0:	4602      	mov	r2, r0
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	1ad3      	subs	r3, r2, r3
 80037d6:	68ba      	ldr	r2, [r7, #8]
 80037d8:	429a      	cmp	r2, r3
 80037da:	d302      	bcc.n	80037e2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d11a      	bne.n	8003818 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	699b      	ldr	r3, [r3, #24]
 80037e8:	f003 0302 	and.w	r3, r3, #2
 80037ec:	2b02      	cmp	r3, #2
 80037ee:	d013      	beq.n	8003818 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037f4:	f043 0220 	orr.w	r2, r3, #32
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	2220      	movs	r2, #32
 8003800:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	2200      	movs	r2, #0
 8003808:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	2200      	movs	r2, #0
 8003810:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003814:	2301      	movs	r3, #1
 8003816:	e007      	b.n	8003828 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	699b      	ldr	r3, [r3, #24]
 800381e:	f003 0302 	and.w	r3, r3, #2
 8003822:	2b02      	cmp	r3, #2
 8003824:	d1c4      	bne.n	80037b0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003826:	2300      	movs	r3, #0
}
 8003828:	4618      	mov	r0, r3
 800382a:	3710      	adds	r7, #16
 800382c:	46bd      	mov	sp, r7
 800382e:	bd80      	pop	{r7, pc}

08003830 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b084      	sub	sp, #16
 8003834:	af00      	add	r7, sp, #0
 8003836:	60f8      	str	r0, [r7, #12]
 8003838:	60b9      	str	r1, [r7, #8]
 800383a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800383c:	e02f      	b.n	800389e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800383e:	687a      	ldr	r2, [r7, #4]
 8003840:	68b9      	ldr	r1, [r7, #8]
 8003842:	68f8      	ldr	r0, [r7, #12]
 8003844:	f000 f838 	bl	80038b8 <I2C_IsErrorOccurred>
 8003848:	4603      	mov	r3, r0
 800384a:	2b00      	cmp	r3, #0
 800384c:	d001      	beq.n	8003852 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	e02d      	b.n	80038ae <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003852:	f7fe fe53 	bl	80024fc <HAL_GetTick>
 8003856:	4602      	mov	r2, r0
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	1ad3      	subs	r3, r2, r3
 800385c:	68ba      	ldr	r2, [r7, #8]
 800385e:	429a      	cmp	r2, r3
 8003860:	d302      	bcc.n	8003868 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003862:	68bb      	ldr	r3, [r7, #8]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d11a      	bne.n	800389e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	699b      	ldr	r3, [r3, #24]
 800386e:	f003 0320 	and.w	r3, r3, #32
 8003872:	2b20      	cmp	r3, #32
 8003874:	d013      	beq.n	800389e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800387a:	f043 0220 	orr.w	r2, r3, #32
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	2220      	movs	r2, #32
 8003886:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	2200      	movs	r2, #0
 800388e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	2200      	movs	r2, #0
 8003896:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800389a:	2301      	movs	r3, #1
 800389c:	e007      	b.n	80038ae <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	699b      	ldr	r3, [r3, #24]
 80038a4:	f003 0320 	and.w	r3, r3, #32
 80038a8:	2b20      	cmp	r3, #32
 80038aa:	d1c8      	bne.n	800383e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80038ac:	2300      	movs	r3, #0
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	3710      	adds	r7, #16
 80038b2:	46bd      	mov	sp, r7
 80038b4:	bd80      	pop	{r7, pc}
	...

080038b8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b08a      	sub	sp, #40	@ 0x28
 80038bc:	af00      	add	r7, sp, #0
 80038be:	60f8      	str	r0, [r7, #12]
 80038c0:	60b9      	str	r1, [r7, #8]
 80038c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038c4:	2300      	movs	r3, #0
 80038c6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	699b      	ldr	r3, [r3, #24]
 80038d0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80038d2:	2300      	movs	r3, #0
 80038d4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80038da:	69bb      	ldr	r3, [r7, #24]
 80038dc:	f003 0310 	and.w	r3, r3, #16
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d068      	beq.n	80039b6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	2210      	movs	r2, #16
 80038ea:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80038ec:	e049      	b.n	8003982 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80038ee:	68bb      	ldr	r3, [r7, #8]
 80038f0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80038f4:	d045      	beq.n	8003982 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80038f6:	f7fe fe01 	bl	80024fc <HAL_GetTick>
 80038fa:	4602      	mov	r2, r0
 80038fc:	69fb      	ldr	r3, [r7, #28]
 80038fe:	1ad3      	subs	r3, r2, r3
 8003900:	68ba      	ldr	r2, [r7, #8]
 8003902:	429a      	cmp	r2, r3
 8003904:	d302      	bcc.n	800390c <I2C_IsErrorOccurred+0x54>
 8003906:	68bb      	ldr	r3, [r7, #8]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d13a      	bne.n	8003982 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003916:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800391e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	699b      	ldr	r3, [r3, #24]
 8003926:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800392a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800392e:	d121      	bne.n	8003974 <I2C_IsErrorOccurred+0xbc>
 8003930:	697b      	ldr	r3, [r7, #20]
 8003932:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003936:	d01d      	beq.n	8003974 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003938:	7cfb      	ldrb	r3, [r7, #19]
 800393a:	2b20      	cmp	r3, #32
 800393c:	d01a      	beq.n	8003974 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	685a      	ldr	r2, [r3, #4]
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800394c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800394e:	f7fe fdd5 	bl	80024fc <HAL_GetTick>
 8003952:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003954:	e00e      	b.n	8003974 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003956:	f7fe fdd1 	bl	80024fc <HAL_GetTick>
 800395a:	4602      	mov	r2, r0
 800395c:	69fb      	ldr	r3, [r7, #28]
 800395e:	1ad3      	subs	r3, r2, r3
 8003960:	2b19      	cmp	r3, #25
 8003962:	d907      	bls.n	8003974 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003964:	6a3b      	ldr	r3, [r7, #32]
 8003966:	f043 0320 	orr.w	r3, r3, #32
 800396a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800396c:	2301      	movs	r3, #1
 800396e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8003972:	e006      	b.n	8003982 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	699b      	ldr	r3, [r3, #24]
 800397a:	f003 0320 	and.w	r3, r3, #32
 800397e:	2b20      	cmp	r3, #32
 8003980:	d1e9      	bne.n	8003956 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	699b      	ldr	r3, [r3, #24]
 8003988:	f003 0320 	and.w	r3, r3, #32
 800398c:	2b20      	cmp	r3, #32
 800398e:	d003      	beq.n	8003998 <I2C_IsErrorOccurred+0xe0>
 8003990:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003994:	2b00      	cmp	r3, #0
 8003996:	d0aa      	beq.n	80038ee <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003998:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800399c:	2b00      	cmp	r3, #0
 800399e:	d103      	bne.n	80039a8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	2220      	movs	r2, #32
 80039a6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80039a8:	6a3b      	ldr	r3, [r7, #32]
 80039aa:	f043 0304 	orr.w	r3, r3, #4
 80039ae:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80039b0:	2301      	movs	r3, #1
 80039b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	699b      	ldr	r3, [r3, #24]
 80039bc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80039be:	69bb      	ldr	r3, [r7, #24]
 80039c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d00b      	beq.n	80039e0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80039c8:	6a3b      	ldr	r3, [r7, #32]
 80039ca:	f043 0301 	orr.w	r3, r3, #1
 80039ce:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80039d8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80039da:	2301      	movs	r3, #1
 80039dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80039e0:	69bb      	ldr	r3, [r7, #24]
 80039e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d00b      	beq.n	8003a02 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80039ea:	6a3b      	ldr	r3, [r7, #32]
 80039ec:	f043 0308 	orr.w	r3, r3, #8
 80039f0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80039fa:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80039fc:	2301      	movs	r3, #1
 80039fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003a02:	69bb      	ldr	r3, [r7, #24]
 8003a04:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d00b      	beq.n	8003a24 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003a0c:	6a3b      	ldr	r3, [r7, #32]
 8003a0e:	f043 0302 	orr.w	r3, r3, #2
 8003a12:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a1c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003a1e:	2301      	movs	r3, #1
 8003a20:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003a24:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d01c      	beq.n	8003a66 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003a2c:	68f8      	ldr	r0, [r7, #12]
 8003a2e:	f7ff fe3b 	bl	80036a8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	6859      	ldr	r1, [r3, #4]
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681a      	ldr	r2, [r3, #0]
 8003a3c:	4b0d      	ldr	r3, [pc, #52]	@ (8003a74 <I2C_IsErrorOccurred+0x1bc>)
 8003a3e:	400b      	ands	r3, r1
 8003a40:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003a46:	6a3b      	ldr	r3, [r7, #32]
 8003a48:	431a      	orrs	r2, r3
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	2220      	movs	r2, #32
 8003a52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	2200      	movs	r2, #0
 8003a5a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	2200      	movs	r2, #0
 8003a62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003a66:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	3728      	adds	r7, #40	@ 0x28
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}
 8003a72:	bf00      	nop
 8003a74:	fe00e800 	.word	0xfe00e800

08003a78 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	b087      	sub	sp, #28
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	60f8      	str	r0, [r7, #12]
 8003a80:	607b      	str	r3, [r7, #4]
 8003a82:	460b      	mov	r3, r1
 8003a84:	817b      	strh	r3, [r7, #10]
 8003a86:	4613      	mov	r3, r2
 8003a88:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003a8a:	897b      	ldrh	r3, [r7, #10]
 8003a8c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003a90:	7a7b      	ldrb	r3, [r7, #9]
 8003a92:	041b      	lsls	r3, r3, #16
 8003a94:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003a98:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003a9e:	6a3b      	ldr	r3, [r7, #32]
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003aa6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	685a      	ldr	r2, [r3, #4]
 8003aae:	6a3b      	ldr	r3, [r7, #32]
 8003ab0:	0d5b      	lsrs	r3, r3, #21
 8003ab2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003ab6:	4b08      	ldr	r3, [pc, #32]	@ (8003ad8 <I2C_TransferConfig+0x60>)
 8003ab8:	430b      	orrs	r3, r1
 8003aba:	43db      	mvns	r3, r3
 8003abc:	ea02 0103 	and.w	r1, r2, r3
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	697a      	ldr	r2, [r7, #20]
 8003ac6:	430a      	orrs	r2, r1
 8003ac8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003aca:	bf00      	nop
 8003acc:	371c      	adds	r7, #28
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad4:	4770      	bx	lr
 8003ad6:	bf00      	nop
 8003ad8:	03ff63ff 	.word	0x03ff63ff

08003adc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003adc:	b480      	push	{r7}
 8003ade:	b083      	sub	sp, #12
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
 8003ae4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003aec:	b2db      	uxtb	r3, r3
 8003aee:	2b20      	cmp	r3, #32
 8003af0:	d138      	bne.n	8003b64 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003af8:	2b01      	cmp	r3, #1
 8003afa:	d101      	bne.n	8003b00 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003afc:	2302      	movs	r3, #2
 8003afe:	e032      	b.n	8003b66 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2201      	movs	r2, #1
 8003b04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2224      	movs	r2, #36	@ 0x24
 8003b0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	681a      	ldr	r2, [r3, #0]
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f022 0201 	bic.w	r2, r2, #1
 8003b1e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	681a      	ldr	r2, [r3, #0]
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003b2e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	6819      	ldr	r1, [r3, #0]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	683a      	ldr	r2, [r7, #0]
 8003b3c:	430a      	orrs	r2, r1
 8003b3e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	681a      	ldr	r2, [r3, #0]
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f042 0201 	orr.w	r2, r2, #1
 8003b4e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2220      	movs	r2, #32
 8003b54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003b60:	2300      	movs	r3, #0
 8003b62:	e000      	b.n	8003b66 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003b64:	2302      	movs	r3, #2
  }
}
 8003b66:	4618      	mov	r0, r3
 8003b68:	370c      	adds	r7, #12
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b70:	4770      	bx	lr

08003b72 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003b72:	b480      	push	{r7}
 8003b74:	b085      	sub	sp, #20
 8003b76:	af00      	add	r7, sp, #0
 8003b78:	6078      	str	r0, [r7, #4]
 8003b7a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b82:	b2db      	uxtb	r3, r3
 8003b84:	2b20      	cmp	r3, #32
 8003b86:	d139      	bne.n	8003bfc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003b8e:	2b01      	cmp	r3, #1
 8003b90:	d101      	bne.n	8003b96 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003b92:	2302      	movs	r3, #2
 8003b94:	e033      	b.n	8003bfe <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2201      	movs	r2, #1
 8003b9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2224      	movs	r2, #36	@ 0x24
 8003ba2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	681a      	ldr	r2, [r3, #0]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f022 0201 	bic.w	r2, r2, #1
 8003bb4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003bc4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	021b      	lsls	r3, r3, #8
 8003bca:	68fa      	ldr	r2, [r7, #12]
 8003bcc:	4313      	orrs	r3, r2
 8003bce:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	68fa      	ldr	r2, [r7, #12]
 8003bd6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	681a      	ldr	r2, [r3, #0]
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f042 0201 	orr.w	r2, r2, #1
 8003be6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2220      	movs	r2, #32
 8003bec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003bf8:	2300      	movs	r3, #0
 8003bfa:	e000      	b.n	8003bfe <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003bfc:	2302      	movs	r3, #2
  }
}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	3714      	adds	r7, #20
 8003c02:	46bd      	mov	sp, r7
 8003c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c08:	4770      	bx	lr

08003c0a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003c0a:	b580      	push	{r7, lr}
 8003c0c:	b086      	sub	sp, #24
 8003c0e:	af02      	add	r7, sp, #8
 8003c10:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d101      	bne.n	8003c1c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003c18:	2301      	movs	r3, #1
 8003c1a:	e101      	b.n	8003e20 <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003c22:	b2db      	uxtb	r3, r3
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d106      	bne.n	8003c36 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003c30:	6878      	ldr	r0, [r7, #4]
 8003c32:	f7fe fb7b 	bl	800232c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2203      	movs	r2, #3
 8003c3a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2200      	movs	r2, #0
 8003c42:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4618      	mov	r0, r3
 8003c4a:	f005 f87f 	bl	8008d4c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6818      	ldr	r0, [r3, #0]
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	7c1a      	ldrb	r2, [r3, #16]
 8003c56:	f88d 2000 	strb.w	r2, [sp]
 8003c5a:	3304      	adds	r3, #4
 8003c5c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003c5e:	f005 f848 	bl	8008cf2 <USB_CoreInit>
 8003c62:	4603      	mov	r3, r0
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d005      	beq.n	8003c74 <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2202      	movs	r2, #2
 8003c6c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003c70:	2301      	movs	r3, #1
 8003c72:	e0d5      	b.n	8003e20 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	2100      	movs	r1, #0
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	f005 f877 	bl	8008d6e <USB_SetCurrentMode>
 8003c80:	4603      	mov	r3, r0
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d005      	beq.n	8003c92 <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2202      	movs	r2, #2
 8003c8a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003c8e:	2301      	movs	r3, #1
 8003c90:	e0c6      	b.n	8003e20 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c92:	2300      	movs	r3, #0
 8003c94:	73fb      	strb	r3, [r7, #15]
 8003c96:	e04a      	b.n	8003d2e <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003c98:	7bfa      	ldrb	r2, [r7, #15]
 8003c9a:	6879      	ldr	r1, [r7, #4]
 8003c9c:	4613      	mov	r3, r2
 8003c9e:	00db      	lsls	r3, r3, #3
 8003ca0:	4413      	add	r3, r2
 8003ca2:	009b      	lsls	r3, r3, #2
 8003ca4:	440b      	add	r3, r1
 8003ca6:	3315      	adds	r3, #21
 8003ca8:	2201      	movs	r2, #1
 8003caa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003cac:	7bfa      	ldrb	r2, [r7, #15]
 8003cae:	6879      	ldr	r1, [r7, #4]
 8003cb0:	4613      	mov	r3, r2
 8003cb2:	00db      	lsls	r3, r3, #3
 8003cb4:	4413      	add	r3, r2
 8003cb6:	009b      	lsls	r3, r3, #2
 8003cb8:	440b      	add	r3, r1
 8003cba:	3314      	adds	r3, #20
 8003cbc:	7bfa      	ldrb	r2, [r7, #15]
 8003cbe:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003cc0:	7bfa      	ldrb	r2, [r7, #15]
 8003cc2:	7bfb      	ldrb	r3, [r7, #15]
 8003cc4:	b298      	uxth	r0, r3
 8003cc6:	6879      	ldr	r1, [r7, #4]
 8003cc8:	4613      	mov	r3, r2
 8003cca:	00db      	lsls	r3, r3, #3
 8003ccc:	4413      	add	r3, r2
 8003cce:	009b      	lsls	r3, r3, #2
 8003cd0:	440b      	add	r3, r1
 8003cd2:	332e      	adds	r3, #46	@ 0x2e
 8003cd4:	4602      	mov	r2, r0
 8003cd6:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003cd8:	7bfa      	ldrb	r2, [r7, #15]
 8003cda:	6879      	ldr	r1, [r7, #4]
 8003cdc:	4613      	mov	r3, r2
 8003cde:	00db      	lsls	r3, r3, #3
 8003ce0:	4413      	add	r3, r2
 8003ce2:	009b      	lsls	r3, r3, #2
 8003ce4:	440b      	add	r3, r1
 8003ce6:	3318      	adds	r3, #24
 8003ce8:	2200      	movs	r2, #0
 8003cea:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003cec:	7bfa      	ldrb	r2, [r7, #15]
 8003cee:	6879      	ldr	r1, [r7, #4]
 8003cf0:	4613      	mov	r3, r2
 8003cf2:	00db      	lsls	r3, r3, #3
 8003cf4:	4413      	add	r3, r2
 8003cf6:	009b      	lsls	r3, r3, #2
 8003cf8:	440b      	add	r3, r1
 8003cfa:	331c      	adds	r3, #28
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003d00:	7bfa      	ldrb	r2, [r7, #15]
 8003d02:	6879      	ldr	r1, [r7, #4]
 8003d04:	4613      	mov	r3, r2
 8003d06:	00db      	lsls	r3, r3, #3
 8003d08:	4413      	add	r3, r2
 8003d0a:	009b      	lsls	r3, r3, #2
 8003d0c:	440b      	add	r3, r1
 8003d0e:	3320      	adds	r3, #32
 8003d10:	2200      	movs	r2, #0
 8003d12:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003d14:	7bfa      	ldrb	r2, [r7, #15]
 8003d16:	6879      	ldr	r1, [r7, #4]
 8003d18:	4613      	mov	r3, r2
 8003d1a:	00db      	lsls	r3, r3, #3
 8003d1c:	4413      	add	r3, r2
 8003d1e:	009b      	lsls	r3, r3, #2
 8003d20:	440b      	add	r3, r1
 8003d22:	3324      	adds	r3, #36	@ 0x24
 8003d24:	2200      	movs	r2, #0
 8003d26:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003d28:	7bfb      	ldrb	r3, [r7, #15]
 8003d2a:	3301      	adds	r3, #1
 8003d2c:	73fb      	strb	r3, [r7, #15]
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	791b      	ldrb	r3, [r3, #4]
 8003d32:	7bfa      	ldrb	r2, [r7, #15]
 8003d34:	429a      	cmp	r2, r3
 8003d36:	d3af      	bcc.n	8003c98 <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003d38:	2300      	movs	r3, #0
 8003d3a:	73fb      	strb	r3, [r7, #15]
 8003d3c:	e044      	b.n	8003dc8 <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003d3e:	7bfa      	ldrb	r2, [r7, #15]
 8003d40:	6879      	ldr	r1, [r7, #4]
 8003d42:	4613      	mov	r3, r2
 8003d44:	00db      	lsls	r3, r3, #3
 8003d46:	4413      	add	r3, r2
 8003d48:	009b      	lsls	r3, r3, #2
 8003d4a:	440b      	add	r3, r1
 8003d4c:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003d50:	2200      	movs	r2, #0
 8003d52:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003d54:	7bfa      	ldrb	r2, [r7, #15]
 8003d56:	6879      	ldr	r1, [r7, #4]
 8003d58:	4613      	mov	r3, r2
 8003d5a:	00db      	lsls	r3, r3, #3
 8003d5c:	4413      	add	r3, r2
 8003d5e:	009b      	lsls	r3, r3, #2
 8003d60:	440b      	add	r3, r1
 8003d62:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003d66:	7bfa      	ldrb	r2, [r7, #15]
 8003d68:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003d6a:	7bfa      	ldrb	r2, [r7, #15]
 8003d6c:	6879      	ldr	r1, [r7, #4]
 8003d6e:	4613      	mov	r3, r2
 8003d70:	00db      	lsls	r3, r3, #3
 8003d72:	4413      	add	r3, r2
 8003d74:	009b      	lsls	r3, r3, #2
 8003d76:	440b      	add	r3, r1
 8003d78:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003d80:	7bfa      	ldrb	r2, [r7, #15]
 8003d82:	6879      	ldr	r1, [r7, #4]
 8003d84:	4613      	mov	r3, r2
 8003d86:	00db      	lsls	r3, r3, #3
 8003d88:	4413      	add	r3, r2
 8003d8a:	009b      	lsls	r3, r3, #2
 8003d8c:	440b      	add	r3, r1
 8003d8e:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003d92:	2200      	movs	r2, #0
 8003d94:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003d96:	7bfa      	ldrb	r2, [r7, #15]
 8003d98:	6879      	ldr	r1, [r7, #4]
 8003d9a:	4613      	mov	r3, r2
 8003d9c:	00db      	lsls	r3, r3, #3
 8003d9e:	4413      	add	r3, r2
 8003da0:	009b      	lsls	r3, r3, #2
 8003da2:	440b      	add	r3, r1
 8003da4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003da8:	2200      	movs	r2, #0
 8003daa:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003dac:	7bfa      	ldrb	r2, [r7, #15]
 8003dae:	6879      	ldr	r1, [r7, #4]
 8003db0:	4613      	mov	r3, r2
 8003db2:	00db      	lsls	r3, r3, #3
 8003db4:	4413      	add	r3, r2
 8003db6:	009b      	lsls	r3, r3, #2
 8003db8:	440b      	add	r3, r1
 8003dba:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003dc2:	7bfb      	ldrb	r3, [r7, #15]
 8003dc4:	3301      	adds	r3, #1
 8003dc6:	73fb      	strb	r3, [r7, #15]
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	791b      	ldrb	r3, [r3, #4]
 8003dcc:	7bfa      	ldrb	r2, [r7, #15]
 8003dce:	429a      	cmp	r2, r3
 8003dd0:	d3b5      	bcc.n	8003d3e <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6818      	ldr	r0, [r3, #0]
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	7c1a      	ldrb	r2, [r3, #16]
 8003dda:	f88d 2000 	strb.w	r2, [sp]
 8003dde:	3304      	adds	r3, #4
 8003de0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003de2:	f005 f811 	bl	8008e08 <USB_DevInit>
 8003de6:	4603      	mov	r3, r0
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d005      	beq.n	8003df8 <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2202      	movs	r2, #2
 8003df0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003df4:	2301      	movs	r3, #1
 8003df6:	e013      	b.n	8003e20 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2201      	movs	r2, #1
 8003e02:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	7b1b      	ldrb	r3, [r3, #12]
 8003e0a:	2b01      	cmp	r3, #1
 8003e0c:	d102      	bne.n	8003e14 <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003e0e:	6878      	ldr	r0, [r7, #4]
 8003e10:	f000 f80a 	bl	8003e28 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4618      	mov	r0, r3
 8003e1a:	f005 f9b6 	bl	800918a <USB_DevDisconnect>

  return HAL_OK;
 8003e1e:	2300      	movs	r3, #0
}
 8003e20:	4618      	mov	r0, r3
 8003e22:	3710      	adds	r7, #16
 8003e24:	46bd      	mov	sp, r7
 8003e26:	bd80      	pop	{r7, pc}

08003e28 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b085      	sub	sp, #20
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2201      	movs	r2, #1
 8003e3a:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	2200      	movs	r2, #0
 8003e42:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	699b      	ldr	r3, [r3, #24]
 8003e4a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e56:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e5a:	f043 0303 	orr.w	r3, r3, #3
 8003e5e:	68fa      	ldr	r2, [r7, #12]
 8003e60:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8003e62:	2300      	movs	r3, #0
}
 8003e64:	4618      	mov	r0, r3
 8003e66:	3714      	adds	r7, #20
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6e:	4770      	bx	lr

08003e70 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003e70:	b480      	push	{r7}
 8003e72:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003e74:	4b04      	ldr	r3, [pc, #16]	@ (8003e88 <HAL_PWREx_GetVoltageRange+0x18>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e84:	4770      	bx	lr
 8003e86:	bf00      	nop
 8003e88:	40007000 	.word	0x40007000

08003e8c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003e8c:	b480      	push	{r7}
 8003e8e:	b085      	sub	sp, #20
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e9a:	d130      	bne.n	8003efe <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003e9c:	4b23      	ldr	r3, [pc, #140]	@ (8003f2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003ea4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ea8:	d038      	beq.n	8003f1c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003eaa:	4b20      	ldr	r3, [pc, #128]	@ (8003f2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003eb2:	4a1e      	ldr	r2, [pc, #120]	@ (8003f2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003eb4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003eb8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003eba:	4b1d      	ldr	r3, [pc, #116]	@ (8003f30 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	2232      	movs	r2, #50	@ 0x32
 8003ec0:	fb02 f303 	mul.w	r3, r2, r3
 8003ec4:	4a1b      	ldr	r2, [pc, #108]	@ (8003f34 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003ec6:	fba2 2303 	umull	r2, r3, r2, r3
 8003eca:	0c9b      	lsrs	r3, r3, #18
 8003ecc:	3301      	adds	r3, #1
 8003ece:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ed0:	e002      	b.n	8003ed8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	3b01      	subs	r3, #1
 8003ed6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ed8:	4b14      	ldr	r3, [pc, #80]	@ (8003f2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003eda:	695b      	ldr	r3, [r3, #20]
 8003edc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ee0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ee4:	d102      	bne.n	8003eec <HAL_PWREx_ControlVoltageScaling+0x60>
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d1f2      	bne.n	8003ed2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003eec:	4b0f      	ldr	r3, [pc, #60]	@ (8003f2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003eee:	695b      	ldr	r3, [r3, #20]
 8003ef0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ef4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ef8:	d110      	bne.n	8003f1c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003efa:	2303      	movs	r3, #3
 8003efc:	e00f      	b.n	8003f1e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003efe:	4b0b      	ldr	r3, [pc, #44]	@ (8003f2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003f06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f0a:	d007      	beq.n	8003f1c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003f0c:	4b07      	ldr	r3, [pc, #28]	@ (8003f2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003f14:	4a05      	ldr	r2, [pc, #20]	@ (8003f2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f16:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003f1a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003f1c:	2300      	movs	r3, #0
}
 8003f1e:	4618      	mov	r0, r3
 8003f20:	3714      	adds	r7, #20
 8003f22:	46bd      	mov	sp, r7
 8003f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f28:	4770      	bx	lr
 8003f2a:	bf00      	nop
 8003f2c:	40007000 	.word	0x40007000
 8003f30:	20000364 	.word	0x20000364
 8003f34:	431bde83 	.word	0x431bde83

08003f38 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8003f38:	b480      	push	{r7}
 8003f3a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8003f3c:	4b05      	ldr	r3, [pc, #20]	@ (8003f54 <HAL_PWREx_EnableVddUSB+0x1c>)
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	4a04      	ldr	r2, [pc, #16]	@ (8003f54 <HAL_PWREx_EnableVddUSB+0x1c>)
 8003f42:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003f46:	6053      	str	r3, [r2, #4]
}
 8003f48:	bf00      	nop
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f50:	4770      	bx	lr
 8003f52:	bf00      	nop
 8003f54:	40007000 	.word	0x40007000

08003f58 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b088      	sub	sp, #32
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d101      	bne.n	8003f6a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f66:	2301      	movs	r3, #1
 8003f68:	e3ca      	b.n	8004700 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003f6a:	4b97      	ldr	r3, [pc, #604]	@ (80041c8 <HAL_RCC_OscConfig+0x270>)
 8003f6c:	689b      	ldr	r3, [r3, #8]
 8003f6e:	f003 030c 	and.w	r3, r3, #12
 8003f72:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003f74:	4b94      	ldr	r3, [pc, #592]	@ (80041c8 <HAL_RCC_OscConfig+0x270>)
 8003f76:	68db      	ldr	r3, [r3, #12]
 8003f78:	f003 0303 	and.w	r3, r3, #3
 8003f7c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f003 0310 	and.w	r3, r3, #16
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	f000 80e4 	beq.w	8004154 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003f8c:	69bb      	ldr	r3, [r7, #24]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d007      	beq.n	8003fa2 <HAL_RCC_OscConfig+0x4a>
 8003f92:	69bb      	ldr	r3, [r7, #24]
 8003f94:	2b0c      	cmp	r3, #12
 8003f96:	f040 808b 	bne.w	80040b0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003f9a:	697b      	ldr	r3, [r7, #20]
 8003f9c:	2b01      	cmp	r3, #1
 8003f9e:	f040 8087 	bne.w	80040b0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003fa2:	4b89      	ldr	r3, [pc, #548]	@ (80041c8 <HAL_RCC_OscConfig+0x270>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f003 0302 	and.w	r3, r3, #2
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d005      	beq.n	8003fba <HAL_RCC_OscConfig+0x62>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	699b      	ldr	r3, [r3, #24]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d101      	bne.n	8003fba <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	e3a2      	b.n	8004700 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6a1a      	ldr	r2, [r3, #32]
 8003fbe:	4b82      	ldr	r3, [pc, #520]	@ (80041c8 <HAL_RCC_OscConfig+0x270>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f003 0308 	and.w	r3, r3, #8
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d004      	beq.n	8003fd4 <HAL_RCC_OscConfig+0x7c>
 8003fca:	4b7f      	ldr	r3, [pc, #508]	@ (80041c8 <HAL_RCC_OscConfig+0x270>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003fd2:	e005      	b.n	8003fe0 <HAL_RCC_OscConfig+0x88>
 8003fd4:	4b7c      	ldr	r3, [pc, #496]	@ (80041c8 <HAL_RCC_OscConfig+0x270>)
 8003fd6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003fda:	091b      	lsrs	r3, r3, #4
 8003fdc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003fe0:	4293      	cmp	r3, r2
 8003fe2:	d223      	bcs.n	800402c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6a1b      	ldr	r3, [r3, #32]
 8003fe8:	4618      	mov	r0, r3
 8003fea:	f000 fd87 	bl	8004afc <RCC_SetFlashLatencyFromMSIRange>
 8003fee:	4603      	mov	r3, r0
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d001      	beq.n	8003ff8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	e383      	b.n	8004700 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003ff8:	4b73      	ldr	r3, [pc, #460]	@ (80041c8 <HAL_RCC_OscConfig+0x270>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	4a72      	ldr	r2, [pc, #456]	@ (80041c8 <HAL_RCC_OscConfig+0x270>)
 8003ffe:	f043 0308 	orr.w	r3, r3, #8
 8004002:	6013      	str	r3, [r2, #0]
 8004004:	4b70      	ldr	r3, [pc, #448]	@ (80041c8 <HAL_RCC_OscConfig+0x270>)
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6a1b      	ldr	r3, [r3, #32]
 8004010:	496d      	ldr	r1, [pc, #436]	@ (80041c8 <HAL_RCC_OscConfig+0x270>)
 8004012:	4313      	orrs	r3, r2
 8004014:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004016:	4b6c      	ldr	r3, [pc, #432]	@ (80041c8 <HAL_RCC_OscConfig+0x270>)
 8004018:	685b      	ldr	r3, [r3, #4]
 800401a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	69db      	ldr	r3, [r3, #28]
 8004022:	021b      	lsls	r3, r3, #8
 8004024:	4968      	ldr	r1, [pc, #416]	@ (80041c8 <HAL_RCC_OscConfig+0x270>)
 8004026:	4313      	orrs	r3, r2
 8004028:	604b      	str	r3, [r1, #4]
 800402a:	e025      	b.n	8004078 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800402c:	4b66      	ldr	r3, [pc, #408]	@ (80041c8 <HAL_RCC_OscConfig+0x270>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	4a65      	ldr	r2, [pc, #404]	@ (80041c8 <HAL_RCC_OscConfig+0x270>)
 8004032:	f043 0308 	orr.w	r3, r3, #8
 8004036:	6013      	str	r3, [r2, #0]
 8004038:	4b63      	ldr	r3, [pc, #396]	@ (80041c8 <HAL_RCC_OscConfig+0x270>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6a1b      	ldr	r3, [r3, #32]
 8004044:	4960      	ldr	r1, [pc, #384]	@ (80041c8 <HAL_RCC_OscConfig+0x270>)
 8004046:	4313      	orrs	r3, r2
 8004048:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800404a:	4b5f      	ldr	r3, [pc, #380]	@ (80041c8 <HAL_RCC_OscConfig+0x270>)
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	69db      	ldr	r3, [r3, #28]
 8004056:	021b      	lsls	r3, r3, #8
 8004058:	495b      	ldr	r1, [pc, #364]	@ (80041c8 <HAL_RCC_OscConfig+0x270>)
 800405a:	4313      	orrs	r3, r2
 800405c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800405e:	69bb      	ldr	r3, [r7, #24]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d109      	bne.n	8004078 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6a1b      	ldr	r3, [r3, #32]
 8004068:	4618      	mov	r0, r3
 800406a:	f000 fd47 	bl	8004afc <RCC_SetFlashLatencyFromMSIRange>
 800406e:	4603      	mov	r3, r0
 8004070:	2b00      	cmp	r3, #0
 8004072:	d001      	beq.n	8004078 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8004074:	2301      	movs	r3, #1
 8004076:	e343      	b.n	8004700 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004078:	f000 fc4a 	bl	8004910 <HAL_RCC_GetSysClockFreq>
 800407c:	4602      	mov	r2, r0
 800407e:	4b52      	ldr	r3, [pc, #328]	@ (80041c8 <HAL_RCC_OscConfig+0x270>)
 8004080:	689b      	ldr	r3, [r3, #8]
 8004082:	091b      	lsrs	r3, r3, #4
 8004084:	f003 030f 	and.w	r3, r3, #15
 8004088:	4950      	ldr	r1, [pc, #320]	@ (80041cc <HAL_RCC_OscConfig+0x274>)
 800408a:	5ccb      	ldrb	r3, [r1, r3]
 800408c:	f003 031f 	and.w	r3, r3, #31
 8004090:	fa22 f303 	lsr.w	r3, r2, r3
 8004094:	4a4e      	ldr	r2, [pc, #312]	@ (80041d0 <HAL_RCC_OscConfig+0x278>)
 8004096:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004098:	4b4e      	ldr	r3, [pc, #312]	@ (80041d4 <HAL_RCC_OscConfig+0x27c>)
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4618      	mov	r0, r3
 800409e:	f7fd ff13 	bl	8001ec8 <HAL_InitTick>
 80040a2:	4603      	mov	r3, r0
 80040a4:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80040a6:	7bfb      	ldrb	r3, [r7, #15]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d052      	beq.n	8004152 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80040ac:	7bfb      	ldrb	r3, [r7, #15]
 80040ae:	e327      	b.n	8004700 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	699b      	ldr	r3, [r3, #24]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d032      	beq.n	800411e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80040b8:	4b43      	ldr	r3, [pc, #268]	@ (80041c8 <HAL_RCC_OscConfig+0x270>)
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	4a42      	ldr	r2, [pc, #264]	@ (80041c8 <HAL_RCC_OscConfig+0x270>)
 80040be:	f043 0301 	orr.w	r3, r3, #1
 80040c2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80040c4:	f7fe fa1a 	bl	80024fc <HAL_GetTick>
 80040c8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80040ca:	e008      	b.n	80040de <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80040cc:	f7fe fa16 	bl	80024fc <HAL_GetTick>
 80040d0:	4602      	mov	r2, r0
 80040d2:	693b      	ldr	r3, [r7, #16]
 80040d4:	1ad3      	subs	r3, r2, r3
 80040d6:	2b02      	cmp	r3, #2
 80040d8:	d901      	bls.n	80040de <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80040da:	2303      	movs	r3, #3
 80040dc:	e310      	b.n	8004700 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80040de:	4b3a      	ldr	r3, [pc, #232]	@ (80041c8 <HAL_RCC_OscConfig+0x270>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f003 0302 	and.w	r3, r3, #2
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d0f0      	beq.n	80040cc <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80040ea:	4b37      	ldr	r3, [pc, #220]	@ (80041c8 <HAL_RCC_OscConfig+0x270>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4a36      	ldr	r2, [pc, #216]	@ (80041c8 <HAL_RCC_OscConfig+0x270>)
 80040f0:	f043 0308 	orr.w	r3, r3, #8
 80040f4:	6013      	str	r3, [r2, #0]
 80040f6:	4b34      	ldr	r3, [pc, #208]	@ (80041c8 <HAL_RCC_OscConfig+0x270>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6a1b      	ldr	r3, [r3, #32]
 8004102:	4931      	ldr	r1, [pc, #196]	@ (80041c8 <HAL_RCC_OscConfig+0x270>)
 8004104:	4313      	orrs	r3, r2
 8004106:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004108:	4b2f      	ldr	r3, [pc, #188]	@ (80041c8 <HAL_RCC_OscConfig+0x270>)
 800410a:	685b      	ldr	r3, [r3, #4]
 800410c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	69db      	ldr	r3, [r3, #28]
 8004114:	021b      	lsls	r3, r3, #8
 8004116:	492c      	ldr	r1, [pc, #176]	@ (80041c8 <HAL_RCC_OscConfig+0x270>)
 8004118:	4313      	orrs	r3, r2
 800411a:	604b      	str	r3, [r1, #4]
 800411c:	e01a      	b.n	8004154 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800411e:	4b2a      	ldr	r3, [pc, #168]	@ (80041c8 <HAL_RCC_OscConfig+0x270>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	4a29      	ldr	r2, [pc, #164]	@ (80041c8 <HAL_RCC_OscConfig+0x270>)
 8004124:	f023 0301 	bic.w	r3, r3, #1
 8004128:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800412a:	f7fe f9e7 	bl	80024fc <HAL_GetTick>
 800412e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004130:	e008      	b.n	8004144 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004132:	f7fe f9e3 	bl	80024fc <HAL_GetTick>
 8004136:	4602      	mov	r2, r0
 8004138:	693b      	ldr	r3, [r7, #16]
 800413a:	1ad3      	subs	r3, r2, r3
 800413c:	2b02      	cmp	r3, #2
 800413e:	d901      	bls.n	8004144 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004140:	2303      	movs	r3, #3
 8004142:	e2dd      	b.n	8004700 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004144:	4b20      	ldr	r3, [pc, #128]	@ (80041c8 <HAL_RCC_OscConfig+0x270>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f003 0302 	and.w	r3, r3, #2
 800414c:	2b00      	cmp	r3, #0
 800414e:	d1f0      	bne.n	8004132 <HAL_RCC_OscConfig+0x1da>
 8004150:	e000      	b.n	8004154 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004152:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f003 0301 	and.w	r3, r3, #1
 800415c:	2b00      	cmp	r3, #0
 800415e:	d074      	beq.n	800424a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004160:	69bb      	ldr	r3, [r7, #24]
 8004162:	2b08      	cmp	r3, #8
 8004164:	d005      	beq.n	8004172 <HAL_RCC_OscConfig+0x21a>
 8004166:	69bb      	ldr	r3, [r7, #24]
 8004168:	2b0c      	cmp	r3, #12
 800416a:	d10e      	bne.n	800418a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	2b03      	cmp	r3, #3
 8004170:	d10b      	bne.n	800418a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004172:	4b15      	ldr	r3, [pc, #84]	@ (80041c8 <HAL_RCC_OscConfig+0x270>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800417a:	2b00      	cmp	r3, #0
 800417c:	d064      	beq.n	8004248 <HAL_RCC_OscConfig+0x2f0>
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	685b      	ldr	r3, [r3, #4]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d160      	bne.n	8004248 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004186:	2301      	movs	r3, #1
 8004188:	e2ba      	b.n	8004700 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004192:	d106      	bne.n	80041a2 <HAL_RCC_OscConfig+0x24a>
 8004194:	4b0c      	ldr	r3, [pc, #48]	@ (80041c8 <HAL_RCC_OscConfig+0x270>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4a0b      	ldr	r2, [pc, #44]	@ (80041c8 <HAL_RCC_OscConfig+0x270>)
 800419a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800419e:	6013      	str	r3, [r2, #0]
 80041a0:	e026      	b.n	80041f0 <HAL_RCC_OscConfig+0x298>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	685b      	ldr	r3, [r3, #4]
 80041a6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80041aa:	d115      	bne.n	80041d8 <HAL_RCC_OscConfig+0x280>
 80041ac:	4b06      	ldr	r3, [pc, #24]	@ (80041c8 <HAL_RCC_OscConfig+0x270>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a05      	ldr	r2, [pc, #20]	@ (80041c8 <HAL_RCC_OscConfig+0x270>)
 80041b2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80041b6:	6013      	str	r3, [r2, #0]
 80041b8:	4b03      	ldr	r3, [pc, #12]	@ (80041c8 <HAL_RCC_OscConfig+0x270>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	4a02      	ldr	r2, [pc, #8]	@ (80041c8 <HAL_RCC_OscConfig+0x270>)
 80041be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041c2:	6013      	str	r3, [r2, #0]
 80041c4:	e014      	b.n	80041f0 <HAL_RCC_OscConfig+0x298>
 80041c6:	bf00      	nop
 80041c8:	40021000 	.word	0x40021000
 80041cc:	0800d3b4 	.word	0x0800d3b4
 80041d0:	20000364 	.word	0x20000364
 80041d4:	20000368 	.word	0x20000368
 80041d8:	4ba0      	ldr	r3, [pc, #640]	@ (800445c <HAL_RCC_OscConfig+0x504>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	4a9f      	ldr	r2, [pc, #636]	@ (800445c <HAL_RCC_OscConfig+0x504>)
 80041de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80041e2:	6013      	str	r3, [r2, #0]
 80041e4:	4b9d      	ldr	r3, [pc, #628]	@ (800445c <HAL_RCC_OscConfig+0x504>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4a9c      	ldr	r2, [pc, #624]	@ (800445c <HAL_RCC_OscConfig+0x504>)
 80041ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80041ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d013      	beq.n	8004220 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041f8:	f7fe f980 	bl	80024fc <HAL_GetTick>
 80041fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80041fe:	e008      	b.n	8004212 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004200:	f7fe f97c 	bl	80024fc <HAL_GetTick>
 8004204:	4602      	mov	r2, r0
 8004206:	693b      	ldr	r3, [r7, #16]
 8004208:	1ad3      	subs	r3, r2, r3
 800420a:	2b64      	cmp	r3, #100	@ 0x64
 800420c:	d901      	bls.n	8004212 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800420e:	2303      	movs	r3, #3
 8004210:	e276      	b.n	8004700 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004212:	4b92      	ldr	r3, [pc, #584]	@ (800445c <HAL_RCC_OscConfig+0x504>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800421a:	2b00      	cmp	r3, #0
 800421c:	d0f0      	beq.n	8004200 <HAL_RCC_OscConfig+0x2a8>
 800421e:	e014      	b.n	800424a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004220:	f7fe f96c 	bl	80024fc <HAL_GetTick>
 8004224:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004226:	e008      	b.n	800423a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004228:	f7fe f968 	bl	80024fc <HAL_GetTick>
 800422c:	4602      	mov	r2, r0
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	1ad3      	subs	r3, r2, r3
 8004232:	2b64      	cmp	r3, #100	@ 0x64
 8004234:	d901      	bls.n	800423a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004236:	2303      	movs	r3, #3
 8004238:	e262      	b.n	8004700 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800423a:	4b88      	ldr	r3, [pc, #544]	@ (800445c <HAL_RCC_OscConfig+0x504>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004242:	2b00      	cmp	r3, #0
 8004244:	d1f0      	bne.n	8004228 <HAL_RCC_OscConfig+0x2d0>
 8004246:	e000      	b.n	800424a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004248:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f003 0302 	and.w	r3, r3, #2
 8004252:	2b00      	cmp	r3, #0
 8004254:	d060      	beq.n	8004318 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004256:	69bb      	ldr	r3, [r7, #24]
 8004258:	2b04      	cmp	r3, #4
 800425a:	d005      	beq.n	8004268 <HAL_RCC_OscConfig+0x310>
 800425c:	69bb      	ldr	r3, [r7, #24]
 800425e:	2b0c      	cmp	r3, #12
 8004260:	d119      	bne.n	8004296 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004262:	697b      	ldr	r3, [r7, #20]
 8004264:	2b02      	cmp	r3, #2
 8004266:	d116      	bne.n	8004296 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004268:	4b7c      	ldr	r3, [pc, #496]	@ (800445c <HAL_RCC_OscConfig+0x504>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004270:	2b00      	cmp	r3, #0
 8004272:	d005      	beq.n	8004280 <HAL_RCC_OscConfig+0x328>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	68db      	ldr	r3, [r3, #12]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d101      	bne.n	8004280 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800427c:	2301      	movs	r3, #1
 800427e:	e23f      	b.n	8004700 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004280:	4b76      	ldr	r3, [pc, #472]	@ (800445c <HAL_RCC_OscConfig+0x504>)
 8004282:	685b      	ldr	r3, [r3, #4]
 8004284:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	691b      	ldr	r3, [r3, #16]
 800428c:	061b      	lsls	r3, r3, #24
 800428e:	4973      	ldr	r1, [pc, #460]	@ (800445c <HAL_RCC_OscConfig+0x504>)
 8004290:	4313      	orrs	r3, r2
 8004292:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004294:	e040      	b.n	8004318 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	68db      	ldr	r3, [r3, #12]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d023      	beq.n	80042e6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800429e:	4b6f      	ldr	r3, [pc, #444]	@ (800445c <HAL_RCC_OscConfig+0x504>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	4a6e      	ldr	r2, [pc, #440]	@ (800445c <HAL_RCC_OscConfig+0x504>)
 80042a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042aa:	f7fe f927 	bl	80024fc <HAL_GetTick>
 80042ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80042b0:	e008      	b.n	80042c4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80042b2:	f7fe f923 	bl	80024fc <HAL_GetTick>
 80042b6:	4602      	mov	r2, r0
 80042b8:	693b      	ldr	r3, [r7, #16]
 80042ba:	1ad3      	subs	r3, r2, r3
 80042bc:	2b02      	cmp	r3, #2
 80042be:	d901      	bls.n	80042c4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80042c0:	2303      	movs	r3, #3
 80042c2:	e21d      	b.n	8004700 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80042c4:	4b65      	ldr	r3, [pc, #404]	@ (800445c <HAL_RCC_OscConfig+0x504>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d0f0      	beq.n	80042b2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042d0:	4b62      	ldr	r3, [pc, #392]	@ (800445c <HAL_RCC_OscConfig+0x504>)
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	691b      	ldr	r3, [r3, #16]
 80042dc:	061b      	lsls	r3, r3, #24
 80042de:	495f      	ldr	r1, [pc, #380]	@ (800445c <HAL_RCC_OscConfig+0x504>)
 80042e0:	4313      	orrs	r3, r2
 80042e2:	604b      	str	r3, [r1, #4]
 80042e4:	e018      	b.n	8004318 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80042e6:	4b5d      	ldr	r3, [pc, #372]	@ (800445c <HAL_RCC_OscConfig+0x504>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	4a5c      	ldr	r2, [pc, #368]	@ (800445c <HAL_RCC_OscConfig+0x504>)
 80042ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80042f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042f2:	f7fe f903 	bl	80024fc <HAL_GetTick>
 80042f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80042f8:	e008      	b.n	800430c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80042fa:	f7fe f8ff 	bl	80024fc <HAL_GetTick>
 80042fe:	4602      	mov	r2, r0
 8004300:	693b      	ldr	r3, [r7, #16]
 8004302:	1ad3      	subs	r3, r2, r3
 8004304:	2b02      	cmp	r3, #2
 8004306:	d901      	bls.n	800430c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004308:	2303      	movs	r3, #3
 800430a:	e1f9      	b.n	8004700 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800430c:	4b53      	ldr	r3, [pc, #332]	@ (800445c <HAL_RCC_OscConfig+0x504>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004314:	2b00      	cmp	r3, #0
 8004316:	d1f0      	bne.n	80042fa <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f003 0308 	and.w	r3, r3, #8
 8004320:	2b00      	cmp	r3, #0
 8004322:	d03c      	beq.n	800439e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	695b      	ldr	r3, [r3, #20]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d01c      	beq.n	8004366 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800432c:	4b4b      	ldr	r3, [pc, #300]	@ (800445c <HAL_RCC_OscConfig+0x504>)
 800432e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004332:	4a4a      	ldr	r2, [pc, #296]	@ (800445c <HAL_RCC_OscConfig+0x504>)
 8004334:	f043 0301 	orr.w	r3, r3, #1
 8004338:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800433c:	f7fe f8de 	bl	80024fc <HAL_GetTick>
 8004340:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004342:	e008      	b.n	8004356 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004344:	f7fe f8da 	bl	80024fc <HAL_GetTick>
 8004348:	4602      	mov	r2, r0
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	1ad3      	subs	r3, r2, r3
 800434e:	2b02      	cmp	r3, #2
 8004350:	d901      	bls.n	8004356 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004352:	2303      	movs	r3, #3
 8004354:	e1d4      	b.n	8004700 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004356:	4b41      	ldr	r3, [pc, #260]	@ (800445c <HAL_RCC_OscConfig+0x504>)
 8004358:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800435c:	f003 0302 	and.w	r3, r3, #2
 8004360:	2b00      	cmp	r3, #0
 8004362:	d0ef      	beq.n	8004344 <HAL_RCC_OscConfig+0x3ec>
 8004364:	e01b      	b.n	800439e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004366:	4b3d      	ldr	r3, [pc, #244]	@ (800445c <HAL_RCC_OscConfig+0x504>)
 8004368:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800436c:	4a3b      	ldr	r2, [pc, #236]	@ (800445c <HAL_RCC_OscConfig+0x504>)
 800436e:	f023 0301 	bic.w	r3, r3, #1
 8004372:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004376:	f7fe f8c1 	bl	80024fc <HAL_GetTick>
 800437a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800437c:	e008      	b.n	8004390 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800437e:	f7fe f8bd 	bl	80024fc <HAL_GetTick>
 8004382:	4602      	mov	r2, r0
 8004384:	693b      	ldr	r3, [r7, #16]
 8004386:	1ad3      	subs	r3, r2, r3
 8004388:	2b02      	cmp	r3, #2
 800438a:	d901      	bls.n	8004390 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800438c:	2303      	movs	r3, #3
 800438e:	e1b7      	b.n	8004700 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004390:	4b32      	ldr	r3, [pc, #200]	@ (800445c <HAL_RCC_OscConfig+0x504>)
 8004392:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004396:	f003 0302 	and.w	r3, r3, #2
 800439a:	2b00      	cmp	r3, #0
 800439c:	d1ef      	bne.n	800437e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f003 0304 	and.w	r3, r3, #4
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	f000 80a6 	beq.w	80044f8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80043ac:	2300      	movs	r3, #0
 80043ae:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80043b0:	4b2a      	ldr	r3, [pc, #168]	@ (800445c <HAL_RCC_OscConfig+0x504>)
 80043b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d10d      	bne.n	80043d8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80043bc:	4b27      	ldr	r3, [pc, #156]	@ (800445c <HAL_RCC_OscConfig+0x504>)
 80043be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043c0:	4a26      	ldr	r2, [pc, #152]	@ (800445c <HAL_RCC_OscConfig+0x504>)
 80043c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80043c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80043c8:	4b24      	ldr	r3, [pc, #144]	@ (800445c <HAL_RCC_OscConfig+0x504>)
 80043ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043d0:	60bb      	str	r3, [r7, #8]
 80043d2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80043d4:	2301      	movs	r3, #1
 80043d6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80043d8:	4b21      	ldr	r3, [pc, #132]	@ (8004460 <HAL_RCC_OscConfig+0x508>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d118      	bne.n	8004416 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80043e4:	4b1e      	ldr	r3, [pc, #120]	@ (8004460 <HAL_RCC_OscConfig+0x508>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4a1d      	ldr	r2, [pc, #116]	@ (8004460 <HAL_RCC_OscConfig+0x508>)
 80043ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043ee:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80043f0:	f7fe f884 	bl	80024fc <HAL_GetTick>
 80043f4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80043f6:	e008      	b.n	800440a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043f8:	f7fe f880 	bl	80024fc <HAL_GetTick>
 80043fc:	4602      	mov	r2, r0
 80043fe:	693b      	ldr	r3, [r7, #16]
 8004400:	1ad3      	subs	r3, r2, r3
 8004402:	2b02      	cmp	r3, #2
 8004404:	d901      	bls.n	800440a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004406:	2303      	movs	r3, #3
 8004408:	e17a      	b.n	8004700 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800440a:	4b15      	ldr	r3, [pc, #84]	@ (8004460 <HAL_RCC_OscConfig+0x508>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004412:	2b00      	cmp	r3, #0
 8004414:	d0f0      	beq.n	80043f8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	689b      	ldr	r3, [r3, #8]
 800441a:	2b01      	cmp	r3, #1
 800441c:	d108      	bne.n	8004430 <HAL_RCC_OscConfig+0x4d8>
 800441e:	4b0f      	ldr	r3, [pc, #60]	@ (800445c <HAL_RCC_OscConfig+0x504>)
 8004420:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004424:	4a0d      	ldr	r2, [pc, #52]	@ (800445c <HAL_RCC_OscConfig+0x504>)
 8004426:	f043 0301 	orr.w	r3, r3, #1
 800442a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800442e:	e029      	b.n	8004484 <HAL_RCC_OscConfig+0x52c>
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	689b      	ldr	r3, [r3, #8]
 8004434:	2b05      	cmp	r3, #5
 8004436:	d115      	bne.n	8004464 <HAL_RCC_OscConfig+0x50c>
 8004438:	4b08      	ldr	r3, [pc, #32]	@ (800445c <HAL_RCC_OscConfig+0x504>)
 800443a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800443e:	4a07      	ldr	r2, [pc, #28]	@ (800445c <HAL_RCC_OscConfig+0x504>)
 8004440:	f043 0304 	orr.w	r3, r3, #4
 8004444:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004448:	4b04      	ldr	r3, [pc, #16]	@ (800445c <HAL_RCC_OscConfig+0x504>)
 800444a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800444e:	4a03      	ldr	r2, [pc, #12]	@ (800445c <HAL_RCC_OscConfig+0x504>)
 8004450:	f043 0301 	orr.w	r3, r3, #1
 8004454:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004458:	e014      	b.n	8004484 <HAL_RCC_OscConfig+0x52c>
 800445a:	bf00      	nop
 800445c:	40021000 	.word	0x40021000
 8004460:	40007000 	.word	0x40007000
 8004464:	4b9c      	ldr	r3, [pc, #624]	@ (80046d8 <HAL_RCC_OscConfig+0x780>)
 8004466:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800446a:	4a9b      	ldr	r2, [pc, #620]	@ (80046d8 <HAL_RCC_OscConfig+0x780>)
 800446c:	f023 0301 	bic.w	r3, r3, #1
 8004470:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004474:	4b98      	ldr	r3, [pc, #608]	@ (80046d8 <HAL_RCC_OscConfig+0x780>)
 8004476:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800447a:	4a97      	ldr	r2, [pc, #604]	@ (80046d8 <HAL_RCC_OscConfig+0x780>)
 800447c:	f023 0304 	bic.w	r3, r3, #4
 8004480:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	689b      	ldr	r3, [r3, #8]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d016      	beq.n	80044ba <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800448c:	f7fe f836 	bl	80024fc <HAL_GetTick>
 8004490:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004492:	e00a      	b.n	80044aa <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004494:	f7fe f832 	bl	80024fc <HAL_GetTick>
 8004498:	4602      	mov	r2, r0
 800449a:	693b      	ldr	r3, [r7, #16]
 800449c:	1ad3      	subs	r3, r2, r3
 800449e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d901      	bls.n	80044aa <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80044a6:	2303      	movs	r3, #3
 80044a8:	e12a      	b.n	8004700 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80044aa:	4b8b      	ldr	r3, [pc, #556]	@ (80046d8 <HAL_RCC_OscConfig+0x780>)
 80044ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044b0:	f003 0302 	and.w	r3, r3, #2
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d0ed      	beq.n	8004494 <HAL_RCC_OscConfig+0x53c>
 80044b8:	e015      	b.n	80044e6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044ba:	f7fe f81f 	bl	80024fc <HAL_GetTick>
 80044be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80044c0:	e00a      	b.n	80044d8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044c2:	f7fe f81b 	bl	80024fc <HAL_GetTick>
 80044c6:	4602      	mov	r2, r0
 80044c8:	693b      	ldr	r3, [r7, #16]
 80044ca:	1ad3      	subs	r3, r2, r3
 80044cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044d0:	4293      	cmp	r3, r2
 80044d2:	d901      	bls.n	80044d8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80044d4:	2303      	movs	r3, #3
 80044d6:	e113      	b.n	8004700 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80044d8:	4b7f      	ldr	r3, [pc, #508]	@ (80046d8 <HAL_RCC_OscConfig+0x780>)
 80044da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044de:	f003 0302 	and.w	r3, r3, #2
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d1ed      	bne.n	80044c2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80044e6:	7ffb      	ldrb	r3, [r7, #31]
 80044e8:	2b01      	cmp	r3, #1
 80044ea:	d105      	bne.n	80044f8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044ec:	4b7a      	ldr	r3, [pc, #488]	@ (80046d8 <HAL_RCC_OscConfig+0x780>)
 80044ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044f0:	4a79      	ldr	r2, [pc, #484]	@ (80046d8 <HAL_RCC_OscConfig+0x780>)
 80044f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80044f6:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	f000 80fe 	beq.w	80046fe <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004506:	2b02      	cmp	r3, #2
 8004508:	f040 80d0 	bne.w	80046ac <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800450c:	4b72      	ldr	r3, [pc, #456]	@ (80046d8 <HAL_RCC_OscConfig+0x780>)
 800450e:	68db      	ldr	r3, [r3, #12]
 8004510:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004512:	697b      	ldr	r3, [r7, #20]
 8004514:	f003 0203 	and.w	r2, r3, #3
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800451c:	429a      	cmp	r2, r3
 800451e:	d130      	bne.n	8004582 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004520:	697b      	ldr	r3, [r7, #20]
 8004522:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800452a:	3b01      	subs	r3, #1
 800452c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800452e:	429a      	cmp	r2, r3
 8004530:	d127      	bne.n	8004582 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004532:	697b      	ldr	r3, [r7, #20]
 8004534:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800453c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800453e:	429a      	cmp	r2, r3
 8004540:	d11f      	bne.n	8004582 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004542:	697b      	ldr	r3, [r7, #20]
 8004544:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004548:	687a      	ldr	r2, [r7, #4]
 800454a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800454c:	2a07      	cmp	r2, #7
 800454e:	bf14      	ite	ne
 8004550:	2201      	movne	r2, #1
 8004552:	2200      	moveq	r2, #0
 8004554:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004556:	4293      	cmp	r3, r2
 8004558:	d113      	bne.n	8004582 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800455a:	697b      	ldr	r3, [r7, #20]
 800455c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004564:	085b      	lsrs	r3, r3, #1
 8004566:	3b01      	subs	r3, #1
 8004568:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800456a:	429a      	cmp	r2, r3
 800456c:	d109      	bne.n	8004582 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800456e:	697b      	ldr	r3, [r7, #20]
 8004570:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004578:	085b      	lsrs	r3, r3, #1
 800457a:	3b01      	subs	r3, #1
 800457c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800457e:	429a      	cmp	r2, r3
 8004580:	d06e      	beq.n	8004660 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004582:	69bb      	ldr	r3, [r7, #24]
 8004584:	2b0c      	cmp	r3, #12
 8004586:	d069      	beq.n	800465c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004588:	4b53      	ldr	r3, [pc, #332]	@ (80046d8 <HAL_RCC_OscConfig+0x780>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004590:	2b00      	cmp	r3, #0
 8004592:	d105      	bne.n	80045a0 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004594:	4b50      	ldr	r3, [pc, #320]	@ (80046d8 <HAL_RCC_OscConfig+0x780>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800459c:	2b00      	cmp	r3, #0
 800459e:	d001      	beq.n	80045a4 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80045a0:	2301      	movs	r3, #1
 80045a2:	e0ad      	b.n	8004700 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80045a4:	4b4c      	ldr	r3, [pc, #304]	@ (80046d8 <HAL_RCC_OscConfig+0x780>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	4a4b      	ldr	r2, [pc, #300]	@ (80046d8 <HAL_RCC_OscConfig+0x780>)
 80045aa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80045ae:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80045b0:	f7fd ffa4 	bl	80024fc <HAL_GetTick>
 80045b4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80045b6:	e008      	b.n	80045ca <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045b8:	f7fd ffa0 	bl	80024fc <HAL_GetTick>
 80045bc:	4602      	mov	r2, r0
 80045be:	693b      	ldr	r3, [r7, #16]
 80045c0:	1ad3      	subs	r3, r2, r3
 80045c2:	2b02      	cmp	r3, #2
 80045c4:	d901      	bls.n	80045ca <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80045c6:	2303      	movs	r3, #3
 80045c8:	e09a      	b.n	8004700 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80045ca:	4b43      	ldr	r3, [pc, #268]	@ (80046d8 <HAL_RCC_OscConfig+0x780>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d1f0      	bne.n	80045b8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80045d6:	4b40      	ldr	r3, [pc, #256]	@ (80046d8 <HAL_RCC_OscConfig+0x780>)
 80045d8:	68da      	ldr	r2, [r3, #12]
 80045da:	4b40      	ldr	r3, [pc, #256]	@ (80046dc <HAL_RCC_OscConfig+0x784>)
 80045dc:	4013      	ands	r3, r2
 80045de:	687a      	ldr	r2, [r7, #4]
 80045e0:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80045e2:	687a      	ldr	r2, [r7, #4]
 80045e4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80045e6:	3a01      	subs	r2, #1
 80045e8:	0112      	lsls	r2, r2, #4
 80045ea:	4311      	orrs	r1, r2
 80045ec:	687a      	ldr	r2, [r7, #4]
 80045ee:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80045f0:	0212      	lsls	r2, r2, #8
 80045f2:	4311      	orrs	r1, r2
 80045f4:	687a      	ldr	r2, [r7, #4]
 80045f6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80045f8:	0852      	lsrs	r2, r2, #1
 80045fa:	3a01      	subs	r2, #1
 80045fc:	0552      	lsls	r2, r2, #21
 80045fe:	4311      	orrs	r1, r2
 8004600:	687a      	ldr	r2, [r7, #4]
 8004602:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004604:	0852      	lsrs	r2, r2, #1
 8004606:	3a01      	subs	r2, #1
 8004608:	0652      	lsls	r2, r2, #25
 800460a:	4311      	orrs	r1, r2
 800460c:	687a      	ldr	r2, [r7, #4]
 800460e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004610:	0912      	lsrs	r2, r2, #4
 8004612:	0452      	lsls	r2, r2, #17
 8004614:	430a      	orrs	r2, r1
 8004616:	4930      	ldr	r1, [pc, #192]	@ (80046d8 <HAL_RCC_OscConfig+0x780>)
 8004618:	4313      	orrs	r3, r2
 800461a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800461c:	4b2e      	ldr	r3, [pc, #184]	@ (80046d8 <HAL_RCC_OscConfig+0x780>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4a2d      	ldr	r2, [pc, #180]	@ (80046d8 <HAL_RCC_OscConfig+0x780>)
 8004622:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004626:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004628:	4b2b      	ldr	r3, [pc, #172]	@ (80046d8 <HAL_RCC_OscConfig+0x780>)
 800462a:	68db      	ldr	r3, [r3, #12]
 800462c:	4a2a      	ldr	r2, [pc, #168]	@ (80046d8 <HAL_RCC_OscConfig+0x780>)
 800462e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004632:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004634:	f7fd ff62 	bl	80024fc <HAL_GetTick>
 8004638:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800463a:	e008      	b.n	800464e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800463c:	f7fd ff5e 	bl	80024fc <HAL_GetTick>
 8004640:	4602      	mov	r2, r0
 8004642:	693b      	ldr	r3, [r7, #16]
 8004644:	1ad3      	subs	r3, r2, r3
 8004646:	2b02      	cmp	r3, #2
 8004648:	d901      	bls.n	800464e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800464a:	2303      	movs	r3, #3
 800464c:	e058      	b.n	8004700 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800464e:	4b22      	ldr	r3, [pc, #136]	@ (80046d8 <HAL_RCC_OscConfig+0x780>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004656:	2b00      	cmp	r3, #0
 8004658:	d0f0      	beq.n	800463c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800465a:	e050      	b.n	80046fe <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800465c:	2301      	movs	r3, #1
 800465e:	e04f      	b.n	8004700 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004660:	4b1d      	ldr	r3, [pc, #116]	@ (80046d8 <HAL_RCC_OscConfig+0x780>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004668:	2b00      	cmp	r3, #0
 800466a:	d148      	bne.n	80046fe <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800466c:	4b1a      	ldr	r3, [pc, #104]	@ (80046d8 <HAL_RCC_OscConfig+0x780>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	4a19      	ldr	r2, [pc, #100]	@ (80046d8 <HAL_RCC_OscConfig+0x780>)
 8004672:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004676:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004678:	4b17      	ldr	r3, [pc, #92]	@ (80046d8 <HAL_RCC_OscConfig+0x780>)
 800467a:	68db      	ldr	r3, [r3, #12]
 800467c:	4a16      	ldr	r2, [pc, #88]	@ (80046d8 <HAL_RCC_OscConfig+0x780>)
 800467e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004682:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004684:	f7fd ff3a 	bl	80024fc <HAL_GetTick>
 8004688:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800468a:	e008      	b.n	800469e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800468c:	f7fd ff36 	bl	80024fc <HAL_GetTick>
 8004690:	4602      	mov	r2, r0
 8004692:	693b      	ldr	r3, [r7, #16]
 8004694:	1ad3      	subs	r3, r2, r3
 8004696:	2b02      	cmp	r3, #2
 8004698:	d901      	bls.n	800469e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800469a:	2303      	movs	r3, #3
 800469c:	e030      	b.n	8004700 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800469e:	4b0e      	ldr	r3, [pc, #56]	@ (80046d8 <HAL_RCC_OscConfig+0x780>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d0f0      	beq.n	800468c <HAL_RCC_OscConfig+0x734>
 80046aa:	e028      	b.n	80046fe <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80046ac:	69bb      	ldr	r3, [r7, #24]
 80046ae:	2b0c      	cmp	r3, #12
 80046b0:	d023      	beq.n	80046fa <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046b2:	4b09      	ldr	r3, [pc, #36]	@ (80046d8 <HAL_RCC_OscConfig+0x780>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4a08      	ldr	r2, [pc, #32]	@ (80046d8 <HAL_RCC_OscConfig+0x780>)
 80046b8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80046bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046be:	f7fd ff1d 	bl	80024fc <HAL_GetTick>
 80046c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80046c4:	e00c      	b.n	80046e0 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046c6:	f7fd ff19 	bl	80024fc <HAL_GetTick>
 80046ca:	4602      	mov	r2, r0
 80046cc:	693b      	ldr	r3, [r7, #16]
 80046ce:	1ad3      	subs	r3, r2, r3
 80046d0:	2b02      	cmp	r3, #2
 80046d2:	d905      	bls.n	80046e0 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80046d4:	2303      	movs	r3, #3
 80046d6:	e013      	b.n	8004700 <HAL_RCC_OscConfig+0x7a8>
 80046d8:	40021000 	.word	0x40021000
 80046dc:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80046e0:	4b09      	ldr	r3, [pc, #36]	@ (8004708 <HAL_RCC_OscConfig+0x7b0>)
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d1ec      	bne.n	80046c6 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80046ec:	4b06      	ldr	r3, [pc, #24]	@ (8004708 <HAL_RCC_OscConfig+0x7b0>)
 80046ee:	68da      	ldr	r2, [r3, #12]
 80046f0:	4905      	ldr	r1, [pc, #20]	@ (8004708 <HAL_RCC_OscConfig+0x7b0>)
 80046f2:	4b06      	ldr	r3, [pc, #24]	@ (800470c <HAL_RCC_OscConfig+0x7b4>)
 80046f4:	4013      	ands	r3, r2
 80046f6:	60cb      	str	r3, [r1, #12]
 80046f8:	e001      	b.n	80046fe <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80046fa:	2301      	movs	r3, #1
 80046fc:	e000      	b.n	8004700 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80046fe:	2300      	movs	r3, #0
}
 8004700:	4618      	mov	r0, r3
 8004702:	3720      	adds	r7, #32
 8004704:	46bd      	mov	sp, r7
 8004706:	bd80      	pop	{r7, pc}
 8004708:	40021000 	.word	0x40021000
 800470c:	feeefffc 	.word	0xfeeefffc

08004710 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b084      	sub	sp, #16
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
 8004718:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d101      	bne.n	8004724 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004720:	2301      	movs	r3, #1
 8004722:	e0e7      	b.n	80048f4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004724:	4b75      	ldr	r3, [pc, #468]	@ (80048fc <HAL_RCC_ClockConfig+0x1ec>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f003 0307 	and.w	r3, r3, #7
 800472c:	683a      	ldr	r2, [r7, #0]
 800472e:	429a      	cmp	r2, r3
 8004730:	d910      	bls.n	8004754 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004732:	4b72      	ldr	r3, [pc, #456]	@ (80048fc <HAL_RCC_ClockConfig+0x1ec>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f023 0207 	bic.w	r2, r3, #7
 800473a:	4970      	ldr	r1, [pc, #448]	@ (80048fc <HAL_RCC_ClockConfig+0x1ec>)
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	4313      	orrs	r3, r2
 8004740:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004742:	4b6e      	ldr	r3, [pc, #440]	@ (80048fc <HAL_RCC_ClockConfig+0x1ec>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f003 0307 	and.w	r3, r3, #7
 800474a:	683a      	ldr	r2, [r7, #0]
 800474c:	429a      	cmp	r2, r3
 800474e:	d001      	beq.n	8004754 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004750:	2301      	movs	r3, #1
 8004752:	e0cf      	b.n	80048f4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f003 0302 	and.w	r3, r3, #2
 800475c:	2b00      	cmp	r3, #0
 800475e:	d010      	beq.n	8004782 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	689a      	ldr	r2, [r3, #8]
 8004764:	4b66      	ldr	r3, [pc, #408]	@ (8004900 <HAL_RCC_ClockConfig+0x1f0>)
 8004766:	689b      	ldr	r3, [r3, #8]
 8004768:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800476c:	429a      	cmp	r2, r3
 800476e:	d908      	bls.n	8004782 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004770:	4b63      	ldr	r3, [pc, #396]	@ (8004900 <HAL_RCC_ClockConfig+0x1f0>)
 8004772:	689b      	ldr	r3, [r3, #8]
 8004774:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	689b      	ldr	r3, [r3, #8]
 800477c:	4960      	ldr	r1, [pc, #384]	@ (8004900 <HAL_RCC_ClockConfig+0x1f0>)
 800477e:	4313      	orrs	r3, r2
 8004780:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f003 0301 	and.w	r3, r3, #1
 800478a:	2b00      	cmp	r3, #0
 800478c:	d04c      	beq.n	8004828 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	685b      	ldr	r3, [r3, #4]
 8004792:	2b03      	cmp	r3, #3
 8004794:	d107      	bne.n	80047a6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004796:	4b5a      	ldr	r3, [pc, #360]	@ (8004900 <HAL_RCC_ClockConfig+0x1f0>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d121      	bne.n	80047e6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80047a2:	2301      	movs	r3, #1
 80047a4:	e0a6      	b.n	80048f4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	2b02      	cmp	r3, #2
 80047ac:	d107      	bne.n	80047be <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80047ae:	4b54      	ldr	r3, [pc, #336]	@ (8004900 <HAL_RCC_ClockConfig+0x1f0>)
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d115      	bne.n	80047e6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80047ba:	2301      	movs	r3, #1
 80047bc:	e09a      	b.n	80048f4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d107      	bne.n	80047d6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80047c6:	4b4e      	ldr	r3, [pc, #312]	@ (8004900 <HAL_RCC_ClockConfig+0x1f0>)
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f003 0302 	and.w	r3, r3, #2
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d109      	bne.n	80047e6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80047d2:	2301      	movs	r3, #1
 80047d4:	e08e      	b.n	80048f4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80047d6:	4b4a      	ldr	r3, [pc, #296]	@ (8004900 <HAL_RCC_ClockConfig+0x1f0>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d101      	bne.n	80047e6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80047e2:	2301      	movs	r3, #1
 80047e4:	e086      	b.n	80048f4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80047e6:	4b46      	ldr	r3, [pc, #280]	@ (8004900 <HAL_RCC_ClockConfig+0x1f0>)
 80047e8:	689b      	ldr	r3, [r3, #8]
 80047ea:	f023 0203 	bic.w	r2, r3, #3
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	685b      	ldr	r3, [r3, #4]
 80047f2:	4943      	ldr	r1, [pc, #268]	@ (8004900 <HAL_RCC_ClockConfig+0x1f0>)
 80047f4:	4313      	orrs	r3, r2
 80047f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80047f8:	f7fd fe80 	bl	80024fc <HAL_GetTick>
 80047fc:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047fe:	e00a      	b.n	8004816 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004800:	f7fd fe7c 	bl	80024fc <HAL_GetTick>
 8004804:	4602      	mov	r2, r0
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	1ad3      	subs	r3, r2, r3
 800480a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800480e:	4293      	cmp	r3, r2
 8004810:	d901      	bls.n	8004816 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004812:	2303      	movs	r3, #3
 8004814:	e06e      	b.n	80048f4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004816:	4b3a      	ldr	r3, [pc, #232]	@ (8004900 <HAL_RCC_ClockConfig+0x1f0>)
 8004818:	689b      	ldr	r3, [r3, #8]
 800481a:	f003 020c 	and.w	r2, r3, #12
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	685b      	ldr	r3, [r3, #4]
 8004822:	009b      	lsls	r3, r3, #2
 8004824:	429a      	cmp	r2, r3
 8004826:	d1eb      	bne.n	8004800 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f003 0302 	and.w	r3, r3, #2
 8004830:	2b00      	cmp	r3, #0
 8004832:	d010      	beq.n	8004856 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	689a      	ldr	r2, [r3, #8]
 8004838:	4b31      	ldr	r3, [pc, #196]	@ (8004900 <HAL_RCC_ClockConfig+0x1f0>)
 800483a:	689b      	ldr	r3, [r3, #8]
 800483c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004840:	429a      	cmp	r2, r3
 8004842:	d208      	bcs.n	8004856 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004844:	4b2e      	ldr	r3, [pc, #184]	@ (8004900 <HAL_RCC_ClockConfig+0x1f0>)
 8004846:	689b      	ldr	r3, [r3, #8]
 8004848:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	689b      	ldr	r3, [r3, #8]
 8004850:	492b      	ldr	r1, [pc, #172]	@ (8004900 <HAL_RCC_ClockConfig+0x1f0>)
 8004852:	4313      	orrs	r3, r2
 8004854:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004856:	4b29      	ldr	r3, [pc, #164]	@ (80048fc <HAL_RCC_ClockConfig+0x1ec>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f003 0307 	and.w	r3, r3, #7
 800485e:	683a      	ldr	r2, [r7, #0]
 8004860:	429a      	cmp	r2, r3
 8004862:	d210      	bcs.n	8004886 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004864:	4b25      	ldr	r3, [pc, #148]	@ (80048fc <HAL_RCC_ClockConfig+0x1ec>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f023 0207 	bic.w	r2, r3, #7
 800486c:	4923      	ldr	r1, [pc, #140]	@ (80048fc <HAL_RCC_ClockConfig+0x1ec>)
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	4313      	orrs	r3, r2
 8004872:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004874:	4b21      	ldr	r3, [pc, #132]	@ (80048fc <HAL_RCC_ClockConfig+0x1ec>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f003 0307 	and.w	r3, r3, #7
 800487c:	683a      	ldr	r2, [r7, #0]
 800487e:	429a      	cmp	r2, r3
 8004880:	d001      	beq.n	8004886 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004882:	2301      	movs	r3, #1
 8004884:	e036      	b.n	80048f4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f003 0304 	and.w	r3, r3, #4
 800488e:	2b00      	cmp	r3, #0
 8004890:	d008      	beq.n	80048a4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004892:	4b1b      	ldr	r3, [pc, #108]	@ (8004900 <HAL_RCC_ClockConfig+0x1f0>)
 8004894:	689b      	ldr	r3, [r3, #8]
 8004896:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	68db      	ldr	r3, [r3, #12]
 800489e:	4918      	ldr	r1, [pc, #96]	@ (8004900 <HAL_RCC_ClockConfig+0x1f0>)
 80048a0:	4313      	orrs	r3, r2
 80048a2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f003 0308 	and.w	r3, r3, #8
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d009      	beq.n	80048c4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80048b0:	4b13      	ldr	r3, [pc, #76]	@ (8004900 <HAL_RCC_ClockConfig+0x1f0>)
 80048b2:	689b      	ldr	r3, [r3, #8]
 80048b4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	691b      	ldr	r3, [r3, #16]
 80048bc:	00db      	lsls	r3, r3, #3
 80048be:	4910      	ldr	r1, [pc, #64]	@ (8004900 <HAL_RCC_ClockConfig+0x1f0>)
 80048c0:	4313      	orrs	r3, r2
 80048c2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80048c4:	f000 f824 	bl	8004910 <HAL_RCC_GetSysClockFreq>
 80048c8:	4602      	mov	r2, r0
 80048ca:	4b0d      	ldr	r3, [pc, #52]	@ (8004900 <HAL_RCC_ClockConfig+0x1f0>)
 80048cc:	689b      	ldr	r3, [r3, #8]
 80048ce:	091b      	lsrs	r3, r3, #4
 80048d0:	f003 030f 	and.w	r3, r3, #15
 80048d4:	490b      	ldr	r1, [pc, #44]	@ (8004904 <HAL_RCC_ClockConfig+0x1f4>)
 80048d6:	5ccb      	ldrb	r3, [r1, r3]
 80048d8:	f003 031f 	and.w	r3, r3, #31
 80048dc:	fa22 f303 	lsr.w	r3, r2, r3
 80048e0:	4a09      	ldr	r2, [pc, #36]	@ (8004908 <HAL_RCC_ClockConfig+0x1f8>)
 80048e2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80048e4:	4b09      	ldr	r3, [pc, #36]	@ (800490c <HAL_RCC_ClockConfig+0x1fc>)
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4618      	mov	r0, r3
 80048ea:	f7fd faed 	bl	8001ec8 <HAL_InitTick>
 80048ee:	4603      	mov	r3, r0
 80048f0:	72fb      	strb	r3, [r7, #11]

  return status;
 80048f2:	7afb      	ldrb	r3, [r7, #11]
}
 80048f4:	4618      	mov	r0, r3
 80048f6:	3710      	adds	r7, #16
 80048f8:	46bd      	mov	sp, r7
 80048fa:	bd80      	pop	{r7, pc}
 80048fc:	40022000 	.word	0x40022000
 8004900:	40021000 	.word	0x40021000
 8004904:	0800d3b4 	.word	0x0800d3b4
 8004908:	20000364 	.word	0x20000364
 800490c:	20000368 	.word	0x20000368

08004910 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004910:	b480      	push	{r7}
 8004912:	b089      	sub	sp, #36	@ 0x24
 8004914:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004916:	2300      	movs	r3, #0
 8004918:	61fb      	str	r3, [r7, #28]
 800491a:	2300      	movs	r3, #0
 800491c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800491e:	4b3e      	ldr	r3, [pc, #248]	@ (8004a18 <HAL_RCC_GetSysClockFreq+0x108>)
 8004920:	689b      	ldr	r3, [r3, #8]
 8004922:	f003 030c 	and.w	r3, r3, #12
 8004926:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004928:	4b3b      	ldr	r3, [pc, #236]	@ (8004a18 <HAL_RCC_GetSysClockFreq+0x108>)
 800492a:	68db      	ldr	r3, [r3, #12]
 800492c:	f003 0303 	and.w	r3, r3, #3
 8004930:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004932:	693b      	ldr	r3, [r7, #16]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d005      	beq.n	8004944 <HAL_RCC_GetSysClockFreq+0x34>
 8004938:	693b      	ldr	r3, [r7, #16]
 800493a:	2b0c      	cmp	r3, #12
 800493c:	d121      	bne.n	8004982 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	2b01      	cmp	r3, #1
 8004942:	d11e      	bne.n	8004982 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004944:	4b34      	ldr	r3, [pc, #208]	@ (8004a18 <HAL_RCC_GetSysClockFreq+0x108>)
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f003 0308 	and.w	r3, r3, #8
 800494c:	2b00      	cmp	r3, #0
 800494e:	d107      	bne.n	8004960 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004950:	4b31      	ldr	r3, [pc, #196]	@ (8004a18 <HAL_RCC_GetSysClockFreq+0x108>)
 8004952:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004956:	0a1b      	lsrs	r3, r3, #8
 8004958:	f003 030f 	and.w	r3, r3, #15
 800495c:	61fb      	str	r3, [r7, #28]
 800495e:	e005      	b.n	800496c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004960:	4b2d      	ldr	r3, [pc, #180]	@ (8004a18 <HAL_RCC_GetSysClockFreq+0x108>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	091b      	lsrs	r3, r3, #4
 8004966:	f003 030f 	and.w	r3, r3, #15
 800496a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800496c:	4a2b      	ldr	r2, [pc, #172]	@ (8004a1c <HAL_RCC_GetSysClockFreq+0x10c>)
 800496e:	69fb      	ldr	r3, [r7, #28]
 8004970:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004974:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004976:	693b      	ldr	r3, [r7, #16]
 8004978:	2b00      	cmp	r3, #0
 800497a:	d10d      	bne.n	8004998 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800497c:	69fb      	ldr	r3, [r7, #28]
 800497e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004980:	e00a      	b.n	8004998 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004982:	693b      	ldr	r3, [r7, #16]
 8004984:	2b04      	cmp	r3, #4
 8004986:	d102      	bne.n	800498e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004988:	4b25      	ldr	r3, [pc, #148]	@ (8004a20 <HAL_RCC_GetSysClockFreq+0x110>)
 800498a:	61bb      	str	r3, [r7, #24]
 800498c:	e004      	b.n	8004998 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800498e:	693b      	ldr	r3, [r7, #16]
 8004990:	2b08      	cmp	r3, #8
 8004992:	d101      	bne.n	8004998 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004994:	4b23      	ldr	r3, [pc, #140]	@ (8004a24 <HAL_RCC_GetSysClockFreq+0x114>)
 8004996:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004998:	693b      	ldr	r3, [r7, #16]
 800499a:	2b0c      	cmp	r3, #12
 800499c:	d134      	bne.n	8004a08 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800499e:	4b1e      	ldr	r3, [pc, #120]	@ (8004a18 <HAL_RCC_GetSysClockFreq+0x108>)
 80049a0:	68db      	ldr	r3, [r3, #12]
 80049a2:	f003 0303 	and.w	r3, r3, #3
 80049a6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80049a8:	68bb      	ldr	r3, [r7, #8]
 80049aa:	2b02      	cmp	r3, #2
 80049ac:	d003      	beq.n	80049b6 <HAL_RCC_GetSysClockFreq+0xa6>
 80049ae:	68bb      	ldr	r3, [r7, #8]
 80049b0:	2b03      	cmp	r3, #3
 80049b2:	d003      	beq.n	80049bc <HAL_RCC_GetSysClockFreq+0xac>
 80049b4:	e005      	b.n	80049c2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80049b6:	4b1a      	ldr	r3, [pc, #104]	@ (8004a20 <HAL_RCC_GetSysClockFreq+0x110>)
 80049b8:	617b      	str	r3, [r7, #20]
      break;
 80049ba:	e005      	b.n	80049c8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80049bc:	4b19      	ldr	r3, [pc, #100]	@ (8004a24 <HAL_RCC_GetSysClockFreq+0x114>)
 80049be:	617b      	str	r3, [r7, #20]
      break;
 80049c0:	e002      	b.n	80049c8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80049c2:	69fb      	ldr	r3, [r7, #28]
 80049c4:	617b      	str	r3, [r7, #20]
      break;
 80049c6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80049c8:	4b13      	ldr	r3, [pc, #76]	@ (8004a18 <HAL_RCC_GetSysClockFreq+0x108>)
 80049ca:	68db      	ldr	r3, [r3, #12]
 80049cc:	091b      	lsrs	r3, r3, #4
 80049ce:	f003 0307 	and.w	r3, r3, #7
 80049d2:	3301      	adds	r3, #1
 80049d4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80049d6:	4b10      	ldr	r3, [pc, #64]	@ (8004a18 <HAL_RCC_GetSysClockFreq+0x108>)
 80049d8:	68db      	ldr	r3, [r3, #12]
 80049da:	0a1b      	lsrs	r3, r3, #8
 80049dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80049e0:	697a      	ldr	r2, [r7, #20]
 80049e2:	fb03 f202 	mul.w	r2, r3, r2
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80049ec:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80049ee:	4b0a      	ldr	r3, [pc, #40]	@ (8004a18 <HAL_RCC_GetSysClockFreq+0x108>)
 80049f0:	68db      	ldr	r3, [r3, #12]
 80049f2:	0e5b      	lsrs	r3, r3, #25
 80049f4:	f003 0303 	and.w	r3, r3, #3
 80049f8:	3301      	adds	r3, #1
 80049fa:	005b      	lsls	r3, r3, #1
 80049fc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80049fe:	697a      	ldr	r2, [r7, #20]
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a06:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004a08:	69bb      	ldr	r3, [r7, #24]
}
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	3724      	adds	r7, #36	@ 0x24
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a14:	4770      	bx	lr
 8004a16:	bf00      	nop
 8004a18:	40021000 	.word	0x40021000
 8004a1c:	0800d3cc 	.word	0x0800d3cc
 8004a20:	00f42400 	.word	0x00f42400
 8004a24:	007a1200 	.word	0x007a1200

08004a28 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a28:	b480      	push	{r7}
 8004a2a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004a2c:	4b03      	ldr	r3, [pc, #12]	@ (8004a3c <HAL_RCC_GetHCLKFreq+0x14>)
 8004a2e:	681b      	ldr	r3, [r3, #0]
}
 8004a30:	4618      	mov	r0, r3
 8004a32:	46bd      	mov	sp, r7
 8004a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a38:	4770      	bx	lr
 8004a3a:	bf00      	nop
 8004a3c:	20000364 	.word	0x20000364

08004a40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004a44:	f7ff fff0 	bl	8004a28 <HAL_RCC_GetHCLKFreq>
 8004a48:	4602      	mov	r2, r0
 8004a4a:	4b06      	ldr	r3, [pc, #24]	@ (8004a64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a4c:	689b      	ldr	r3, [r3, #8]
 8004a4e:	0a1b      	lsrs	r3, r3, #8
 8004a50:	f003 0307 	and.w	r3, r3, #7
 8004a54:	4904      	ldr	r1, [pc, #16]	@ (8004a68 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004a56:	5ccb      	ldrb	r3, [r1, r3]
 8004a58:	f003 031f 	and.w	r3, r3, #31
 8004a5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a60:	4618      	mov	r0, r3
 8004a62:	bd80      	pop	{r7, pc}
 8004a64:	40021000 	.word	0x40021000
 8004a68:	0800d3c4 	.word	0x0800d3c4

08004a6c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004a70:	f7ff ffda 	bl	8004a28 <HAL_RCC_GetHCLKFreq>
 8004a74:	4602      	mov	r2, r0
 8004a76:	4b06      	ldr	r3, [pc, #24]	@ (8004a90 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004a78:	689b      	ldr	r3, [r3, #8]
 8004a7a:	0adb      	lsrs	r3, r3, #11
 8004a7c:	f003 0307 	and.w	r3, r3, #7
 8004a80:	4904      	ldr	r1, [pc, #16]	@ (8004a94 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004a82:	5ccb      	ldrb	r3, [r1, r3]
 8004a84:	f003 031f 	and.w	r3, r3, #31
 8004a88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	bd80      	pop	{r7, pc}
 8004a90:	40021000 	.word	0x40021000
 8004a94:	0800d3c4 	.word	0x0800d3c4

08004a98 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	b083      	sub	sp, #12
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
 8004aa0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	220f      	movs	r2, #15
 8004aa6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004aa8:	4b12      	ldr	r3, [pc, #72]	@ (8004af4 <HAL_RCC_GetClockConfig+0x5c>)
 8004aaa:	689b      	ldr	r3, [r3, #8]
 8004aac:	f003 0203 	and.w	r2, r3, #3
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004ab4:	4b0f      	ldr	r3, [pc, #60]	@ (8004af4 <HAL_RCC_GetClockConfig+0x5c>)
 8004ab6:	689b      	ldr	r3, [r3, #8]
 8004ab8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8004ac0:	4b0c      	ldr	r3, [pc, #48]	@ (8004af4 <HAL_RCC_GetClockConfig+0x5c>)
 8004ac2:	689b      	ldr	r3, [r3, #8]
 8004ac4:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004acc:	4b09      	ldr	r3, [pc, #36]	@ (8004af4 <HAL_RCC_GetClockConfig+0x5c>)
 8004ace:	689b      	ldr	r3, [r3, #8]
 8004ad0:	08db      	lsrs	r3, r3, #3
 8004ad2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004ada:	4b07      	ldr	r3, [pc, #28]	@ (8004af8 <HAL_RCC_GetClockConfig+0x60>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f003 0207 	and.w	r2, r3, #7
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	601a      	str	r2, [r3, #0]
}
 8004ae6:	bf00      	nop
 8004ae8:	370c      	adds	r7, #12
 8004aea:	46bd      	mov	sp, r7
 8004aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af0:	4770      	bx	lr
 8004af2:	bf00      	nop
 8004af4:	40021000 	.word	0x40021000
 8004af8:	40022000 	.word	0x40022000

08004afc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b086      	sub	sp, #24
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004b04:	2300      	movs	r3, #0
 8004b06:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004b08:	4b2a      	ldr	r3, [pc, #168]	@ (8004bb4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004b0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b0c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d003      	beq.n	8004b1c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004b14:	f7ff f9ac 	bl	8003e70 <HAL_PWREx_GetVoltageRange>
 8004b18:	6178      	str	r0, [r7, #20]
 8004b1a:	e014      	b.n	8004b46 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004b1c:	4b25      	ldr	r3, [pc, #148]	@ (8004bb4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004b1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b20:	4a24      	ldr	r2, [pc, #144]	@ (8004bb4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004b22:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b26:	6593      	str	r3, [r2, #88]	@ 0x58
 8004b28:	4b22      	ldr	r3, [pc, #136]	@ (8004bb4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004b2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b2c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b30:	60fb      	str	r3, [r7, #12]
 8004b32:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004b34:	f7ff f99c 	bl	8003e70 <HAL_PWREx_GetVoltageRange>
 8004b38:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004b3a:	4b1e      	ldr	r3, [pc, #120]	@ (8004bb4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004b3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b3e:	4a1d      	ldr	r2, [pc, #116]	@ (8004bb4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004b40:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004b44:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004b46:	697b      	ldr	r3, [r7, #20]
 8004b48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004b4c:	d10b      	bne.n	8004b66 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	2b80      	cmp	r3, #128	@ 0x80
 8004b52:	d919      	bls.n	8004b88 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2ba0      	cmp	r3, #160	@ 0xa0
 8004b58:	d902      	bls.n	8004b60 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004b5a:	2302      	movs	r3, #2
 8004b5c:	613b      	str	r3, [r7, #16]
 8004b5e:	e013      	b.n	8004b88 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004b60:	2301      	movs	r3, #1
 8004b62:	613b      	str	r3, [r7, #16]
 8004b64:	e010      	b.n	8004b88 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2b80      	cmp	r3, #128	@ 0x80
 8004b6a:	d902      	bls.n	8004b72 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004b6c:	2303      	movs	r3, #3
 8004b6e:	613b      	str	r3, [r7, #16]
 8004b70:	e00a      	b.n	8004b88 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2b80      	cmp	r3, #128	@ 0x80
 8004b76:	d102      	bne.n	8004b7e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004b78:	2302      	movs	r3, #2
 8004b7a:	613b      	str	r3, [r7, #16]
 8004b7c:	e004      	b.n	8004b88 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2b70      	cmp	r3, #112	@ 0x70
 8004b82:	d101      	bne.n	8004b88 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004b84:	2301      	movs	r3, #1
 8004b86:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004b88:	4b0b      	ldr	r3, [pc, #44]	@ (8004bb8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f023 0207 	bic.w	r2, r3, #7
 8004b90:	4909      	ldr	r1, [pc, #36]	@ (8004bb8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004b92:	693b      	ldr	r3, [r7, #16]
 8004b94:	4313      	orrs	r3, r2
 8004b96:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004b98:	4b07      	ldr	r3, [pc, #28]	@ (8004bb8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f003 0307 	and.w	r3, r3, #7
 8004ba0:	693a      	ldr	r2, [r7, #16]
 8004ba2:	429a      	cmp	r2, r3
 8004ba4:	d001      	beq.n	8004baa <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	e000      	b.n	8004bac <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004baa:	2300      	movs	r3, #0
}
 8004bac:	4618      	mov	r0, r3
 8004bae:	3718      	adds	r7, #24
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	bd80      	pop	{r7, pc}
 8004bb4:	40021000 	.word	0x40021000
 8004bb8:	40022000 	.word	0x40022000

08004bbc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b086      	sub	sp, #24
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004bc8:	2300      	movs	r3, #0
 8004bca:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d041      	beq.n	8004c5c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004bdc:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004be0:	d02a      	beq.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004be2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004be6:	d824      	bhi.n	8004c32 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004be8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004bec:	d008      	beq.n	8004c00 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004bee:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004bf2:	d81e      	bhi.n	8004c32 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d00a      	beq.n	8004c0e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004bf8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004bfc:	d010      	beq.n	8004c20 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004bfe:	e018      	b.n	8004c32 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004c00:	4b86      	ldr	r3, [pc, #536]	@ (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004c02:	68db      	ldr	r3, [r3, #12]
 8004c04:	4a85      	ldr	r2, [pc, #532]	@ (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004c06:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c0a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004c0c:	e015      	b.n	8004c3a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	3304      	adds	r3, #4
 8004c12:	2100      	movs	r1, #0
 8004c14:	4618      	mov	r0, r3
 8004c16:	f001 f829 	bl	8005c6c <RCCEx_PLLSAI1_Config>
 8004c1a:	4603      	mov	r3, r0
 8004c1c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004c1e:	e00c      	b.n	8004c3a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	3320      	adds	r3, #32
 8004c24:	2100      	movs	r1, #0
 8004c26:	4618      	mov	r0, r3
 8004c28:	f001 f914 	bl	8005e54 <RCCEx_PLLSAI2_Config>
 8004c2c:	4603      	mov	r3, r0
 8004c2e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004c30:	e003      	b.n	8004c3a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004c32:	2301      	movs	r3, #1
 8004c34:	74fb      	strb	r3, [r7, #19]
      break;
 8004c36:	e000      	b.n	8004c3a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004c38:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004c3a:	7cfb      	ldrb	r3, [r7, #19]
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d10b      	bne.n	8004c58 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004c40:	4b76      	ldr	r3, [pc, #472]	@ (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004c42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c46:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004c4e:	4973      	ldr	r1, [pc, #460]	@ (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004c50:	4313      	orrs	r3, r2
 8004c52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004c56:	e001      	b.n	8004c5c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c58:	7cfb      	ldrb	r3, [r7, #19]
 8004c5a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d041      	beq.n	8004cec <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004c6c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004c70:	d02a      	beq.n	8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004c72:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004c76:	d824      	bhi.n	8004cc2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004c78:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004c7c:	d008      	beq.n	8004c90 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004c7e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004c82:	d81e      	bhi.n	8004cc2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d00a      	beq.n	8004c9e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004c88:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004c8c:	d010      	beq.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004c8e:	e018      	b.n	8004cc2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004c90:	4b62      	ldr	r3, [pc, #392]	@ (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004c92:	68db      	ldr	r3, [r3, #12]
 8004c94:	4a61      	ldr	r2, [pc, #388]	@ (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004c96:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c9a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004c9c:	e015      	b.n	8004cca <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	3304      	adds	r3, #4
 8004ca2:	2100      	movs	r1, #0
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	f000 ffe1 	bl	8005c6c <RCCEx_PLLSAI1_Config>
 8004caa:	4603      	mov	r3, r0
 8004cac:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004cae:	e00c      	b.n	8004cca <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	3320      	adds	r3, #32
 8004cb4:	2100      	movs	r1, #0
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	f001 f8cc 	bl	8005e54 <RCCEx_PLLSAI2_Config>
 8004cbc:	4603      	mov	r3, r0
 8004cbe:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004cc0:	e003      	b.n	8004cca <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	74fb      	strb	r3, [r7, #19]
      break;
 8004cc6:	e000      	b.n	8004cca <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004cc8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004cca:	7cfb      	ldrb	r3, [r7, #19]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d10b      	bne.n	8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004cd0:	4b52      	ldr	r3, [pc, #328]	@ (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004cd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cd6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004cde:	494f      	ldr	r1, [pc, #316]	@ (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ce0:	4313      	orrs	r3, r2
 8004ce2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004ce6:	e001      	b.n	8004cec <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ce8:	7cfb      	ldrb	r3, [r7, #19]
 8004cea:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	f000 80a0 	beq.w	8004e3a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004cfe:	4b47      	ldr	r3, [pc, #284]	@ (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d101      	bne.n	8004d0e <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	e000      	b.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8004d0e:	2300      	movs	r3, #0
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d00d      	beq.n	8004d30 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d14:	4b41      	ldr	r3, [pc, #260]	@ (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d18:	4a40      	ldr	r2, [pc, #256]	@ (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d1a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d1e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004d20:	4b3e      	ldr	r3, [pc, #248]	@ (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d24:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d28:	60bb      	str	r3, [r7, #8]
 8004d2a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d2c:	2301      	movs	r3, #1
 8004d2e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004d30:	4b3b      	ldr	r3, [pc, #236]	@ (8004e20 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	4a3a      	ldr	r2, [pc, #232]	@ (8004e20 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004d36:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d3a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004d3c:	f7fd fbde 	bl	80024fc <HAL_GetTick>
 8004d40:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004d42:	e009      	b.n	8004d58 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d44:	f7fd fbda 	bl	80024fc <HAL_GetTick>
 8004d48:	4602      	mov	r2, r0
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	1ad3      	subs	r3, r2, r3
 8004d4e:	2b02      	cmp	r3, #2
 8004d50:	d902      	bls.n	8004d58 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004d52:	2303      	movs	r3, #3
 8004d54:	74fb      	strb	r3, [r7, #19]
        break;
 8004d56:	e005      	b.n	8004d64 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004d58:	4b31      	ldr	r3, [pc, #196]	@ (8004e20 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d0ef      	beq.n	8004d44 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004d64:	7cfb      	ldrb	r3, [r7, #19]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d15c      	bne.n	8004e24 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004d6a:	4b2c      	ldr	r3, [pc, #176]	@ (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d70:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d74:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004d76:	697b      	ldr	r3, [r7, #20]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d01f      	beq.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d82:	697a      	ldr	r2, [r7, #20]
 8004d84:	429a      	cmp	r2, r3
 8004d86:	d019      	beq.n	8004dbc <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004d88:	4b24      	ldr	r3, [pc, #144]	@ (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d8e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d92:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004d94:	4b21      	ldr	r3, [pc, #132]	@ (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d9a:	4a20      	ldr	r2, [pc, #128]	@ (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004da0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004da4:	4b1d      	ldr	r3, [pc, #116]	@ (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004da6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004daa:	4a1c      	ldr	r2, [pc, #112]	@ (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004dac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004db0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004db4:	4a19      	ldr	r2, [pc, #100]	@ (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004db6:	697b      	ldr	r3, [r7, #20]
 8004db8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004dbc:	697b      	ldr	r3, [r7, #20]
 8004dbe:	f003 0301 	and.w	r3, r3, #1
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d016      	beq.n	8004df4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dc6:	f7fd fb99 	bl	80024fc <HAL_GetTick>
 8004dca:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004dcc:	e00b      	b.n	8004de6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004dce:	f7fd fb95 	bl	80024fc <HAL_GetTick>
 8004dd2:	4602      	mov	r2, r0
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	1ad3      	subs	r3, r2, r3
 8004dd8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d902      	bls.n	8004de6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004de0:	2303      	movs	r3, #3
 8004de2:	74fb      	strb	r3, [r7, #19]
            break;
 8004de4:	e006      	b.n	8004df4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004de6:	4b0d      	ldr	r3, [pc, #52]	@ (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004de8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dec:	f003 0302 	and.w	r3, r3, #2
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d0ec      	beq.n	8004dce <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004df4:	7cfb      	ldrb	r3, [r7, #19]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d10c      	bne.n	8004e14 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004dfa:	4b08      	ldr	r3, [pc, #32]	@ (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004dfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e00:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e0a:	4904      	ldr	r1, [pc, #16]	@ (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e0c:	4313      	orrs	r3, r2
 8004e0e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004e12:	e009      	b.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004e14:	7cfb      	ldrb	r3, [r7, #19]
 8004e16:	74bb      	strb	r3, [r7, #18]
 8004e18:	e006      	b.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004e1a:	bf00      	nop
 8004e1c:	40021000 	.word	0x40021000
 8004e20:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e24:	7cfb      	ldrb	r3, [r7, #19]
 8004e26:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004e28:	7c7b      	ldrb	r3, [r7, #17]
 8004e2a:	2b01      	cmp	r3, #1
 8004e2c:	d105      	bne.n	8004e3a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e2e:	4b9e      	ldr	r3, [pc, #632]	@ (80050a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e32:	4a9d      	ldr	r2, [pc, #628]	@ (80050a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e34:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004e38:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f003 0301 	and.w	r3, r3, #1
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d00a      	beq.n	8004e5c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004e46:	4b98      	ldr	r3, [pc, #608]	@ (80050a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e4c:	f023 0203 	bic.w	r2, r3, #3
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e54:	4994      	ldr	r1, [pc, #592]	@ (80050a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e56:	4313      	orrs	r3, r2
 8004e58:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f003 0302 	and.w	r3, r3, #2
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d00a      	beq.n	8004e7e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004e68:	4b8f      	ldr	r3, [pc, #572]	@ (80050a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e6e:	f023 020c 	bic.w	r2, r3, #12
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e76:	498c      	ldr	r1, [pc, #560]	@ (80050a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e78:	4313      	orrs	r3, r2
 8004e7a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f003 0304 	and.w	r3, r3, #4
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d00a      	beq.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004e8a:	4b87      	ldr	r3, [pc, #540]	@ (80050a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e90:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e98:	4983      	ldr	r1, [pc, #524]	@ (80050a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004e9a:	4313      	orrs	r3, r2
 8004e9c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f003 0308 	and.w	r3, r3, #8
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d00a      	beq.n	8004ec2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004eac:	4b7e      	ldr	r3, [pc, #504]	@ (80050a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004eae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004eb2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004eba:	497b      	ldr	r1, [pc, #492]	@ (80050a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ebc:	4313      	orrs	r3, r2
 8004ebe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f003 0310 	and.w	r3, r3, #16
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d00a      	beq.n	8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004ece:	4b76      	ldr	r3, [pc, #472]	@ (80050a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ed0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ed4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004edc:	4972      	ldr	r1, [pc, #456]	@ (80050a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ede:	4313      	orrs	r3, r2
 8004ee0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f003 0320 	and.w	r3, r3, #32
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d00a      	beq.n	8004f06 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004ef0:	4b6d      	ldr	r3, [pc, #436]	@ (80050a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ef2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ef6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004efe:	496a      	ldr	r1, [pc, #424]	@ (80050a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f00:	4313      	orrs	r3, r2
 8004f02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d00a      	beq.n	8004f28 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004f12:	4b65      	ldr	r3, [pc, #404]	@ (80050a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f18:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f20:	4961      	ldr	r1, [pc, #388]	@ (80050a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f22:	4313      	orrs	r3, r2
 8004f24:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d00a      	beq.n	8004f4a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004f34:	4b5c      	ldr	r3, [pc, #368]	@ (80050a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f3a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f42:	4959      	ldr	r1, [pc, #356]	@ (80050a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f44:	4313      	orrs	r3, r2
 8004f46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d00a      	beq.n	8004f6c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004f56:	4b54      	ldr	r3, [pc, #336]	@ (80050a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f5c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f64:	4950      	ldr	r1, [pc, #320]	@ (80050a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f66:	4313      	orrs	r3, r2
 8004f68:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d00a      	beq.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004f78:	4b4b      	ldr	r3, [pc, #300]	@ (80050a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f7e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f86:	4948      	ldr	r1, [pc, #288]	@ (80050a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f88:	4313      	orrs	r3, r2
 8004f8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d00a      	beq.n	8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004f9a:	4b43      	ldr	r3, [pc, #268]	@ (80050a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fa0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fa8:	493f      	ldr	r1, [pc, #252]	@ (80050a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004faa:	4313      	orrs	r3, r2
 8004fac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d028      	beq.n	800500e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004fbc:	4b3a      	ldr	r3, [pc, #232]	@ (80050a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fc2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004fca:	4937      	ldr	r1, [pc, #220]	@ (80050a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fcc:	4313      	orrs	r3, r2
 8004fce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004fd6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004fda:	d106      	bne.n	8004fea <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004fdc:	4b32      	ldr	r3, [pc, #200]	@ (80050a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fde:	68db      	ldr	r3, [r3, #12]
 8004fe0:	4a31      	ldr	r2, [pc, #196]	@ (80050a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fe2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004fe6:	60d3      	str	r3, [r2, #12]
 8004fe8:	e011      	b.n	800500e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004fee:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004ff2:	d10c      	bne.n	800500e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	3304      	adds	r3, #4
 8004ff8:	2101      	movs	r1, #1
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	f000 fe36 	bl	8005c6c <RCCEx_PLLSAI1_Config>
 8005000:	4603      	mov	r3, r0
 8005002:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005004:	7cfb      	ldrb	r3, [r7, #19]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d001      	beq.n	800500e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800500a:	7cfb      	ldrb	r3, [r7, #19]
 800500c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005016:	2b00      	cmp	r3, #0
 8005018:	d028      	beq.n	800506c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800501a:	4b23      	ldr	r3, [pc, #140]	@ (80050a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800501c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005020:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005028:	491f      	ldr	r1, [pc, #124]	@ (80050a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800502a:	4313      	orrs	r3, r2
 800502c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005034:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005038:	d106      	bne.n	8005048 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800503a:	4b1b      	ldr	r3, [pc, #108]	@ (80050a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800503c:	68db      	ldr	r3, [r3, #12]
 800503e:	4a1a      	ldr	r2, [pc, #104]	@ (80050a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005040:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005044:	60d3      	str	r3, [r2, #12]
 8005046:	e011      	b.n	800506c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800504c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005050:	d10c      	bne.n	800506c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	3304      	adds	r3, #4
 8005056:	2101      	movs	r1, #1
 8005058:	4618      	mov	r0, r3
 800505a:	f000 fe07 	bl	8005c6c <RCCEx_PLLSAI1_Config>
 800505e:	4603      	mov	r3, r0
 8005060:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005062:	7cfb      	ldrb	r3, [r7, #19]
 8005064:	2b00      	cmp	r3, #0
 8005066:	d001      	beq.n	800506c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8005068:	7cfb      	ldrb	r3, [r7, #19]
 800506a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005074:	2b00      	cmp	r3, #0
 8005076:	d02b      	beq.n	80050d0 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005078:	4b0b      	ldr	r3, [pc, #44]	@ (80050a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800507a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800507e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005086:	4908      	ldr	r1, [pc, #32]	@ (80050a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005088:	4313      	orrs	r3, r2
 800508a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005092:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005096:	d109      	bne.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005098:	4b03      	ldr	r3, [pc, #12]	@ (80050a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800509a:	68db      	ldr	r3, [r3, #12]
 800509c:	4a02      	ldr	r2, [pc, #8]	@ (80050a8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800509e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80050a2:	60d3      	str	r3, [r2, #12]
 80050a4:	e014      	b.n	80050d0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80050a6:	bf00      	nop
 80050a8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80050b0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80050b4:	d10c      	bne.n	80050d0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	3304      	adds	r3, #4
 80050ba:	2101      	movs	r1, #1
 80050bc:	4618      	mov	r0, r3
 80050be:	f000 fdd5 	bl	8005c6c <RCCEx_PLLSAI1_Config>
 80050c2:	4603      	mov	r3, r0
 80050c4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80050c6:	7cfb      	ldrb	r3, [r7, #19]
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d001      	beq.n	80050d0 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80050cc:	7cfb      	ldrb	r3, [r7, #19]
 80050ce:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d02f      	beq.n	800513c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80050dc:	4b2b      	ldr	r3, [pc, #172]	@ (800518c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80050de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050e2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80050ea:	4928      	ldr	r1, [pc, #160]	@ (800518c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80050ec:	4313      	orrs	r3, r2
 80050ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80050f6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80050fa:	d10d      	bne.n	8005118 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	3304      	adds	r3, #4
 8005100:	2102      	movs	r1, #2
 8005102:	4618      	mov	r0, r3
 8005104:	f000 fdb2 	bl	8005c6c <RCCEx_PLLSAI1_Config>
 8005108:	4603      	mov	r3, r0
 800510a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800510c:	7cfb      	ldrb	r3, [r7, #19]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d014      	beq.n	800513c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005112:	7cfb      	ldrb	r3, [r7, #19]
 8005114:	74bb      	strb	r3, [r7, #18]
 8005116:	e011      	b.n	800513c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800511c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005120:	d10c      	bne.n	800513c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	3320      	adds	r3, #32
 8005126:	2102      	movs	r1, #2
 8005128:	4618      	mov	r0, r3
 800512a:	f000 fe93 	bl	8005e54 <RCCEx_PLLSAI2_Config>
 800512e:	4603      	mov	r3, r0
 8005130:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005132:	7cfb      	ldrb	r3, [r7, #19]
 8005134:	2b00      	cmp	r3, #0
 8005136:	d001      	beq.n	800513c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005138:	7cfb      	ldrb	r3, [r7, #19]
 800513a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005144:	2b00      	cmp	r3, #0
 8005146:	d00a      	beq.n	800515e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005148:	4b10      	ldr	r3, [pc, #64]	@ (800518c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800514a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800514e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005156:	490d      	ldr	r1, [pc, #52]	@ (800518c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005158:	4313      	orrs	r3, r2
 800515a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005166:	2b00      	cmp	r3, #0
 8005168:	d00b      	beq.n	8005182 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800516a:	4b08      	ldr	r3, [pc, #32]	@ (800518c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800516c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005170:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800517a:	4904      	ldr	r1, [pc, #16]	@ (800518c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800517c:	4313      	orrs	r3, r2
 800517e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005182:	7cbb      	ldrb	r3, [r7, #18]
}
 8005184:	4618      	mov	r0, r3
 8005186:	3718      	adds	r7, #24
 8005188:	46bd      	mov	sp, r7
 800518a:	bd80      	pop	{r7, pc}
 800518c:	40021000 	.word	0x40021000

08005190 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	b088      	sub	sp, #32
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8005198:	2300      	movs	r3, #0
 800519a:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80051a2:	d13e      	bne.n	8005222 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80051a4:	4bb2      	ldr	r3, [pc, #712]	@ (8005470 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80051a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80051ae:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 80051b0:	693b      	ldr	r3, [r7, #16]
 80051b2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80051b6:	d028      	beq.n	800520a <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 80051b8:	693b      	ldr	r3, [r7, #16]
 80051ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80051be:	f200 8542 	bhi.w	8005c46 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
 80051c2:	693b      	ldr	r3, [r7, #16]
 80051c4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80051c8:	d005      	beq.n	80051d6 <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 80051ca:	693b      	ldr	r3, [r7, #16]
 80051cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80051d0:	d00e      	beq.n	80051f0 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 80051d2:	f000 bd38 	b.w	8005c46 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80051d6:	4ba6      	ldr	r3, [pc, #664]	@ (8005470 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80051d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051dc:	f003 0302 	and.w	r3, r3, #2
 80051e0:	2b02      	cmp	r3, #2
 80051e2:	f040 8532 	bne.w	8005c4a <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        frequency = LSE_VALUE;
 80051e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80051ea:	61fb      	str	r3, [r7, #28]
      break;
 80051ec:	f000 bd2d 	b.w	8005c4a <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80051f0:	4b9f      	ldr	r3, [pc, #636]	@ (8005470 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80051f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80051f6:	f003 0302 	and.w	r3, r3, #2
 80051fa:	2b02      	cmp	r3, #2
 80051fc:	f040 8527 	bne.w	8005c4e <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
          frequency = LSI_VALUE;
 8005200:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005204:	61fb      	str	r3, [r7, #28]
      break;
 8005206:	f000 bd22 	b.w	8005c4e <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800520a:	4b99      	ldr	r3, [pc, #612]	@ (8005470 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005212:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005216:	f040 851c 	bne.w	8005c52 <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
        frequency = HSE_VALUE / 32U;
 800521a:	4b96      	ldr	r3, [pc, #600]	@ (8005474 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 800521c:	61fb      	str	r3, [r7, #28]
      break;
 800521e:	f000 bd18 	b.w	8005c52 <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005222:	4b93      	ldr	r3, [pc, #588]	@ (8005470 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8005224:	68db      	ldr	r3, [r3, #12]
 8005226:	f003 0303 	and.w	r3, r3, #3
 800522a:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 800522c:	697b      	ldr	r3, [r7, #20]
 800522e:	2b03      	cmp	r3, #3
 8005230:	d036      	beq.n	80052a0 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8005232:	697b      	ldr	r3, [r7, #20]
 8005234:	2b03      	cmp	r3, #3
 8005236:	d840      	bhi.n	80052ba <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8005238:	697b      	ldr	r3, [r7, #20]
 800523a:	2b01      	cmp	r3, #1
 800523c:	d003      	beq.n	8005246 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 800523e:	697b      	ldr	r3, [r7, #20]
 8005240:	2b02      	cmp	r3, #2
 8005242:	d020      	beq.n	8005286 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8005244:	e039      	b.n	80052ba <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8005246:	4b8a      	ldr	r3, [pc, #552]	@ (8005470 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f003 0302 	and.w	r3, r3, #2
 800524e:	2b02      	cmp	r3, #2
 8005250:	d116      	bne.n	8005280 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8005252:	4b87      	ldr	r3, [pc, #540]	@ (8005470 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f003 0308 	and.w	r3, r3, #8
 800525a:	2b00      	cmp	r3, #0
 800525c:	d005      	beq.n	800526a <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 800525e:	4b84      	ldr	r3, [pc, #528]	@ (8005470 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	091b      	lsrs	r3, r3, #4
 8005264:	f003 030f 	and.w	r3, r3, #15
 8005268:	e005      	b.n	8005276 <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 800526a:	4b81      	ldr	r3, [pc, #516]	@ (8005470 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800526c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005270:	0a1b      	lsrs	r3, r3, #8
 8005272:	f003 030f 	and.w	r3, r3, #15
 8005276:	4a80      	ldr	r2, [pc, #512]	@ (8005478 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 8005278:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800527c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800527e:	e01f      	b.n	80052c0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8005280:	2300      	movs	r3, #0
 8005282:	61bb      	str	r3, [r7, #24]
      break;
 8005284:	e01c      	b.n	80052c0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005286:	4b7a      	ldr	r3, [pc, #488]	@ (8005470 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800528e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005292:	d102      	bne.n	800529a <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 8005294:	4b79      	ldr	r3, [pc, #484]	@ (800547c <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8005296:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8005298:	e012      	b.n	80052c0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800529a:	2300      	movs	r3, #0
 800529c:	61bb      	str	r3, [r7, #24]
      break;
 800529e:	e00f      	b.n	80052c0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80052a0:	4b73      	ldr	r3, [pc, #460]	@ (8005470 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052a8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80052ac:	d102      	bne.n	80052b4 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 80052ae:	4b74      	ldr	r3, [pc, #464]	@ (8005480 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80052b0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80052b2:	e005      	b.n	80052c0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80052b4:	2300      	movs	r3, #0
 80052b6:	61bb      	str	r3, [r7, #24]
      break;
 80052b8:	e002      	b.n	80052c0 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 80052ba:	2300      	movs	r3, #0
 80052bc:	61bb      	str	r3, [r7, #24]
      break;
 80052be:	bf00      	nop
    }

    switch(PeriphClk)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80052c6:	f000 80dd 	beq.w	8005484 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80052d0:	f200 84c1 	bhi.w	8005c56 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80052da:	f000 80d3 	beq.w	8005484 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80052e4:	f200 84b7 	bhi.w	8005c56 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052ee:	f000 835f 	beq.w	80059b0 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052f8:	f200 84ad 	bhi.w	8005c56 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005302:	f000 847e 	beq.w	8005c02 <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800530c:	f200 84a3 	bhi.w	8005c56 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005316:	f000 82cd 	beq.w	80058b4 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005320:	f200 8499 	bhi.w	8005c56 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800532a:	f000 80ab 	beq.w	8005484 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005334:	f200 848f 	bhi.w	8005c56 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800533e:	f000 8090 	beq.w	8005462 <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005348:	f200 8485 	bhi.w	8005c56 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005352:	d07f      	beq.n	8005454 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800535a:	f200 847c 	bhi.w	8005c56 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005364:	f000 8403 	beq.w	8005b6e <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800536e:	f200 8472 	bhi.w	8005c56 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005378:	f000 83af 	beq.w	8005ada <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005382:	f200 8468 	bhi.w	8005c56 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800538c:	f000 8379 	beq.w	8005a82 <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005396:	f200 845e 	bhi.w	8005c56 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2b80      	cmp	r3, #128	@ 0x80
 800539e:	f000 8344 	beq.w	8005a2a <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2b80      	cmp	r3, #128	@ 0x80
 80053a6:	f200 8456 	bhi.w	8005c56 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	2b20      	cmp	r3, #32
 80053ae:	d84b      	bhi.n	8005448 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	f000 844f 	beq.w	8005c56 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	3b01      	subs	r3, #1
 80053bc:	2b1f      	cmp	r3, #31
 80053be:	f200 844a 	bhi.w	8005c56 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80053c2:	a201      	add	r2, pc, #4	@ (adr r2, 80053c8 <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 80053c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053c8:	080055b1 	.word	0x080055b1
 80053cc:	0800561f 	.word	0x0800561f
 80053d0:	08005c57 	.word	0x08005c57
 80053d4:	080056b3 	.word	0x080056b3
 80053d8:	08005c57 	.word	0x08005c57
 80053dc:	08005c57 	.word	0x08005c57
 80053e0:	08005c57 	.word	0x08005c57
 80053e4:	08005739 	.word	0x08005739
 80053e8:	08005c57 	.word	0x08005c57
 80053ec:	08005c57 	.word	0x08005c57
 80053f0:	08005c57 	.word	0x08005c57
 80053f4:	08005c57 	.word	0x08005c57
 80053f8:	08005c57 	.word	0x08005c57
 80053fc:	08005c57 	.word	0x08005c57
 8005400:	08005c57 	.word	0x08005c57
 8005404:	080057b1 	.word	0x080057b1
 8005408:	08005c57 	.word	0x08005c57
 800540c:	08005c57 	.word	0x08005c57
 8005410:	08005c57 	.word	0x08005c57
 8005414:	08005c57 	.word	0x08005c57
 8005418:	08005c57 	.word	0x08005c57
 800541c:	08005c57 	.word	0x08005c57
 8005420:	08005c57 	.word	0x08005c57
 8005424:	08005c57 	.word	0x08005c57
 8005428:	08005c57 	.word	0x08005c57
 800542c:	08005c57 	.word	0x08005c57
 8005430:	08005c57 	.word	0x08005c57
 8005434:	08005c57 	.word	0x08005c57
 8005438:	08005c57 	.word	0x08005c57
 800543c:	08005c57 	.word	0x08005c57
 8005440:	08005c57 	.word	0x08005c57
 8005444:	08005833 	.word	0x08005833
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2b40      	cmp	r3, #64	@ 0x40
 800544c:	f000 82c1 	beq.w	80059d2 <HAL_RCCEx_GetPeriphCLKFreq+0x842>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8005450:	f000 bc01 	b.w	8005c56 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8005454:	69b9      	ldr	r1, [r7, #24]
 8005456:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800545a:	f000 fdd9 	bl	8006010 <RCCEx_GetSAIxPeriphCLKFreq>
 800545e:	61f8      	str	r0, [r7, #28]
      break;
 8005460:	e3fa      	b.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8005462:	69b9      	ldr	r1, [r7, #24]
 8005464:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8005468:	f000 fdd2 	bl	8006010 <RCCEx_GetSAIxPeriphCLKFreq>
 800546c:	61f8      	str	r0, [r7, #28]
      break;
 800546e:	e3f3      	b.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8005470:	40021000 	.word	0x40021000
 8005474:	0003d090 	.word	0x0003d090
 8005478:	0800d3cc 	.word	0x0800d3cc
 800547c:	00f42400 	.word	0x00f42400
 8005480:	007a1200 	.word	0x007a1200
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8005484:	4ba9      	ldr	r3, [pc, #676]	@ (800572c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005486:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800548a:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 800548e:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8005490:	693b      	ldr	r3, [r7, #16]
 8005492:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8005496:	d00c      	beq.n	80054b2 <HAL_RCCEx_GetPeriphCLKFreq+0x322>
 8005498:	693b      	ldr	r3, [r7, #16]
 800549a:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800549e:	d87f      	bhi.n	80055a0 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
 80054a0:	693b      	ldr	r3, [r7, #16]
 80054a2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80054a6:	d04e      	beq.n	8005546 <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
 80054a8:	693b      	ldr	r3, [r7, #16]
 80054aa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80054ae:	d01d      	beq.n	80054ec <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          break;
 80054b0:	e076      	b.n	80055a0 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80054b2:	4b9e      	ldr	r3, [pc, #632]	@ (800572c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f003 0302 	and.w	r3, r3, #2
 80054ba:	2b02      	cmp	r3, #2
 80054bc:	d172      	bne.n	80055a4 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80054be:	4b9b      	ldr	r3, [pc, #620]	@ (800572c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f003 0308 	and.w	r3, r3, #8
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d005      	beq.n	80054d6 <HAL_RCCEx_GetPeriphCLKFreq+0x346>
 80054ca:	4b98      	ldr	r3, [pc, #608]	@ (800572c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	091b      	lsrs	r3, r3, #4
 80054d0:	f003 030f 	and.w	r3, r3, #15
 80054d4:	e005      	b.n	80054e2 <HAL_RCCEx_GetPeriphCLKFreq+0x352>
 80054d6:	4b95      	ldr	r3, [pc, #596]	@ (800572c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80054d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80054dc:	0a1b      	lsrs	r3, r3, #8
 80054de:	f003 030f 	and.w	r3, r3, #15
 80054e2:	4a93      	ldr	r2, [pc, #588]	@ (8005730 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 80054e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80054e8:	61fb      	str	r3, [r7, #28]
          break;
 80054ea:	e05b      	b.n	80055a4 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 80054ec:	4b8f      	ldr	r3, [pc, #572]	@ (800572c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054f4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80054f8:	d156      	bne.n	80055a8 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 80054fa:	4b8c      	ldr	r3, [pc, #560]	@ (800572c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80054fc:	68db      	ldr	r3, [r3, #12]
 80054fe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005502:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005506:	d14f      	bne.n	80055a8 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8005508:	4b88      	ldr	r3, [pc, #544]	@ (800572c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800550a:	68db      	ldr	r3, [r3, #12]
 800550c:	0a1b      	lsrs	r3, r3, #8
 800550e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005512:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005514:	69bb      	ldr	r3, [r7, #24]
 8005516:	68fa      	ldr	r2, [r7, #12]
 8005518:	fb03 f202 	mul.w	r2, r3, r2
 800551c:	4b83      	ldr	r3, [pc, #524]	@ (800572c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800551e:	68db      	ldr	r3, [r3, #12]
 8005520:	091b      	lsrs	r3, r3, #4
 8005522:	f003 0307 	and.w	r3, r3, #7
 8005526:	3301      	adds	r3, #1
 8005528:	fbb2 f3f3 	udiv	r3, r2, r3
 800552c:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800552e:	4b7f      	ldr	r3, [pc, #508]	@ (800572c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005530:	68db      	ldr	r3, [r3, #12]
 8005532:	0d5b      	lsrs	r3, r3, #21
 8005534:	f003 0303 	and.w	r3, r3, #3
 8005538:	3301      	adds	r3, #1
 800553a:	005b      	lsls	r3, r3, #1
 800553c:	69ba      	ldr	r2, [r7, #24]
 800553e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005542:	61fb      	str	r3, [r7, #28]
          break;
 8005544:	e030      	b.n	80055a8 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8005546:	4b79      	ldr	r3, [pc, #484]	@ (800572c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800554e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005552:	d12b      	bne.n	80055ac <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8005554:	4b75      	ldr	r3, [pc, #468]	@ (800572c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005556:	691b      	ldr	r3, [r3, #16]
 8005558:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800555c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005560:	d124      	bne.n	80055ac <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8005562:	4b72      	ldr	r3, [pc, #456]	@ (800572c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005564:	691b      	ldr	r3, [r3, #16]
 8005566:	0a1b      	lsrs	r3, r3, #8
 8005568:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800556c:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800556e:	69bb      	ldr	r3, [r7, #24]
 8005570:	68fa      	ldr	r2, [r7, #12]
 8005572:	fb03 f202 	mul.w	r2, r3, r2
 8005576:	4b6d      	ldr	r3, [pc, #436]	@ (800572c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005578:	68db      	ldr	r3, [r3, #12]
 800557a:	091b      	lsrs	r3, r3, #4
 800557c:	f003 0307 	and.w	r3, r3, #7
 8005580:	3301      	adds	r3, #1
 8005582:	fbb2 f3f3 	udiv	r3, r2, r3
 8005586:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8005588:	4b68      	ldr	r3, [pc, #416]	@ (800572c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800558a:	691b      	ldr	r3, [r3, #16]
 800558c:	0d5b      	lsrs	r3, r3, #21
 800558e:	f003 0303 	and.w	r3, r3, #3
 8005592:	3301      	adds	r3, #1
 8005594:	005b      	lsls	r3, r3, #1
 8005596:	69ba      	ldr	r2, [r7, #24]
 8005598:	fbb2 f3f3 	udiv	r3, r2, r3
 800559c:	61fb      	str	r3, [r7, #28]
          break;
 800559e:	e005      	b.n	80055ac <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
          break;
 80055a0:	bf00      	nop
 80055a2:	e359      	b.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80055a4:	bf00      	nop
 80055a6:	e357      	b.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80055a8:	bf00      	nop
 80055aa:	e355      	b.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80055ac:	bf00      	nop
        break;
 80055ae:	e353      	b.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80055b0:	4b5e      	ldr	r3, [pc, #376]	@ (800572c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80055b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055b6:	f003 0303 	and.w	r3, r3, #3
 80055ba:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80055bc:	693b      	ldr	r3, [r7, #16]
 80055be:	2b03      	cmp	r3, #3
 80055c0:	d827      	bhi.n	8005612 <HAL_RCCEx_GetPeriphCLKFreq+0x482>
 80055c2:	a201      	add	r2, pc, #4	@ (adr r2, 80055c8 <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 80055c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055c8:	080055d9 	.word	0x080055d9
 80055cc:	080055e1 	.word	0x080055e1
 80055d0:	080055e9 	.word	0x080055e9
 80055d4:	080055fd 	.word	0x080055fd
          frequency = HAL_RCC_GetPCLK2Freq();
 80055d8:	f7ff fa48 	bl	8004a6c <HAL_RCC_GetPCLK2Freq>
 80055dc:	61f8      	str	r0, [r7, #28]
          break;
 80055de:	e01d      	b.n	800561c <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          frequency = HAL_RCC_GetSysClockFreq();
 80055e0:	f7ff f996 	bl	8004910 <HAL_RCC_GetSysClockFreq>
 80055e4:	61f8      	str	r0, [r7, #28]
          break;
 80055e6:	e019      	b.n	800561c <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80055e8:	4b50      	ldr	r3, [pc, #320]	@ (800572c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055f4:	d10f      	bne.n	8005616 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
            frequency = HSI_VALUE;
 80055f6:	4b4f      	ldr	r3, [pc, #316]	@ (8005734 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 80055f8:	61fb      	str	r3, [r7, #28]
          break;
 80055fa:	e00c      	b.n	8005616 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80055fc:	4b4b      	ldr	r3, [pc, #300]	@ (800572c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80055fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005602:	f003 0302 	and.w	r3, r3, #2
 8005606:	2b02      	cmp	r3, #2
 8005608:	d107      	bne.n	800561a <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
            frequency = LSE_VALUE;
 800560a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800560e:	61fb      	str	r3, [r7, #28]
          break;
 8005610:	e003      	b.n	800561a <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          break;
 8005612:	bf00      	nop
 8005614:	e320      	b.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005616:	bf00      	nop
 8005618:	e31e      	b.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800561a:	bf00      	nop
        break;
 800561c:	e31c      	b.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800561e:	4b43      	ldr	r3, [pc, #268]	@ (800572c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005620:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005624:	f003 030c 	and.w	r3, r3, #12
 8005628:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800562a:	693b      	ldr	r3, [r7, #16]
 800562c:	2b0c      	cmp	r3, #12
 800562e:	d83a      	bhi.n	80056a6 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8005630:	a201      	add	r2, pc, #4	@ (adr r2, 8005638 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>)
 8005632:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005636:	bf00      	nop
 8005638:	0800566d 	.word	0x0800566d
 800563c:	080056a7 	.word	0x080056a7
 8005640:	080056a7 	.word	0x080056a7
 8005644:	080056a7 	.word	0x080056a7
 8005648:	08005675 	.word	0x08005675
 800564c:	080056a7 	.word	0x080056a7
 8005650:	080056a7 	.word	0x080056a7
 8005654:	080056a7 	.word	0x080056a7
 8005658:	0800567d 	.word	0x0800567d
 800565c:	080056a7 	.word	0x080056a7
 8005660:	080056a7 	.word	0x080056a7
 8005664:	080056a7 	.word	0x080056a7
 8005668:	08005691 	.word	0x08005691
          frequency = HAL_RCC_GetPCLK1Freq();
 800566c:	f7ff f9e8 	bl	8004a40 <HAL_RCC_GetPCLK1Freq>
 8005670:	61f8      	str	r0, [r7, #28]
          break;
 8005672:	e01d      	b.n	80056b0 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          frequency = HAL_RCC_GetSysClockFreq();
 8005674:	f7ff f94c 	bl	8004910 <HAL_RCC_GetSysClockFreq>
 8005678:	61f8      	str	r0, [r7, #28]
          break;
 800567a:	e019      	b.n	80056b0 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800567c:	4b2b      	ldr	r3, [pc, #172]	@ (800572c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005684:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005688:	d10f      	bne.n	80056aa <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
            frequency = HSI_VALUE;
 800568a:	4b2a      	ldr	r3, [pc, #168]	@ (8005734 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 800568c:	61fb      	str	r3, [r7, #28]
          break;
 800568e:	e00c      	b.n	80056aa <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005690:	4b26      	ldr	r3, [pc, #152]	@ (800572c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8005692:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005696:	f003 0302 	and.w	r3, r3, #2
 800569a:	2b02      	cmp	r3, #2
 800569c:	d107      	bne.n	80056ae <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
            frequency = LSE_VALUE;
 800569e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80056a2:	61fb      	str	r3, [r7, #28]
          break;
 80056a4:	e003      	b.n	80056ae <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
          break;
 80056a6:	bf00      	nop
 80056a8:	e2d6      	b.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80056aa:	bf00      	nop
 80056ac:	e2d4      	b.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80056ae:	bf00      	nop
        break;
 80056b0:	e2d2      	b.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 80056b2:	4b1e      	ldr	r3, [pc, #120]	@ (800572c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80056b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056b8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80056bc:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80056be:	693b      	ldr	r3, [r7, #16]
 80056c0:	2b30      	cmp	r3, #48	@ 0x30
 80056c2:	d021      	beq.n	8005708 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 80056c4:	693b      	ldr	r3, [r7, #16]
 80056c6:	2b30      	cmp	r3, #48	@ 0x30
 80056c8:	d829      	bhi.n	800571e <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 80056ca:	693b      	ldr	r3, [r7, #16]
 80056cc:	2b20      	cmp	r3, #32
 80056ce:	d011      	beq.n	80056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x564>
 80056d0:	693b      	ldr	r3, [r7, #16]
 80056d2:	2b20      	cmp	r3, #32
 80056d4:	d823      	bhi.n	800571e <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 80056d6:	693b      	ldr	r3, [r7, #16]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d003      	beq.n	80056e4 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 80056dc:	693b      	ldr	r3, [r7, #16]
 80056de:	2b10      	cmp	r3, #16
 80056e0:	d004      	beq.n	80056ec <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
          break;
 80056e2:	e01c      	b.n	800571e <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
          frequency = HAL_RCC_GetPCLK1Freq();
 80056e4:	f7ff f9ac 	bl	8004a40 <HAL_RCC_GetPCLK1Freq>
 80056e8:	61f8      	str	r0, [r7, #28]
          break;
 80056ea:	e01d      	b.n	8005728 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          frequency = HAL_RCC_GetSysClockFreq();
 80056ec:	f7ff f910 	bl	8004910 <HAL_RCC_GetSysClockFreq>
 80056f0:	61f8      	str	r0, [r7, #28]
          break;
 80056f2:	e019      	b.n	8005728 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80056f4:	4b0d      	ldr	r3, [pc, #52]	@ (800572c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005700:	d10f      	bne.n	8005722 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
            frequency = HSI_VALUE;
 8005702:	4b0c      	ldr	r3, [pc, #48]	@ (8005734 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8005704:	61fb      	str	r3, [r7, #28]
          break;
 8005706:	e00c      	b.n	8005722 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005708:	4b08      	ldr	r3, [pc, #32]	@ (800572c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800570a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800570e:	f003 0302 	and.w	r3, r3, #2
 8005712:	2b02      	cmp	r3, #2
 8005714:	d107      	bne.n	8005726 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
            frequency = LSE_VALUE;
 8005716:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800571a:	61fb      	str	r3, [r7, #28]
          break;
 800571c:	e003      	b.n	8005726 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
          break;
 800571e:	bf00      	nop
 8005720:	e29a      	b.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005722:	bf00      	nop
 8005724:	e298      	b.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005726:	bf00      	nop
        break;
 8005728:	e296      	b.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 800572a:	bf00      	nop
 800572c:	40021000 	.word	0x40021000
 8005730:	0800d3cc 	.word	0x0800d3cc
 8005734:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8005738:	4b9b      	ldr	r3, [pc, #620]	@ (80059a8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800573a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800573e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005742:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8005744:	693b      	ldr	r3, [r7, #16]
 8005746:	2bc0      	cmp	r3, #192	@ 0xc0
 8005748:	d021      	beq.n	800578e <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
 800574a:	693b      	ldr	r3, [r7, #16]
 800574c:	2bc0      	cmp	r3, #192	@ 0xc0
 800574e:	d829      	bhi.n	80057a4 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8005750:	693b      	ldr	r3, [r7, #16]
 8005752:	2b80      	cmp	r3, #128	@ 0x80
 8005754:	d011      	beq.n	800577a <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
 8005756:	693b      	ldr	r3, [r7, #16]
 8005758:	2b80      	cmp	r3, #128	@ 0x80
 800575a:	d823      	bhi.n	80057a4 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800575c:	693b      	ldr	r3, [r7, #16]
 800575e:	2b00      	cmp	r3, #0
 8005760:	d003      	beq.n	800576a <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
 8005762:	693b      	ldr	r3, [r7, #16]
 8005764:	2b40      	cmp	r3, #64	@ 0x40
 8005766:	d004      	beq.n	8005772 <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
          break;
 8005768:	e01c      	b.n	80057a4 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          frequency = HAL_RCC_GetPCLK1Freq();
 800576a:	f7ff f969 	bl	8004a40 <HAL_RCC_GetPCLK1Freq>
 800576e:	61f8      	str	r0, [r7, #28]
          break;
 8005770:	e01d      	b.n	80057ae <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          frequency = HAL_RCC_GetSysClockFreq();
 8005772:	f7ff f8cd 	bl	8004910 <HAL_RCC_GetSysClockFreq>
 8005776:	61f8      	str	r0, [r7, #28]
          break;
 8005778:	e019      	b.n	80057ae <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800577a:	4b8b      	ldr	r3, [pc, #556]	@ (80059a8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005782:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005786:	d10f      	bne.n	80057a8 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            frequency = HSI_VALUE;
 8005788:	4b88      	ldr	r3, [pc, #544]	@ (80059ac <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 800578a:	61fb      	str	r3, [r7, #28]
          break;
 800578c:	e00c      	b.n	80057a8 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800578e:	4b86      	ldr	r3, [pc, #536]	@ (80059a8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005790:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005794:	f003 0302 	and.w	r3, r3, #2
 8005798:	2b02      	cmp	r3, #2
 800579a:	d107      	bne.n	80057ac <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
            frequency = LSE_VALUE;
 800579c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80057a0:	61fb      	str	r3, [r7, #28]
          break;
 80057a2:	e003      	b.n	80057ac <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
          break;
 80057a4:	bf00      	nop
 80057a6:	e257      	b.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80057a8:	bf00      	nop
 80057aa:	e255      	b.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80057ac:	bf00      	nop
        break;
 80057ae:	e253      	b.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 80057b0:	4b7d      	ldr	r3, [pc, #500]	@ (80059a8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80057b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80057ba:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80057bc:	693b      	ldr	r3, [r7, #16]
 80057be:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80057c2:	d025      	beq.n	8005810 <HAL_RCCEx_GetPeriphCLKFreq+0x680>
 80057c4:	693b      	ldr	r3, [r7, #16]
 80057c6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80057ca:	d82c      	bhi.n	8005826 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 80057cc:	693b      	ldr	r3, [r7, #16]
 80057ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80057d2:	d013      	beq.n	80057fc <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 80057d4:	693b      	ldr	r3, [r7, #16]
 80057d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80057da:	d824      	bhi.n	8005826 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 80057dc:	693b      	ldr	r3, [r7, #16]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d004      	beq.n	80057ec <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 80057e2:	693b      	ldr	r3, [r7, #16]
 80057e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80057e8:	d004      	beq.n	80057f4 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          break;
 80057ea:	e01c      	b.n	8005826 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          frequency = HAL_RCC_GetPCLK1Freq();
 80057ec:	f7ff f928 	bl	8004a40 <HAL_RCC_GetPCLK1Freq>
 80057f0:	61f8      	str	r0, [r7, #28]
          break;
 80057f2:	e01d      	b.n	8005830 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          frequency = HAL_RCC_GetSysClockFreq();
 80057f4:	f7ff f88c 	bl	8004910 <HAL_RCC_GetSysClockFreq>
 80057f8:	61f8      	str	r0, [r7, #28]
          break;
 80057fa:	e019      	b.n	8005830 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80057fc:	4b6a      	ldr	r3, [pc, #424]	@ (80059a8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005804:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005808:	d10f      	bne.n	800582a <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
            frequency = HSI_VALUE;
 800580a:	4b68      	ldr	r3, [pc, #416]	@ (80059ac <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 800580c:	61fb      	str	r3, [r7, #28]
          break;
 800580e:	e00c      	b.n	800582a <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005810:	4b65      	ldr	r3, [pc, #404]	@ (80059a8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005812:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005816:	f003 0302 	and.w	r3, r3, #2
 800581a:	2b02      	cmp	r3, #2
 800581c:	d107      	bne.n	800582e <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
            frequency = LSE_VALUE;
 800581e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005822:	61fb      	str	r3, [r7, #28]
          break;
 8005824:	e003      	b.n	800582e <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
          break;
 8005826:	bf00      	nop
 8005828:	e216      	b.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800582a:	bf00      	nop
 800582c:	e214      	b.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800582e:	bf00      	nop
        break;
 8005830:	e212      	b.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8005832:	4b5d      	ldr	r3, [pc, #372]	@ (80059a8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005834:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005838:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800583c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800583e:	693b      	ldr	r3, [r7, #16]
 8005840:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005844:	d025      	beq.n	8005892 <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 8005846:	693b      	ldr	r3, [r7, #16]
 8005848:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800584c:	d82c      	bhi.n	80058a8 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 800584e:	693b      	ldr	r3, [r7, #16]
 8005850:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005854:	d013      	beq.n	800587e <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 8005856:	693b      	ldr	r3, [r7, #16]
 8005858:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800585c:	d824      	bhi.n	80058a8 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 800585e:	693b      	ldr	r3, [r7, #16]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d004      	beq.n	800586e <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 8005864:	693b      	ldr	r3, [r7, #16]
 8005866:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800586a:	d004      	beq.n	8005876 <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          break;
 800586c:	e01c      	b.n	80058a8 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
          frequency = HAL_RCC_GetPCLK1Freq();
 800586e:	f7ff f8e7 	bl	8004a40 <HAL_RCC_GetPCLK1Freq>
 8005872:	61f8      	str	r0, [r7, #28]
          break;
 8005874:	e01d      	b.n	80058b2 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          frequency = HAL_RCC_GetSysClockFreq();
 8005876:	f7ff f84b 	bl	8004910 <HAL_RCC_GetSysClockFreq>
 800587a:	61f8      	str	r0, [r7, #28]
          break;
 800587c:	e019      	b.n	80058b2 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800587e:	4b4a      	ldr	r3, [pc, #296]	@ (80059a8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005886:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800588a:	d10f      	bne.n	80058ac <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
            frequency = HSI_VALUE;
 800588c:	4b47      	ldr	r3, [pc, #284]	@ (80059ac <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 800588e:	61fb      	str	r3, [r7, #28]
          break;
 8005890:	e00c      	b.n	80058ac <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005892:	4b45      	ldr	r3, [pc, #276]	@ (80059a8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005894:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005898:	f003 0302 	and.w	r3, r3, #2
 800589c:	2b02      	cmp	r3, #2
 800589e:	d107      	bne.n	80058b0 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
            frequency = LSE_VALUE;
 80058a0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80058a4:	61fb      	str	r3, [r7, #28]
          break;
 80058a6:	e003      	b.n	80058b0 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
          break;
 80058a8:	bf00      	nop
 80058aa:	e1d5      	b.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80058ac:	bf00      	nop
 80058ae:	e1d3      	b.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80058b0:	bf00      	nop
        break;
 80058b2:	e1d1      	b.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80058b4:	4b3c      	ldr	r3, [pc, #240]	@ (80059a8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80058b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058ba:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80058be:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80058c0:	693b      	ldr	r3, [r7, #16]
 80058c2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80058c6:	d00c      	beq.n	80058e2 <HAL_RCCEx_GetPeriphCLKFreq+0x752>
 80058c8:	693b      	ldr	r3, [r7, #16]
 80058ca:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80058ce:	d864      	bhi.n	800599a <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
 80058d0:	693b      	ldr	r3, [r7, #16]
 80058d2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80058d6:	d008      	beq.n	80058ea <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
 80058d8:	693b      	ldr	r3, [r7, #16]
 80058da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80058de:	d030      	beq.n	8005942 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 80058e0:	e05b      	b.n	800599a <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
          frequency = HAL_RCC_GetSysClockFreq();
 80058e2:	f7ff f815 	bl	8004910 <HAL_RCC_GetSysClockFreq>
 80058e6:	61f8      	str	r0, [r7, #28]
          break;
 80058e8:	e05c      	b.n	80059a4 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 80058ea:	4b2f      	ldr	r3, [pc, #188]	@ (80059a8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80058f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80058f6:	d152      	bne.n	800599e <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
 80058f8:	4b2b      	ldr	r3, [pc, #172]	@ (80059a8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80058fa:	691b      	ldr	r3, [r3, #16]
 80058fc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005900:	2b00      	cmp	r3, #0
 8005902:	d04c      	beq.n	800599e <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8005904:	4b28      	ldr	r3, [pc, #160]	@ (80059a8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005906:	691b      	ldr	r3, [r3, #16]
 8005908:	0a1b      	lsrs	r3, r3, #8
 800590a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800590e:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005910:	69bb      	ldr	r3, [r7, #24]
 8005912:	68fa      	ldr	r2, [r7, #12]
 8005914:	fb03 f202 	mul.w	r2, r3, r2
 8005918:	4b23      	ldr	r3, [pc, #140]	@ (80059a8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800591a:	68db      	ldr	r3, [r3, #12]
 800591c:	091b      	lsrs	r3, r3, #4
 800591e:	f003 0307 	and.w	r3, r3, #7
 8005922:	3301      	adds	r3, #1
 8005924:	fbb2 f3f3 	udiv	r3, r2, r3
 8005928:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 800592a:	4b1f      	ldr	r3, [pc, #124]	@ (80059a8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800592c:	691b      	ldr	r3, [r3, #16]
 800592e:	0e5b      	lsrs	r3, r3, #25
 8005930:	f003 0303 	and.w	r3, r3, #3
 8005934:	3301      	adds	r3, #1
 8005936:	005b      	lsls	r3, r3, #1
 8005938:	69ba      	ldr	r2, [r7, #24]
 800593a:	fbb2 f3f3 	udiv	r3, r2, r3
 800593e:	61fb      	str	r3, [r7, #28]
          break;
 8005940:	e02d      	b.n	800599e <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 8005942:	4b19      	ldr	r3, [pc, #100]	@ (80059a8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800594a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800594e:	d128      	bne.n	80059a2 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 8005950:	4b15      	ldr	r3, [pc, #84]	@ (80059a8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005952:	695b      	ldr	r3, [r3, #20]
 8005954:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005958:	2b00      	cmp	r3, #0
 800595a:	d022      	beq.n	80059a2 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800595c:	4b12      	ldr	r3, [pc, #72]	@ (80059a8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800595e:	695b      	ldr	r3, [r3, #20]
 8005960:	0a1b      	lsrs	r3, r3, #8
 8005962:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005966:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005968:	69bb      	ldr	r3, [r7, #24]
 800596a:	68fa      	ldr	r2, [r7, #12]
 800596c:	fb03 f202 	mul.w	r2, r3, r2
 8005970:	4b0d      	ldr	r3, [pc, #52]	@ (80059a8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005972:	68db      	ldr	r3, [r3, #12]
 8005974:	091b      	lsrs	r3, r3, #4
 8005976:	f003 0307 	and.w	r3, r3, #7
 800597a:	3301      	adds	r3, #1
 800597c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005980:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 8005982:	4b09      	ldr	r3, [pc, #36]	@ (80059a8 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005984:	695b      	ldr	r3, [r3, #20]
 8005986:	0e5b      	lsrs	r3, r3, #25
 8005988:	f003 0303 	and.w	r3, r3, #3
 800598c:	3301      	adds	r3, #1
 800598e:	005b      	lsls	r3, r3, #1
 8005990:	69ba      	ldr	r2, [r7, #24]
 8005992:	fbb2 f3f3 	udiv	r3, r2, r3
 8005996:	61fb      	str	r3, [r7, #28]
          break;
 8005998:	e003      	b.n	80059a2 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
          break;
 800599a:	bf00      	nop
 800599c:	e15c      	b.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800599e:	bf00      	nop
 80059a0:	e15a      	b.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80059a2:	bf00      	nop
        break;
 80059a4:	e158      	b.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 80059a6:	bf00      	nop
 80059a8:	40021000 	.word	0x40021000
 80059ac:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 80059b0:	4b9d      	ldr	r3, [pc, #628]	@ (8005c28 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80059b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059b6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80059ba:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 80059bc:	693b      	ldr	r3, [r7, #16]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d103      	bne.n	80059ca <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = HAL_RCC_GetPCLK2Freq();
 80059c2:	f7ff f853 	bl	8004a6c <HAL_RCC_GetPCLK2Freq>
 80059c6:	61f8      	str	r0, [r7, #28]
        break;
 80059c8:	e146      	b.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          frequency = HAL_RCC_GetSysClockFreq();
 80059ca:	f7fe ffa1 	bl	8004910 <HAL_RCC_GetSysClockFreq>
 80059ce:	61f8      	str	r0, [r7, #28]
        break;
 80059d0:	e142      	b.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80059d2:	4b95      	ldr	r3, [pc, #596]	@ (8005c28 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80059d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059d8:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80059dc:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80059de:	693b      	ldr	r3, [r7, #16]
 80059e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80059e4:	d013      	beq.n	8005a0e <HAL_RCCEx_GetPeriphCLKFreq+0x87e>
 80059e6:	693b      	ldr	r3, [r7, #16]
 80059e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80059ec:	d819      	bhi.n	8005a22 <HAL_RCCEx_GetPeriphCLKFreq+0x892>
 80059ee:	693b      	ldr	r3, [r7, #16]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d004      	beq.n	80059fe <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
 80059f4:	693b      	ldr	r3, [r7, #16]
 80059f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80059fa:	d004      	beq.n	8005a06 <HAL_RCCEx_GetPeriphCLKFreq+0x876>
          break;
 80059fc:	e011      	b.n	8005a22 <HAL_RCCEx_GetPeriphCLKFreq+0x892>
          frequency = HAL_RCC_GetPCLK1Freq();
 80059fe:	f7ff f81f 	bl	8004a40 <HAL_RCC_GetPCLK1Freq>
 8005a02:	61f8      	str	r0, [r7, #28]
          break;
 8005a04:	e010      	b.n	8005a28 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          frequency = HAL_RCC_GetSysClockFreq();
 8005a06:	f7fe ff83 	bl	8004910 <HAL_RCC_GetSysClockFreq>
 8005a0a:	61f8      	str	r0, [r7, #28]
          break;
 8005a0c:	e00c      	b.n	8005a28 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005a0e:	4b86      	ldr	r3, [pc, #536]	@ (8005c28 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a16:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a1a:	d104      	bne.n	8005a26 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
            frequency = HSI_VALUE;
 8005a1c:	4b83      	ldr	r3, [pc, #524]	@ (8005c2c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8005a1e:	61fb      	str	r3, [r7, #28]
          break;
 8005a20:	e001      	b.n	8005a26 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
          break;
 8005a22:	bf00      	nop
 8005a24:	e118      	b.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005a26:	bf00      	nop
        break;
 8005a28:	e116      	b.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8005a2a:	4b7f      	ldr	r3, [pc, #508]	@ (8005c28 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005a2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a30:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8005a34:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8005a36:	693b      	ldr	r3, [r7, #16]
 8005a38:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a3c:	d013      	beq.n	8005a66 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8005a3e:	693b      	ldr	r3, [r7, #16]
 8005a40:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a44:	d819      	bhi.n	8005a7a <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 8005a46:	693b      	ldr	r3, [r7, #16]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d004      	beq.n	8005a56 <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 8005a4c:	693b      	ldr	r3, [r7, #16]
 8005a4e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005a52:	d004      	beq.n	8005a5e <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
          break;
 8005a54:	e011      	b.n	8005a7a <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005a56:	f7fe fff3 	bl	8004a40 <HAL_RCC_GetPCLK1Freq>
 8005a5a:	61f8      	str	r0, [r7, #28]
          break;
 8005a5c:	e010      	b.n	8005a80 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          frequency = HAL_RCC_GetSysClockFreq();
 8005a5e:	f7fe ff57 	bl	8004910 <HAL_RCC_GetSysClockFreq>
 8005a62:	61f8      	str	r0, [r7, #28]
          break;
 8005a64:	e00c      	b.n	8005a80 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005a66:	4b70      	ldr	r3, [pc, #448]	@ (8005c28 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a72:	d104      	bne.n	8005a7e <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
            frequency = HSI_VALUE;
 8005a74:	4b6d      	ldr	r3, [pc, #436]	@ (8005c2c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8005a76:	61fb      	str	r3, [r7, #28]
          break;
 8005a78:	e001      	b.n	8005a7e <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
          break;
 8005a7a:	bf00      	nop
 8005a7c:	e0ec      	b.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005a7e:	bf00      	nop
        break;
 8005a80:	e0ea      	b.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8005a82:	4b69      	ldr	r3, [pc, #420]	@ (8005c28 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005a84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a88:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005a8c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8005a8e:	693b      	ldr	r3, [r7, #16]
 8005a90:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005a94:	d013      	beq.n	8005abe <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
 8005a96:	693b      	ldr	r3, [r7, #16]
 8005a98:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005a9c:	d819      	bhi.n	8005ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x942>
 8005a9e:	693b      	ldr	r3, [r7, #16]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d004      	beq.n	8005aae <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8005aa4:	693b      	ldr	r3, [r7, #16]
 8005aa6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005aaa:	d004      	beq.n	8005ab6 <HAL_RCCEx_GetPeriphCLKFreq+0x926>
          break;
 8005aac:	e011      	b.n	8005ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x942>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005aae:	f7fe ffc7 	bl	8004a40 <HAL_RCC_GetPCLK1Freq>
 8005ab2:	61f8      	str	r0, [r7, #28]
          break;
 8005ab4:	e010      	b.n	8005ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          frequency = HAL_RCC_GetSysClockFreq();
 8005ab6:	f7fe ff2b 	bl	8004910 <HAL_RCC_GetSysClockFreq>
 8005aba:	61f8      	str	r0, [r7, #28]
          break;
 8005abc:	e00c      	b.n	8005ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005abe:	4b5a      	ldr	r3, [pc, #360]	@ (8005c28 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005ac6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005aca:	d104      	bne.n	8005ad6 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
            frequency = HSI_VALUE;
 8005acc:	4b57      	ldr	r3, [pc, #348]	@ (8005c2c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8005ace:	61fb      	str	r3, [r7, #28]
          break;
 8005ad0:	e001      	b.n	8005ad6 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 8005ad2:	bf00      	nop
 8005ad4:	e0c0      	b.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005ad6:	bf00      	nop
        break;
 8005ad8:	e0be      	b.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8005ada:	4b53      	ldr	r3, [pc, #332]	@ (8005c28 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005adc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ae0:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8005ae4:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8005ae6:	693b      	ldr	r3, [r7, #16]
 8005ae8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005aec:	d02c      	beq.n	8005b48 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8005aee:	693b      	ldr	r3, [r7, #16]
 8005af0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005af4:	d833      	bhi.n	8005b5e <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8005af6:	693b      	ldr	r3, [r7, #16]
 8005af8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005afc:	d01a      	beq.n	8005b34 <HAL_RCCEx_GetPeriphCLKFreq+0x9a4>
 8005afe:	693b      	ldr	r3, [r7, #16]
 8005b00:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005b04:	d82b      	bhi.n	8005b5e <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8005b06:	693b      	ldr	r3, [r7, #16]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d004      	beq.n	8005b16 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 8005b0c:	693b      	ldr	r3, [r7, #16]
 8005b0e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005b12:	d004      	beq.n	8005b1e <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
          break;
 8005b14:	e023      	b.n	8005b5e <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005b16:	f7fe ff93 	bl	8004a40 <HAL_RCC_GetPCLK1Freq>
 8005b1a:	61f8      	str	r0, [r7, #28]
          break;
 8005b1c:	e026      	b.n	8005b6c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8005b1e:	4b42      	ldr	r3, [pc, #264]	@ (8005c28 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005b20:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005b24:	f003 0302 	and.w	r3, r3, #2
 8005b28:	2b02      	cmp	r3, #2
 8005b2a:	d11a      	bne.n	8005b62 <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
              frequency = LSI_VALUE;
 8005b2c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005b30:	61fb      	str	r3, [r7, #28]
          break;
 8005b32:	e016      	b.n	8005b62 <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005b34:	4b3c      	ldr	r3, [pc, #240]	@ (8005c28 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b40:	d111      	bne.n	8005b66 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
            frequency = HSI_VALUE;
 8005b42:	4b3a      	ldr	r3, [pc, #232]	@ (8005c2c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8005b44:	61fb      	str	r3, [r7, #28]
          break;
 8005b46:	e00e      	b.n	8005b66 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005b48:	4b37      	ldr	r3, [pc, #220]	@ (8005c28 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005b4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b4e:	f003 0302 	and.w	r3, r3, #2
 8005b52:	2b02      	cmp	r3, #2
 8005b54:	d109      	bne.n	8005b6a <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            frequency = LSE_VALUE;
 8005b56:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005b5a:	61fb      	str	r3, [r7, #28]
          break;
 8005b5c:	e005      	b.n	8005b6a <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
          break;
 8005b5e:	bf00      	nop
 8005b60:	e07a      	b.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005b62:	bf00      	nop
 8005b64:	e078      	b.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005b66:	bf00      	nop
 8005b68:	e076      	b.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005b6a:	bf00      	nop
        break;
 8005b6c:	e074      	b.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8005b6e:	4b2e      	ldr	r3, [pc, #184]	@ (8005c28 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005b70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b74:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8005b78:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8005b7a:	693b      	ldr	r3, [r7, #16]
 8005b7c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005b80:	d02c      	beq.n	8005bdc <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 8005b82:	693b      	ldr	r3, [r7, #16]
 8005b84:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005b88:	d833      	bhi.n	8005bf2 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8005b8a:	693b      	ldr	r3, [r7, #16]
 8005b8c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005b90:	d01a      	beq.n	8005bc8 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 8005b92:	693b      	ldr	r3, [r7, #16]
 8005b94:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005b98:	d82b      	bhi.n	8005bf2 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 8005b9a:	693b      	ldr	r3, [r7, #16]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d004      	beq.n	8005baa <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 8005ba0:	693b      	ldr	r3, [r7, #16]
 8005ba2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005ba6:	d004      	beq.n	8005bb2 <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
          break;
 8005ba8:	e023      	b.n	8005bf2 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005baa:	f7fe ff49 	bl	8004a40 <HAL_RCC_GetPCLK1Freq>
 8005bae:	61f8      	str	r0, [r7, #28]
          break;
 8005bb0:	e026      	b.n	8005c00 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8005bb2:	4b1d      	ldr	r3, [pc, #116]	@ (8005c28 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005bb4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005bb8:	f003 0302 	and.w	r3, r3, #2
 8005bbc:	2b02      	cmp	r3, #2
 8005bbe:	d11a      	bne.n	8005bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
              frequency = LSI_VALUE;
 8005bc0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005bc4:	61fb      	str	r3, [r7, #28]
          break;
 8005bc6:	e016      	b.n	8005bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005bc8:	4b17      	ldr	r3, [pc, #92]	@ (8005c28 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005bd0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005bd4:	d111      	bne.n	8005bfa <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
            frequency = HSI_VALUE;
 8005bd6:	4b15      	ldr	r3, [pc, #84]	@ (8005c2c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8005bd8:	61fb      	str	r3, [r7, #28]
          break;
 8005bda:	e00e      	b.n	8005bfa <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005bdc:	4b12      	ldr	r3, [pc, #72]	@ (8005c28 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005bde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005be2:	f003 0302 	and.w	r3, r3, #2
 8005be6:	2b02      	cmp	r3, #2
 8005be8:	d109      	bne.n	8005bfe <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            frequency = LSE_VALUE;
 8005bea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005bee:	61fb      	str	r3, [r7, #28]
          break;
 8005bf0:	e005      	b.n	8005bfe <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
          break;
 8005bf2:	bf00      	nop
 8005bf4:	e030      	b.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005bf6:	bf00      	nop
 8005bf8:	e02e      	b.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005bfa:	bf00      	nop
 8005bfc:	e02c      	b.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005bfe:	bf00      	nop
        break;
 8005c00:	e02a      	b.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 8005c02:	4b09      	ldr	r3, [pc, #36]	@ (8005c28 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005c04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c08:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005c0c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8005c0e:	693b      	ldr	r3, [r7, #16]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d004      	beq.n	8005c1e <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
 8005c14:	693b      	ldr	r3, [r7, #16]
 8005c16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c1a:	d009      	beq.n	8005c30 <HAL_RCCEx_GetPeriphCLKFreq+0xaa0>
          break;
 8005c1c:	e012      	b.n	8005c44 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005c1e:	f7fe ff0f 	bl	8004a40 <HAL_RCC_GetPCLK1Freq>
 8005c22:	61f8      	str	r0, [r7, #28]
          break;
 8005c24:	e00e      	b.n	8005c44 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
 8005c26:	bf00      	nop
 8005c28:	40021000 	.word	0x40021000
 8005c2c:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005c30:	4b0c      	ldr	r3, [pc, #48]	@ (8005c64 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c38:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c3c:	d101      	bne.n	8005c42 <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
            frequency = HSI_VALUE;
 8005c3e:	4b0a      	ldr	r3, [pc, #40]	@ (8005c68 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>)
 8005c40:	61fb      	str	r3, [r7, #28]
          break;
 8005c42:	bf00      	nop
        break;
 8005c44:	e008      	b.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8005c46:	bf00      	nop
 8005c48:	e006      	b.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8005c4a:	bf00      	nop
 8005c4c:	e004      	b.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8005c4e:	bf00      	nop
 8005c50:	e002      	b.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8005c52:	bf00      	nop
 8005c54:	e000      	b.n	8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8005c56:	bf00      	nop
    }
  }

  return(frequency);
 8005c58:	69fb      	ldr	r3, [r7, #28]
}
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	3720      	adds	r7, #32
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	bd80      	pop	{r7, pc}
 8005c62:	bf00      	nop
 8005c64:	40021000 	.word	0x40021000
 8005c68:	00f42400 	.word	0x00f42400

08005c6c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b084      	sub	sp, #16
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
 8005c74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005c76:	2300      	movs	r3, #0
 8005c78:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005c7a:	4b75      	ldr	r3, [pc, #468]	@ (8005e50 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c7c:	68db      	ldr	r3, [r3, #12]
 8005c7e:	f003 0303 	and.w	r3, r3, #3
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d018      	beq.n	8005cb8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005c86:	4b72      	ldr	r3, [pc, #456]	@ (8005e50 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c88:	68db      	ldr	r3, [r3, #12]
 8005c8a:	f003 0203 	and.w	r2, r3, #3
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	429a      	cmp	r2, r3
 8005c94:	d10d      	bne.n	8005cb2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
       ||
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d009      	beq.n	8005cb2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005c9e:	4b6c      	ldr	r3, [pc, #432]	@ (8005e50 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ca0:	68db      	ldr	r3, [r3, #12]
 8005ca2:	091b      	lsrs	r3, r3, #4
 8005ca4:	f003 0307 	and.w	r3, r3, #7
 8005ca8:	1c5a      	adds	r2, r3, #1
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	685b      	ldr	r3, [r3, #4]
       ||
 8005cae:	429a      	cmp	r2, r3
 8005cb0:	d047      	beq.n	8005d42 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005cb2:	2301      	movs	r3, #1
 8005cb4:	73fb      	strb	r3, [r7, #15]
 8005cb6:	e044      	b.n	8005d42 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	2b03      	cmp	r3, #3
 8005cbe:	d018      	beq.n	8005cf2 <RCCEx_PLLSAI1_Config+0x86>
 8005cc0:	2b03      	cmp	r3, #3
 8005cc2:	d825      	bhi.n	8005d10 <RCCEx_PLLSAI1_Config+0xa4>
 8005cc4:	2b01      	cmp	r3, #1
 8005cc6:	d002      	beq.n	8005cce <RCCEx_PLLSAI1_Config+0x62>
 8005cc8:	2b02      	cmp	r3, #2
 8005cca:	d009      	beq.n	8005ce0 <RCCEx_PLLSAI1_Config+0x74>
 8005ccc:	e020      	b.n	8005d10 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005cce:	4b60      	ldr	r3, [pc, #384]	@ (8005e50 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f003 0302 	and.w	r3, r3, #2
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d11d      	bne.n	8005d16 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005cda:	2301      	movs	r3, #1
 8005cdc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005cde:	e01a      	b.n	8005d16 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005ce0:	4b5b      	ldr	r3, [pc, #364]	@ (8005e50 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d116      	bne.n	8005d1a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005cec:	2301      	movs	r3, #1
 8005cee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005cf0:	e013      	b.n	8005d1a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005cf2:	4b57      	ldr	r3, [pc, #348]	@ (8005e50 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d10f      	bne.n	8005d1e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005cfe:	4b54      	ldr	r3, [pc, #336]	@ (8005e50 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d109      	bne.n	8005d1e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005d0a:	2301      	movs	r3, #1
 8005d0c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005d0e:	e006      	b.n	8005d1e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005d10:	2301      	movs	r3, #1
 8005d12:	73fb      	strb	r3, [r7, #15]
      break;
 8005d14:	e004      	b.n	8005d20 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005d16:	bf00      	nop
 8005d18:	e002      	b.n	8005d20 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005d1a:	bf00      	nop
 8005d1c:	e000      	b.n	8005d20 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005d1e:	bf00      	nop
    }

    if(status == HAL_OK)
 8005d20:	7bfb      	ldrb	r3, [r7, #15]
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d10d      	bne.n	8005d42 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005d26:	4b4a      	ldr	r3, [pc, #296]	@ (8005e50 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d28:	68db      	ldr	r3, [r3, #12]
 8005d2a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6819      	ldr	r1, [r3, #0]
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	685b      	ldr	r3, [r3, #4]
 8005d36:	3b01      	subs	r3, #1
 8005d38:	011b      	lsls	r3, r3, #4
 8005d3a:	430b      	orrs	r3, r1
 8005d3c:	4944      	ldr	r1, [pc, #272]	@ (8005e50 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d3e:	4313      	orrs	r3, r2
 8005d40:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005d42:	7bfb      	ldrb	r3, [r7, #15]
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d17d      	bne.n	8005e44 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005d48:	4b41      	ldr	r3, [pc, #260]	@ (8005e50 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	4a40      	ldr	r2, [pc, #256]	@ (8005e50 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d4e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005d52:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d54:	f7fc fbd2 	bl	80024fc <HAL_GetTick>
 8005d58:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005d5a:	e009      	b.n	8005d70 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005d5c:	f7fc fbce 	bl	80024fc <HAL_GetTick>
 8005d60:	4602      	mov	r2, r0
 8005d62:	68bb      	ldr	r3, [r7, #8]
 8005d64:	1ad3      	subs	r3, r2, r3
 8005d66:	2b02      	cmp	r3, #2
 8005d68:	d902      	bls.n	8005d70 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005d6a:	2303      	movs	r3, #3
 8005d6c:	73fb      	strb	r3, [r7, #15]
        break;
 8005d6e:	e005      	b.n	8005d7c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005d70:	4b37      	ldr	r3, [pc, #220]	@ (8005e50 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d1ef      	bne.n	8005d5c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005d7c:	7bfb      	ldrb	r3, [r7, #15]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d160      	bne.n	8005e44 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d111      	bne.n	8005dac <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005d88:	4b31      	ldr	r3, [pc, #196]	@ (8005e50 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d8a:	691b      	ldr	r3, [r3, #16]
 8005d8c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005d90:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d94:	687a      	ldr	r2, [r7, #4]
 8005d96:	6892      	ldr	r2, [r2, #8]
 8005d98:	0211      	lsls	r1, r2, #8
 8005d9a:	687a      	ldr	r2, [r7, #4]
 8005d9c:	68d2      	ldr	r2, [r2, #12]
 8005d9e:	0912      	lsrs	r2, r2, #4
 8005da0:	0452      	lsls	r2, r2, #17
 8005da2:	430a      	orrs	r2, r1
 8005da4:	492a      	ldr	r1, [pc, #168]	@ (8005e50 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005da6:	4313      	orrs	r3, r2
 8005da8:	610b      	str	r3, [r1, #16]
 8005daa:	e027      	b.n	8005dfc <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	2b01      	cmp	r3, #1
 8005db0:	d112      	bne.n	8005dd8 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005db2:	4b27      	ldr	r3, [pc, #156]	@ (8005e50 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005db4:	691b      	ldr	r3, [r3, #16]
 8005db6:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005dba:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005dbe:	687a      	ldr	r2, [r7, #4]
 8005dc0:	6892      	ldr	r2, [r2, #8]
 8005dc2:	0211      	lsls	r1, r2, #8
 8005dc4:	687a      	ldr	r2, [r7, #4]
 8005dc6:	6912      	ldr	r2, [r2, #16]
 8005dc8:	0852      	lsrs	r2, r2, #1
 8005dca:	3a01      	subs	r2, #1
 8005dcc:	0552      	lsls	r2, r2, #21
 8005dce:	430a      	orrs	r2, r1
 8005dd0:	491f      	ldr	r1, [pc, #124]	@ (8005e50 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005dd2:	4313      	orrs	r3, r2
 8005dd4:	610b      	str	r3, [r1, #16]
 8005dd6:	e011      	b.n	8005dfc <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005dd8:	4b1d      	ldr	r3, [pc, #116]	@ (8005e50 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005dda:	691b      	ldr	r3, [r3, #16]
 8005ddc:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005de0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005de4:	687a      	ldr	r2, [r7, #4]
 8005de6:	6892      	ldr	r2, [r2, #8]
 8005de8:	0211      	lsls	r1, r2, #8
 8005dea:	687a      	ldr	r2, [r7, #4]
 8005dec:	6952      	ldr	r2, [r2, #20]
 8005dee:	0852      	lsrs	r2, r2, #1
 8005df0:	3a01      	subs	r2, #1
 8005df2:	0652      	lsls	r2, r2, #25
 8005df4:	430a      	orrs	r2, r1
 8005df6:	4916      	ldr	r1, [pc, #88]	@ (8005e50 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005df8:	4313      	orrs	r3, r2
 8005dfa:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005dfc:	4b14      	ldr	r3, [pc, #80]	@ (8005e50 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	4a13      	ldr	r2, [pc, #76]	@ (8005e50 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005e02:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005e06:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e08:	f7fc fb78 	bl	80024fc <HAL_GetTick>
 8005e0c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005e0e:	e009      	b.n	8005e24 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005e10:	f7fc fb74 	bl	80024fc <HAL_GetTick>
 8005e14:	4602      	mov	r2, r0
 8005e16:	68bb      	ldr	r3, [r7, #8]
 8005e18:	1ad3      	subs	r3, r2, r3
 8005e1a:	2b02      	cmp	r3, #2
 8005e1c:	d902      	bls.n	8005e24 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8005e1e:	2303      	movs	r3, #3
 8005e20:	73fb      	strb	r3, [r7, #15]
          break;
 8005e22:	e005      	b.n	8005e30 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005e24:	4b0a      	ldr	r3, [pc, #40]	@ (8005e50 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d0ef      	beq.n	8005e10 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005e30:	7bfb      	ldrb	r3, [r7, #15]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d106      	bne.n	8005e44 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005e36:	4b06      	ldr	r3, [pc, #24]	@ (8005e50 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005e38:	691a      	ldr	r2, [r3, #16]
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	699b      	ldr	r3, [r3, #24]
 8005e3e:	4904      	ldr	r1, [pc, #16]	@ (8005e50 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005e40:	4313      	orrs	r3, r2
 8005e42:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005e44:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e46:	4618      	mov	r0, r3
 8005e48:	3710      	adds	r7, #16
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	bd80      	pop	{r7, pc}
 8005e4e:	bf00      	nop
 8005e50:	40021000 	.word	0x40021000

08005e54 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b084      	sub	sp, #16
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
 8005e5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005e5e:	2300      	movs	r3, #0
 8005e60:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005e62:	4b6a      	ldr	r3, [pc, #424]	@ (800600c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e64:	68db      	ldr	r3, [r3, #12]
 8005e66:	f003 0303 	and.w	r3, r3, #3
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d018      	beq.n	8005ea0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005e6e:	4b67      	ldr	r3, [pc, #412]	@ (800600c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e70:	68db      	ldr	r3, [r3, #12]
 8005e72:	f003 0203 	and.w	r2, r3, #3
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	429a      	cmp	r2, r3
 8005e7c:	d10d      	bne.n	8005e9a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
       ||
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d009      	beq.n	8005e9a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005e86:	4b61      	ldr	r3, [pc, #388]	@ (800600c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e88:	68db      	ldr	r3, [r3, #12]
 8005e8a:	091b      	lsrs	r3, r3, #4
 8005e8c:	f003 0307 	and.w	r3, r3, #7
 8005e90:	1c5a      	adds	r2, r3, #1
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	685b      	ldr	r3, [r3, #4]
       ||
 8005e96:	429a      	cmp	r2, r3
 8005e98:	d047      	beq.n	8005f2a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005e9a:	2301      	movs	r3, #1
 8005e9c:	73fb      	strb	r3, [r7, #15]
 8005e9e:	e044      	b.n	8005f2a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	2b03      	cmp	r3, #3
 8005ea6:	d018      	beq.n	8005eda <RCCEx_PLLSAI2_Config+0x86>
 8005ea8:	2b03      	cmp	r3, #3
 8005eaa:	d825      	bhi.n	8005ef8 <RCCEx_PLLSAI2_Config+0xa4>
 8005eac:	2b01      	cmp	r3, #1
 8005eae:	d002      	beq.n	8005eb6 <RCCEx_PLLSAI2_Config+0x62>
 8005eb0:	2b02      	cmp	r3, #2
 8005eb2:	d009      	beq.n	8005ec8 <RCCEx_PLLSAI2_Config+0x74>
 8005eb4:	e020      	b.n	8005ef8 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005eb6:	4b55      	ldr	r3, [pc, #340]	@ (800600c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f003 0302 	and.w	r3, r3, #2
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d11d      	bne.n	8005efe <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8005ec2:	2301      	movs	r3, #1
 8005ec4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005ec6:	e01a      	b.n	8005efe <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005ec8:	4b50      	ldr	r3, [pc, #320]	@ (800600c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d116      	bne.n	8005f02 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005ed4:	2301      	movs	r3, #1
 8005ed6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005ed8:	e013      	b.n	8005f02 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005eda:	4b4c      	ldr	r3, [pc, #304]	@ (800600c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d10f      	bne.n	8005f06 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005ee6:	4b49      	ldr	r3, [pc, #292]	@ (800600c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d109      	bne.n	8005f06 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005ef6:	e006      	b.n	8005f06 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005ef8:	2301      	movs	r3, #1
 8005efa:	73fb      	strb	r3, [r7, #15]
      break;
 8005efc:	e004      	b.n	8005f08 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005efe:	bf00      	nop
 8005f00:	e002      	b.n	8005f08 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005f02:	bf00      	nop
 8005f04:	e000      	b.n	8005f08 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005f06:	bf00      	nop
    }

    if(status == HAL_OK)
 8005f08:	7bfb      	ldrb	r3, [r7, #15]
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d10d      	bne.n	8005f2a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005f0e:	4b3f      	ldr	r3, [pc, #252]	@ (800600c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f10:	68db      	ldr	r3, [r3, #12]
 8005f12:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6819      	ldr	r1, [r3, #0]
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	685b      	ldr	r3, [r3, #4]
 8005f1e:	3b01      	subs	r3, #1
 8005f20:	011b      	lsls	r3, r3, #4
 8005f22:	430b      	orrs	r3, r1
 8005f24:	4939      	ldr	r1, [pc, #228]	@ (800600c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f26:	4313      	orrs	r3, r2
 8005f28:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005f2a:	7bfb      	ldrb	r3, [r7, #15]
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d167      	bne.n	8006000 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005f30:	4b36      	ldr	r3, [pc, #216]	@ (800600c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	4a35      	ldr	r2, [pc, #212]	@ (800600c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f36:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005f3a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f3c:	f7fc fade 	bl	80024fc <HAL_GetTick>
 8005f40:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005f42:	e009      	b.n	8005f58 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005f44:	f7fc fada 	bl	80024fc <HAL_GetTick>
 8005f48:	4602      	mov	r2, r0
 8005f4a:	68bb      	ldr	r3, [r7, #8]
 8005f4c:	1ad3      	subs	r3, r2, r3
 8005f4e:	2b02      	cmp	r3, #2
 8005f50:	d902      	bls.n	8005f58 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005f52:	2303      	movs	r3, #3
 8005f54:	73fb      	strb	r3, [r7, #15]
        break;
 8005f56:	e005      	b.n	8005f64 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005f58:	4b2c      	ldr	r3, [pc, #176]	@ (800600c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d1ef      	bne.n	8005f44 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005f64:	7bfb      	ldrb	r3, [r7, #15]
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d14a      	bne.n	8006000 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d111      	bne.n	8005f94 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005f70:	4b26      	ldr	r3, [pc, #152]	@ (800600c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f72:	695b      	ldr	r3, [r3, #20]
 8005f74:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005f78:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f7c:	687a      	ldr	r2, [r7, #4]
 8005f7e:	6892      	ldr	r2, [r2, #8]
 8005f80:	0211      	lsls	r1, r2, #8
 8005f82:	687a      	ldr	r2, [r7, #4]
 8005f84:	68d2      	ldr	r2, [r2, #12]
 8005f86:	0912      	lsrs	r2, r2, #4
 8005f88:	0452      	lsls	r2, r2, #17
 8005f8a:	430a      	orrs	r2, r1
 8005f8c:	491f      	ldr	r1, [pc, #124]	@ (800600c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f8e:	4313      	orrs	r3, r2
 8005f90:	614b      	str	r3, [r1, #20]
 8005f92:	e011      	b.n	8005fb8 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005f94:	4b1d      	ldr	r3, [pc, #116]	@ (800600c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f96:	695b      	ldr	r3, [r3, #20]
 8005f98:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005f9c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005fa0:	687a      	ldr	r2, [r7, #4]
 8005fa2:	6892      	ldr	r2, [r2, #8]
 8005fa4:	0211      	lsls	r1, r2, #8
 8005fa6:	687a      	ldr	r2, [r7, #4]
 8005fa8:	6912      	ldr	r2, [r2, #16]
 8005faa:	0852      	lsrs	r2, r2, #1
 8005fac:	3a01      	subs	r2, #1
 8005fae:	0652      	lsls	r2, r2, #25
 8005fb0:	430a      	orrs	r2, r1
 8005fb2:	4916      	ldr	r1, [pc, #88]	@ (800600c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005fb4:	4313      	orrs	r3, r2
 8005fb6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005fb8:	4b14      	ldr	r3, [pc, #80]	@ (800600c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	4a13      	ldr	r2, [pc, #76]	@ (800600c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005fbe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005fc2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005fc4:	f7fc fa9a 	bl	80024fc <HAL_GetTick>
 8005fc8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005fca:	e009      	b.n	8005fe0 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005fcc:	f7fc fa96 	bl	80024fc <HAL_GetTick>
 8005fd0:	4602      	mov	r2, r0
 8005fd2:	68bb      	ldr	r3, [r7, #8]
 8005fd4:	1ad3      	subs	r3, r2, r3
 8005fd6:	2b02      	cmp	r3, #2
 8005fd8:	d902      	bls.n	8005fe0 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005fda:	2303      	movs	r3, #3
 8005fdc:	73fb      	strb	r3, [r7, #15]
          break;
 8005fde:	e005      	b.n	8005fec <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005fe0:	4b0a      	ldr	r3, [pc, #40]	@ (800600c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d0ef      	beq.n	8005fcc <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005fec:	7bfb      	ldrb	r3, [r7, #15]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d106      	bne.n	8006000 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005ff2:	4b06      	ldr	r3, [pc, #24]	@ (800600c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ff4:	695a      	ldr	r2, [r3, #20]
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	695b      	ldr	r3, [r3, #20]
 8005ffa:	4904      	ldr	r1, [pc, #16]	@ (800600c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ffc:	4313      	orrs	r3, r2
 8005ffe:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006000:	7bfb      	ldrb	r3, [r7, #15]
}
 8006002:	4618      	mov	r0, r3
 8006004:	3710      	adds	r7, #16
 8006006:	46bd      	mov	sp, r7
 8006008:	bd80      	pop	{r7, pc}
 800600a:	bf00      	nop
 800600c:	40021000 	.word	0x40021000

08006010 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8006010:	b480      	push	{r7}
 8006012:	b089      	sub	sp, #36	@ 0x24
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]
 8006018:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 800601a:	2300      	movs	r3, #0
 800601c:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 800601e:	2300      	movs	r3, #0
 8006020:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 8006022:	2300      	movs	r3, #0
 8006024:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800602c:	d10c      	bne.n	8006048 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800602e:	4b6e      	ldr	r3, [pc, #440]	@ (80061e8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8006030:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006034:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8006038:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 800603a:	69bb      	ldr	r3, [r7, #24]
 800603c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006040:	d112      	bne.n	8006068 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8006042:	4b6a      	ldr	r3, [pc, #424]	@ (80061ec <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8006044:	61fb      	str	r3, [r7, #28]
 8006046:	e00f      	b.n	8006068 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800604e:	d10b      	bne.n	8006068 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8006050:	4b65      	ldr	r3, [pc, #404]	@ (80061e8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8006052:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006056:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 800605a:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 800605c:	69bb      	ldr	r3, [r7, #24]
 800605e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006062:	d101      	bne.n	8006068 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8006064:	4b61      	ldr	r3, [pc, #388]	@ (80061ec <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8006066:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 8006068:	69fb      	ldr	r3, [r7, #28]
 800606a:	2b00      	cmp	r3, #0
 800606c:	f040 80b4 	bne.w	80061d8 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8006074:	69bb      	ldr	r3, [r7, #24]
 8006076:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800607a:	d003      	beq.n	8006084 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 800607c:	69bb      	ldr	r3, [r7, #24]
 800607e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006082:	d135      	bne.n	80060f0 <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8006084:	4b58      	ldr	r3, [pc, #352]	@ (80061e8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800608c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006090:	f040 80a1 	bne.w	80061d6 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 8006094:	4b54      	ldr	r3, [pc, #336]	@ (80061e8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8006096:	68db      	ldr	r3, [r3, #12]
 8006098:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800609c:	2b00      	cmp	r3, #0
 800609e:	f000 809a 	beq.w	80061d6 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80060a2:	4b51      	ldr	r3, [pc, #324]	@ (80061e8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80060a4:	68db      	ldr	r3, [r3, #12]
 80060a6:	091b      	lsrs	r3, r3, #4
 80060a8:	f003 0307 	and.w	r3, r3, #7
 80060ac:	3301      	adds	r3, #1
 80060ae:	693a      	ldr	r2, [r7, #16]
 80060b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80060b4:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80060b6:	4b4c      	ldr	r3, [pc, #304]	@ (80061e8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80060b8:	68db      	ldr	r3, [r3, #12]
 80060ba:	0a1b      	lsrs	r3, r3, #8
 80060bc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80060c0:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 80060c2:	697b      	ldr	r3, [r7, #20]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d10a      	bne.n	80060de <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 80060c8:	4b47      	ldr	r3, [pc, #284]	@ (80061e8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80060ca:	68db      	ldr	r3, [r3, #12]
 80060cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d002      	beq.n	80060da <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 80060d4:	2311      	movs	r3, #17
 80060d6:	617b      	str	r3, [r7, #20]
 80060d8:	e001      	b.n	80060de <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 80060da:	2307      	movs	r3, #7
 80060dc:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80060de:	693b      	ldr	r3, [r7, #16]
 80060e0:	68fa      	ldr	r2, [r7, #12]
 80060e2:	fb03 f202 	mul.w	r2, r3, r2
 80060e6:	697b      	ldr	r3, [r7, #20]
 80060e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80060ec:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80060ee:	e072      	b.n	80061d6 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 80060f0:	69bb      	ldr	r3, [r7, #24]
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d133      	bne.n	800615e <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 80060f6:	4b3c      	ldr	r3, [pc, #240]	@ (80061e8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80060fe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006102:	d169      	bne.n	80061d8 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8006104:	4b38      	ldr	r3, [pc, #224]	@ (80061e8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8006106:	691b      	ldr	r3, [r3, #16]
 8006108:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800610c:	2b00      	cmp	r3, #0
 800610e:	d063      	beq.n	80061d8 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8006110:	4b35      	ldr	r3, [pc, #212]	@ (80061e8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8006112:	68db      	ldr	r3, [r3, #12]
 8006114:	091b      	lsrs	r3, r3, #4
 8006116:	f003 0307 	and.w	r3, r3, #7
 800611a:	3301      	adds	r3, #1
 800611c:	693a      	ldr	r2, [r7, #16]
 800611e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006122:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8006124:	4b30      	ldr	r3, [pc, #192]	@ (80061e8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8006126:	691b      	ldr	r3, [r3, #16]
 8006128:	0a1b      	lsrs	r3, r3, #8
 800612a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800612e:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 8006130:	697b      	ldr	r3, [r7, #20]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d10a      	bne.n	800614c <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8006136:	4b2c      	ldr	r3, [pc, #176]	@ (80061e8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8006138:	691b      	ldr	r3, [r3, #16]
 800613a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800613e:	2b00      	cmp	r3, #0
 8006140:	d002      	beq.n	8006148 <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 8006142:	2311      	movs	r3, #17
 8006144:	617b      	str	r3, [r7, #20]
 8006146:	e001      	b.n	800614c <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 8006148:	2307      	movs	r3, #7
 800614a:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800614c:	693b      	ldr	r3, [r7, #16]
 800614e:	68fa      	ldr	r2, [r7, #12]
 8006150:	fb03 f202 	mul.w	r2, r3, r2
 8006154:	697b      	ldr	r3, [r7, #20]
 8006156:	fbb2 f3f3 	udiv	r3, r2, r3
 800615a:	61fb      	str	r3, [r7, #28]
 800615c:	e03c      	b.n	80061d8 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 800615e:	69bb      	ldr	r3, [r7, #24]
 8006160:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006164:	d003      	beq.n	800616e <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 8006166:	69bb      	ldr	r3, [r7, #24]
 8006168:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800616c:	d134      	bne.n	80061d8 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 800616e:	4b1e      	ldr	r3, [pc, #120]	@ (80061e8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006176:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800617a:	d12d      	bne.n	80061d8 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 800617c:	4b1a      	ldr	r3, [pc, #104]	@ (80061e8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800617e:	695b      	ldr	r3, [r3, #20]
 8006180:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006184:	2b00      	cmp	r3, #0
 8006186:	d027      	beq.n	80061d8 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8006188:	4b17      	ldr	r3, [pc, #92]	@ (80061e8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800618a:	68db      	ldr	r3, [r3, #12]
 800618c:	091b      	lsrs	r3, r3, #4
 800618e:	f003 0307 	and.w	r3, r3, #7
 8006192:	3301      	adds	r3, #1
 8006194:	693a      	ldr	r2, [r7, #16]
 8006196:	fbb2 f3f3 	udiv	r3, r2, r3
 800619a:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800619c:	4b12      	ldr	r3, [pc, #72]	@ (80061e8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800619e:	695b      	ldr	r3, [r3, #20]
 80061a0:	0a1b      	lsrs	r3, r3, #8
 80061a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80061a6:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 80061a8:	697b      	ldr	r3, [r7, #20]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d10a      	bne.n	80061c4 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 80061ae:	4b0e      	ldr	r3, [pc, #56]	@ (80061e8 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80061b0:	695b      	ldr	r3, [r3, #20]
 80061b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d002      	beq.n	80061c0 <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 80061ba:	2311      	movs	r3, #17
 80061bc:	617b      	str	r3, [r7, #20]
 80061be:	e001      	b.n	80061c4 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 80061c0:	2307      	movs	r3, #7
 80061c2:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80061c4:	693b      	ldr	r3, [r7, #16]
 80061c6:	68fa      	ldr	r2, [r7, #12]
 80061c8:	fb03 f202 	mul.w	r2, r3, r2
 80061cc:	697b      	ldr	r3, [r7, #20]
 80061ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80061d2:	61fb      	str	r3, [r7, #28]
 80061d4:	e000      	b.n	80061d8 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80061d6:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 80061d8:	69fb      	ldr	r3, [r7, #28]
}
 80061da:	4618      	mov	r0, r3
 80061dc:	3724      	adds	r7, #36	@ 0x24
 80061de:	46bd      	mov	sp, r7
 80061e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e4:	4770      	bx	lr
 80061e6:	bf00      	nop
 80061e8:	40021000 	.word	0x40021000
 80061ec:	001fff68 	.word	0x001fff68

080061f0 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 80061f0:	b580      	push	{r7, lr}
 80061f2:	b086      	sub	sp, #24
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	60f8      	str	r0, [r7, #12]
 80061f8:	60b9      	str	r1, [r7, #8]
 80061fa:	607a      	str	r2, [r7, #4]
 80061fc:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 80061fe:	68bb      	ldr	r3, [r7, #8]
 8006200:	2b02      	cmp	r3, #2
 8006202:	d904      	bls.n	800620e <HAL_SAI_InitProtocol+0x1e>
 8006204:	68bb      	ldr	r3, [r7, #8]
 8006206:	3b03      	subs	r3, #3
 8006208:	2b01      	cmp	r3, #1
 800620a:	d812      	bhi.n	8006232 <HAL_SAI_InitProtocol+0x42>
 800620c:	e008      	b.n	8006220 <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 800620e:	683b      	ldr	r3, [r7, #0]
 8006210:	687a      	ldr	r2, [r7, #4]
 8006212:	68b9      	ldr	r1, [r7, #8]
 8006214:	68f8      	ldr	r0, [r7, #12]
 8006216:	f000 fc53 	bl	8006ac0 <SAI_InitI2S>
 800621a:	4603      	mov	r3, r0
 800621c:	75fb      	strb	r3, [r7, #23]
      break;
 800621e:	e00b      	b.n	8006238 <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	687a      	ldr	r2, [r7, #4]
 8006224:	68b9      	ldr	r1, [r7, #8]
 8006226:	68f8      	ldr	r0, [r7, #12]
 8006228:	f000 fcfc 	bl	8006c24 <SAI_InitPCM>
 800622c:	4603      	mov	r3, r0
 800622e:	75fb      	strb	r3, [r7, #23]
      break;
 8006230:	e002      	b.n	8006238 <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 8006232:	2301      	movs	r3, #1
 8006234:	75fb      	strb	r3, [r7, #23]
      break;
 8006236:	bf00      	nop
  }

  if (status == HAL_OK)
 8006238:	7dfb      	ldrb	r3, [r7, #23]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d104      	bne.n	8006248 <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 800623e:	68f8      	ldr	r0, [r7, #12]
 8006240:	f000 f808 	bl	8006254 <HAL_SAI_Init>
 8006244:	4603      	mov	r3, r0
 8006246:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8006248:	7dfb      	ldrb	r3, [r7, #23]
}
 800624a:	4618      	mov	r0, r3
 800624c:	3718      	adds	r7, #24
 800624e:	46bd      	mov	sp, r7
 8006250:	bd80      	pop	{r7, pc}
	...

08006254 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8006254:	b580      	push	{r7, lr}
 8006256:	b088      	sub	sp, #32
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d101      	bne.n	8006266 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8006262:	2301      	movs	r3, #1
 8006264:	e155      	b.n	8006512 <HAL_SAI_Init+0x2be>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800626c:	b2db      	uxtb	r3, r3
 800626e:	2b00      	cmp	r3, #0
 8006270:	d106      	bne.n	8006280 <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	2200      	movs	r2, #0
 8006276:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800627a:	6878      	ldr	r0, [r7, #4]
 800627c:	f7fb fc78 	bl	8001b70 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8006280:	6878      	ldr	r0, [r7, #4]
 8006282:	f000 fd89 	bl	8006d98 <SAI_Disable>
 8006286:	4603      	mov	r3, r0
 8006288:	2b00      	cmp	r3, #0
 800628a:	d001      	beq.n	8006290 <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 800628c:	2301      	movs	r3, #1
 800628e:	e140      	b.n	8006512 <HAL_SAI_Init+0x2be>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2202      	movs	r2, #2
 8006294:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	68db      	ldr	r3, [r3, #12]
 800629c:	2b02      	cmp	r3, #2
 800629e:	d00c      	beq.n	80062ba <HAL_SAI_Init+0x66>
 80062a0:	2b02      	cmp	r3, #2
 80062a2:	d80d      	bhi.n	80062c0 <HAL_SAI_Init+0x6c>
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d002      	beq.n	80062ae <HAL_SAI_Init+0x5a>
 80062a8:	2b01      	cmp	r3, #1
 80062aa:	d003      	beq.n	80062b4 <HAL_SAI_Init+0x60>
 80062ac:	e008      	b.n	80062c0 <HAL_SAI_Init+0x6c>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 80062ae:	2300      	movs	r3, #0
 80062b0:	61fb      	str	r3, [r7, #28]
      break;
 80062b2:	e008      	b.n	80062c6 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 80062b4:	2310      	movs	r3, #16
 80062b6:	61fb      	str	r3, [r7, #28]
      break;
 80062b8:	e005      	b.n	80062c6 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 80062ba:	2320      	movs	r3, #32
 80062bc:	61fb      	str	r3, [r7, #28]
      break;
 80062be:	e002      	b.n	80062c6 <HAL_SAI_Init+0x72>
    default :
      tmpregisterGCR = 0;
 80062c0:	2300      	movs	r3, #0
 80062c2:	61fb      	str	r3, [r7, #28]
      break;
 80062c4:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	689b      	ldr	r3, [r3, #8]
 80062ca:	2b03      	cmp	r3, #3
 80062cc:	d81d      	bhi.n	800630a <HAL_SAI_Init+0xb6>
 80062ce:	a201      	add	r2, pc, #4	@ (adr r2, 80062d4 <HAL_SAI_Init+0x80>)
 80062d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062d4:	080062e5 	.word	0x080062e5
 80062d8:	080062eb 	.word	0x080062eb
 80062dc:	080062f3 	.word	0x080062f3
 80062e0:	080062fb 	.word	0x080062fb
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 80062e4:	2300      	movs	r3, #0
 80062e6:	617b      	str	r3, [r7, #20]
      break;
 80062e8:	e012      	b.n	8006310 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 80062ea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80062ee:	617b      	str	r3, [r7, #20]
      break;
 80062f0:	e00e      	b.n	8006310 <HAL_SAI_Init+0xbc>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80062f2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80062f6:	617b      	str	r3, [r7, #20]
      break;
 80062f8:	e00a      	b.n	8006310 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80062fa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80062fe:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8006300:	69fb      	ldr	r3, [r7, #28]
 8006302:	f043 0301 	orr.w	r3, r3, #1
 8006306:	61fb      	str	r3, [r7, #28]
      break;
 8006308:	e002      	b.n	8006310 <HAL_SAI_Init+0xbc>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 800630a:	2300      	movs	r3, #0
 800630c:	617b      	str	r3, [r7, #20]
      break;
 800630e:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	4a81      	ldr	r2, [pc, #516]	@ (800651c <HAL_SAI_Init+0x2c8>)
 8006316:	4293      	cmp	r3, r2
 8006318:	d004      	beq.n	8006324 <HAL_SAI_Init+0xd0>
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	4a80      	ldr	r2, [pc, #512]	@ (8006520 <HAL_SAI_Init+0x2cc>)
 8006320:	4293      	cmp	r3, r2
 8006322:	d103      	bne.n	800632c <HAL_SAI_Init+0xd8>
  {
    SAI1->GCR = tmpregisterGCR;
 8006324:	4a7f      	ldr	r2, [pc, #508]	@ (8006524 <HAL_SAI_Init+0x2d0>)
 8006326:	69fb      	ldr	r3, [r7, #28]
 8006328:	6013      	str	r3, [r2, #0]
 800632a:	e002      	b.n	8006332 <HAL_SAI_Init+0xde>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 800632c:	4a7e      	ldr	r2, [pc, #504]	@ (8006528 <HAL_SAI_Init+0x2d4>)
 800632e:	69fb      	ldr	r3, [r7, #28]
 8006330:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	69db      	ldr	r3, [r3, #28]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d041      	beq.n	80063be <HAL_SAI_Init+0x16a>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	4a77      	ldr	r2, [pc, #476]	@ (800651c <HAL_SAI_Init+0x2c8>)
 8006340:	4293      	cmp	r3, r2
 8006342:	d004      	beq.n	800634e <HAL_SAI_Init+0xfa>
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	4a75      	ldr	r2, [pc, #468]	@ (8006520 <HAL_SAI_Init+0x2cc>)
 800634a:	4293      	cmp	r3, r2
 800634c:	d105      	bne.n	800635a <HAL_SAI_Init+0x106>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800634e:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8006352:	f7fe ff1d 	bl	8005190 <HAL_RCCEx_GetPeriphCLKFreq>
 8006356:	6138      	str	r0, [r7, #16]
 8006358:	e004      	b.n	8006364 <HAL_SAI_Init+0x110>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800635a:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800635e:	f7fe ff17 	bl	8005190 <HAL_RCCEx_GetPeriphCLKFreq>
 8006362:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 8006364:	693a      	ldr	r2, [r7, #16]
 8006366:	4613      	mov	r3, r2
 8006368:	009b      	lsls	r3, r3, #2
 800636a:	4413      	add	r3, r2
 800636c:	005b      	lsls	r3, r3, #1
 800636e:	461a      	mov	r2, r3
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	69db      	ldr	r3, [r3, #28]
 8006374:	025b      	lsls	r3, r3, #9
 8006376:	fbb2 f3f3 	udiv	r3, r2, r3
 800637a:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	4a6b      	ldr	r2, [pc, #428]	@ (800652c <HAL_SAI_Init+0x2d8>)
 8006380:	fba2 2303 	umull	r2, r3, r2, r3
 8006384:	08da      	lsrs	r2, r3, #3
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 800638a:	68f9      	ldr	r1, [r7, #12]
 800638c:	4b67      	ldr	r3, [pc, #412]	@ (800652c <HAL_SAI_Init+0x2d8>)
 800638e:	fba3 2301 	umull	r2, r3, r3, r1
 8006392:	08da      	lsrs	r2, r3, #3
 8006394:	4613      	mov	r3, r2
 8006396:	009b      	lsls	r3, r3, #2
 8006398:	4413      	add	r3, r2
 800639a:	005b      	lsls	r3, r3, #1
 800639c:	1aca      	subs	r2, r1, r3
 800639e:	2a08      	cmp	r2, #8
 80063a0:	d904      	bls.n	80063ac <HAL_SAI_Init+0x158>
    {
      hsai->Init.Mckdiv += 1U;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	6a1b      	ldr	r3, [r3, #32]
 80063a6:	1c5a      	adds	r2, r3, #1
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063b0:	2b04      	cmp	r3, #4
 80063b2:	d104      	bne.n	80063be <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	6a1b      	ldr	r3, [r3, #32]
 80063b8:	085a      	lsrs	r2, r3, #1
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	685b      	ldr	r3, [r3, #4]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d003      	beq.n	80063ce <HAL_SAI_Init+0x17a>
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	685b      	ldr	r3, [r3, #4]
 80063ca:	2b02      	cmp	r3, #2
 80063cc:	d109      	bne.n	80063e2 <HAL_SAI_Init+0x18e>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063d2:	2b01      	cmp	r3, #1
 80063d4:	d101      	bne.n	80063da <HAL_SAI_Init+0x186>
 80063d6:	2300      	movs	r3, #0
 80063d8:	e001      	b.n	80063de <HAL_SAI_Init+0x18a>
 80063da:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80063de:	61bb      	str	r3, [r7, #24]
 80063e0:	e008      	b.n	80063f4 <HAL_SAI_Init+0x1a0>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063e6:	2b01      	cmp	r3, #1
 80063e8:	d102      	bne.n	80063f0 <HAL_SAI_Init+0x19c>
 80063ea:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80063ee:	e000      	b.n	80063f2 <HAL_SAI_Init+0x19e>
 80063f0:	2300      	movs	r3, #0
 80063f2:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	6819      	ldr	r1, [r3, #0]
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681a      	ldr	r2, [r3, #0]
 80063fe:	4b4c      	ldr	r3, [pc, #304]	@ (8006530 <HAL_SAI_Init+0x2dc>)
 8006400:	400b      	ands	r3, r1
 8006402:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	6819      	ldr	r1, [r3, #0]
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	685a      	ldr	r2, [r3, #4]
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006412:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8006418:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800641e:	431a      	orrs	r2, r3
 8006420:	69bb      	ldr	r3, [r7, #24]
 8006422:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8006424:	697b      	ldr	r3, [r7, #20]
 8006426:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                             \
 800642c:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	691b      	ldr	r3, [r3, #16]
 8006432:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8006438:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	6a1b      	ldr	r3, [r3, #32]
 800643e:	051b      	lsls	r3, r3, #20
 8006440:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	430a      	orrs	r2, r1
 8006448:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	685b      	ldr	r3, [r3, #4]
 8006450:	687a      	ldr	r2, [r7, #4]
 8006452:	6812      	ldr	r2, [r2, #0]
 8006454:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8006458:	f023 030f 	bic.w	r3, r3, #15
 800645c:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	6859      	ldr	r1, [r3, #4]
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	699a      	ldr	r2, [r3, #24]
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800646c:	431a      	orrs	r2, r3
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006472:	431a      	orrs	r2, r3
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	430a      	orrs	r2, r1
 800647a:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	6899      	ldr	r1, [r3, #8]
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681a      	ldr	r2, [r3, #0]
 8006486:	4b2b      	ldr	r3, [pc, #172]	@ (8006534 <HAL_SAI_Init+0x2e0>)
 8006488:	400b      	ands	r3, r1
 800648a:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	6899      	ldr	r1, [r3, #8]
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006496:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800649c:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 80064a2:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 80064a8:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064ae:	3b01      	subs	r3, #1
 80064b0:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 80064b2:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	430a      	orrs	r2, r1
 80064ba:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	68d9      	ldr	r1, [r3, #12]
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681a      	ldr	r2, [r3, #0]
 80064c6:	f24f 0320 	movw	r3, #61472	@ 0xf020
 80064ca:	400b      	ands	r3, r1
 80064cc:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	68d9      	ldr	r1, [r3, #12]
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064dc:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80064e2:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80064e4:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064ea:	3b01      	subs	r3, #1
 80064ec:	021b      	lsls	r3, r3, #8
 80064ee:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	430a      	orrs	r2, r1
 80064f6:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2200      	movs	r2, #0
 80064fc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2201      	movs	r2, #1
 8006504:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2200      	movs	r2, #0
 800650c:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 8006510:	2300      	movs	r3, #0
}
 8006512:	4618      	mov	r0, r3
 8006514:	3720      	adds	r7, #32
 8006516:	46bd      	mov	sp, r7
 8006518:	bd80      	pop	{r7, pc}
 800651a:	bf00      	nop
 800651c:	40015404 	.word	0x40015404
 8006520:	40015424 	.word	0x40015424
 8006524:	40015400 	.word	0x40015400
 8006528:	40015800 	.word	0x40015800
 800652c:	cccccccd 	.word	0xcccccccd
 8006530:	ff05c010 	.word	0xff05c010
 8006534:	fff88000 	.word	0xfff88000

08006538 <HAL_SAI_Abort>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai)
{
 8006538:	b580      	push	{r7, lr}
 800653a:	b084      	sub	sp, #16
 800653c:	af00      	add	r7, sp, #0
 800653e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006540:	2300      	movs	r3, #0
 8006542:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800654a:	2b01      	cmp	r3, #1
 800654c:	d101      	bne.n	8006552 <HAL_SAI_Abort+0x1a>
 800654e:	2302      	movs	r3, #2
 8006550:	e053      	b.n	80065fa <HAL_SAI_Abort+0xc2>
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	2201      	movs	r2, #1
 8006556:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  /* Disable SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 800655a:	6878      	ldr	r0, [r7, #4]
 800655c:	f000 fc1c 	bl	8006d98 <SAI_Disable>
 8006560:	4603      	mov	r3, r0
 8006562:	2b00      	cmp	r3, #0
 8006564:	d001      	beq.n	800656a <HAL_SAI_Abort+0x32>
  {
    status = HAL_ERROR;
 8006566:	2301      	movs	r3, #1
 8006568:	73fb      	strb	r3, [r7, #15]
  }

  /* Check SAI DMA is enabled or not */
  if ((hsai->Instance->CR1 & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006574:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006578:	d125      	bne.n	80065c6 <HAL_SAI_Abort+0x8e>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	681a      	ldr	r2, [r3, #0]
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8006588:	601a      	str	r2, [r3, #0]

    /* Abort the SAI Tx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_TX) && (hsai->hdmatx != NULL))
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8006590:	b2db      	uxtb	r3, r3
 8006592:	2b12      	cmp	r3, #18
 8006594:	d108      	bne.n	80065a8 <HAL_SAI_Abort+0x70>
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800659a:	2b00      	cmp	r3, #0
 800659c:	d004      	beq.n	80065a8 <HAL_SAI_Abort+0x70>
    {
      /* No need to check the returned value of HAL_DMA_Abort. */
      /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for SAI. */
      (void) HAL_DMA_Abort(hsai->hdmatx);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80065a2:	4618      	mov	r0, r3
 80065a4:	f7fc f9d4 	bl	8002950 <HAL_DMA_Abort>
    }

    /* Abort the SAI Rx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL))
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80065ae:	b2db      	uxtb	r3, r3
 80065b0:	2b22      	cmp	r3, #34	@ 0x22
 80065b2:	d108      	bne.n	80065c6 <HAL_SAI_Abort+0x8e>
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d004      	beq.n	80065c6 <HAL_SAI_Abort+0x8e>
    {
      /* No need to check the returned value of HAL_DMA_Abort. */
      /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for SAI. */
      (void) HAL_DMA_Abort(hsai->hdmarx);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065c0:	4618      	mov	r0, r3
 80065c2:	f7fc f9c5 	bl	8002950 <HAL_DMA_Abort>
    }
  }

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	2200      	movs	r2, #0
 80065cc:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80065d6:	619a      	str	r2, [r3, #24]

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	685a      	ldr	r2, [r3, #4]
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f042 0208 	orr.w	r2, r2, #8
 80065e6:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2201      	movs	r2, #1
 80065ec:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2200      	movs	r2, #0
 80065f4:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return status;
 80065f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80065fa:	4618      	mov	r0, r3
 80065fc:	3710      	adds	r7, #16
 80065fe:	46bd      	mov	sp, r7
 8006600:	bd80      	pop	{r7, pc}
	...

08006604 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8006604:	b580      	push	{r7, lr}
 8006606:	b086      	sub	sp, #24
 8006608:	af00      	add	r7, sp, #0
 800660a:	60f8      	str	r0, [r7, #12]
 800660c:	60b9      	str	r1, [r7, #8]
 800660e:	4613      	mov	r3, r2
 8006610:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 8006612:	f7fb ff73 	bl	80024fc <HAL_GetTick>
 8006616:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8006618:	68bb      	ldr	r3, [r7, #8]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d002      	beq.n	8006624 <HAL_SAI_Transmit_DMA+0x20>
 800661e:	88fb      	ldrh	r3, [r7, #6]
 8006620:	2b00      	cmp	r3, #0
 8006622:	d101      	bne.n	8006628 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 8006624:	2301      	movs	r3, #1
 8006626:	e093      	b.n	8006750 <HAL_SAI_Transmit_DMA+0x14c>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800662e:	b2db      	uxtb	r3, r3
 8006630:	2b01      	cmp	r3, #1
 8006632:	f040 808c 	bne.w	800674e <HAL_SAI_Transmit_DMA+0x14a>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800663c:	2b01      	cmp	r3, #1
 800663e:	d101      	bne.n	8006644 <HAL_SAI_Transmit_DMA+0x40>
 8006640:	2302      	movs	r3, #2
 8006642:	e085      	b.n	8006750 <HAL_SAI_Transmit_DMA+0x14c>
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	2201      	movs	r2, #1
 8006648:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	68ba      	ldr	r2, [r7, #8]
 8006650:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	88fa      	ldrh	r2, [r7, #6]
 8006656:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	88fa      	ldrh	r2, [r7, #6]
 800665e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	2200      	movs	r2, #0
 8006666:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	2212      	movs	r2, #18
 800666e:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006676:	4a38      	ldr	r2, [pc, #224]	@ (8006758 <HAL_SAI_Transmit_DMA+0x154>)
 8006678:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800667e:	4a37      	ldr	r2, [pc, #220]	@ (800675c <HAL_SAI_Transmit_DMA+0x158>)
 8006680:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006686:	4a36      	ldr	r2, [pc, #216]	@ (8006760 <HAL_SAI_Transmit_DMA+0x15c>)
 8006688:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800668e:	2200      	movs	r2, #0
 8006690:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800669a:	4619      	mov	r1, r3
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	331c      	adds	r3, #28
 80066a2:	461a      	mov	r2, r3
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80066aa:	f7fc f8f1 	bl	8002890 <HAL_DMA_Start_IT>
 80066ae:	4603      	mov	r3, r0
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d005      	beq.n	80066c0 <HAL_SAI_Transmit_DMA+0xbc>
    {
      __HAL_UNLOCK(hsai);
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	2200      	movs	r2, #0
 80066b8:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 80066bc:	2301      	movs	r3, #1
 80066be:	e047      	b.n	8006750 <HAL_SAI_Transmit_DMA+0x14c>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 80066c0:	2100      	movs	r1, #0
 80066c2:	68f8      	ldr	r0, [r7, #12]
 80066c4:	f000 fb30 	bl	8006d28 <SAI_InterruptFlag>
 80066c8:	4601      	mov	r1, r0
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	691a      	ldr	r2, [r3, #16]
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	430a      	orrs	r2, r1
 80066d6:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	681a      	ldr	r2, [r3, #0]
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80066e6:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 80066e8:	e015      	b.n	8006716 <HAL_SAI_Transmit_DMA+0x112>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 80066ea:	f7fb ff07 	bl	80024fc <HAL_GetTick>
 80066ee:	4602      	mov	r2, r0
 80066f0:	697b      	ldr	r3, [r7, #20]
 80066f2:	1ad3      	subs	r3, r2, r3
 80066f4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80066f8:	d90d      	bls.n	8006716 <HAL_SAI_Transmit_DMA+0x112>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006700:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	2200      	movs	r2, #0
 800670e:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006712:	2303      	movs	r3, #3
 8006714:	e01c      	b.n	8006750 <HAL_SAI_Transmit_DMA+0x14c>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	695b      	ldr	r3, [r3, #20]
 800671c:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8006720:	2b00      	cmp	r3, #0
 8006722:	d0e2      	beq.n	80066ea <HAL_SAI_Transmit_DMA+0xe6>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800672e:	2b00      	cmp	r3, #0
 8006730:	d107      	bne.n	8006742 <HAL_SAI_Transmit_DMA+0x13e>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	681a      	ldr	r2, [r3, #0]
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8006740:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	2200      	movs	r2, #0
 8006746:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800674a:	2300      	movs	r3, #0
 800674c:	e000      	b.n	8006750 <HAL_SAI_Transmit_DMA+0x14c>
  }
  else
  {
    return HAL_BUSY;
 800674e:	2302      	movs	r3, #2
  }
}
 8006750:	4618      	mov	r0, r3
 8006752:	3718      	adds	r7, #24
 8006754:	46bd      	mov	sp, r7
 8006756:	bd80      	pop	{r7, pc}
 8006758:	08006e6b 	.word	0x08006e6b
 800675c:	08006e0d 	.word	0x08006e0d
 8006760:	08006e87 	.word	0x08006e87

08006764 <HAL_SAI_IRQHandler>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai)
{
 8006764:	b580      	push	{r7, lr}
 8006766:	b086      	sub	sp, #24
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
  if (hsai->State != HAL_SAI_STATE_RESET)
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8006772:	b2db      	uxtb	r3, r3
 8006774:	2b00      	cmp	r3, #0
 8006776:	f000 8192 	beq.w	8006a9e <HAL_SAI_IRQHandler+0x33a>
  {
    uint32_t itflags = hsai->Instance->SR;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	695b      	ldr	r3, [r3, #20]
 8006780:	617b      	str	r3, [r7, #20]
    uint32_t itsources = hsai->Instance->IMR;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	691b      	ldr	r3, [r3, #16]
 8006788:	613b      	str	r3, [r7, #16]
    uint32_t cr1config = hsai->Instance->CR1;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	60fb      	str	r3, [r7, #12]
    uint32_t tmperror;

    /* SAI Fifo request interrupt occurred -----------------------------------*/
    if (((itflags & SAI_xSR_FREQ) == SAI_xSR_FREQ) && ((itsources & SAI_IT_FREQ) == SAI_IT_FREQ))
 8006792:	697b      	ldr	r3, [r7, #20]
 8006794:	f003 0308 	and.w	r3, r3, #8
 8006798:	2b00      	cmp	r3, #0
 800679a:	d009      	beq.n	80067b0 <HAL_SAI_IRQHandler+0x4c>
 800679c:	693b      	ldr	r3, [r7, #16]
 800679e:	f003 0308 	and.w	r3, r3, #8
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d004      	beq.n	80067b0 <HAL_SAI_IRQHandler+0x4c>
    {
      hsai->InterruptServiceRoutine(hsai);
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80067aa:	6878      	ldr	r0, [r7, #4]
 80067ac:	4798      	blx	r3
 80067ae:	e176      	b.n	8006a9e <HAL_SAI_IRQHandler+0x33a>
    }
    /* SAI Overrun error interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_OVRUDR) == SAI_FLAG_OVRUDR) && ((itsources & SAI_IT_OVRUDR) == SAI_IT_OVRUDR))
 80067b0:	697b      	ldr	r3, [r7, #20]
 80067b2:	f003 0301 	and.w	r3, r3, #1
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d01e      	beq.n	80067f8 <HAL_SAI_IRQHandler+0x94>
 80067ba:	693b      	ldr	r3, [r7, #16]
 80067bc:	f003 0301 	and.w	r3, r3, #1
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d019      	beq.n	80067f8 <HAL_SAI_IRQHandler+0x94>
    {
      /* Clear the SAI Overrun flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	2201      	movs	r2, #1
 80067ca:	619a      	str	r2, [r3, #24]
      /* Get the SAI error code */
      tmperror = ((hsai->State == HAL_SAI_STATE_BUSY_RX) ? HAL_SAI_ERROR_OVR : HAL_SAI_ERROR_UDR);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80067d2:	b2db      	uxtb	r3, r3
 80067d4:	2b22      	cmp	r3, #34	@ 0x22
 80067d6:	d101      	bne.n	80067dc <HAL_SAI_IRQHandler+0x78>
 80067d8:	2301      	movs	r3, #1
 80067da:	e000      	b.n	80067de <HAL_SAI_IRQHandler+0x7a>
 80067dc:	2302      	movs	r3, #2
 80067de:	60bb      	str	r3, [r7, #8]
      /* Change the SAI error code */
      hsai->ErrorCode |= tmperror;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80067e6:	68bb      	ldr	r3, [r7, #8]
 80067e8:	431a      	orrs	r2, r3
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 80067f0:	6878      	ldr	r0, [r7, #4]
 80067f2:	f000 f95b 	bl	8006aac <HAL_SAI_ErrorCallback>
 80067f6:	e152      	b.n	8006a9e <HAL_SAI_IRQHandler+0x33a>
#endif
    }
    /* SAI mutedet interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_MUTEDET) == SAI_FLAG_MUTEDET) && ((itsources & SAI_IT_MUTEDET) == SAI_IT_MUTEDET))
 80067f8:	697b      	ldr	r3, [r7, #20]
 80067fa:	f003 0302 	and.w	r3, r3, #2
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d011      	beq.n	8006826 <HAL_SAI_IRQHandler+0xc2>
 8006802:	693b      	ldr	r3, [r7, #16]
 8006804:	f003 0302 	and.w	r3, r3, #2
 8006808:	2b00      	cmp	r3, #0
 800680a:	d00c      	beq.n	8006826 <HAL_SAI_IRQHandler+0xc2>
    {
      /* Clear the SAI mutedet flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_MUTEDET);
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	2202      	movs	r2, #2
 8006812:	619a      	str	r2, [r3, #24]
      /* call the call back function */
      if (hsai->mutecallback != NULL)
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006818:	2b00      	cmp	r3, #0
 800681a:	f000 8140 	beq.w	8006a9e <HAL_SAI_IRQHandler+0x33a>
      {
        /* inform the user that an RX mute event has been detected */
        hsai->mutecallback();
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006822:	4798      	blx	r3
      if (hsai->mutecallback != NULL)
 8006824:	e13b      	b.n	8006a9e <HAL_SAI_IRQHandler+0x33a>
      }
    }
    /* SAI AFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_AFSDET) == SAI_FLAG_AFSDET) && ((itsources & SAI_IT_AFSDET) == SAI_IT_AFSDET))
 8006826:	697b      	ldr	r3, [r7, #20]
 8006828:	f003 0320 	and.w	r3, r3, #32
 800682c:	2b00      	cmp	r3, #0
 800682e:	d055      	beq.n	80068dc <HAL_SAI_IRQHandler+0x178>
 8006830:	693b      	ldr	r3, [r7, #16]
 8006832:	f003 0320 	and.w	r3, r3, #32
 8006836:	2b00      	cmp	r3, #0
 8006838:	d050      	beq.n	80068dc <HAL_SAI_IRQHandler+0x178>
    {
      /* Clear the SAI AFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_AFSDET);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	2220      	movs	r2, #32
 8006840:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_AFSDET;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006848:	f043 0204 	orr.w	r2, r3, #4
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006858:	2b00      	cmp	r3, #0
 800685a:	d038      	beq.n	80068ce <HAL_SAI_IRQHandler+0x16a>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006860:	2b00      	cmp	r3, #0
 8006862:	d016      	beq.n	8006892 <HAL_SAI_IRQHandler+0x12e>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006868:	4a8f      	ldr	r2, [pc, #572]	@ (8006aa8 <HAL_SAI_IRQHandler+0x344>)
 800686a:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006870:	4618      	mov	r0, r3
 8006872:	f7fc f8ab 	bl	80029cc <HAL_DMA_Abort_IT>
 8006876:	4603      	mov	r3, r0
 8006878:	2b00      	cmp	r3, #0
 800687a:	d00a      	beq.n	8006892 <HAL_SAI_IRQHandler+0x12e>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006882:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800688c:	6878      	ldr	r0, [r7, #4]
 800688e:	f000 f90d 	bl	8006aac <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006896:	2b00      	cmp	r3, #0
 8006898:	f000 80fc 	beq.w	8006a94 <HAL_SAI_IRQHandler+0x330>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068a0:	4a81      	ldr	r2, [pc, #516]	@ (8006aa8 <HAL_SAI_IRQHandler+0x344>)
 80068a2:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068a8:	4618      	mov	r0, r3
 80068aa:	f7fc f88f 	bl	80029cc <HAL_DMA_Abort_IT>
 80068ae:	4603      	mov	r3, r0
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	f000 80ef 	beq.w	8006a94 <HAL_SAI_IRQHandler+0x330>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80068bc:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 80068c6:	6878      	ldr	r0, [r7, #4]
 80068c8:	f000 f8f0 	bl	8006aac <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80068cc:	e0e2      	b.n	8006a94 <HAL_SAI_IRQHandler+0x330>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 80068ce:	6878      	ldr	r0, [r7, #4]
 80068d0:	f7ff fe32 	bl	8006538 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 80068d4:	6878      	ldr	r0, [r7, #4]
 80068d6:	f000 f8e9 	bl	8006aac <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80068da:	e0db      	b.n	8006a94 <HAL_SAI_IRQHandler+0x330>
#endif
      }
    }
    /* SAI LFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_LFSDET) == SAI_FLAG_LFSDET) && ((itsources & SAI_IT_LFSDET) == SAI_IT_LFSDET))
 80068dc:	697b      	ldr	r3, [r7, #20]
 80068de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d055      	beq.n	8006992 <HAL_SAI_IRQHandler+0x22e>
 80068e6:	693b      	ldr	r3, [r7, #16]
 80068e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d050      	beq.n	8006992 <HAL_SAI_IRQHandler+0x22e>
    {
      /* Clear the SAI LFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_LFSDET);
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	2240      	movs	r2, #64	@ 0x40
 80068f6:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_LFSDET;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80068fe:	f043 0208 	orr.w	r2, r3, #8
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800690e:	2b00      	cmp	r3, #0
 8006910:	d038      	beq.n	8006984 <HAL_SAI_IRQHandler+0x220>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006916:	2b00      	cmp	r3, #0
 8006918:	d016      	beq.n	8006948 <HAL_SAI_IRQHandler+0x1e4>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800691e:	4a62      	ldr	r2, [pc, #392]	@ (8006aa8 <HAL_SAI_IRQHandler+0x344>)
 8006920:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006926:	4618      	mov	r0, r3
 8006928:	f7fc f850 	bl	80029cc <HAL_DMA_Abort_IT>
 800692c:	4603      	mov	r3, r0
 800692e:	2b00      	cmp	r3, #0
 8006930:	d00a      	beq.n	8006948 <HAL_SAI_IRQHandler+0x1e4>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006938:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8006942:	6878      	ldr	r0, [r7, #4]
 8006944:	f000 f8b2 	bl	8006aac <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800694c:	2b00      	cmp	r3, #0
 800694e:	f000 80a3 	beq.w	8006a98 <HAL_SAI_IRQHandler+0x334>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006956:	4a54      	ldr	r2, [pc, #336]	@ (8006aa8 <HAL_SAI_IRQHandler+0x344>)
 8006958:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800695e:	4618      	mov	r0, r3
 8006960:	f7fc f834 	bl	80029cc <HAL_DMA_Abort_IT>
 8006964:	4603      	mov	r3, r0
 8006966:	2b00      	cmp	r3, #0
 8006968:	f000 8096 	beq.w	8006a98 <HAL_SAI_IRQHandler+0x334>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006972:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800697c:	6878      	ldr	r0, [r7, #4]
 800697e:	f000 f895 	bl	8006aac <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006982:	e089      	b.n	8006a98 <HAL_SAI_IRQHandler+0x334>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 8006984:	6878      	ldr	r0, [r7, #4]
 8006986:	f7ff fdd7 	bl	8006538 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800698a:	6878      	ldr	r0, [r7, #4]
 800698c:	f000 f88e 	bl	8006aac <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006990:	e082      	b.n	8006a98 <HAL_SAI_IRQHandler+0x334>
#endif
      }
    }
    /* SAI WCKCFG interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_WCKCFG) == SAI_FLAG_WCKCFG) && ((itsources & SAI_IT_WCKCFG) == SAI_IT_WCKCFG))
 8006992:	697b      	ldr	r3, [r7, #20]
 8006994:	f003 0304 	and.w	r3, r3, #4
 8006998:	2b00      	cmp	r3, #0
 800699a:	d061      	beq.n	8006a60 <HAL_SAI_IRQHandler+0x2fc>
 800699c:	693b      	ldr	r3, [r7, #16]
 800699e:	f003 0304 	and.w	r3, r3, #4
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d05c      	beq.n	8006a60 <HAL_SAI_IRQHandler+0x2fc>
    {
      /* Clear the SAI WCKCFG flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_WCKCFG);
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	2204      	movs	r2, #4
 80069ac:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_WCKCFG;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069b4:	f043 0220 	orr.w	r2, r3, #32
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d036      	beq.n	8006a36 <HAL_SAI_IRQHandler+0x2d2>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d016      	beq.n	80069fe <HAL_SAI_IRQHandler+0x29a>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80069d4:	4a34      	ldr	r2, [pc, #208]	@ (8006aa8 <HAL_SAI_IRQHandler+0x344>)
 80069d6:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80069dc:	4618      	mov	r0, r3
 80069de:	f7fb fff5 	bl	80029cc <HAL_DMA_Abort_IT>
 80069e2:	4603      	mov	r3, r0
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d00a      	beq.n	80069fe <HAL_SAI_IRQHandler+0x29a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069ee:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 80069f8:	6878      	ldr	r0, [r7, #4]
 80069fa:	f000 f857 	bl	8006aac <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d04a      	beq.n	8006a9c <HAL_SAI_IRQHandler+0x338>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a0a:	4a27      	ldr	r2, [pc, #156]	@ (8006aa8 <HAL_SAI_IRQHandler+0x344>)
 8006a0c:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a12:	4618      	mov	r0, r3
 8006a14:	f7fb ffda 	bl	80029cc <HAL_DMA_Abort_IT>
 8006a18:	4603      	mov	r3, r0
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d03e      	beq.n	8006a9c <HAL_SAI_IRQHandler+0x338>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a24:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 8006a2e:	6878      	ldr	r0, [r7, #4]
 8006a30:	f000 f83c 	bl	8006aac <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006a34:	e032      	b.n	8006a9c <HAL_SAI_IRQHandler+0x338>
      }
      else
      {
        /* If WCKCFG occurs, SAI audio block is automatically disabled */
        /* Disable all interrupts and clear all flags */
        hsai->Instance->IMR = 0U;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	2200      	movs	r2, #0
 8006a3c:	611a      	str	r2, [r3, #16]
        hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006a46:	619a      	str	r2, [r3, #24]
        /* Set the SAI state to ready to be able to start again the process */
        hsai->State = HAL_SAI_STATE_READY;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2201      	movs	r2, #1
 8006a4c:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

        /* Initialize XferCount */
        hsai->XferCount = 0U;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2200      	movs	r2, #0
 8006a54:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

        /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 8006a58:	6878      	ldr	r0, [r7, #4]
 8006a5a:	f000 f827 	bl	8006aac <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006a5e:	e01d      	b.n	8006a9c <HAL_SAI_IRQHandler+0x338>
#endif
      }
    }
    /* SAI CNRDY interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_CNRDY) == SAI_FLAG_CNRDY) && ((itsources & SAI_IT_CNRDY) == SAI_IT_CNRDY))
 8006a60:	697b      	ldr	r3, [r7, #20]
 8006a62:	f003 0310 	and.w	r3, r3, #16
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d019      	beq.n	8006a9e <HAL_SAI_IRQHandler+0x33a>
 8006a6a:	693b      	ldr	r3, [r7, #16]
 8006a6c:	f003 0310 	and.w	r3, r3, #16
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d014      	beq.n	8006a9e <HAL_SAI_IRQHandler+0x33a>
    {
      /* Clear the SAI CNRDY flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_CNRDY);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	2210      	movs	r2, #16
 8006a7a:	619a      	str	r2, [r3, #24]
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_CNREADY;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a82:	f043 0210 	orr.w	r2, r3, #16
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 8006a8c:	6878      	ldr	r0, [r7, #4]
 8006a8e:	f000 f80d 	bl	8006aac <HAL_SAI_ErrorCallback>
    else
    {
      /* Nothing to do */
    }
  }
}
 8006a92:	e004      	b.n	8006a9e <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006a94:	bf00      	nop
 8006a96:	e002      	b.n	8006a9e <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006a98:	bf00      	nop
 8006a9a:	e000      	b.n	8006a9e <HAL_SAI_IRQHandler+0x33a>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8006a9c:	bf00      	nop
}
 8006a9e:	bf00      	nop
 8006aa0:	3718      	adds	r7, #24
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	bd80      	pop	{r7, pc}
 8006aa6:	bf00      	nop
 8006aa8:	08006ed9 	.word	0x08006ed9

08006aac <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8006aac:	b480      	push	{r7}
 8006aae:	b083      	sub	sp, #12
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 8006ab4:	bf00      	nop
 8006ab6:	370c      	adds	r7, #12
 8006ab8:	46bd      	mov	sp, r7
 8006aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006abe:	4770      	bx	lr

08006ac0 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8006ac0:	b480      	push	{r7}
 8006ac2:	b087      	sub	sp, #28
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	60f8      	str	r0, [r7, #12]
 8006ac8:	60b9      	str	r1, [r7, #8]
 8006aca:	607a      	str	r2, [r7, #4]
 8006acc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006ace:	2300      	movs	r3, #0
 8006ad0:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	2200      	movs	r2, #0
 8006adc:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	685b      	ldr	r3, [r3, #4]
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d003      	beq.n	8006aee <SAI_InitI2S+0x2e>
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	685b      	ldr	r3, [r3, #4]
 8006aea:	2b02      	cmp	r3, #2
 8006aec:	d103      	bne.n	8006af6 <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	2200      	movs	r2, #0
 8006af2:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006af4:	e002      	b.n	8006afc <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	2201      	movs	r2, #1
 8006afa:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8006b02:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006b0a:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	2200      	movs	r2, #0
 8006b10:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	683a      	ldr	r2, [r7, #0]
 8006b16:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 8006b18:	683b      	ldr	r3, [r7, #0]
 8006b1a:	f003 0301 	and.w	r3, r3, #1
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d001      	beq.n	8006b26 <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 8006b22:	2301      	movs	r3, #1
 8006b24:	e077      	b.n	8006c16 <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 8006b26:	68bb      	ldr	r3, [r7, #8]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d107      	bne.n	8006b3c <SAI_InitI2S+0x7c>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	2200      	movs	r2, #0
 8006b30:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8006b38:	651a      	str	r2, [r3, #80]	@ 0x50
 8006b3a:	e006      	b.n	8006b4a <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8006b42:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	2200      	movs	r2, #0
 8006b48:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Frame definition */
  switch (datasize)
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	2b03      	cmp	r3, #3
 8006b4e:	d84f      	bhi.n	8006bf0 <SAI_InitI2S+0x130>
 8006b50:	a201      	add	r2, pc, #4	@ (adr r2, 8006b58 <SAI_InitI2S+0x98>)
 8006b52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b56:	bf00      	nop
 8006b58:	08006b69 	.word	0x08006b69
 8006b5c:	08006b8b 	.word	0x08006b8b
 8006b60:	08006bad 	.word	0x08006bad
 8006b64:	08006bcf 	.word	0x08006bcf
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	2280      	movs	r2, #128	@ 0x80
 8006b6c:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 8006b6e:	683b      	ldr	r3, [r7, #0]
 8006b70:	085b      	lsrs	r3, r3, #1
 8006b72:	015a      	lsls	r2, r3, #5
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 8006b78:	683b      	ldr	r3, [r7, #0]
 8006b7a:	085b      	lsrs	r3, r3, #1
 8006b7c:	011a      	lsls	r2, r3, #4
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	2240      	movs	r2, #64	@ 0x40
 8006b86:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006b88:	e035      	b.n	8006bf6 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	2280      	movs	r2, #128	@ 0x80
 8006b8e:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8006b90:	683b      	ldr	r3, [r7, #0]
 8006b92:	085b      	lsrs	r3, r3, #1
 8006b94:	019a      	lsls	r2, r3, #6
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8006b9a:	683b      	ldr	r3, [r7, #0]
 8006b9c:	085b      	lsrs	r3, r3, #1
 8006b9e:	015a      	lsls	r2, r3, #5
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	2280      	movs	r2, #128	@ 0x80
 8006ba8:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006baa:	e024      	b.n	8006bf6 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	22c0      	movs	r2, #192	@ 0xc0
 8006bb0:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	085b      	lsrs	r3, r3, #1
 8006bb6:	019a      	lsls	r2, r3, #6
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	085b      	lsrs	r3, r3, #1
 8006bc0:	015a      	lsls	r2, r3, #5
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	2280      	movs	r2, #128	@ 0x80
 8006bca:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006bcc:	e013      	b.n	8006bf6 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	22e0      	movs	r2, #224	@ 0xe0
 8006bd2:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8006bd4:	683b      	ldr	r3, [r7, #0]
 8006bd6:	085b      	lsrs	r3, r3, #1
 8006bd8:	019a      	lsls	r2, r3, #6
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	085b      	lsrs	r3, r3, #1
 8006be2:	015a      	lsls	r2, r3, #5
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	2280      	movs	r2, #128	@ 0x80
 8006bec:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006bee:	e002      	b.n	8006bf6 <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 8006bf0:	2301      	movs	r3, #1
 8006bf2:	75fb      	strb	r3, [r7, #23]
      break;
 8006bf4:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 8006bf6:	68bb      	ldr	r3, [r7, #8]
 8006bf8:	2b02      	cmp	r3, #2
 8006bfa:	d10b      	bne.n	8006c14 <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2b01      	cmp	r3, #1
 8006c00:	d102      	bne.n	8006c08 <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	2210      	movs	r2, #16
 8006c06:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	2b02      	cmp	r3, #2
 8006c0c:	d102      	bne.n	8006c14 <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	2208      	movs	r2, #8
 8006c12:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  return status;
 8006c14:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c16:	4618      	mov	r0, r3
 8006c18:	371c      	adds	r7, #28
 8006c1a:	46bd      	mov	sp, r7
 8006c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c20:	4770      	bx	lr
 8006c22:	bf00      	nop

08006c24 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8006c24:	b480      	push	{r7}
 8006c26:	b087      	sub	sp, #28
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	60f8      	str	r0, [r7, #12]
 8006c2c:	60b9      	str	r1, [r7, #8]
 8006c2e:	607a      	str	r2, [r7, #4]
 8006c30:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006c32:	2300      	movs	r3, #0
 8006c34:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	2200      	movs	r2, #0
 8006c3a:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	2200      	movs	r2, #0
 8006c40:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	685b      	ldr	r3, [r3, #4]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d003      	beq.n	8006c52 <SAI_InitPCM+0x2e>
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	685b      	ldr	r3, [r3, #4]
 8006c4e:	2b02      	cmp	r3, #2
 8006c50:	d103      	bne.n	8006c5a <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	2201      	movs	r2, #1
 8006c56:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006c58:	e002      	b.n	8006c60 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	2200      	movs	r2, #0
 8006c5e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	2200      	movs	r2, #0
 8006c64:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8006c6c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8006c74:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai->SlotInit.FirstBitOffset  = 0;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	2200      	movs	r2, #0
 8006c7a:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	683a      	ldr	r2, [r7, #0]
 8006c80:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006c88:	661a      	str	r2, [r3, #96]	@ 0x60

  if (protocol == SAI_PCM_SHORT)
 8006c8a:	68bb      	ldr	r3, [r7, #8]
 8006c8c:	2b04      	cmp	r3, #4
 8006c8e:	d103      	bne.n	8006c98 <SAI_InitPCM+0x74>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	2201      	movs	r2, #1
 8006c94:	645a      	str	r2, [r3, #68]	@ 0x44
 8006c96:	e002      	b.n	8006c9e <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	220d      	movs	r2, #13
 8006c9c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  switch (datasize)
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	2b03      	cmp	r3, #3
 8006ca2:	d837      	bhi.n	8006d14 <SAI_InitPCM+0xf0>
 8006ca4:	a201      	add	r2, pc, #4	@ (adr r2, 8006cac <SAI_InitPCM+0x88>)
 8006ca6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006caa:	bf00      	nop
 8006cac:	08006cbd 	.word	0x08006cbd
 8006cb0:	08006cd3 	.word	0x08006cd3
 8006cb4:	08006ce9 	.word	0x08006ce9
 8006cb8:	08006cff 	.word	0x08006cff
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	2280      	movs	r2, #128	@ 0x80
 8006cc0:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 16U * nbslot;
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	011a      	lsls	r2, r3, #4
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	2240      	movs	r2, #64	@ 0x40
 8006cce:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006cd0:	e023      	b.n	8006d1a <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	2280      	movs	r2, #128	@ 0x80
 8006cd6:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	015a      	lsls	r2, r3, #5
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	2280      	movs	r2, #128	@ 0x80
 8006ce4:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006ce6:	e018      	b.n	8006d1a <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	22c0      	movs	r2, #192	@ 0xc0
 8006cec:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8006cee:	683b      	ldr	r3, [r7, #0]
 8006cf0:	015a      	lsls	r2, r3, #5
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	2280      	movs	r2, #128	@ 0x80
 8006cfa:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006cfc:	e00d      	b.n	8006d1a <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	22e0      	movs	r2, #224	@ 0xe0
 8006d02:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8006d04:	683b      	ldr	r3, [r7, #0]
 8006d06:	015a      	lsls	r2, r3, #5
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	2280      	movs	r2, #128	@ 0x80
 8006d10:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006d12:	e002      	b.n	8006d1a <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 8006d14:	2301      	movs	r3, #1
 8006d16:	75fb      	strb	r3, [r7, #23]
      break;
 8006d18:	bf00      	nop
  }

  return status;
 8006d1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d1c:	4618      	mov	r0, r3
 8006d1e:	371c      	adds	r7, #28
 8006d20:	46bd      	mov	sp, r7
 8006d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d26:	4770      	bx	lr

08006d28 <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 8006d28:	b480      	push	{r7}
 8006d2a:	b085      	sub	sp, #20
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	6078      	str	r0, [r7, #4]
 8006d30:	460b      	mov	r3, r1
 8006d32:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 8006d34:	2301      	movs	r3, #1
 8006d36:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 8006d38:	78fb      	ldrb	r3, [r7, #3]
 8006d3a:	2b01      	cmp	r3, #1
 8006d3c:	d103      	bne.n	8006d46 <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	f043 0308 	orr.w	r3, r3, #8
 8006d44:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d4a:	2b08      	cmp	r3, #8
 8006d4c:	d10b      	bne.n	8006d66 <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8006d52:	2b03      	cmp	r3, #3
 8006d54:	d003      	beq.n	8006d5e <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	685b      	ldr	r3, [r3, #4]
 8006d5a:	2b01      	cmp	r3, #1
 8006d5c:	d103      	bne.n	8006d66 <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	f043 0310 	orr.w	r3, r3, #16
 8006d64:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	685b      	ldr	r3, [r3, #4]
 8006d6a:	2b03      	cmp	r3, #3
 8006d6c:	d003      	beq.n	8006d76 <SAI_InterruptFlag+0x4e>
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	685b      	ldr	r3, [r3, #4]
 8006d72:	2b02      	cmp	r3, #2
 8006d74:	d104      	bne.n	8006d80 <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8006d7c:	60fb      	str	r3, [r7, #12]
 8006d7e:	e003      	b.n	8006d88 <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	f043 0304 	orr.w	r3, r3, #4
 8006d86:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 8006d88:	68fb      	ldr	r3, [r7, #12]
}
 8006d8a:	4618      	mov	r0, r3
 8006d8c:	3714      	adds	r7, #20
 8006d8e:	46bd      	mov	sp, r7
 8006d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d94:	4770      	bx	lr
	...

08006d98 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8006d98:	b480      	push	{r7}
 8006d9a:	b085      	sub	sp, #20
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8006da0:	4b18      	ldr	r3, [pc, #96]	@ (8006e04 <SAI_Disable+0x6c>)
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	4a18      	ldr	r2, [pc, #96]	@ (8006e08 <SAI_Disable+0x70>)
 8006da6:	fba2 2303 	umull	r2, r3, r2, r3
 8006daa:	0b1b      	lsrs	r3, r3, #12
 8006dac:	009b      	lsls	r3, r3, #2
 8006dae:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8006db0:	2300      	movs	r3, #0
 8006db2:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	681a      	ldr	r2, [r3, #0]
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8006dc2:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d10a      	bne.n	8006de0 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006dd0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 8006dda:	2303      	movs	r3, #3
 8006ddc:	72fb      	strb	r3, [r7, #11]
      break;
 8006dde:	e009      	b.n	8006df4 <SAI_Disable+0x5c>
    }
    count--;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	3b01      	subs	r3, #1
 8006de4:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d1e7      	bne.n	8006dc4 <SAI_Disable+0x2c>

  return status;
 8006df4:	7afb      	ldrb	r3, [r7, #11]
}
 8006df6:	4618      	mov	r0, r3
 8006df8:	3714      	adds	r7, #20
 8006dfa:	46bd      	mov	sp, r7
 8006dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e00:	4770      	bx	lr
 8006e02:	bf00      	nop
 8006e04:	20000364 	.word	0x20000364
 8006e08:	95cbec1b 	.word	0x95cbec1b

08006e0c <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b084      	sub	sp, #16
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e18:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	69db      	ldr	r3, [r3, #28]
 8006e1e:	2b20      	cmp	r3, #32
 8006e20:	d01c      	beq.n	8006e5c <SAI_DMATxCplt+0x50>
  {
    hsai->XferCount = 0;
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	2200      	movs	r2, #0
 8006e26:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	681a      	ldr	r2, [r3, #0]
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8006e38:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8006e3a:	2100      	movs	r1, #0
 8006e3c:	68f8      	ldr	r0, [r7, #12]
 8006e3e:	f7ff ff73 	bl	8006d28 <SAI_InterruptFlag>
 8006e42:	4603      	mov	r3, r0
 8006e44:	43d9      	mvns	r1, r3
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	691a      	ldr	r2, [r3, #16]
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	400a      	ands	r2, r1
 8006e52:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	2201      	movs	r2, #1
 8006e58:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 8006e5c:	68f8      	ldr	r0, [r7, #12]
 8006e5e:	f7fa f8c3 	bl	8000fe8 <HAL_SAI_TxCpltCallback>
#endif
}
 8006e62:	bf00      	nop
 8006e64:	3710      	adds	r7, #16
 8006e66:	46bd      	mov	sp, r7
 8006e68:	bd80      	pop	{r7, pc}

08006e6a <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006e6a:	b580      	push	{r7, lr}
 8006e6c:	b084      	sub	sp, #16
 8006e6e:	af00      	add	r7, sp, #0
 8006e70:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e76:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 8006e78:	68f8      	ldr	r0, [r7, #12]
 8006e7a:	f7fa f887 	bl	8000f8c <HAL_SAI_TxHalfCpltCallback>
#endif
}
 8006e7e:	bf00      	nop
 8006e80:	3710      	adds	r7, #16
 8006e82:	46bd      	mov	sp, r7
 8006e84:	bd80      	pop	{r7, pc}

08006e86 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 8006e86:	b580      	push	{r7, lr}
 8006e88:	b084      	sub	sp, #16
 8006e8a:	af00      	add	r7, sp, #0
 8006e8c:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e92:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e9a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Disable the SAI DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	681a      	ldr	r2, [r3, #0]
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8006eb2:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
  (void) SAI_Disable(hsai);
 8006eb4:	68f8      	ldr	r0, [r7, #12]
 8006eb6:	f7ff ff6f 	bl	8006d98 <SAI_Disable>

  /* Set the SAI state ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	2201      	movs	r2, #1
 8006ebe:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 8006eca:	68f8      	ldr	r0, [r7, #12]
 8006ecc:	f7ff fdee 	bl	8006aac <HAL_SAI_ErrorCallback>
#endif
}
 8006ed0:	bf00      	nop
 8006ed2:	3710      	adds	r7, #16
 8006ed4:	46bd      	mov	sp, r7
 8006ed6:	bd80      	pop	{r7, pc}

08006ed8 <SAI_DMAAbort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8006ed8:	b580      	push	{r7, lr}
 8006eda:	b084      	sub	sp, #16
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ee4:	60fb      	str	r3, [r7, #12]

  /* Disable DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	681a      	ldr	r2, [r3, #0]
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8006ef4:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear all flags */
  hsai->Instance->IMR = 0U;
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	2200      	movs	r2, #0
 8006efc:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006f06:	619a      	str	r2, [r3, #24]

  if (hsai->ErrorCode != HAL_SAI_ERROR_WCKCFG)
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f0e:	2b20      	cmp	r3, #32
 8006f10:	d00a      	beq.n	8006f28 <SAI_DMAAbort+0x50>
  {
    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 8006f12:	68f8      	ldr	r0, [r7, #12]
 8006f14:	f7ff ff40 	bl	8006d98 <SAI_Disable>

    /* Flush the fifo */
    SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	685a      	ldr	r2, [r3, #4]
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	f042 0208 	orr.w	r2, r2, #8
 8006f26:	605a      	str	r2, [r3, #4]
  }
  /* Set the SAI state to ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	2201      	movs	r2, #1
 8006f2c:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	2200      	movs	r2, #0
 8006f34:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 8006f38:	68f8      	ldr	r0, [r7, #12]
 8006f3a:	f7ff fdb7 	bl	8006aac <HAL_SAI_ErrorCallback>
#endif
}
 8006f3e:	bf00      	nop
 8006f40:	3710      	adds	r7, #16
 8006f42:	46bd      	mov	sp, r7
 8006f44:	bd80      	pop	{r7, pc}

08006f46 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006f46:	b580      	push	{r7, lr}
 8006f48:	b084      	sub	sp, #16
 8006f4a:	af00      	add	r7, sp, #0
 8006f4c:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d101      	bne.n	8006f58 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006f54:	2301      	movs	r3, #1
 8006f56:	e095      	b.n	8007084 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d108      	bne.n	8006f72 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	685b      	ldr	r3, [r3, #4]
 8006f64:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006f68:	d009      	beq.n	8006f7e <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	2200      	movs	r2, #0
 8006f6e:	61da      	str	r2, [r3, #28]
 8006f70:	e005      	b.n	8006f7e <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	2200      	movs	r2, #0
 8006f76:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	2200      	movs	r2, #0
 8006f82:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006f8a:	b2db      	uxtb	r3, r3
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d106      	bne.n	8006f9e <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	2200      	movs	r2, #0
 8006f94:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006f98:	6878      	ldr	r0, [r7, #4]
 8006f9a:	f7fa ff0b 	bl	8001db4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	2202      	movs	r2, #2
 8006fa2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	681a      	ldr	r2, [r3, #0]
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006fb4:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	68db      	ldr	r3, [r3, #12]
 8006fba:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006fbe:	d902      	bls.n	8006fc6 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	60fb      	str	r3, [r7, #12]
 8006fc4:	e002      	b.n	8006fcc <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006fc6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006fca:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	68db      	ldr	r3, [r3, #12]
 8006fd0:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8006fd4:	d007      	beq.n	8006fe6 <HAL_SPI_Init+0xa0>
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	68db      	ldr	r3, [r3, #12]
 8006fda:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006fde:	d002      	beq.n	8006fe6 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	685b      	ldr	r3, [r3, #4]
 8006fea:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	689b      	ldr	r3, [r3, #8]
 8006ff2:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006ff6:	431a      	orrs	r2, r3
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	691b      	ldr	r3, [r3, #16]
 8006ffc:	f003 0302 	and.w	r3, r3, #2
 8007000:	431a      	orrs	r2, r3
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	695b      	ldr	r3, [r3, #20]
 8007006:	f003 0301 	and.w	r3, r3, #1
 800700a:	431a      	orrs	r2, r3
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	699b      	ldr	r3, [r3, #24]
 8007010:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007014:	431a      	orrs	r2, r3
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	69db      	ldr	r3, [r3, #28]
 800701a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800701e:	431a      	orrs	r2, r3
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	6a1b      	ldr	r3, [r3, #32]
 8007024:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007028:	ea42 0103 	orr.w	r1, r2, r3
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007030:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	430a      	orrs	r2, r1
 800703a:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	699b      	ldr	r3, [r3, #24]
 8007040:	0c1b      	lsrs	r3, r3, #16
 8007042:	f003 0204 	and.w	r2, r3, #4
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800704a:	f003 0310 	and.w	r3, r3, #16
 800704e:	431a      	orrs	r2, r3
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007054:	f003 0308 	and.w	r3, r3, #8
 8007058:	431a      	orrs	r2, r3
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	68db      	ldr	r3, [r3, #12]
 800705e:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8007062:	ea42 0103 	orr.w	r1, r2, r3
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	430a      	orrs	r2, r1
 8007072:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2200      	movs	r2, #0
 8007078:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	2201      	movs	r2, #1
 800707e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8007082:	2300      	movs	r3, #0
}
 8007084:	4618      	mov	r0, r3
 8007086:	3710      	adds	r7, #16
 8007088:	46bd      	mov	sp, r7
 800708a:	bd80      	pop	{r7, pc}

0800708c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800708c:	b580      	push	{r7, lr}
 800708e:	b088      	sub	sp, #32
 8007090:	af00      	add	r7, sp, #0
 8007092:	60f8      	str	r0, [r7, #12]
 8007094:	60b9      	str	r1, [r7, #8]
 8007096:	603b      	str	r3, [r7, #0]
 8007098:	4613      	mov	r3, r2
 800709a:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800709c:	f7fb fa2e 	bl	80024fc <HAL_GetTick>
 80070a0:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80070a2:	88fb      	ldrh	r3, [r7, #6]
 80070a4:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80070ac:	b2db      	uxtb	r3, r3
 80070ae:	2b01      	cmp	r3, #1
 80070b0:	d001      	beq.n	80070b6 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80070b2:	2302      	movs	r3, #2
 80070b4:	e15c      	b.n	8007370 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80070b6:	68bb      	ldr	r3, [r7, #8]
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d002      	beq.n	80070c2 <HAL_SPI_Transmit+0x36>
 80070bc:	88fb      	ldrh	r3, [r7, #6]
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d101      	bne.n	80070c6 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80070c2:	2301      	movs	r3, #1
 80070c4:	e154      	b.n	8007370 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80070cc:	2b01      	cmp	r3, #1
 80070ce:	d101      	bne.n	80070d4 <HAL_SPI_Transmit+0x48>
 80070d0:	2302      	movs	r3, #2
 80070d2:	e14d      	b.n	8007370 <HAL_SPI_Transmit+0x2e4>
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	2201      	movs	r2, #1
 80070d8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	2203      	movs	r2, #3
 80070e0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	2200      	movs	r2, #0
 80070e8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	68ba      	ldr	r2, [r7, #8]
 80070ee:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	88fa      	ldrh	r2, [r7, #6]
 80070f4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	88fa      	ldrh	r2, [r7, #6]
 80070fa:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	2200      	movs	r2, #0
 8007100:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	2200      	movs	r2, #0
 8007106:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	2200      	movs	r2, #0
 800710e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	2200      	movs	r2, #0
 8007116:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	2200      	movs	r2, #0
 800711c:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	689b      	ldr	r3, [r3, #8]
 8007122:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007126:	d10f      	bne.n	8007148 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	681a      	ldr	r2, [r3, #0]
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007136:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	681a      	ldr	r2, [r3, #0]
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007146:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007152:	2b40      	cmp	r3, #64	@ 0x40
 8007154:	d007      	beq.n	8007166 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	681a      	ldr	r2, [r3, #0]
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007164:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	68db      	ldr	r3, [r3, #12]
 800716a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800716e:	d952      	bls.n	8007216 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	685b      	ldr	r3, [r3, #4]
 8007174:	2b00      	cmp	r3, #0
 8007176:	d002      	beq.n	800717e <HAL_SPI_Transmit+0xf2>
 8007178:	8b7b      	ldrh	r3, [r7, #26]
 800717a:	2b01      	cmp	r3, #1
 800717c:	d145      	bne.n	800720a <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007182:	881a      	ldrh	r2, [r3, #0]
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800718e:	1c9a      	adds	r2, r3, #2
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007198:	b29b      	uxth	r3, r3
 800719a:	3b01      	subs	r3, #1
 800719c:	b29a      	uxth	r2, r3
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80071a2:	e032      	b.n	800720a <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	689b      	ldr	r3, [r3, #8]
 80071aa:	f003 0302 	and.w	r3, r3, #2
 80071ae:	2b02      	cmp	r3, #2
 80071b0:	d112      	bne.n	80071d8 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071b6:	881a      	ldrh	r2, [r3, #0]
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071c2:	1c9a      	adds	r2, r3, #2
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80071cc:	b29b      	uxth	r3, r3
 80071ce:	3b01      	subs	r3, #1
 80071d0:	b29a      	uxth	r2, r3
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80071d6:	e018      	b.n	800720a <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80071d8:	f7fb f990 	bl	80024fc <HAL_GetTick>
 80071dc:	4602      	mov	r2, r0
 80071de:	69fb      	ldr	r3, [r7, #28]
 80071e0:	1ad3      	subs	r3, r2, r3
 80071e2:	683a      	ldr	r2, [r7, #0]
 80071e4:	429a      	cmp	r2, r3
 80071e6:	d803      	bhi.n	80071f0 <HAL_SPI_Transmit+0x164>
 80071e8:	683b      	ldr	r3, [r7, #0]
 80071ea:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80071ee:	d102      	bne.n	80071f6 <HAL_SPI_Transmit+0x16a>
 80071f0:	683b      	ldr	r3, [r7, #0]
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d109      	bne.n	800720a <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	2201      	movs	r2, #1
 80071fa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	2200      	movs	r2, #0
 8007202:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8007206:	2303      	movs	r3, #3
 8007208:	e0b2      	b.n	8007370 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800720e:	b29b      	uxth	r3, r3
 8007210:	2b00      	cmp	r3, #0
 8007212:	d1c7      	bne.n	80071a4 <HAL_SPI_Transmit+0x118>
 8007214:	e083      	b.n	800731e <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	685b      	ldr	r3, [r3, #4]
 800721a:	2b00      	cmp	r3, #0
 800721c:	d002      	beq.n	8007224 <HAL_SPI_Transmit+0x198>
 800721e:	8b7b      	ldrh	r3, [r7, #26]
 8007220:	2b01      	cmp	r3, #1
 8007222:	d177      	bne.n	8007314 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007228:	b29b      	uxth	r3, r3
 800722a:	2b01      	cmp	r3, #1
 800722c:	d912      	bls.n	8007254 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007232:	881a      	ldrh	r2, [r3, #0]
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800723e:	1c9a      	adds	r2, r3, #2
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007248:	b29b      	uxth	r3, r3
 800724a:	3b02      	subs	r3, #2
 800724c:	b29a      	uxth	r2, r3
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007252:	e05f      	b.n	8007314 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	330c      	adds	r3, #12
 800725e:	7812      	ldrb	r2, [r2, #0]
 8007260:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007266:	1c5a      	adds	r2, r3, #1
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007270:	b29b      	uxth	r3, r3
 8007272:	3b01      	subs	r3, #1
 8007274:	b29a      	uxth	r2, r3
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800727a:	e04b      	b.n	8007314 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	689b      	ldr	r3, [r3, #8]
 8007282:	f003 0302 	and.w	r3, r3, #2
 8007286:	2b02      	cmp	r3, #2
 8007288:	d12b      	bne.n	80072e2 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800728e:	b29b      	uxth	r3, r3
 8007290:	2b01      	cmp	r3, #1
 8007292:	d912      	bls.n	80072ba <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007298:	881a      	ldrh	r2, [r3, #0]
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072a4:	1c9a      	adds	r2, r3, #2
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80072ae:	b29b      	uxth	r3, r3
 80072b0:	3b02      	subs	r3, #2
 80072b2:	b29a      	uxth	r2, r3
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80072b8:	e02c      	b.n	8007314 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	330c      	adds	r3, #12
 80072c4:	7812      	ldrb	r2, [r2, #0]
 80072c6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072cc:	1c5a      	adds	r2, r3, #1
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80072d6:	b29b      	uxth	r3, r3
 80072d8:	3b01      	subs	r3, #1
 80072da:	b29a      	uxth	r2, r3
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80072e0:	e018      	b.n	8007314 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80072e2:	f7fb f90b 	bl	80024fc <HAL_GetTick>
 80072e6:	4602      	mov	r2, r0
 80072e8:	69fb      	ldr	r3, [r7, #28]
 80072ea:	1ad3      	subs	r3, r2, r3
 80072ec:	683a      	ldr	r2, [r7, #0]
 80072ee:	429a      	cmp	r2, r3
 80072f0:	d803      	bhi.n	80072fa <HAL_SPI_Transmit+0x26e>
 80072f2:	683b      	ldr	r3, [r7, #0]
 80072f4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80072f8:	d102      	bne.n	8007300 <HAL_SPI_Transmit+0x274>
 80072fa:	683b      	ldr	r3, [r7, #0]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d109      	bne.n	8007314 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	2201      	movs	r2, #1
 8007304:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	2200      	movs	r2, #0
 800730c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8007310:	2303      	movs	r3, #3
 8007312:	e02d      	b.n	8007370 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007318:	b29b      	uxth	r3, r3
 800731a:	2b00      	cmp	r3, #0
 800731c:	d1ae      	bne.n	800727c <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800731e:	69fa      	ldr	r2, [r7, #28]
 8007320:	6839      	ldr	r1, [r7, #0]
 8007322:	68f8      	ldr	r0, [r7, #12]
 8007324:	f000 fb66 	bl	80079f4 <SPI_EndRxTxTransaction>
 8007328:	4603      	mov	r3, r0
 800732a:	2b00      	cmp	r3, #0
 800732c:	d002      	beq.n	8007334 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	2220      	movs	r2, #32
 8007332:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	689b      	ldr	r3, [r3, #8]
 8007338:	2b00      	cmp	r3, #0
 800733a:	d10a      	bne.n	8007352 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800733c:	2300      	movs	r3, #0
 800733e:	617b      	str	r3, [r7, #20]
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	68db      	ldr	r3, [r3, #12]
 8007346:	617b      	str	r3, [r7, #20]
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	689b      	ldr	r3, [r3, #8]
 800734e:	617b      	str	r3, [r7, #20]
 8007350:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	2201      	movs	r2, #1
 8007356:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	2200      	movs	r2, #0
 800735e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007366:	2b00      	cmp	r3, #0
 8007368:	d001      	beq.n	800736e <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800736a:	2301      	movs	r3, #1
 800736c:	e000      	b.n	8007370 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800736e:	2300      	movs	r3, #0
  }
}
 8007370:	4618      	mov	r0, r3
 8007372:	3720      	adds	r7, #32
 8007374:	46bd      	mov	sp, r7
 8007376:	bd80      	pop	{r7, pc}

08007378 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007378:	b580      	push	{r7, lr}
 800737a:	b08a      	sub	sp, #40	@ 0x28
 800737c:	af00      	add	r7, sp, #0
 800737e:	60f8      	str	r0, [r7, #12]
 8007380:	60b9      	str	r1, [r7, #8]
 8007382:	607a      	str	r2, [r7, #4]
 8007384:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007386:	2301      	movs	r3, #1
 8007388:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800738a:	f7fb f8b7 	bl	80024fc <HAL_GetTick>
 800738e:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007396:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	685b      	ldr	r3, [r3, #4]
 800739c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800739e:	887b      	ldrh	r3, [r7, #2]
 80073a0:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 80073a2:	887b      	ldrh	r3, [r7, #2]
 80073a4:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80073a6:	7ffb      	ldrb	r3, [r7, #31]
 80073a8:	2b01      	cmp	r3, #1
 80073aa:	d00c      	beq.n	80073c6 <HAL_SPI_TransmitReceive+0x4e>
 80073ac:	69bb      	ldr	r3, [r7, #24]
 80073ae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80073b2:	d106      	bne.n	80073c2 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	689b      	ldr	r3, [r3, #8]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d102      	bne.n	80073c2 <HAL_SPI_TransmitReceive+0x4a>
 80073bc:	7ffb      	ldrb	r3, [r7, #31]
 80073be:	2b04      	cmp	r3, #4
 80073c0:	d001      	beq.n	80073c6 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80073c2:	2302      	movs	r3, #2
 80073c4:	e1f3      	b.n	80077ae <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80073c6:	68bb      	ldr	r3, [r7, #8]
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d005      	beq.n	80073d8 <HAL_SPI_TransmitReceive+0x60>
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d002      	beq.n	80073d8 <HAL_SPI_TransmitReceive+0x60>
 80073d2:	887b      	ldrh	r3, [r7, #2]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d101      	bne.n	80073dc <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80073d8:	2301      	movs	r3, #1
 80073da:	e1e8      	b.n	80077ae <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80073e2:	2b01      	cmp	r3, #1
 80073e4:	d101      	bne.n	80073ea <HAL_SPI_TransmitReceive+0x72>
 80073e6:	2302      	movs	r3, #2
 80073e8:	e1e1      	b.n	80077ae <HAL_SPI_TransmitReceive+0x436>
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	2201      	movs	r2, #1
 80073ee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80073f8:	b2db      	uxtb	r3, r3
 80073fa:	2b04      	cmp	r3, #4
 80073fc:	d003      	beq.n	8007406 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	2205      	movs	r2, #5
 8007402:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	2200      	movs	r2, #0
 800740a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	687a      	ldr	r2, [r7, #4]
 8007410:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	887a      	ldrh	r2, [r7, #2]
 8007416:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	887a      	ldrh	r2, [r7, #2]
 800741e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	68ba      	ldr	r2, [r7, #8]
 8007426:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	887a      	ldrh	r2, [r7, #2]
 800742c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	887a      	ldrh	r2, [r7, #2]
 8007432:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	2200      	movs	r2, #0
 8007438:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	2200      	movs	r2, #0
 800743e:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	68db      	ldr	r3, [r3, #12]
 8007444:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007448:	d802      	bhi.n	8007450 <HAL_SPI_TransmitReceive+0xd8>
 800744a:	8abb      	ldrh	r3, [r7, #20]
 800744c:	2b01      	cmp	r3, #1
 800744e:	d908      	bls.n	8007462 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	685a      	ldr	r2, [r3, #4]
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800745e:	605a      	str	r2, [r3, #4]
 8007460:	e007      	b.n	8007472 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	685a      	ldr	r2, [r3, #4]
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007470:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800747c:	2b40      	cmp	r3, #64	@ 0x40
 800747e:	d007      	beq.n	8007490 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	681a      	ldr	r2, [r3, #0]
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800748e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	68db      	ldr	r3, [r3, #12]
 8007494:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007498:	f240 8083 	bls.w	80075a2 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	685b      	ldr	r3, [r3, #4]
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d002      	beq.n	80074aa <HAL_SPI_TransmitReceive+0x132>
 80074a4:	8afb      	ldrh	r3, [r7, #22]
 80074a6:	2b01      	cmp	r3, #1
 80074a8:	d16f      	bne.n	800758a <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074ae:	881a      	ldrh	r2, [r3, #0]
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074ba:	1c9a      	adds	r2, r3, #2
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80074c4:	b29b      	uxth	r3, r3
 80074c6:	3b01      	subs	r3, #1
 80074c8:	b29a      	uxth	r2, r3
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80074ce:	e05c      	b.n	800758a <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	689b      	ldr	r3, [r3, #8]
 80074d6:	f003 0302 	and.w	r3, r3, #2
 80074da:	2b02      	cmp	r3, #2
 80074dc:	d11b      	bne.n	8007516 <HAL_SPI_TransmitReceive+0x19e>
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80074e2:	b29b      	uxth	r3, r3
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d016      	beq.n	8007516 <HAL_SPI_TransmitReceive+0x19e>
 80074e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074ea:	2b01      	cmp	r3, #1
 80074ec:	d113      	bne.n	8007516 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074f2:	881a      	ldrh	r2, [r3, #0]
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074fe:	1c9a      	adds	r2, r3, #2
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007508:	b29b      	uxth	r3, r3
 800750a:	3b01      	subs	r3, #1
 800750c:	b29a      	uxth	r2, r3
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007512:	2300      	movs	r3, #0
 8007514:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	689b      	ldr	r3, [r3, #8]
 800751c:	f003 0301 	and.w	r3, r3, #1
 8007520:	2b01      	cmp	r3, #1
 8007522:	d11c      	bne.n	800755e <HAL_SPI_TransmitReceive+0x1e6>
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800752a:	b29b      	uxth	r3, r3
 800752c:	2b00      	cmp	r3, #0
 800752e:	d016      	beq.n	800755e <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	68da      	ldr	r2, [r3, #12]
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800753a:	b292      	uxth	r2, r2
 800753c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007542:	1c9a      	adds	r2, r3, #2
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800754e:	b29b      	uxth	r3, r3
 8007550:	3b01      	subs	r3, #1
 8007552:	b29a      	uxth	r2, r3
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800755a:	2301      	movs	r3, #1
 800755c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800755e:	f7fa ffcd 	bl	80024fc <HAL_GetTick>
 8007562:	4602      	mov	r2, r0
 8007564:	6a3b      	ldr	r3, [r7, #32]
 8007566:	1ad3      	subs	r3, r2, r3
 8007568:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800756a:	429a      	cmp	r2, r3
 800756c:	d80d      	bhi.n	800758a <HAL_SPI_TransmitReceive+0x212>
 800756e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007570:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007574:	d009      	beq.n	800758a <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	2201      	movs	r2, #1
 800757a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	2200      	movs	r2, #0
 8007582:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8007586:	2303      	movs	r3, #3
 8007588:	e111      	b.n	80077ae <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800758e:	b29b      	uxth	r3, r3
 8007590:	2b00      	cmp	r3, #0
 8007592:	d19d      	bne.n	80074d0 <HAL_SPI_TransmitReceive+0x158>
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800759a:	b29b      	uxth	r3, r3
 800759c:	2b00      	cmp	r3, #0
 800759e:	d197      	bne.n	80074d0 <HAL_SPI_TransmitReceive+0x158>
 80075a0:	e0e5      	b.n	800776e <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	685b      	ldr	r3, [r3, #4]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d003      	beq.n	80075b2 <HAL_SPI_TransmitReceive+0x23a>
 80075aa:	8afb      	ldrh	r3, [r7, #22]
 80075ac:	2b01      	cmp	r3, #1
 80075ae:	f040 80d1 	bne.w	8007754 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80075b6:	b29b      	uxth	r3, r3
 80075b8:	2b01      	cmp	r3, #1
 80075ba:	d912      	bls.n	80075e2 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075c0:	881a      	ldrh	r2, [r3, #0]
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075cc:	1c9a      	adds	r2, r3, #2
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80075d6:	b29b      	uxth	r3, r3
 80075d8:	3b02      	subs	r3, #2
 80075da:	b29a      	uxth	r2, r3
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80075e0:	e0b8      	b.n	8007754 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	330c      	adds	r3, #12
 80075ec:	7812      	ldrb	r2, [r2, #0]
 80075ee:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075f4:	1c5a      	adds	r2, r3, #1
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80075fe:	b29b      	uxth	r3, r3
 8007600:	3b01      	subs	r3, #1
 8007602:	b29a      	uxth	r2, r3
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007608:	e0a4      	b.n	8007754 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	689b      	ldr	r3, [r3, #8]
 8007610:	f003 0302 	and.w	r3, r3, #2
 8007614:	2b02      	cmp	r3, #2
 8007616:	d134      	bne.n	8007682 <HAL_SPI_TransmitReceive+0x30a>
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800761c:	b29b      	uxth	r3, r3
 800761e:	2b00      	cmp	r3, #0
 8007620:	d02f      	beq.n	8007682 <HAL_SPI_TransmitReceive+0x30a>
 8007622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007624:	2b01      	cmp	r3, #1
 8007626:	d12c      	bne.n	8007682 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800762c:	b29b      	uxth	r3, r3
 800762e:	2b01      	cmp	r3, #1
 8007630:	d912      	bls.n	8007658 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007636:	881a      	ldrh	r2, [r3, #0]
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007642:	1c9a      	adds	r2, r3, #2
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800764c:	b29b      	uxth	r3, r3
 800764e:	3b02      	subs	r3, #2
 8007650:	b29a      	uxth	r2, r3
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007656:	e012      	b.n	800767e <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	330c      	adds	r3, #12
 8007662:	7812      	ldrb	r2, [r2, #0]
 8007664:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800766a:	1c5a      	adds	r2, r3, #1
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007674:	b29b      	uxth	r3, r3
 8007676:	3b01      	subs	r3, #1
 8007678:	b29a      	uxth	r2, r3
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800767e:	2300      	movs	r3, #0
 8007680:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	689b      	ldr	r3, [r3, #8]
 8007688:	f003 0301 	and.w	r3, r3, #1
 800768c:	2b01      	cmp	r3, #1
 800768e:	d148      	bne.n	8007722 <HAL_SPI_TransmitReceive+0x3aa>
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007696:	b29b      	uxth	r3, r3
 8007698:	2b00      	cmp	r3, #0
 800769a:	d042      	beq.n	8007722 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80076a2:	b29b      	uxth	r3, r3
 80076a4:	2b01      	cmp	r3, #1
 80076a6:	d923      	bls.n	80076f0 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	68da      	ldr	r2, [r3, #12]
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076b2:	b292      	uxth	r2, r2
 80076b4:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076ba:	1c9a      	adds	r2, r3, #2
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80076c6:	b29b      	uxth	r3, r3
 80076c8:	3b02      	subs	r3, #2
 80076ca:	b29a      	uxth	r2, r3
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80076d8:	b29b      	uxth	r3, r3
 80076da:	2b01      	cmp	r3, #1
 80076dc:	d81f      	bhi.n	800771e <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	685a      	ldr	r2, [r3, #4]
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80076ec:	605a      	str	r2, [r3, #4]
 80076ee:	e016      	b.n	800771e <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	f103 020c 	add.w	r2, r3, #12
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076fc:	7812      	ldrb	r2, [r2, #0]
 80076fe:	b2d2      	uxtb	r2, r2
 8007700:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007706:	1c5a      	adds	r2, r3, #1
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007712:	b29b      	uxth	r3, r3
 8007714:	3b01      	subs	r3, #1
 8007716:	b29a      	uxth	r2, r3
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800771e:	2301      	movs	r3, #1
 8007720:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007722:	f7fa feeb 	bl	80024fc <HAL_GetTick>
 8007726:	4602      	mov	r2, r0
 8007728:	6a3b      	ldr	r3, [r7, #32]
 800772a:	1ad3      	subs	r3, r2, r3
 800772c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800772e:	429a      	cmp	r2, r3
 8007730:	d803      	bhi.n	800773a <HAL_SPI_TransmitReceive+0x3c2>
 8007732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007734:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007738:	d102      	bne.n	8007740 <HAL_SPI_TransmitReceive+0x3c8>
 800773a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800773c:	2b00      	cmp	r3, #0
 800773e:	d109      	bne.n	8007754 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	2201      	movs	r2, #1
 8007744:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	2200      	movs	r2, #0
 800774c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8007750:	2303      	movs	r3, #3
 8007752:	e02c      	b.n	80077ae <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007758:	b29b      	uxth	r3, r3
 800775a:	2b00      	cmp	r3, #0
 800775c:	f47f af55 	bne.w	800760a <HAL_SPI_TransmitReceive+0x292>
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007766:	b29b      	uxth	r3, r3
 8007768:	2b00      	cmp	r3, #0
 800776a:	f47f af4e 	bne.w	800760a <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800776e:	6a3a      	ldr	r2, [r7, #32]
 8007770:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007772:	68f8      	ldr	r0, [r7, #12]
 8007774:	f000 f93e 	bl	80079f4 <SPI_EndRxTxTransaction>
 8007778:	4603      	mov	r3, r0
 800777a:	2b00      	cmp	r3, #0
 800777c:	d008      	beq.n	8007790 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	2220      	movs	r2, #32
 8007782:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	2200      	movs	r2, #0
 8007788:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800778c:	2301      	movs	r3, #1
 800778e:	e00e      	b.n	80077ae <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	2201      	movs	r2, #1
 8007794:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	2200      	movs	r2, #0
 800779c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d001      	beq.n	80077ac <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80077a8:	2301      	movs	r3, #1
 80077aa:	e000      	b.n	80077ae <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80077ac:	2300      	movs	r3, #0
  }
}
 80077ae:	4618      	mov	r0, r3
 80077b0:	3728      	adds	r7, #40	@ 0x28
 80077b2:	46bd      	mov	sp, r7
 80077b4:	bd80      	pop	{r7, pc}
	...

080077b8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80077b8:	b580      	push	{r7, lr}
 80077ba:	b088      	sub	sp, #32
 80077bc:	af00      	add	r7, sp, #0
 80077be:	60f8      	str	r0, [r7, #12]
 80077c0:	60b9      	str	r1, [r7, #8]
 80077c2:	603b      	str	r3, [r7, #0]
 80077c4:	4613      	mov	r3, r2
 80077c6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80077c8:	f7fa fe98 	bl	80024fc <HAL_GetTick>
 80077cc:	4602      	mov	r2, r0
 80077ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077d0:	1a9b      	subs	r3, r3, r2
 80077d2:	683a      	ldr	r2, [r7, #0]
 80077d4:	4413      	add	r3, r2
 80077d6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80077d8:	f7fa fe90 	bl	80024fc <HAL_GetTick>
 80077dc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80077de:	4b39      	ldr	r3, [pc, #228]	@ (80078c4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	015b      	lsls	r3, r3, #5
 80077e4:	0d1b      	lsrs	r3, r3, #20
 80077e6:	69fa      	ldr	r2, [r7, #28]
 80077e8:	fb02 f303 	mul.w	r3, r2, r3
 80077ec:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80077ee:	e054      	b.n	800789a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80077f0:	683b      	ldr	r3, [r7, #0]
 80077f2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80077f6:	d050      	beq.n	800789a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80077f8:	f7fa fe80 	bl	80024fc <HAL_GetTick>
 80077fc:	4602      	mov	r2, r0
 80077fe:	69bb      	ldr	r3, [r7, #24]
 8007800:	1ad3      	subs	r3, r2, r3
 8007802:	69fa      	ldr	r2, [r7, #28]
 8007804:	429a      	cmp	r2, r3
 8007806:	d902      	bls.n	800780e <SPI_WaitFlagStateUntilTimeout+0x56>
 8007808:	69fb      	ldr	r3, [r7, #28]
 800780a:	2b00      	cmp	r3, #0
 800780c:	d13d      	bne.n	800788a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	685a      	ldr	r2, [r3, #4]
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800781c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	685b      	ldr	r3, [r3, #4]
 8007822:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007826:	d111      	bne.n	800784c <SPI_WaitFlagStateUntilTimeout+0x94>
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	689b      	ldr	r3, [r3, #8]
 800782c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007830:	d004      	beq.n	800783c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	689b      	ldr	r3, [r3, #8]
 8007836:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800783a:	d107      	bne.n	800784c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	681a      	ldr	r2, [r3, #0]
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800784a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007850:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007854:	d10f      	bne.n	8007876 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	681a      	ldr	r2, [r3, #0]
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007864:	601a      	str	r2, [r3, #0]
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	681a      	ldr	r2, [r3, #0]
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007874:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	2201      	movs	r2, #1
 800787a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	2200      	movs	r2, #0
 8007882:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007886:	2303      	movs	r3, #3
 8007888:	e017      	b.n	80078ba <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800788a:	697b      	ldr	r3, [r7, #20]
 800788c:	2b00      	cmp	r3, #0
 800788e:	d101      	bne.n	8007894 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007890:	2300      	movs	r3, #0
 8007892:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007894:	697b      	ldr	r3, [r7, #20]
 8007896:	3b01      	subs	r3, #1
 8007898:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	689a      	ldr	r2, [r3, #8]
 80078a0:	68bb      	ldr	r3, [r7, #8]
 80078a2:	4013      	ands	r3, r2
 80078a4:	68ba      	ldr	r2, [r7, #8]
 80078a6:	429a      	cmp	r2, r3
 80078a8:	bf0c      	ite	eq
 80078aa:	2301      	moveq	r3, #1
 80078ac:	2300      	movne	r3, #0
 80078ae:	b2db      	uxtb	r3, r3
 80078b0:	461a      	mov	r2, r3
 80078b2:	79fb      	ldrb	r3, [r7, #7]
 80078b4:	429a      	cmp	r2, r3
 80078b6:	d19b      	bne.n	80077f0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80078b8:	2300      	movs	r3, #0
}
 80078ba:	4618      	mov	r0, r3
 80078bc:	3720      	adds	r7, #32
 80078be:	46bd      	mov	sp, r7
 80078c0:	bd80      	pop	{r7, pc}
 80078c2:	bf00      	nop
 80078c4:	20000364 	.word	0x20000364

080078c8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80078c8:	b580      	push	{r7, lr}
 80078ca:	b08a      	sub	sp, #40	@ 0x28
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	60f8      	str	r0, [r7, #12]
 80078d0:	60b9      	str	r1, [r7, #8]
 80078d2:	607a      	str	r2, [r7, #4]
 80078d4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80078d6:	2300      	movs	r3, #0
 80078d8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80078da:	f7fa fe0f 	bl	80024fc <HAL_GetTick>
 80078de:	4602      	mov	r2, r0
 80078e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078e2:	1a9b      	subs	r3, r3, r2
 80078e4:	683a      	ldr	r2, [r7, #0]
 80078e6:	4413      	add	r3, r2
 80078e8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80078ea:	f7fa fe07 	bl	80024fc <HAL_GetTick>
 80078ee:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	330c      	adds	r3, #12
 80078f6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80078f8:	4b3d      	ldr	r3, [pc, #244]	@ (80079f0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80078fa:	681a      	ldr	r2, [r3, #0]
 80078fc:	4613      	mov	r3, r2
 80078fe:	009b      	lsls	r3, r3, #2
 8007900:	4413      	add	r3, r2
 8007902:	00da      	lsls	r2, r3, #3
 8007904:	1ad3      	subs	r3, r2, r3
 8007906:	0d1b      	lsrs	r3, r3, #20
 8007908:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800790a:	fb02 f303 	mul.w	r3, r2, r3
 800790e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8007910:	e060      	b.n	80079d4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8007912:	68bb      	ldr	r3, [r7, #8]
 8007914:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007918:	d107      	bne.n	800792a <SPI_WaitFifoStateUntilTimeout+0x62>
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	2b00      	cmp	r3, #0
 800791e:	d104      	bne.n	800792a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8007920:	69fb      	ldr	r3, [r7, #28]
 8007922:	781b      	ldrb	r3, [r3, #0]
 8007924:	b2db      	uxtb	r3, r3
 8007926:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007928:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800792a:	683b      	ldr	r3, [r7, #0]
 800792c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007930:	d050      	beq.n	80079d4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007932:	f7fa fde3 	bl	80024fc <HAL_GetTick>
 8007936:	4602      	mov	r2, r0
 8007938:	6a3b      	ldr	r3, [r7, #32]
 800793a:	1ad3      	subs	r3, r2, r3
 800793c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800793e:	429a      	cmp	r2, r3
 8007940:	d902      	bls.n	8007948 <SPI_WaitFifoStateUntilTimeout+0x80>
 8007942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007944:	2b00      	cmp	r3, #0
 8007946:	d13d      	bne.n	80079c4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	685a      	ldr	r2, [r3, #4]
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007956:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	685b      	ldr	r3, [r3, #4]
 800795c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007960:	d111      	bne.n	8007986 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	689b      	ldr	r3, [r3, #8]
 8007966:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800796a:	d004      	beq.n	8007976 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	689b      	ldr	r3, [r3, #8]
 8007970:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007974:	d107      	bne.n	8007986 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	681a      	ldr	r2, [r3, #0]
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007984:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800798a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800798e:	d10f      	bne.n	80079b0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	681a      	ldr	r2, [r3, #0]
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800799e:	601a      	str	r2, [r3, #0]
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	681a      	ldr	r2, [r3, #0]
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80079ae:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	2201      	movs	r2, #1
 80079b4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	2200      	movs	r2, #0
 80079bc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80079c0:	2303      	movs	r3, #3
 80079c2:	e010      	b.n	80079e6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80079c4:	69bb      	ldr	r3, [r7, #24]
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d101      	bne.n	80079ce <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80079ca:	2300      	movs	r3, #0
 80079cc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80079ce:	69bb      	ldr	r3, [r7, #24]
 80079d0:	3b01      	subs	r3, #1
 80079d2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	689a      	ldr	r2, [r3, #8]
 80079da:	68bb      	ldr	r3, [r7, #8]
 80079dc:	4013      	ands	r3, r2
 80079de:	687a      	ldr	r2, [r7, #4]
 80079e0:	429a      	cmp	r2, r3
 80079e2:	d196      	bne.n	8007912 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80079e4:	2300      	movs	r3, #0
}
 80079e6:	4618      	mov	r0, r3
 80079e8:	3728      	adds	r7, #40	@ 0x28
 80079ea:	46bd      	mov	sp, r7
 80079ec:	bd80      	pop	{r7, pc}
 80079ee:	bf00      	nop
 80079f0:	20000364 	.word	0x20000364

080079f4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80079f4:	b580      	push	{r7, lr}
 80079f6:	b086      	sub	sp, #24
 80079f8:	af02      	add	r7, sp, #8
 80079fa:	60f8      	str	r0, [r7, #12]
 80079fc:	60b9      	str	r1, [r7, #8]
 80079fe:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	9300      	str	r3, [sp, #0]
 8007a04:	68bb      	ldr	r3, [r7, #8]
 8007a06:	2200      	movs	r2, #0
 8007a08:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8007a0c:	68f8      	ldr	r0, [r7, #12]
 8007a0e:	f7ff ff5b 	bl	80078c8 <SPI_WaitFifoStateUntilTimeout>
 8007a12:	4603      	mov	r3, r0
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d007      	beq.n	8007a28 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a1c:	f043 0220 	orr.w	r2, r3, #32
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007a24:	2303      	movs	r3, #3
 8007a26:	e027      	b.n	8007a78 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	9300      	str	r3, [sp, #0]
 8007a2c:	68bb      	ldr	r3, [r7, #8]
 8007a2e:	2200      	movs	r2, #0
 8007a30:	2180      	movs	r1, #128	@ 0x80
 8007a32:	68f8      	ldr	r0, [r7, #12]
 8007a34:	f7ff fec0 	bl	80077b8 <SPI_WaitFlagStateUntilTimeout>
 8007a38:	4603      	mov	r3, r0
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d007      	beq.n	8007a4e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a42:	f043 0220 	orr.w	r2, r3, #32
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007a4a:	2303      	movs	r3, #3
 8007a4c:	e014      	b.n	8007a78 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	9300      	str	r3, [sp, #0]
 8007a52:	68bb      	ldr	r3, [r7, #8]
 8007a54:	2200      	movs	r2, #0
 8007a56:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8007a5a:	68f8      	ldr	r0, [r7, #12]
 8007a5c:	f7ff ff34 	bl	80078c8 <SPI_WaitFifoStateUntilTimeout>
 8007a60:	4603      	mov	r3, r0
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d007      	beq.n	8007a76 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a6a:	f043 0220 	orr.w	r2, r3, #32
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007a72:	2303      	movs	r3, #3
 8007a74:	e000      	b.n	8007a78 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8007a76:	2300      	movs	r3, #0
}
 8007a78:	4618      	mov	r0, r3
 8007a7a:	3710      	adds	r7, #16
 8007a7c:	46bd      	mov	sp, r7
 8007a7e:	bd80      	pop	{r7, pc}

08007a80 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007a80:	b580      	push	{r7, lr}
 8007a82:	b082      	sub	sp, #8
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d101      	bne.n	8007a92 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007a8e:	2301      	movs	r3, #1
 8007a90:	e049      	b.n	8007b26 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007a98:	b2db      	uxtb	r3, r3
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d106      	bne.n	8007aac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	2200      	movs	r2, #0
 8007aa2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007aa6:	6878      	ldr	r0, [r7, #4]
 8007aa8:	f000 f841 	bl	8007b2e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	2202      	movs	r2, #2
 8007ab0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681a      	ldr	r2, [r3, #0]
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	3304      	adds	r3, #4
 8007abc:	4619      	mov	r1, r3
 8007abe:	4610      	mov	r0, r2
 8007ac0:	f000 f9e0 	bl	8007e84 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	2201      	movs	r2, #1
 8007ac8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	2201      	movs	r2, #1
 8007ad0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	2201      	movs	r2, #1
 8007ad8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	2201      	movs	r2, #1
 8007ae0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	2201      	movs	r2, #1
 8007ae8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	2201      	movs	r2, #1
 8007af0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2201      	movs	r2, #1
 8007af8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2201      	movs	r2, #1
 8007b00:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	2201      	movs	r2, #1
 8007b08:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	2201      	movs	r2, #1
 8007b10:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	2201      	movs	r2, #1
 8007b18:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	2201      	movs	r2, #1
 8007b20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007b24:	2300      	movs	r3, #0
}
 8007b26:	4618      	mov	r0, r3
 8007b28:	3708      	adds	r7, #8
 8007b2a:	46bd      	mov	sp, r7
 8007b2c:	bd80      	pop	{r7, pc}

08007b2e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8007b2e:	b480      	push	{r7}
 8007b30:	b083      	sub	sp, #12
 8007b32:	af00      	add	r7, sp, #0
 8007b34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8007b36:	bf00      	nop
 8007b38:	370c      	adds	r7, #12
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b40:	4770      	bx	lr
	...

08007b44 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007b44:	b480      	push	{r7}
 8007b46:	b085      	sub	sp, #20
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007b52:	b2db      	uxtb	r3, r3
 8007b54:	2b01      	cmp	r3, #1
 8007b56:	d001      	beq.n	8007b5c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007b58:	2301      	movs	r3, #1
 8007b5a:	e04f      	b.n	8007bfc <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	2202      	movs	r2, #2
 8007b60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	68da      	ldr	r2, [r3, #12]
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	f042 0201 	orr.w	r2, r2, #1
 8007b72:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	4a23      	ldr	r2, [pc, #140]	@ (8007c08 <HAL_TIM_Base_Start_IT+0xc4>)
 8007b7a:	4293      	cmp	r3, r2
 8007b7c:	d01d      	beq.n	8007bba <HAL_TIM_Base_Start_IT+0x76>
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b86:	d018      	beq.n	8007bba <HAL_TIM_Base_Start_IT+0x76>
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	4a1f      	ldr	r2, [pc, #124]	@ (8007c0c <HAL_TIM_Base_Start_IT+0xc8>)
 8007b8e:	4293      	cmp	r3, r2
 8007b90:	d013      	beq.n	8007bba <HAL_TIM_Base_Start_IT+0x76>
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	4a1e      	ldr	r2, [pc, #120]	@ (8007c10 <HAL_TIM_Base_Start_IT+0xcc>)
 8007b98:	4293      	cmp	r3, r2
 8007b9a:	d00e      	beq.n	8007bba <HAL_TIM_Base_Start_IT+0x76>
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	4a1c      	ldr	r2, [pc, #112]	@ (8007c14 <HAL_TIM_Base_Start_IT+0xd0>)
 8007ba2:	4293      	cmp	r3, r2
 8007ba4:	d009      	beq.n	8007bba <HAL_TIM_Base_Start_IT+0x76>
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	4a1b      	ldr	r2, [pc, #108]	@ (8007c18 <HAL_TIM_Base_Start_IT+0xd4>)
 8007bac:	4293      	cmp	r3, r2
 8007bae:	d004      	beq.n	8007bba <HAL_TIM_Base_Start_IT+0x76>
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	4a19      	ldr	r2, [pc, #100]	@ (8007c1c <HAL_TIM_Base_Start_IT+0xd8>)
 8007bb6:	4293      	cmp	r3, r2
 8007bb8:	d115      	bne.n	8007be6 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	689a      	ldr	r2, [r3, #8]
 8007bc0:	4b17      	ldr	r3, [pc, #92]	@ (8007c20 <HAL_TIM_Base_Start_IT+0xdc>)
 8007bc2:	4013      	ands	r3, r2
 8007bc4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	2b06      	cmp	r3, #6
 8007bca:	d015      	beq.n	8007bf8 <HAL_TIM_Base_Start_IT+0xb4>
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007bd2:	d011      	beq.n	8007bf8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	681a      	ldr	r2, [r3, #0]
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	f042 0201 	orr.w	r2, r2, #1
 8007be2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007be4:	e008      	b.n	8007bf8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	681a      	ldr	r2, [r3, #0]
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	f042 0201 	orr.w	r2, r2, #1
 8007bf4:	601a      	str	r2, [r3, #0]
 8007bf6:	e000      	b.n	8007bfa <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007bf8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007bfa:	2300      	movs	r3, #0
}
 8007bfc:	4618      	mov	r0, r3
 8007bfe:	3714      	adds	r7, #20
 8007c00:	46bd      	mov	sp, r7
 8007c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c06:	4770      	bx	lr
 8007c08:	40012c00 	.word	0x40012c00
 8007c0c:	40000400 	.word	0x40000400
 8007c10:	40000800 	.word	0x40000800
 8007c14:	40000c00 	.word	0x40000c00
 8007c18:	40013400 	.word	0x40013400
 8007c1c:	40014000 	.word	0x40014000
 8007c20:	00010007 	.word	0x00010007

08007c24 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007c24:	b580      	push	{r7, lr}
 8007c26:	b084      	sub	sp, #16
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	68db      	ldr	r3, [r3, #12]
 8007c32:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	691b      	ldr	r3, [r3, #16]
 8007c3a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007c3c:	68bb      	ldr	r3, [r7, #8]
 8007c3e:	f003 0302 	and.w	r3, r3, #2
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d020      	beq.n	8007c88 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	f003 0302 	and.w	r3, r3, #2
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d01b      	beq.n	8007c88 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	f06f 0202 	mvn.w	r2, #2
 8007c58:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	2201      	movs	r2, #1
 8007c5e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	699b      	ldr	r3, [r3, #24]
 8007c66:	f003 0303 	and.w	r3, r3, #3
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d003      	beq.n	8007c76 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007c6e:	6878      	ldr	r0, [r7, #4]
 8007c70:	f000 f8e9 	bl	8007e46 <HAL_TIM_IC_CaptureCallback>
 8007c74:	e005      	b.n	8007c82 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007c76:	6878      	ldr	r0, [r7, #4]
 8007c78:	f000 f8db 	bl	8007e32 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c7c:	6878      	ldr	r0, [r7, #4]
 8007c7e:	f000 f8ec 	bl	8007e5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	2200      	movs	r2, #0
 8007c86:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007c88:	68bb      	ldr	r3, [r7, #8]
 8007c8a:	f003 0304 	and.w	r3, r3, #4
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d020      	beq.n	8007cd4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	f003 0304 	and.w	r3, r3, #4
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d01b      	beq.n	8007cd4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	f06f 0204 	mvn.w	r2, #4
 8007ca4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	2202      	movs	r2, #2
 8007caa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	699b      	ldr	r3, [r3, #24]
 8007cb2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d003      	beq.n	8007cc2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007cba:	6878      	ldr	r0, [r7, #4]
 8007cbc:	f000 f8c3 	bl	8007e46 <HAL_TIM_IC_CaptureCallback>
 8007cc0:	e005      	b.n	8007cce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007cc2:	6878      	ldr	r0, [r7, #4]
 8007cc4:	f000 f8b5 	bl	8007e32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007cc8:	6878      	ldr	r0, [r7, #4]
 8007cca:	f000 f8c6 	bl	8007e5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	2200      	movs	r2, #0
 8007cd2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007cd4:	68bb      	ldr	r3, [r7, #8]
 8007cd6:	f003 0308 	and.w	r3, r3, #8
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d020      	beq.n	8007d20 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	f003 0308 	and.w	r3, r3, #8
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d01b      	beq.n	8007d20 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	f06f 0208 	mvn.w	r2, #8
 8007cf0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	2204      	movs	r2, #4
 8007cf6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	69db      	ldr	r3, [r3, #28]
 8007cfe:	f003 0303 	and.w	r3, r3, #3
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d003      	beq.n	8007d0e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007d06:	6878      	ldr	r0, [r7, #4]
 8007d08:	f000 f89d 	bl	8007e46 <HAL_TIM_IC_CaptureCallback>
 8007d0c:	e005      	b.n	8007d1a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007d0e:	6878      	ldr	r0, [r7, #4]
 8007d10:	f000 f88f 	bl	8007e32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007d14:	6878      	ldr	r0, [r7, #4]
 8007d16:	f000 f8a0 	bl	8007e5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	2200      	movs	r2, #0
 8007d1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007d20:	68bb      	ldr	r3, [r7, #8]
 8007d22:	f003 0310 	and.w	r3, r3, #16
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d020      	beq.n	8007d6c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	f003 0310 	and.w	r3, r3, #16
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d01b      	beq.n	8007d6c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	f06f 0210 	mvn.w	r2, #16
 8007d3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	2208      	movs	r2, #8
 8007d42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	69db      	ldr	r3, [r3, #28]
 8007d4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d003      	beq.n	8007d5a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007d52:	6878      	ldr	r0, [r7, #4]
 8007d54:	f000 f877 	bl	8007e46 <HAL_TIM_IC_CaptureCallback>
 8007d58:	e005      	b.n	8007d66 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007d5a:	6878      	ldr	r0, [r7, #4]
 8007d5c:	f000 f869 	bl	8007e32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007d60:	6878      	ldr	r0, [r7, #4]
 8007d62:	f000 f87a 	bl	8007e5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	2200      	movs	r2, #0
 8007d6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007d6c:	68bb      	ldr	r3, [r7, #8]
 8007d6e:	f003 0301 	and.w	r3, r3, #1
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d00c      	beq.n	8007d90 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	f003 0301 	and.w	r3, r3, #1
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d007      	beq.n	8007d90 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	f06f 0201 	mvn.w	r2, #1
 8007d88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007d8a:	6878      	ldr	r0, [r7, #4]
 8007d8c:	f7f9 fe78 	bl	8001a80 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007d90:	68bb      	ldr	r3, [r7, #8]
 8007d92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d104      	bne.n	8007da4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007d9a:	68bb      	ldr	r3, [r7, #8]
 8007d9c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d00c      	beq.n	8007dbe <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d007      	beq.n	8007dbe <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007db6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007db8:	6878      	ldr	r0, [r7, #4]
 8007dba:	f000 f913 	bl	8007fe4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007dbe:	68bb      	ldr	r3, [r7, #8]
 8007dc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d00c      	beq.n	8007de2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d007      	beq.n	8007de2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007dda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007ddc:	6878      	ldr	r0, [r7, #4]
 8007dde:	f000 f90b 	bl	8007ff8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007de2:	68bb      	ldr	r3, [r7, #8]
 8007de4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d00c      	beq.n	8007e06 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d007      	beq.n	8007e06 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007dfe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007e00:	6878      	ldr	r0, [r7, #4]
 8007e02:	f000 f834 	bl	8007e6e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007e06:	68bb      	ldr	r3, [r7, #8]
 8007e08:	f003 0320 	and.w	r3, r3, #32
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d00c      	beq.n	8007e2a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	f003 0320 	and.w	r3, r3, #32
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d007      	beq.n	8007e2a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	f06f 0220 	mvn.w	r2, #32
 8007e22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007e24:	6878      	ldr	r0, [r7, #4]
 8007e26:	f000 f8d3 	bl	8007fd0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007e2a:	bf00      	nop
 8007e2c:	3710      	adds	r7, #16
 8007e2e:	46bd      	mov	sp, r7
 8007e30:	bd80      	pop	{r7, pc}

08007e32 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007e32:	b480      	push	{r7}
 8007e34:	b083      	sub	sp, #12
 8007e36:	af00      	add	r7, sp, #0
 8007e38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007e3a:	bf00      	nop
 8007e3c:	370c      	adds	r7, #12
 8007e3e:	46bd      	mov	sp, r7
 8007e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e44:	4770      	bx	lr

08007e46 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007e46:	b480      	push	{r7}
 8007e48:	b083      	sub	sp, #12
 8007e4a:	af00      	add	r7, sp, #0
 8007e4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007e4e:	bf00      	nop
 8007e50:	370c      	adds	r7, #12
 8007e52:	46bd      	mov	sp, r7
 8007e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e58:	4770      	bx	lr

08007e5a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007e5a:	b480      	push	{r7}
 8007e5c:	b083      	sub	sp, #12
 8007e5e:	af00      	add	r7, sp, #0
 8007e60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007e62:	bf00      	nop
 8007e64:	370c      	adds	r7, #12
 8007e66:	46bd      	mov	sp, r7
 8007e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6c:	4770      	bx	lr

08007e6e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007e6e:	b480      	push	{r7}
 8007e70:	b083      	sub	sp, #12
 8007e72:	af00      	add	r7, sp, #0
 8007e74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007e76:	bf00      	nop
 8007e78:	370c      	adds	r7, #12
 8007e7a:	46bd      	mov	sp, r7
 8007e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e80:	4770      	bx	lr
	...

08007e84 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007e84:	b480      	push	{r7}
 8007e86:	b085      	sub	sp, #20
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	6078      	str	r0, [r7, #4]
 8007e8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	4a46      	ldr	r2, [pc, #280]	@ (8007fb0 <TIM_Base_SetConfig+0x12c>)
 8007e98:	4293      	cmp	r3, r2
 8007e9a:	d013      	beq.n	8007ec4 <TIM_Base_SetConfig+0x40>
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ea2:	d00f      	beq.n	8007ec4 <TIM_Base_SetConfig+0x40>
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	4a43      	ldr	r2, [pc, #268]	@ (8007fb4 <TIM_Base_SetConfig+0x130>)
 8007ea8:	4293      	cmp	r3, r2
 8007eaa:	d00b      	beq.n	8007ec4 <TIM_Base_SetConfig+0x40>
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	4a42      	ldr	r2, [pc, #264]	@ (8007fb8 <TIM_Base_SetConfig+0x134>)
 8007eb0:	4293      	cmp	r3, r2
 8007eb2:	d007      	beq.n	8007ec4 <TIM_Base_SetConfig+0x40>
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	4a41      	ldr	r2, [pc, #260]	@ (8007fbc <TIM_Base_SetConfig+0x138>)
 8007eb8:	4293      	cmp	r3, r2
 8007eba:	d003      	beq.n	8007ec4 <TIM_Base_SetConfig+0x40>
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	4a40      	ldr	r2, [pc, #256]	@ (8007fc0 <TIM_Base_SetConfig+0x13c>)
 8007ec0:	4293      	cmp	r3, r2
 8007ec2:	d108      	bne.n	8007ed6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007eca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007ecc:	683b      	ldr	r3, [r7, #0]
 8007ece:	685b      	ldr	r3, [r3, #4]
 8007ed0:	68fa      	ldr	r2, [r7, #12]
 8007ed2:	4313      	orrs	r3, r2
 8007ed4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	4a35      	ldr	r2, [pc, #212]	@ (8007fb0 <TIM_Base_SetConfig+0x12c>)
 8007eda:	4293      	cmp	r3, r2
 8007edc:	d01f      	beq.n	8007f1e <TIM_Base_SetConfig+0x9a>
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ee4:	d01b      	beq.n	8007f1e <TIM_Base_SetConfig+0x9a>
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	4a32      	ldr	r2, [pc, #200]	@ (8007fb4 <TIM_Base_SetConfig+0x130>)
 8007eea:	4293      	cmp	r3, r2
 8007eec:	d017      	beq.n	8007f1e <TIM_Base_SetConfig+0x9a>
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	4a31      	ldr	r2, [pc, #196]	@ (8007fb8 <TIM_Base_SetConfig+0x134>)
 8007ef2:	4293      	cmp	r3, r2
 8007ef4:	d013      	beq.n	8007f1e <TIM_Base_SetConfig+0x9a>
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	4a30      	ldr	r2, [pc, #192]	@ (8007fbc <TIM_Base_SetConfig+0x138>)
 8007efa:	4293      	cmp	r3, r2
 8007efc:	d00f      	beq.n	8007f1e <TIM_Base_SetConfig+0x9a>
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	4a2f      	ldr	r2, [pc, #188]	@ (8007fc0 <TIM_Base_SetConfig+0x13c>)
 8007f02:	4293      	cmp	r3, r2
 8007f04:	d00b      	beq.n	8007f1e <TIM_Base_SetConfig+0x9a>
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	4a2e      	ldr	r2, [pc, #184]	@ (8007fc4 <TIM_Base_SetConfig+0x140>)
 8007f0a:	4293      	cmp	r3, r2
 8007f0c:	d007      	beq.n	8007f1e <TIM_Base_SetConfig+0x9a>
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	4a2d      	ldr	r2, [pc, #180]	@ (8007fc8 <TIM_Base_SetConfig+0x144>)
 8007f12:	4293      	cmp	r3, r2
 8007f14:	d003      	beq.n	8007f1e <TIM_Base_SetConfig+0x9a>
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	4a2c      	ldr	r2, [pc, #176]	@ (8007fcc <TIM_Base_SetConfig+0x148>)
 8007f1a:	4293      	cmp	r3, r2
 8007f1c:	d108      	bne.n	8007f30 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007f24:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007f26:	683b      	ldr	r3, [r7, #0]
 8007f28:	68db      	ldr	r3, [r3, #12]
 8007f2a:	68fa      	ldr	r2, [r7, #12]
 8007f2c:	4313      	orrs	r3, r2
 8007f2e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007f36:	683b      	ldr	r3, [r7, #0]
 8007f38:	695b      	ldr	r3, [r3, #20]
 8007f3a:	4313      	orrs	r3, r2
 8007f3c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	68fa      	ldr	r2, [r7, #12]
 8007f42:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007f44:	683b      	ldr	r3, [r7, #0]
 8007f46:	689a      	ldr	r2, [r3, #8]
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007f4c:	683b      	ldr	r3, [r7, #0]
 8007f4e:	681a      	ldr	r2, [r3, #0]
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	4a16      	ldr	r2, [pc, #88]	@ (8007fb0 <TIM_Base_SetConfig+0x12c>)
 8007f58:	4293      	cmp	r3, r2
 8007f5a:	d00f      	beq.n	8007f7c <TIM_Base_SetConfig+0xf8>
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	4a18      	ldr	r2, [pc, #96]	@ (8007fc0 <TIM_Base_SetConfig+0x13c>)
 8007f60:	4293      	cmp	r3, r2
 8007f62:	d00b      	beq.n	8007f7c <TIM_Base_SetConfig+0xf8>
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	4a17      	ldr	r2, [pc, #92]	@ (8007fc4 <TIM_Base_SetConfig+0x140>)
 8007f68:	4293      	cmp	r3, r2
 8007f6a:	d007      	beq.n	8007f7c <TIM_Base_SetConfig+0xf8>
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	4a16      	ldr	r2, [pc, #88]	@ (8007fc8 <TIM_Base_SetConfig+0x144>)
 8007f70:	4293      	cmp	r3, r2
 8007f72:	d003      	beq.n	8007f7c <TIM_Base_SetConfig+0xf8>
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	4a15      	ldr	r2, [pc, #84]	@ (8007fcc <TIM_Base_SetConfig+0x148>)
 8007f78:	4293      	cmp	r3, r2
 8007f7a:	d103      	bne.n	8007f84 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007f7c:	683b      	ldr	r3, [r7, #0]
 8007f7e:	691a      	ldr	r2, [r3, #16]
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	2201      	movs	r2, #1
 8007f88:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	691b      	ldr	r3, [r3, #16]
 8007f8e:	f003 0301 	and.w	r3, r3, #1
 8007f92:	2b01      	cmp	r3, #1
 8007f94:	d105      	bne.n	8007fa2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	691b      	ldr	r3, [r3, #16]
 8007f9a:	f023 0201 	bic.w	r2, r3, #1
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	611a      	str	r2, [r3, #16]
  }
}
 8007fa2:	bf00      	nop
 8007fa4:	3714      	adds	r7, #20
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fac:	4770      	bx	lr
 8007fae:	bf00      	nop
 8007fb0:	40012c00 	.word	0x40012c00
 8007fb4:	40000400 	.word	0x40000400
 8007fb8:	40000800 	.word	0x40000800
 8007fbc:	40000c00 	.word	0x40000c00
 8007fc0:	40013400 	.word	0x40013400
 8007fc4:	40014000 	.word	0x40014000
 8007fc8:	40014400 	.word	0x40014400
 8007fcc:	40014800 	.word	0x40014800

08007fd0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007fd0:	b480      	push	{r7}
 8007fd2:	b083      	sub	sp, #12
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007fd8:	bf00      	nop
 8007fda:	370c      	adds	r7, #12
 8007fdc:	46bd      	mov	sp, r7
 8007fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe2:	4770      	bx	lr

08007fe4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007fe4:	b480      	push	{r7}
 8007fe6:	b083      	sub	sp, #12
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007fec:	bf00      	nop
 8007fee:	370c      	adds	r7, #12
 8007ff0:	46bd      	mov	sp, r7
 8007ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff6:	4770      	bx	lr

08007ff8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007ff8:	b480      	push	{r7}
 8007ffa:	b083      	sub	sp, #12
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008000:	bf00      	nop
 8008002:	370c      	adds	r7, #12
 8008004:	46bd      	mov	sp, r7
 8008006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800800a:	4770      	bx	lr

0800800c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800800c:	b580      	push	{r7, lr}
 800800e:	b082      	sub	sp, #8
 8008010:	af00      	add	r7, sp, #0
 8008012:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	2b00      	cmp	r3, #0
 8008018:	d101      	bne.n	800801e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800801a:	2301      	movs	r3, #1
 800801c:	e040      	b.n	80080a0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008022:	2b00      	cmp	r3, #0
 8008024:	d106      	bne.n	8008034 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	2200      	movs	r2, #0
 800802a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800802e:	6878      	ldr	r0, [r7, #4]
 8008030:	f7fa f8f2 	bl	8002218 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	2224      	movs	r2, #36	@ 0x24
 8008038:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	681a      	ldr	r2, [r3, #0]
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	f022 0201 	bic.w	r2, r2, #1
 8008048:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800804e:	2b00      	cmp	r3, #0
 8008050:	d002      	beq.n	8008058 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8008052:	6878      	ldr	r0, [r7, #4]
 8008054:	f000 fc32 	bl	80088bc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008058:	6878      	ldr	r0, [r7, #4]
 800805a:	f000 f977 	bl	800834c <UART_SetConfig>
 800805e:	4603      	mov	r3, r0
 8008060:	2b01      	cmp	r3, #1
 8008062:	d101      	bne.n	8008068 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8008064:	2301      	movs	r3, #1
 8008066:	e01b      	b.n	80080a0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	685a      	ldr	r2, [r3, #4]
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008076:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	689a      	ldr	r2, [r3, #8]
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008086:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	681a      	ldr	r2, [r3, #0]
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	f042 0201 	orr.w	r2, r2, #1
 8008096:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008098:	6878      	ldr	r0, [r7, #4]
 800809a:	f000 fcb1 	bl	8008a00 <UART_CheckIdleState>
 800809e:	4603      	mov	r3, r0
}
 80080a0:	4618      	mov	r0, r3
 80080a2:	3708      	adds	r7, #8
 80080a4:	46bd      	mov	sp, r7
 80080a6:	bd80      	pop	{r7, pc}

080080a8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80080a8:	b580      	push	{r7, lr}
 80080aa:	b08a      	sub	sp, #40	@ 0x28
 80080ac:	af02      	add	r7, sp, #8
 80080ae:	60f8      	str	r0, [r7, #12]
 80080b0:	60b9      	str	r1, [r7, #8]
 80080b2:	603b      	str	r3, [r7, #0]
 80080b4:	4613      	mov	r3, r2
 80080b6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80080bc:	2b20      	cmp	r3, #32
 80080be:	d177      	bne.n	80081b0 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80080c0:	68bb      	ldr	r3, [r7, #8]
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d002      	beq.n	80080cc <HAL_UART_Transmit+0x24>
 80080c6:	88fb      	ldrh	r3, [r7, #6]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d101      	bne.n	80080d0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80080cc:	2301      	movs	r3, #1
 80080ce:	e070      	b.n	80081b2 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	2200      	movs	r2, #0
 80080d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	2221      	movs	r2, #33	@ 0x21
 80080dc:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80080de:	f7fa fa0d 	bl	80024fc <HAL_GetTick>
 80080e2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	88fa      	ldrh	r2, [r7, #6]
 80080e8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	88fa      	ldrh	r2, [r7, #6]
 80080f0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	689b      	ldr	r3, [r3, #8]
 80080f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80080fc:	d108      	bne.n	8008110 <HAL_UART_Transmit+0x68>
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	691b      	ldr	r3, [r3, #16]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d104      	bne.n	8008110 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8008106:	2300      	movs	r3, #0
 8008108:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800810a:	68bb      	ldr	r3, [r7, #8]
 800810c:	61bb      	str	r3, [r7, #24]
 800810e:	e003      	b.n	8008118 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8008110:	68bb      	ldr	r3, [r7, #8]
 8008112:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008114:	2300      	movs	r3, #0
 8008116:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008118:	e02f      	b.n	800817a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800811a:	683b      	ldr	r3, [r7, #0]
 800811c:	9300      	str	r3, [sp, #0]
 800811e:	697b      	ldr	r3, [r7, #20]
 8008120:	2200      	movs	r2, #0
 8008122:	2180      	movs	r1, #128	@ 0x80
 8008124:	68f8      	ldr	r0, [r7, #12]
 8008126:	f000 fd13 	bl	8008b50 <UART_WaitOnFlagUntilTimeout>
 800812a:	4603      	mov	r3, r0
 800812c:	2b00      	cmp	r3, #0
 800812e:	d004      	beq.n	800813a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	2220      	movs	r2, #32
 8008134:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8008136:	2303      	movs	r3, #3
 8008138:	e03b      	b.n	80081b2 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800813a:	69fb      	ldr	r3, [r7, #28]
 800813c:	2b00      	cmp	r3, #0
 800813e:	d10b      	bne.n	8008158 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008140:	69bb      	ldr	r3, [r7, #24]
 8008142:	881a      	ldrh	r2, [r3, #0]
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800814c:	b292      	uxth	r2, r2
 800814e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008150:	69bb      	ldr	r3, [r7, #24]
 8008152:	3302      	adds	r3, #2
 8008154:	61bb      	str	r3, [r7, #24]
 8008156:	e007      	b.n	8008168 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008158:	69fb      	ldr	r3, [r7, #28]
 800815a:	781a      	ldrb	r2, [r3, #0]
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008162:	69fb      	ldr	r3, [r7, #28]
 8008164:	3301      	adds	r3, #1
 8008166:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800816e:	b29b      	uxth	r3, r3
 8008170:	3b01      	subs	r3, #1
 8008172:	b29a      	uxth	r2, r3
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8008180:	b29b      	uxth	r3, r3
 8008182:	2b00      	cmp	r3, #0
 8008184:	d1c9      	bne.n	800811a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008186:	683b      	ldr	r3, [r7, #0]
 8008188:	9300      	str	r3, [sp, #0]
 800818a:	697b      	ldr	r3, [r7, #20]
 800818c:	2200      	movs	r2, #0
 800818e:	2140      	movs	r1, #64	@ 0x40
 8008190:	68f8      	ldr	r0, [r7, #12]
 8008192:	f000 fcdd 	bl	8008b50 <UART_WaitOnFlagUntilTimeout>
 8008196:	4603      	mov	r3, r0
 8008198:	2b00      	cmp	r3, #0
 800819a:	d004      	beq.n	80081a6 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	2220      	movs	r2, #32
 80081a0:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80081a2:	2303      	movs	r3, #3
 80081a4:	e005      	b.n	80081b2 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	2220      	movs	r2, #32
 80081aa:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80081ac:	2300      	movs	r3, #0
 80081ae:	e000      	b.n	80081b2 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80081b0:	2302      	movs	r3, #2
  }
}
 80081b2:	4618      	mov	r0, r3
 80081b4:	3720      	adds	r7, #32
 80081b6:	46bd      	mov	sp, r7
 80081b8:	bd80      	pop	{r7, pc}

080081ba <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80081ba:	b580      	push	{r7, lr}
 80081bc:	b08a      	sub	sp, #40	@ 0x28
 80081be:	af02      	add	r7, sp, #8
 80081c0:	60f8      	str	r0, [r7, #12]
 80081c2:	60b9      	str	r1, [r7, #8]
 80081c4:	603b      	str	r3, [r7, #0]
 80081c6:	4613      	mov	r3, r2
 80081c8:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80081d0:	2b20      	cmp	r3, #32
 80081d2:	f040 80b6 	bne.w	8008342 <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 80081d6:	68bb      	ldr	r3, [r7, #8]
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d002      	beq.n	80081e2 <HAL_UART_Receive+0x28>
 80081dc:	88fb      	ldrh	r3, [r7, #6]
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d101      	bne.n	80081e6 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 80081e2:	2301      	movs	r3, #1
 80081e4:	e0ae      	b.n	8008344 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	2200      	movs	r2, #0
 80081ea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	2222      	movs	r2, #34	@ 0x22
 80081f2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	2200      	movs	r2, #0
 80081fa:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80081fc:	f7fa f97e 	bl	80024fc <HAL_GetTick>
 8008200:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	88fa      	ldrh	r2, [r7, #6]
 8008206:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	88fa      	ldrh	r2, [r7, #6]
 800820e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	689b      	ldr	r3, [r3, #8]
 8008216:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800821a:	d10e      	bne.n	800823a <HAL_UART_Receive+0x80>
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	691b      	ldr	r3, [r3, #16]
 8008220:	2b00      	cmp	r3, #0
 8008222:	d105      	bne.n	8008230 <HAL_UART_Receive+0x76>
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800822a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800822e:	e02d      	b.n	800828c <HAL_UART_Receive+0xd2>
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	22ff      	movs	r2, #255	@ 0xff
 8008234:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008238:	e028      	b.n	800828c <HAL_UART_Receive+0xd2>
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	689b      	ldr	r3, [r3, #8]
 800823e:	2b00      	cmp	r3, #0
 8008240:	d10d      	bne.n	800825e <HAL_UART_Receive+0xa4>
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	691b      	ldr	r3, [r3, #16]
 8008246:	2b00      	cmp	r3, #0
 8008248:	d104      	bne.n	8008254 <HAL_UART_Receive+0x9a>
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	22ff      	movs	r2, #255	@ 0xff
 800824e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008252:	e01b      	b.n	800828c <HAL_UART_Receive+0xd2>
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	227f      	movs	r2, #127	@ 0x7f
 8008258:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800825c:	e016      	b.n	800828c <HAL_UART_Receive+0xd2>
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	689b      	ldr	r3, [r3, #8]
 8008262:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008266:	d10d      	bne.n	8008284 <HAL_UART_Receive+0xca>
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	691b      	ldr	r3, [r3, #16]
 800826c:	2b00      	cmp	r3, #0
 800826e:	d104      	bne.n	800827a <HAL_UART_Receive+0xc0>
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	227f      	movs	r2, #127	@ 0x7f
 8008274:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008278:	e008      	b.n	800828c <HAL_UART_Receive+0xd2>
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	223f      	movs	r2, #63	@ 0x3f
 800827e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008282:	e003      	b.n	800828c <HAL_UART_Receive+0xd2>
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	2200      	movs	r2, #0
 8008288:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008292:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	689b      	ldr	r3, [r3, #8]
 8008298:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800829c:	d108      	bne.n	80082b0 <HAL_UART_Receive+0xf6>
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	691b      	ldr	r3, [r3, #16]
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d104      	bne.n	80082b0 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80082a6:	2300      	movs	r3, #0
 80082a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80082aa:	68bb      	ldr	r3, [r7, #8]
 80082ac:	61bb      	str	r3, [r7, #24]
 80082ae:	e003      	b.n	80082b8 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 80082b0:	68bb      	ldr	r3, [r7, #8]
 80082b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80082b4:	2300      	movs	r3, #0
 80082b6:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80082b8:	e037      	b.n	800832a <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80082ba:	683b      	ldr	r3, [r7, #0]
 80082bc:	9300      	str	r3, [sp, #0]
 80082be:	697b      	ldr	r3, [r7, #20]
 80082c0:	2200      	movs	r2, #0
 80082c2:	2120      	movs	r1, #32
 80082c4:	68f8      	ldr	r0, [r7, #12]
 80082c6:	f000 fc43 	bl	8008b50 <UART_WaitOnFlagUntilTimeout>
 80082ca:	4603      	mov	r3, r0
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d005      	beq.n	80082dc <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	2220      	movs	r2, #32
 80082d4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 80082d8:	2303      	movs	r3, #3
 80082da:	e033      	b.n	8008344 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 80082dc:	69fb      	ldr	r3, [r7, #28]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d10c      	bne.n	80082fc <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80082e8:	b29a      	uxth	r2, r3
 80082ea:	8a7b      	ldrh	r3, [r7, #18]
 80082ec:	4013      	ands	r3, r2
 80082ee:	b29a      	uxth	r2, r3
 80082f0:	69bb      	ldr	r3, [r7, #24]
 80082f2:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80082f4:	69bb      	ldr	r3, [r7, #24]
 80082f6:	3302      	adds	r3, #2
 80082f8:	61bb      	str	r3, [r7, #24]
 80082fa:	e00d      	b.n	8008318 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8008302:	b29b      	uxth	r3, r3
 8008304:	b2da      	uxtb	r2, r3
 8008306:	8a7b      	ldrh	r3, [r7, #18]
 8008308:	b2db      	uxtb	r3, r3
 800830a:	4013      	ands	r3, r2
 800830c:	b2da      	uxtb	r2, r3
 800830e:	69fb      	ldr	r3, [r7, #28]
 8008310:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8008312:	69fb      	ldr	r3, [r7, #28]
 8008314:	3301      	adds	r3, #1
 8008316:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800831e:	b29b      	uxth	r3, r3
 8008320:	3b01      	subs	r3, #1
 8008322:	b29a      	uxth	r2, r3
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008330:	b29b      	uxth	r3, r3
 8008332:	2b00      	cmp	r3, #0
 8008334:	d1c1      	bne.n	80082ba <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	2220      	movs	r2, #32
 800833a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 800833e:	2300      	movs	r3, #0
 8008340:	e000      	b.n	8008344 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 8008342:	2302      	movs	r3, #2
  }
}
 8008344:	4618      	mov	r0, r3
 8008346:	3720      	adds	r7, #32
 8008348:	46bd      	mov	sp, r7
 800834a:	bd80      	pop	{r7, pc}

0800834c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800834c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008350:	b08a      	sub	sp, #40	@ 0x28
 8008352:	af00      	add	r7, sp, #0
 8008354:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008356:	2300      	movs	r3, #0
 8008358:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	689a      	ldr	r2, [r3, #8]
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	691b      	ldr	r3, [r3, #16]
 8008364:	431a      	orrs	r2, r3
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	695b      	ldr	r3, [r3, #20]
 800836a:	431a      	orrs	r2, r3
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	69db      	ldr	r3, [r3, #28]
 8008370:	4313      	orrs	r3, r2
 8008372:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	681a      	ldr	r2, [r3, #0]
 800837a:	4ba4      	ldr	r3, [pc, #656]	@ (800860c <UART_SetConfig+0x2c0>)
 800837c:	4013      	ands	r3, r2
 800837e:	68fa      	ldr	r2, [r7, #12]
 8008380:	6812      	ldr	r2, [r2, #0]
 8008382:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008384:	430b      	orrs	r3, r1
 8008386:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	685b      	ldr	r3, [r3, #4]
 800838e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	68da      	ldr	r2, [r3, #12]
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	430a      	orrs	r2, r1
 800839c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	699b      	ldr	r3, [r3, #24]
 80083a2:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	4a99      	ldr	r2, [pc, #612]	@ (8008610 <UART_SetConfig+0x2c4>)
 80083aa:	4293      	cmp	r3, r2
 80083ac:	d004      	beq.n	80083b8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	6a1b      	ldr	r3, [r3, #32]
 80083b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80083b4:	4313      	orrs	r3, r2
 80083b6:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	689b      	ldr	r3, [r3, #8]
 80083be:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80083c8:	430a      	orrs	r2, r1
 80083ca:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	4a90      	ldr	r2, [pc, #576]	@ (8008614 <UART_SetConfig+0x2c8>)
 80083d2:	4293      	cmp	r3, r2
 80083d4:	d126      	bne.n	8008424 <UART_SetConfig+0xd8>
 80083d6:	4b90      	ldr	r3, [pc, #576]	@ (8008618 <UART_SetConfig+0x2cc>)
 80083d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083dc:	f003 0303 	and.w	r3, r3, #3
 80083e0:	2b03      	cmp	r3, #3
 80083e2:	d81b      	bhi.n	800841c <UART_SetConfig+0xd0>
 80083e4:	a201      	add	r2, pc, #4	@ (adr r2, 80083ec <UART_SetConfig+0xa0>)
 80083e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083ea:	bf00      	nop
 80083ec:	080083fd 	.word	0x080083fd
 80083f0:	0800840d 	.word	0x0800840d
 80083f4:	08008405 	.word	0x08008405
 80083f8:	08008415 	.word	0x08008415
 80083fc:	2301      	movs	r3, #1
 80083fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008402:	e116      	b.n	8008632 <UART_SetConfig+0x2e6>
 8008404:	2302      	movs	r3, #2
 8008406:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800840a:	e112      	b.n	8008632 <UART_SetConfig+0x2e6>
 800840c:	2304      	movs	r3, #4
 800840e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008412:	e10e      	b.n	8008632 <UART_SetConfig+0x2e6>
 8008414:	2308      	movs	r3, #8
 8008416:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800841a:	e10a      	b.n	8008632 <UART_SetConfig+0x2e6>
 800841c:	2310      	movs	r3, #16
 800841e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008422:	e106      	b.n	8008632 <UART_SetConfig+0x2e6>
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	4a7c      	ldr	r2, [pc, #496]	@ (800861c <UART_SetConfig+0x2d0>)
 800842a:	4293      	cmp	r3, r2
 800842c:	d138      	bne.n	80084a0 <UART_SetConfig+0x154>
 800842e:	4b7a      	ldr	r3, [pc, #488]	@ (8008618 <UART_SetConfig+0x2cc>)
 8008430:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008434:	f003 030c 	and.w	r3, r3, #12
 8008438:	2b0c      	cmp	r3, #12
 800843a:	d82d      	bhi.n	8008498 <UART_SetConfig+0x14c>
 800843c:	a201      	add	r2, pc, #4	@ (adr r2, 8008444 <UART_SetConfig+0xf8>)
 800843e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008442:	bf00      	nop
 8008444:	08008479 	.word	0x08008479
 8008448:	08008499 	.word	0x08008499
 800844c:	08008499 	.word	0x08008499
 8008450:	08008499 	.word	0x08008499
 8008454:	08008489 	.word	0x08008489
 8008458:	08008499 	.word	0x08008499
 800845c:	08008499 	.word	0x08008499
 8008460:	08008499 	.word	0x08008499
 8008464:	08008481 	.word	0x08008481
 8008468:	08008499 	.word	0x08008499
 800846c:	08008499 	.word	0x08008499
 8008470:	08008499 	.word	0x08008499
 8008474:	08008491 	.word	0x08008491
 8008478:	2300      	movs	r3, #0
 800847a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800847e:	e0d8      	b.n	8008632 <UART_SetConfig+0x2e6>
 8008480:	2302      	movs	r3, #2
 8008482:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008486:	e0d4      	b.n	8008632 <UART_SetConfig+0x2e6>
 8008488:	2304      	movs	r3, #4
 800848a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800848e:	e0d0      	b.n	8008632 <UART_SetConfig+0x2e6>
 8008490:	2308      	movs	r3, #8
 8008492:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008496:	e0cc      	b.n	8008632 <UART_SetConfig+0x2e6>
 8008498:	2310      	movs	r3, #16
 800849a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800849e:	e0c8      	b.n	8008632 <UART_SetConfig+0x2e6>
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	4a5e      	ldr	r2, [pc, #376]	@ (8008620 <UART_SetConfig+0x2d4>)
 80084a6:	4293      	cmp	r3, r2
 80084a8:	d125      	bne.n	80084f6 <UART_SetConfig+0x1aa>
 80084aa:	4b5b      	ldr	r3, [pc, #364]	@ (8008618 <UART_SetConfig+0x2cc>)
 80084ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80084b0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80084b4:	2b30      	cmp	r3, #48	@ 0x30
 80084b6:	d016      	beq.n	80084e6 <UART_SetConfig+0x19a>
 80084b8:	2b30      	cmp	r3, #48	@ 0x30
 80084ba:	d818      	bhi.n	80084ee <UART_SetConfig+0x1a2>
 80084bc:	2b20      	cmp	r3, #32
 80084be:	d00a      	beq.n	80084d6 <UART_SetConfig+0x18a>
 80084c0:	2b20      	cmp	r3, #32
 80084c2:	d814      	bhi.n	80084ee <UART_SetConfig+0x1a2>
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d002      	beq.n	80084ce <UART_SetConfig+0x182>
 80084c8:	2b10      	cmp	r3, #16
 80084ca:	d008      	beq.n	80084de <UART_SetConfig+0x192>
 80084cc:	e00f      	b.n	80084ee <UART_SetConfig+0x1a2>
 80084ce:	2300      	movs	r3, #0
 80084d0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80084d4:	e0ad      	b.n	8008632 <UART_SetConfig+0x2e6>
 80084d6:	2302      	movs	r3, #2
 80084d8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80084dc:	e0a9      	b.n	8008632 <UART_SetConfig+0x2e6>
 80084de:	2304      	movs	r3, #4
 80084e0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80084e4:	e0a5      	b.n	8008632 <UART_SetConfig+0x2e6>
 80084e6:	2308      	movs	r3, #8
 80084e8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80084ec:	e0a1      	b.n	8008632 <UART_SetConfig+0x2e6>
 80084ee:	2310      	movs	r3, #16
 80084f0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80084f4:	e09d      	b.n	8008632 <UART_SetConfig+0x2e6>
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	4a4a      	ldr	r2, [pc, #296]	@ (8008624 <UART_SetConfig+0x2d8>)
 80084fc:	4293      	cmp	r3, r2
 80084fe:	d125      	bne.n	800854c <UART_SetConfig+0x200>
 8008500:	4b45      	ldr	r3, [pc, #276]	@ (8008618 <UART_SetConfig+0x2cc>)
 8008502:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008506:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800850a:	2bc0      	cmp	r3, #192	@ 0xc0
 800850c:	d016      	beq.n	800853c <UART_SetConfig+0x1f0>
 800850e:	2bc0      	cmp	r3, #192	@ 0xc0
 8008510:	d818      	bhi.n	8008544 <UART_SetConfig+0x1f8>
 8008512:	2b80      	cmp	r3, #128	@ 0x80
 8008514:	d00a      	beq.n	800852c <UART_SetConfig+0x1e0>
 8008516:	2b80      	cmp	r3, #128	@ 0x80
 8008518:	d814      	bhi.n	8008544 <UART_SetConfig+0x1f8>
 800851a:	2b00      	cmp	r3, #0
 800851c:	d002      	beq.n	8008524 <UART_SetConfig+0x1d8>
 800851e:	2b40      	cmp	r3, #64	@ 0x40
 8008520:	d008      	beq.n	8008534 <UART_SetConfig+0x1e8>
 8008522:	e00f      	b.n	8008544 <UART_SetConfig+0x1f8>
 8008524:	2300      	movs	r3, #0
 8008526:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800852a:	e082      	b.n	8008632 <UART_SetConfig+0x2e6>
 800852c:	2302      	movs	r3, #2
 800852e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008532:	e07e      	b.n	8008632 <UART_SetConfig+0x2e6>
 8008534:	2304      	movs	r3, #4
 8008536:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800853a:	e07a      	b.n	8008632 <UART_SetConfig+0x2e6>
 800853c:	2308      	movs	r3, #8
 800853e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008542:	e076      	b.n	8008632 <UART_SetConfig+0x2e6>
 8008544:	2310      	movs	r3, #16
 8008546:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800854a:	e072      	b.n	8008632 <UART_SetConfig+0x2e6>
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	4a35      	ldr	r2, [pc, #212]	@ (8008628 <UART_SetConfig+0x2dc>)
 8008552:	4293      	cmp	r3, r2
 8008554:	d12a      	bne.n	80085ac <UART_SetConfig+0x260>
 8008556:	4b30      	ldr	r3, [pc, #192]	@ (8008618 <UART_SetConfig+0x2cc>)
 8008558:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800855c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008560:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008564:	d01a      	beq.n	800859c <UART_SetConfig+0x250>
 8008566:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800856a:	d81b      	bhi.n	80085a4 <UART_SetConfig+0x258>
 800856c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008570:	d00c      	beq.n	800858c <UART_SetConfig+0x240>
 8008572:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008576:	d815      	bhi.n	80085a4 <UART_SetConfig+0x258>
 8008578:	2b00      	cmp	r3, #0
 800857a:	d003      	beq.n	8008584 <UART_SetConfig+0x238>
 800857c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008580:	d008      	beq.n	8008594 <UART_SetConfig+0x248>
 8008582:	e00f      	b.n	80085a4 <UART_SetConfig+0x258>
 8008584:	2300      	movs	r3, #0
 8008586:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800858a:	e052      	b.n	8008632 <UART_SetConfig+0x2e6>
 800858c:	2302      	movs	r3, #2
 800858e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008592:	e04e      	b.n	8008632 <UART_SetConfig+0x2e6>
 8008594:	2304      	movs	r3, #4
 8008596:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800859a:	e04a      	b.n	8008632 <UART_SetConfig+0x2e6>
 800859c:	2308      	movs	r3, #8
 800859e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80085a2:	e046      	b.n	8008632 <UART_SetConfig+0x2e6>
 80085a4:	2310      	movs	r3, #16
 80085a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80085aa:	e042      	b.n	8008632 <UART_SetConfig+0x2e6>
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	4a17      	ldr	r2, [pc, #92]	@ (8008610 <UART_SetConfig+0x2c4>)
 80085b2:	4293      	cmp	r3, r2
 80085b4:	d13a      	bne.n	800862c <UART_SetConfig+0x2e0>
 80085b6:	4b18      	ldr	r3, [pc, #96]	@ (8008618 <UART_SetConfig+0x2cc>)
 80085b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80085bc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80085c0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80085c4:	d01a      	beq.n	80085fc <UART_SetConfig+0x2b0>
 80085c6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80085ca:	d81b      	bhi.n	8008604 <UART_SetConfig+0x2b8>
 80085cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80085d0:	d00c      	beq.n	80085ec <UART_SetConfig+0x2a0>
 80085d2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80085d6:	d815      	bhi.n	8008604 <UART_SetConfig+0x2b8>
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d003      	beq.n	80085e4 <UART_SetConfig+0x298>
 80085dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80085e0:	d008      	beq.n	80085f4 <UART_SetConfig+0x2a8>
 80085e2:	e00f      	b.n	8008604 <UART_SetConfig+0x2b8>
 80085e4:	2300      	movs	r3, #0
 80085e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80085ea:	e022      	b.n	8008632 <UART_SetConfig+0x2e6>
 80085ec:	2302      	movs	r3, #2
 80085ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80085f2:	e01e      	b.n	8008632 <UART_SetConfig+0x2e6>
 80085f4:	2304      	movs	r3, #4
 80085f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80085fa:	e01a      	b.n	8008632 <UART_SetConfig+0x2e6>
 80085fc:	2308      	movs	r3, #8
 80085fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008602:	e016      	b.n	8008632 <UART_SetConfig+0x2e6>
 8008604:	2310      	movs	r3, #16
 8008606:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800860a:	e012      	b.n	8008632 <UART_SetConfig+0x2e6>
 800860c:	efff69f3 	.word	0xefff69f3
 8008610:	40008000 	.word	0x40008000
 8008614:	40013800 	.word	0x40013800
 8008618:	40021000 	.word	0x40021000
 800861c:	40004400 	.word	0x40004400
 8008620:	40004800 	.word	0x40004800
 8008624:	40004c00 	.word	0x40004c00
 8008628:	40005000 	.word	0x40005000
 800862c:	2310      	movs	r3, #16
 800862e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	4a9f      	ldr	r2, [pc, #636]	@ (80088b4 <UART_SetConfig+0x568>)
 8008638:	4293      	cmp	r3, r2
 800863a:	d17a      	bne.n	8008732 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800863c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008640:	2b08      	cmp	r3, #8
 8008642:	d824      	bhi.n	800868e <UART_SetConfig+0x342>
 8008644:	a201      	add	r2, pc, #4	@ (adr r2, 800864c <UART_SetConfig+0x300>)
 8008646:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800864a:	bf00      	nop
 800864c:	08008671 	.word	0x08008671
 8008650:	0800868f 	.word	0x0800868f
 8008654:	08008679 	.word	0x08008679
 8008658:	0800868f 	.word	0x0800868f
 800865c:	0800867f 	.word	0x0800867f
 8008660:	0800868f 	.word	0x0800868f
 8008664:	0800868f 	.word	0x0800868f
 8008668:	0800868f 	.word	0x0800868f
 800866c:	08008687 	.word	0x08008687
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008670:	f7fc f9e6 	bl	8004a40 <HAL_RCC_GetPCLK1Freq>
 8008674:	61f8      	str	r0, [r7, #28]
        break;
 8008676:	e010      	b.n	800869a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008678:	4b8f      	ldr	r3, [pc, #572]	@ (80088b8 <UART_SetConfig+0x56c>)
 800867a:	61fb      	str	r3, [r7, #28]
        break;
 800867c:	e00d      	b.n	800869a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800867e:	f7fc f947 	bl	8004910 <HAL_RCC_GetSysClockFreq>
 8008682:	61f8      	str	r0, [r7, #28]
        break;
 8008684:	e009      	b.n	800869a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008686:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800868a:	61fb      	str	r3, [r7, #28]
        break;
 800868c:	e005      	b.n	800869a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800868e:	2300      	movs	r3, #0
 8008690:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008692:	2301      	movs	r3, #1
 8008694:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8008698:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800869a:	69fb      	ldr	r3, [r7, #28]
 800869c:	2b00      	cmp	r3, #0
 800869e:	f000 80fb 	beq.w	8008898 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	685a      	ldr	r2, [r3, #4]
 80086a6:	4613      	mov	r3, r2
 80086a8:	005b      	lsls	r3, r3, #1
 80086aa:	4413      	add	r3, r2
 80086ac:	69fa      	ldr	r2, [r7, #28]
 80086ae:	429a      	cmp	r2, r3
 80086b0:	d305      	bcc.n	80086be <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	685b      	ldr	r3, [r3, #4]
 80086b6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80086b8:	69fa      	ldr	r2, [r7, #28]
 80086ba:	429a      	cmp	r2, r3
 80086bc:	d903      	bls.n	80086c6 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80086be:	2301      	movs	r3, #1
 80086c0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80086c4:	e0e8      	b.n	8008898 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80086c6:	69fb      	ldr	r3, [r7, #28]
 80086c8:	2200      	movs	r2, #0
 80086ca:	461c      	mov	r4, r3
 80086cc:	4615      	mov	r5, r2
 80086ce:	f04f 0200 	mov.w	r2, #0
 80086d2:	f04f 0300 	mov.w	r3, #0
 80086d6:	022b      	lsls	r3, r5, #8
 80086d8:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80086dc:	0222      	lsls	r2, r4, #8
 80086de:	68f9      	ldr	r1, [r7, #12]
 80086e0:	6849      	ldr	r1, [r1, #4]
 80086e2:	0849      	lsrs	r1, r1, #1
 80086e4:	2000      	movs	r0, #0
 80086e6:	4688      	mov	r8, r1
 80086e8:	4681      	mov	r9, r0
 80086ea:	eb12 0a08 	adds.w	sl, r2, r8
 80086ee:	eb43 0b09 	adc.w	fp, r3, r9
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	685b      	ldr	r3, [r3, #4]
 80086f6:	2200      	movs	r2, #0
 80086f8:	603b      	str	r3, [r7, #0]
 80086fa:	607a      	str	r2, [r7, #4]
 80086fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008700:	4650      	mov	r0, sl
 8008702:	4659      	mov	r1, fp
 8008704:	f7f8 f9f2 	bl	8000aec <__aeabi_uldivmod>
 8008708:	4602      	mov	r2, r0
 800870a:	460b      	mov	r3, r1
 800870c:	4613      	mov	r3, r2
 800870e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008710:	69bb      	ldr	r3, [r7, #24]
 8008712:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008716:	d308      	bcc.n	800872a <UART_SetConfig+0x3de>
 8008718:	69bb      	ldr	r3, [r7, #24]
 800871a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800871e:	d204      	bcs.n	800872a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	69ba      	ldr	r2, [r7, #24]
 8008726:	60da      	str	r2, [r3, #12]
 8008728:	e0b6      	b.n	8008898 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800872a:	2301      	movs	r3, #1
 800872c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8008730:	e0b2      	b.n	8008898 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	69db      	ldr	r3, [r3, #28]
 8008736:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800873a:	d15e      	bne.n	80087fa <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800873c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008740:	2b08      	cmp	r3, #8
 8008742:	d828      	bhi.n	8008796 <UART_SetConfig+0x44a>
 8008744:	a201      	add	r2, pc, #4	@ (adr r2, 800874c <UART_SetConfig+0x400>)
 8008746:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800874a:	bf00      	nop
 800874c:	08008771 	.word	0x08008771
 8008750:	08008779 	.word	0x08008779
 8008754:	08008781 	.word	0x08008781
 8008758:	08008797 	.word	0x08008797
 800875c:	08008787 	.word	0x08008787
 8008760:	08008797 	.word	0x08008797
 8008764:	08008797 	.word	0x08008797
 8008768:	08008797 	.word	0x08008797
 800876c:	0800878f 	.word	0x0800878f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008770:	f7fc f966 	bl	8004a40 <HAL_RCC_GetPCLK1Freq>
 8008774:	61f8      	str	r0, [r7, #28]
        break;
 8008776:	e014      	b.n	80087a2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008778:	f7fc f978 	bl	8004a6c <HAL_RCC_GetPCLK2Freq>
 800877c:	61f8      	str	r0, [r7, #28]
        break;
 800877e:	e010      	b.n	80087a2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008780:	4b4d      	ldr	r3, [pc, #308]	@ (80088b8 <UART_SetConfig+0x56c>)
 8008782:	61fb      	str	r3, [r7, #28]
        break;
 8008784:	e00d      	b.n	80087a2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008786:	f7fc f8c3 	bl	8004910 <HAL_RCC_GetSysClockFreq>
 800878a:	61f8      	str	r0, [r7, #28]
        break;
 800878c:	e009      	b.n	80087a2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800878e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008792:	61fb      	str	r3, [r7, #28]
        break;
 8008794:	e005      	b.n	80087a2 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8008796:	2300      	movs	r3, #0
 8008798:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800879a:	2301      	movs	r3, #1
 800879c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80087a0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80087a2:	69fb      	ldr	r3, [r7, #28]
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d077      	beq.n	8008898 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80087a8:	69fb      	ldr	r3, [r7, #28]
 80087aa:	005a      	lsls	r2, r3, #1
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	685b      	ldr	r3, [r3, #4]
 80087b0:	085b      	lsrs	r3, r3, #1
 80087b2:	441a      	add	r2, r3
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	685b      	ldr	r3, [r3, #4]
 80087b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80087bc:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80087be:	69bb      	ldr	r3, [r7, #24]
 80087c0:	2b0f      	cmp	r3, #15
 80087c2:	d916      	bls.n	80087f2 <UART_SetConfig+0x4a6>
 80087c4:	69bb      	ldr	r3, [r7, #24]
 80087c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80087ca:	d212      	bcs.n	80087f2 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80087cc:	69bb      	ldr	r3, [r7, #24]
 80087ce:	b29b      	uxth	r3, r3
 80087d0:	f023 030f 	bic.w	r3, r3, #15
 80087d4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80087d6:	69bb      	ldr	r3, [r7, #24]
 80087d8:	085b      	lsrs	r3, r3, #1
 80087da:	b29b      	uxth	r3, r3
 80087dc:	f003 0307 	and.w	r3, r3, #7
 80087e0:	b29a      	uxth	r2, r3
 80087e2:	8afb      	ldrh	r3, [r7, #22]
 80087e4:	4313      	orrs	r3, r2
 80087e6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	8afa      	ldrh	r2, [r7, #22]
 80087ee:	60da      	str	r2, [r3, #12]
 80087f0:	e052      	b.n	8008898 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80087f2:	2301      	movs	r3, #1
 80087f4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80087f8:	e04e      	b.n	8008898 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80087fa:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80087fe:	2b08      	cmp	r3, #8
 8008800:	d827      	bhi.n	8008852 <UART_SetConfig+0x506>
 8008802:	a201      	add	r2, pc, #4	@ (adr r2, 8008808 <UART_SetConfig+0x4bc>)
 8008804:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008808:	0800882d 	.word	0x0800882d
 800880c:	08008835 	.word	0x08008835
 8008810:	0800883d 	.word	0x0800883d
 8008814:	08008853 	.word	0x08008853
 8008818:	08008843 	.word	0x08008843
 800881c:	08008853 	.word	0x08008853
 8008820:	08008853 	.word	0x08008853
 8008824:	08008853 	.word	0x08008853
 8008828:	0800884b 	.word	0x0800884b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800882c:	f7fc f908 	bl	8004a40 <HAL_RCC_GetPCLK1Freq>
 8008830:	61f8      	str	r0, [r7, #28]
        break;
 8008832:	e014      	b.n	800885e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008834:	f7fc f91a 	bl	8004a6c <HAL_RCC_GetPCLK2Freq>
 8008838:	61f8      	str	r0, [r7, #28]
        break;
 800883a:	e010      	b.n	800885e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800883c:	4b1e      	ldr	r3, [pc, #120]	@ (80088b8 <UART_SetConfig+0x56c>)
 800883e:	61fb      	str	r3, [r7, #28]
        break;
 8008840:	e00d      	b.n	800885e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008842:	f7fc f865 	bl	8004910 <HAL_RCC_GetSysClockFreq>
 8008846:	61f8      	str	r0, [r7, #28]
        break;
 8008848:	e009      	b.n	800885e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800884a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800884e:	61fb      	str	r3, [r7, #28]
        break;
 8008850:	e005      	b.n	800885e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8008852:	2300      	movs	r3, #0
 8008854:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008856:	2301      	movs	r3, #1
 8008858:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800885c:	bf00      	nop
    }

    if (pclk != 0U)
 800885e:	69fb      	ldr	r3, [r7, #28]
 8008860:	2b00      	cmp	r3, #0
 8008862:	d019      	beq.n	8008898 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	685b      	ldr	r3, [r3, #4]
 8008868:	085a      	lsrs	r2, r3, #1
 800886a:	69fb      	ldr	r3, [r7, #28]
 800886c:	441a      	add	r2, r3
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	685b      	ldr	r3, [r3, #4]
 8008872:	fbb2 f3f3 	udiv	r3, r2, r3
 8008876:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008878:	69bb      	ldr	r3, [r7, #24]
 800887a:	2b0f      	cmp	r3, #15
 800887c:	d909      	bls.n	8008892 <UART_SetConfig+0x546>
 800887e:	69bb      	ldr	r3, [r7, #24]
 8008880:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008884:	d205      	bcs.n	8008892 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008886:	69bb      	ldr	r3, [r7, #24]
 8008888:	b29a      	uxth	r2, r3
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	60da      	str	r2, [r3, #12]
 8008890:	e002      	b.n	8008898 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8008892:	2301      	movs	r3, #1
 8008894:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	2200      	movs	r2, #0
 800889c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	2200      	movs	r2, #0
 80088a2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80088a4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80088a8:	4618      	mov	r0, r3
 80088aa:	3728      	adds	r7, #40	@ 0x28
 80088ac:	46bd      	mov	sp, r7
 80088ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80088b2:	bf00      	nop
 80088b4:	40008000 	.word	0x40008000
 80088b8:	00f42400 	.word	0x00f42400

080088bc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80088bc:	b480      	push	{r7}
 80088be:	b083      	sub	sp, #12
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088c8:	f003 0308 	and.w	r3, r3, #8
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d00a      	beq.n	80088e6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	685b      	ldr	r3, [r3, #4]
 80088d6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	430a      	orrs	r2, r1
 80088e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088ea:	f003 0301 	and.w	r3, r3, #1
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d00a      	beq.n	8008908 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	685b      	ldr	r3, [r3, #4]
 80088f8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	430a      	orrs	r2, r1
 8008906:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800890c:	f003 0302 	and.w	r3, r3, #2
 8008910:	2b00      	cmp	r3, #0
 8008912:	d00a      	beq.n	800892a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	685b      	ldr	r3, [r3, #4]
 800891a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	430a      	orrs	r2, r1
 8008928:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800892e:	f003 0304 	and.w	r3, r3, #4
 8008932:	2b00      	cmp	r3, #0
 8008934:	d00a      	beq.n	800894c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	685b      	ldr	r3, [r3, #4]
 800893c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	430a      	orrs	r2, r1
 800894a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008950:	f003 0310 	and.w	r3, r3, #16
 8008954:	2b00      	cmp	r3, #0
 8008956:	d00a      	beq.n	800896e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	689b      	ldr	r3, [r3, #8]
 800895e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	430a      	orrs	r2, r1
 800896c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008972:	f003 0320 	and.w	r3, r3, #32
 8008976:	2b00      	cmp	r3, #0
 8008978:	d00a      	beq.n	8008990 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	689b      	ldr	r3, [r3, #8]
 8008980:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	430a      	orrs	r2, r1
 800898e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008994:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008998:	2b00      	cmp	r3, #0
 800899a:	d01a      	beq.n	80089d2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	685b      	ldr	r3, [r3, #4]
 80089a2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	430a      	orrs	r2, r1
 80089b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80089ba:	d10a      	bne.n	80089d2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	685b      	ldr	r3, [r3, #4]
 80089c2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	430a      	orrs	r2, r1
 80089d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d00a      	beq.n	80089f4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	685b      	ldr	r3, [r3, #4]
 80089e4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	430a      	orrs	r2, r1
 80089f2:	605a      	str	r2, [r3, #4]
  }
}
 80089f4:	bf00      	nop
 80089f6:	370c      	adds	r7, #12
 80089f8:	46bd      	mov	sp, r7
 80089fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089fe:	4770      	bx	lr

08008a00 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008a00:	b580      	push	{r7, lr}
 8008a02:	b098      	sub	sp, #96	@ 0x60
 8008a04:	af02      	add	r7, sp, #8
 8008a06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	2200      	movs	r2, #0
 8008a0c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008a10:	f7f9 fd74 	bl	80024fc <HAL_GetTick>
 8008a14:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	f003 0308 	and.w	r3, r3, #8
 8008a20:	2b08      	cmp	r3, #8
 8008a22:	d12e      	bne.n	8008a82 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008a24:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008a28:	9300      	str	r3, [sp, #0]
 8008a2a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008a2c:	2200      	movs	r2, #0
 8008a2e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008a32:	6878      	ldr	r0, [r7, #4]
 8008a34:	f000 f88c 	bl	8008b50 <UART_WaitOnFlagUntilTimeout>
 8008a38:	4603      	mov	r3, r0
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d021      	beq.n	8008a82 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a46:	e853 3f00 	ldrex	r3, [r3]
 8008a4a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008a4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a4e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008a52:	653b      	str	r3, [r7, #80]	@ 0x50
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	461a      	mov	r2, r3
 8008a5a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008a5c:	647b      	str	r3, [r7, #68]	@ 0x44
 8008a5e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a60:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008a62:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008a64:	e841 2300 	strex	r3, r2, [r1]
 8008a68:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008a6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d1e6      	bne.n	8008a3e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	2220      	movs	r2, #32
 8008a74:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	2200      	movs	r2, #0
 8008a7a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008a7e:	2303      	movs	r3, #3
 8008a80:	e062      	b.n	8008b48 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	f003 0304 	and.w	r3, r3, #4
 8008a8c:	2b04      	cmp	r3, #4
 8008a8e:	d149      	bne.n	8008b24 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008a90:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008a94:	9300      	str	r3, [sp, #0]
 8008a96:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008a98:	2200      	movs	r2, #0
 8008a9a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008a9e:	6878      	ldr	r0, [r7, #4]
 8008aa0:	f000 f856 	bl	8008b50 <UART_WaitOnFlagUntilTimeout>
 8008aa4:	4603      	mov	r3, r0
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d03c      	beq.n	8008b24 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ab2:	e853 3f00 	ldrex	r3, [r3]
 8008ab6:	623b      	str	r3, [r7, #32]
   return(result);
 8008ab8:	6a3b      	ldr	r3, [r7, #32]
 8008aba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008abe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	461a      	mov	r2, r3
 8008ac6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008ac8:	633b      	str	r3, [r7, #48]	@ 0x30
 8008aca:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008acc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008ace:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ad0:	e841 2300 	strex	r3, r2, [r1]
 8008ad4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008ad6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d1e6      	bne.n	8008aaa <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	3308      	adds	r3, #8
 8008ae2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ae4:	693b      	ldr	r3, [r7, #16]
 8008ae6:	e853 3f00 	ldrex	r3, [r3]
 8008aea:	60fb      	str	r3, [r7, #12]
   return(result);
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	f023 0301 	bic.w	r3, r3, #1
 8008af2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	3308      	adds	r3, #8
 8008afa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008afc:	61fa      	str	r2, [r7, #28]
 8008afe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b00:	69b9      	ldr	r1, [r7, #24]
 8008b02:	69fa      	ldr	r2, [r7, #28]
 8008b04:	e841 2300 	strex	r3, r2, [r1]
 8008b08:	617b      	str	r3, [r7, #20]
   return(result);
 8008b0a:	697b      	ldr	r3, [r7, #20]
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d1e5      	bne.n	8008adc <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	2220      	movs	r2, #32
 8008b14:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	2200      	movs	r2, #0
 8008b1c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008b20:	2303      	movs	r3, #3
 8008b22:	e011      	b.n	8008b48 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	2220      	movs	r2, #32
 8008b28:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	2220      	movs	r2, #32
 8008b2e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	2200      	movs	r2, #0
 8008b36:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	2200      	movs	r2, #0
 8008b3c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	2200      	movs	r2, #0
 8008b42:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8008b46:	2300      	movs	r3, #0
}
 8008b48:	4618      	mov	r0, r3
 8008b4a:	3758      	adds	r7, #88	@ 0x58
 8008b4c:	46bd      	mov	sp, r7
 8008b4e:	bd80      	pop	{r7, pc}

08008b50 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008b50:	b580      	push	{r7, lr}
 8008b52:	b084      	sub	sp, #16
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	60f8      	str	r0, [r7, #12]
 8008b58:	60b9      	str	r1, [r7, #8]
 8008b5a:	603b      	str	r3, [r7, #0]
 8008b5c:	4613      	mov	r3, r2
 8008b5e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008b60:	e04f      	b.n	8008c02 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008b62:	69bb      	ldr	r3, [r7, #24]
 8008b64:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008b68:	d04b      	beq.n	8008c02 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008b6a:	f7f9 fcc7 	bl	80024fc <HAL_GetTick>
 8008b6e:	4602      	mov	r2, r0
 8008b70:	683b      	ldr	r3, [r7, #0]
 8008b72:	1ad3      	subs	r3, r2, r3
 8008b74:	69ba      	ldr	r2, [r7, #24]
 8008b76:	429a      	cmp	r2, r3
 8008b78:	d302      	bcc.n	8008b80 <UART_WaitOnFlagUntilTimeout+0x30>
 8008b7a:	69bb      	ldr	r3, [r7, #24]
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d101      	bne.n	8008b84 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008b80:	2303      	movs	r3, #3
 8008b82:	e04e      	b.n	8008c22 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	f003 0304 	and.w	r3, r3, #4
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d037      	beq.n	8008c02 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008b92:	68bb      	ldr	r3, [r7, #8]
 8008b94:	2b80      	cmp	r3, #128	@ 0x80
 8008b96:	d034      	beq.n	8008c02 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008b98:	68bb      	ldr	r3, [r7, #8]
 8008b9a:	2b40      	cmp	r3, #64	@ 0x40
 8008b9c:	d031      	beq.n	8008c02 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	69db      	ldr	r3, [r3, #28]
 8008ba4:	f003 0308 	and.w	r3, r3, #8
 8008ba8:	2b08      	cmp	r3, #8
 8008baa:	d110      	bne.n	8008bce <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	2208      	movs	r2, #8
 8008bb2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008bb4:	68f8      	ldr	r0, [r7, #12]
 8008bb6:	f000 f838 	bl	8008c2a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	2208      	movs	r2, #8
 8008bbe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	2200      	movs	r2, #0
 8008bc6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8008bca:	2301      	movs	r3, #1
 8008bcc:	e029      	b.n	8008c22 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	69db      	ldr	r3, [r3, #28]
 8008bd4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008bd8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008bdc:	d111      	bne.n	8008c02 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008be6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008be8:	68f8      	ldr	r0, [r7, #12]
 8008bea:	f000 f81e 	bl	8008c2a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	2220      	movs	r2, #32
 8008bf2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	2200      	movs	r2, #0
 8008bfa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8008bfe:	2303      	movs	r3, #3
 8008c00:	e00f      	b.n	8008c22 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	69da      	ldr	r2, [r3, #28]
 8008c08:	68bb      	ldr	r3, [r7, #8]
 8008c0a:	4013      	ands	r3, r2
 8008c0c:	68ba      	ldr	r2, [r7, #8]
 8008c0e:	429a      	cmp	r2, r3
 8008c10:	bf0c      	ite	eq
 8008c12:	2301      	moveq	r3, #1
 8008c14:	2300      	movne	r3, #0
 8008c16:	b2db      	uxtb	r3, r3
 8008c18:	461a      	mov	r2, r3
 8008c1a:	79fb      	ldrb	r3, [r7, #7]
 8008c1c:	429a      	cmp	r2, r3
 8008c1e:	d0a0      	beq.n	8008b62 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008c20:	2300      	movs	r3, #0
}
 8008c22:	4618      	mov	r0, r3
 8008c24:	3710      	adds	r7, #16
 8008c26:	46bd      	mov	sp, r7
 8008c28:	bd80      	pop	{r7, pc}

08008c2a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008c2a:	b480      	push	{r7}
 8008c2c:	b095      	sub	sp, #84	@ 0x54
 8008c2e:	af00      	add	r7, sp, #0
 8008c30:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c3a:	e853 3f00 	ldrex	r3, [r3]
 8008c3e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008c40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c42:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008c46:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	461a      	mov	r2, r3
 8008c4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008c50:	643b      	str	r3, [r7, #64]	@ 0x40
 8008c52:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c54:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008c56:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008c58:	e841 2300 	strex	r3, r2, [r1]
 8008c5c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008c5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d1e6      	bne.n	8008c32 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	3308      	adds	r3, #8
 8008c6a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c6c:	6a3b      	ldr	r3, [r7, #32]
 8008c6e:	e853 3f00 	ldrex	r3, [r3]
 8008c72:	61fb      	str	r3, [r7, #28]
   return(result);
 8008c74:	69fb      	ldr	r3, [r7, #28]
 8008c76:	f023 0301 	bic.w	r3, r3, #1
 8008c7a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	3308      	adds	r3, #8
 8008c82:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008c84:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008c86:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c88:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008c8a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008c8c:	e841 2300 	strex	r3, r2, [r1]
 8008c90:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008c92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d1e5      	bne.n	8008c64 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008c9c:	2b01      	cmp	r3, #1
 8008c9e:	d118      	bne.n	8008cd2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	e853 3f00 	ldrex	r3, [r3]
 8008cac:	60bb      	str	r3, [r7, #8]
   return(result);
 8008cae:	68bb      	ldr	r3, [r7, #8]
 8008cb0:	f023 0310 	bic.w	r3, r3, #16
 8008cb4:	647b      	str	r3, [r7, #68]	@ 0x44
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	461a      	mov	r2, r3
 8008cbc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008cbe:	61bb      	str	r3, [r7, #24]
 8008cc0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cc2:	6979      	ldr	r1, [r7, #20]
 8008cc4:	69ba      	ldr	r2, [r7, #24]
 8008cc6:	e841 2300 	strex	r3, r2, [r1]
 8008cca:	613b      	str	r3, [r7, #16]
   return(result);
 8008ccc:	693b      	ldr	r3, [r7, #16]
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d1e6      	bne.n	8008ca0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	2220      	movs	r2, #32
 8008cd6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	2200      	movs	r2, #0
 8008cde:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	2200      	movs	r2, #0
 8008ce4:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8008ce6:	bf00      	nop
 8008ce8:	3754      	adds	r7, #84	@ 0x54
 8008cea:	46bd      	mov	sp, r7
 8008cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf0:	4770      	bx	lr

08008cf2 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008cf2:	b084      	sub	sp, #16
 8008cf4:	b580      	push	{r7, lr}
 8008cf6:	b084      	sub	sp, #16
 8008cf8:	af00      	add	r7, sp, #0
 8008cfa:	6078      	str	r0, [r7, #4]
 8008cfc:	f107 001c 	add.w	r0, r7, #28
 8008d00:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	68db      	ldr	r3, [r3, #12]
 8008d08:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8008d10:	6878      	ldr	r0, [r7, #4]
 8008d12:	f000 fa69 	bl	80091e8 <USB_CoreReset>
 8008d16:	4603      	mov	r3, r0
 8008d18:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8008d1a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d106      	bne.n	8008d30 <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d26:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	639a      	str	r2, [r3, #56]	@ 0x38
 8008d2e:	e005      	b.n	8008d3c <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d34:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 8008d3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d3e:	4618      	mov	r0, r3
 8008d40:	3710      	adds	r7, #16
 8008d42:	46bd      	mov	sp, r7
 8008d44:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008d48:	b004      	add	sp, #16
 8008d4a:	4770      	bx	lr

08008d4c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008d4c:	b480      	push	{r7}
 8008d4e:	b083      	sub	sp, #12
 8008d50:	af00      	add	r7, sp, #0
 8008d52:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	689b      	ldr	r3, [r3, #8]
 8008d58:	f023 0201 	bic.w	r2, r3, #1
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008d60:	2300      	movs	r3, #0
}
 8008d62:	4618      	mov	r0, r3
 8008d64:	370c      	adds	r7, #12
 8008d66:	46bd      	mov	sp, r7
 8008d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d6c:	4770      	bx	lr

08008d6e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8008d6e:	b580      	push	{r7, lr}
 8008d70:	b084      	sub	sp, #16
 8008d72:	af00      	add	r7, sp, #0
 8008d74:	6078      	str	r0, [r7, #4]
 8008d76:	460b      	mov	r3, r1
 8008d78:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008d7a:	2300      	movs	r3, #0
 8008d7c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	68db      	ldr	r3, [r3, #12]
 8008d82:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008d8a:	78fb      	ldrb	r3, [r7, #3]
 8008d8c:	2b01      	cmp	r3, #1
 8008d8e:	d115      	bne.n	8008dbc <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	68db      	ldr	r3, [r3, #12]
 8008d94:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008d9c:	200a      	movs	r0, #10
 8008d9e:	f7f9 fbb9 	bl	8002514 <HAL_Delay>
      ms += 10U;
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	330a      	adds	r3, #10
 8008da6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008da8:	6878      	ldr	r0, [r7, #4]
 8008daa:	f000 fa0f 	bl	80091cc <USB_GetMode>
 8008dae:	4603      	mov	r3, r0
 8008db0:	2b01      	cmp	r3, #1
 8008db2:	d01e      	beq.n	8008df2 <USB_SetCurrentMode+0x84>
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	2bc7      	cmp	r3, #199	@ 0xc7
 8008db8:	d9f0      	bls.n	8008d9c <USB_SetCurrentMode+0x2e>
 8008dba:	e01a      	b.n	8008df2 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008dbc:	78fb      	ldrb	r3, [r7, #3]
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d115      	bne.n	8008dee <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	68db      	ldr	r3, [r3, #12]
 8008dc6:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008dce:	200a      	movs	r0, #10
 8008dd0:	f7f9 fba0 	bl	8002514 <HAL_Delay>
      ms += 10U;
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	330a      	adds	r3, #10
 8008dd8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008dda:	6878      	ldr	r0, [r7, #4]
 8008ddc:	f000 f9f6 	bl	80091cc <USB_GetMode>
 8008de0:	4603      	mov	r3, r0
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d005      	beq.n	8008df2 <USB_SetCurrentMode+0x84>
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	2bc7      	cmp	r3, #199	@ 0xc7
 8008dea:	d9f0      	bls.n	8008dce <USB_SetCurrentMode+0x60>
 8008dec:	e001      	b.n	8008df2 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008dee:	2301      	movs	r3, #1
 8008df0:	e005      	b.n	8008dfe <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	2bc8      	cmp	r3, #200	@ 0xc8
 8008df6:	d101      	bne.n	8008dfc <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008df8:	2301      	movs	r3, #1
 8008dfa:	e000      	b.n	8008dfe <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008dfc:	2300      	movs	r3, #0
}
 8008dfe:	4618      	mov	r0, r3
 8008e00:	3710      	adds	r7, #16
 8008e02:	46bd      	mov	sp, r7
 8008e04:	bd80      	pop	{r7, pc}
	...

08008e08 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008e08:	b084      	sub	sp, #16
 8008e0a:	b580      	push	{r7, lr}
 8008e0c:	b086      	sub	sp, #24
 8008e0e:	af00      	add	r7, sp, #0
 8008e10:	6078      	str	r0, [r7, #4]
 8008e12:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8008e16:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008e1a:	2300      	movs	r3, #0
 8008e1c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008e22:	2300      	movs	r3, #0
 8008e24:	613b      	str	r3, [r7, #16]
 8008e26:	e009      	b.n	8008e3c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008e28:	687a      	ldr	r2, [r7, #4]
 8008e2a:	693b      	ldr	r3, [r7, #16]
 8008e2c:	3340      	adds	r3, #64	@ 0x40
 8008e2e:	009b      	lsls	r3, r3, #2
 8008e30:	4413      	add	r3, r2
 8008e32:	2200      	movs	r2, #0
 8008e34:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008e36:	693b      	ldr	r3, [r7, #16]
 8008e38:	3301      	adds	r3, #1
 8008e3a:	613b      	str	r3, [r7, #16]
 8008e3c:	693b      	ldr	r3, [r7, #16]
 8008e3e:	2b0e      	cmp	r3, #14
 8008e40:	d9f2      	bls.n	8008e28 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008e42:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d11c      	bne.n	8008e84 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008e50:	685b      	ldr	r3, [r3, #4]
 8008e52:	68fa      	ldr	r2, [r7, #12]
 8008e54:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008e58:	f043 0302 	orr.w	r3, r3, #2
 8008e5c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e62:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	601a      	str	r2, [r3, #0]
 8008e82:	e005      	b.n	8008e90 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e88:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008e96:	461a      	mov	r2, r3
 8008e98:	2300      	movs	r3, #0
 8008e9a:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008e9c:	2103      	movs	r1, #3
 8008e9e:	6878      	ldr	r0, [r7, #4]
 8008ea0:	f000 f95a 	bl	8009158 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008ea4:	2110      	movs	r1, #16
 8008ea6:	6878      	ldr	r0, [r7, #4]
 8008ea8:	f000 f8f6 	bl	8009098 <USB_FlushTxFifo>
 8008eac:	4603      	mov	r3, r0
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d001      	beq.n	8008eb6 <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 8008eb2:	2301      	movs	r3, #1
 8008eb4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008eb6:	6878      	ldr	r0, [r7, #4]
 8008eb8:	f000 f920 	bl	80090fc <USB_FlushRxFifo>
 8008ebc:	4603      	mov	r3, r0
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d001      	beq.n	8008ec6 <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 8008ec2:	2301      	movs	r3, #1
 8008ec4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008ecc:	461a      	mov	r2, r3
 8008ece:	2300      	movs	r3, #0
 8008ed0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008ed8:	461a      	mov	r2, r3
 8008eda:	2300      	movs	r3, #0
 8008edc:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008ee4:	461a      	mov	r2, r3
 8008ee6:	2300      	movs	r3, #0
 8008ee8:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008eea:	2300      	movs	r3, #0
 8008eec:	613b      	str	r3, [r7, #16]
 8008eee:	e043      	b.n	8008f78 <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008ef0:	693b      	ldr	r3, [r7, #16]
 8008ef2:	015a      	lsls	r2, r3, #5
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	4413      	add	r3, r2
 8008ef8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008f02:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008f06:	d118      	bne.n	8008f3a <USB_DevInit+0x132>
    {
      if (i == 0U)
 8008f08:	693b      	ldr	r3, [r7, #16]
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d10a      	bne.n	8008f24 <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008f0e:	693b      	ldr	r3, [r7, #16]
 8008f10:	015a      	lsls	r2, r3, #5
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	4413      	add	r3, r2
 8008f16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f1a:	461a      	mov	r2, r3
 8008f1c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008f20:	6013      	str	r3, [r2, #0]
 8008f22:	e013      	b.n	8008f4c <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008f24:	693b      	ldr	r3, [r7, #16]
 8008f26:	015a      	lsls	r2, r3, #5
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	4413      	add	r3, r2
 8008f2c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f30:	461a      	mov	r2, r3
 8008f32:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008f36:	6013      	str	r3, [r2, #0]
 8008f38:	e008      	b.n	8008f4c <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008f3a:	693b      	ldr	r3, [r7, #16]
 8008f3c:	015a      	lsls	r2, r3, #5
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	4413      	add	r3, r2
 8008f42:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f46:	461a      	mov	r2, r3
 8008f48:	2300      	movs	r3, #0
 8008f4a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008f4c:	693b      	ldr	r3, [r7, #16]
 8008f4e:	015a      	lsls	r2, r3, #5
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	4413      	add	r3, r2
 8008f54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f58:	461a      	mov	r2, r3
 8008f5a:	2300      	movs	r3, #0
 8008f5c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008f5e:	693b      	ldr	r3, [r7, #16]
 8008f60:	015a      	lsls	r2, r3, #5
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	4413      	add	r3, r2
 8008f66:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f6a:	461a      	mov	r2, r3
 8008f6c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008f70:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008f72:	693b      	ldr	r3, [r7, #16]
 8008f74:	3301      	adds	r3, #1
 8008f76:	613b      	str	r3, [r7, #16]
 8008f78:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008f7c:	461a      	mov	r2, r3
 8008f7e:	693b      	ldr	r3, [r7, #16]
 8008f80:	4293      	cmp	r3, r2
 8008f82:	d3b5      	bcc.n	8008ef0 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008f84:	2300      	movs	r3, #0
 8008f86:	613b      	str	r3, [r7, #16]
 8008f88:	e043      	b.n	8009012 <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008f8a:	693b      	ldr	r3, [r7, #16]
 8008f8c:	015a      	lsls	r2, r3, #5
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	4413      	add	r3, r2
 8008f92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008f9c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008fa0:	d118      	bne.n	8008fd4 <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 8008fa2:	693b      	ldr	r3, [r7, #16]
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d10a      	bne.n	8008fbe <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008fa8:	693b      	ldr	r3, [r7, #16]
 8008faa:	015a      	lsls	r2, r3, #5
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	4413      	add	r3, r2
 8008fb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008fb4:	461a      	mov	r2, r3
 8008fb6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008fba:	6013      	str	r3, [r2, #0]
 8008fbc:	e013      	b.n	8008fe6 <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008fbe:	693b      	ldr	r3, [r7, #16]
 8008fc0:	015a      	lsls	r2, r3, #5
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	4413      	add	r3, r2
 8008fc6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008fca:	461a      	mov	r2, r3
 8008fcc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008fd0:	6013      	str	r3, [r2, #0]
 8008fd2:	e008      	b.n	8008fe6 <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008fd4:	693b      	ldr	r3, [r7, #16]
 8008fd6:	015a      	lsls	r2, r3, #5
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	4413      	add	r3, r2
 8008fdc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008fe0:	461a      	mov	r2, r3
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008fe6:	693b      	ldr	r3, [r7, #16]
 8008fe8:	015a      	lsls	r2, r3, #5
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	4413      	add	r3, r2
 8008fee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ff2:	461a      	mov	r2, r3
 8008ff4:	2300      	movs	r3, #0
 8008ff6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008ff8:	693b      	ldr	r3, [r7, #16]
 8008ffa:	015a      	lsls	r2, r3, #5
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	4413      	add	r3, r2
 8009000:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009004:	461a      	mov	r2, r3
 8009006:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800900a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800900c:	693b      	ldr	r3, [r7, #16]
 800900e:	3301      	adds	r3, #1
 8009010:	613b      	str	r3, [r7, #16]
 8009012:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8009016:	461a      	mov	r2, r3
 8009018:	693b      	ldr	r3, [r7, #16]
 800901a:	4293      	cmp	r3, r2
 800901c:	d3b5      	bcc.n	8008f8a <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009024:	691b      	ldr	r3, [r3, #16]
 8009026:	68fa      	ldr	r2, [r7, #12]
 8009028:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800902c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009030:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	2200      	movs	r2, #0
 8009036:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800903e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	699b      	ldr	r3, [r3, #24]
 8009044:	f043 0210 	orr.w	r2, r3, #16
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	699a      	ldr	r2, [r3, #24]
 8009050:	4b10      	ldr	r3, [pc, #64]	@ (8009094 <USB_DevInit+0x28c>)
 8009052:	4313      	orrs	r3, r2
 8009054:	687a      	ldr	r2, [r7, #4]
 8009056:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009058:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800905c:	2b00      	cmp	r3, #0
 800905e:	d005      	beq.n	800906c <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	699b      	ldr	r3, [r3, #24]
 8009064:	f043 0208 	orr.w	r2, r3, #8
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800906c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009070:	2b01      	cmp	r3, #1
 8009072:	d107      	bne.n	8009084 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	699b      	ldr	r3, [r3, #24]
 8009078:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800907c:	f043 0304 	orr.w	r3, r3, #4
 8009080:	687a      	ldr	r2, [r7, #4]
 8009082:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009084:	7dfb      	ldrb	r3, [r7, #23]
}
 8009086:	4618      	mov	r0, r3
 8009088:	3718      	adds	r7, #24
 800908a:	46bd      	mov	sp, r7
 800908c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009090:	b004      	add	sp, #16
 8009092:	4770      	bx	lr
 8009094:	803c3800 	.word	0x803c3800

08009098 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009098:	b480      	push	{r7}
 800909a:	b085      	sub	sp, #20
 800909c:	af00      	add	r7, sp, #0
 800909e:	6078      	str	r0, [r7, #4]
 80090a0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80090a2:	2300      	movs	r3, #0
 80090a4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	3301      	adds	r3, #1
 80090aa:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80090b2:	d901      	bls.n	80090b8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80090b4:	2303      	movs	r3, #3
 80090b6:	e01b      	b.n	80090f0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	691b      	ldr	r3, [r3, #16]
 80090bc:	2b00      	cmp	r3, #0
 80090be:	daf2      	bge.n	80090a6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80090c0:	2300      	movs	r3, #0
 80090c2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80090c4:	683b      	ldr	r3, [r7, #0]
 80090c6:	019b      	lsls	r3, r3, #6
 80090c8:	f043 0220 	orr.w	r2, r3, #32
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	3301      	adds	r3, #1
 80090d4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80090dc:	d901      	bls.n	80090e2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80090de:	2303      	movs	r3, #3
 80090e0:	e006      	b.n	80090f0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	691b      	ldr	r3, [r3, #16]
 80090e6:	f003 0320 	and.w	r3, r3, #32
 80090ea:	2b20      	cmp	r3, #32
 80090ec:	d0f0      	beq.n	80090d0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80090ee:	2300      	movs	r3, #0
}
 80090f0:	4618      	mov	r0, r3
 80090f2:	3714      	adds	r7, #20
 80090f4:	46bd      	mov	sp, r7
 80090f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090fa:	4770      	bx	lr

080090fc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80090fc:	b480      	push	{r7}
 80090fe:	b085      	sub	sp, #20
 8009100:	af00      	add	r7, sp, #0
 8009102:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009104:	2300      	movs	r3, #0
 8009106:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	3301      	adds	r3, #1
 800910c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009114:	d901      	bls.n	800911a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8009116:	2303      	movs	r3, #3
 8009118:	e018      	b.n	800914c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	691b      	ldr	r3, [r3, #16]
 800911e:	2b00      	cmp	r3, #0
 8009120:	daf2      	bge.n	8009108 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8009122:	2300      	movs	r3, #0
 8009124:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	2210      	movs	r2, #16
 800912a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	3301      	adds	r3, #1
 8009130:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009138:	d901      	bls.n	800913e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800913a:	2303      	movs	r3, #3
 800913c:	e006      	b.n	800914c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	691b      	ldr	r3, [r3, #16]
 8009142:	f003 0310 	and.w	r3, r3, #16
 8009146:	2b10      	cmp	r3, #16
 8009148:	d0f0      	beq.n	800912c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800914a:	2300      	movs	r3, #0
}
 800914c:	4618      	mov	r0, r3
 800914e:	3714      	adds	r7, #20
 8009150:	46bd      	mov	sp, r7
 8009152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009156:	4770      	bx	lr

08009158 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009158:	b480      	push	{r7}
 800915a:	b085      	sub	sp, #20
 800915c:	af00      	add	r7, sp, #0
 800915e:	6078      	str	r0, [r7, #4]
 8009160:	460b      	mov	r3, r1
 8009162:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800916e:	681a      	ldr	r2, [r3, #0]
 8009170:	78fb      	ldrb	r3, [r7, #3]
 8009172:	68f9      	ldr	r1, [r7, #12]
 8009174:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009178:	4313      	orrs	r3, r2
 800917a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800917c:	2300      	movs	r3, #0
}
 800917e:	4618      	mov	r0, r3
 8009180:	3714      	adds	r7, #20
 8009182:	46bd      	mov	sp, r7
 8009184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009188:	4770      	bx	lr

0800918a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800918a:	b480      	push	{r7}
 800918c:	b085      	sub	sp, #20
 800918e:	af00      	add	r7, sp, #0
 8009190:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	68fa      	ldr	r2, [r7, #12]
 80091a0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80091a4:	f023 0303 	bic.w	r3, r3, #3
 80091a8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80091b0:	685b      	ldr	r3, [r3, #4]
 80091b2:	68fa      	ldr	r2, [r7, #12]
 80091b4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80091b8:	f043 0302 	orr.w	r3, r3, #2
 80091bc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80091be:	2300      	movs	r3, #0
}
 80091c0:	4618      	mov	r0, r3
 80091c2:	3714      	adds	r7, #20
 80091c4:	46bd      	mov	sp, r7
 80091c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ca:	4770      	bx	lr

080091cc <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80091cc:	b480      	push	{r7}
 80091ce:	b083      	sub	sp, #12
 80091d0:	af00      	add	r7, sp, #0
 80091d2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	695b      	ldr	r3, [r3, #20]
 80091d8:	f003 0301 	and.w	r3, r3, #1
}
 80091dc:	4618      	mov	r0, r3
 80091de:	370c      	adds	r7, #12
 80091e0:	46bd      	mov	sp, r7
 80091e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e6:	4770      	bx	lr

080091e8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80091e8:	b480      	push	{r7}
 80091ea:	b085      	sub	sp, #20
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80091f0:	2300      	movs	r3, #0
 80091f2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	3301      	adds	r3, #1
 80091f8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009200:	d901      	bls.n	8009206 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009202:	2303      	movs	r3, #3
 8009204:	e01b      	b.n	800923e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	691b      	ldr	r3, [r3, #16]
 800920a:	2b00      	cmp	r3, #0
 800920c:	daf2      	bge.n	80091f4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800920e:	2300      	movs	r3, #0
 8009210:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	691b      	ldr	r3, [r3, #16]
 8009216:	f043 0201 	orr.w	r2, r3, #1
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	3301      	adds	r3, #1
 8009222:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800922a:	d901      	bls.n	8009230 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800922c:	2303      	movs	r3, #3
 800922e:	e006      	b.n	800923e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	691b      	ldr	r3, [r3, #16]
 8009234:	f003 0301 	and.w	r3, r3, #1
 8009238:	2b01      	cmp	r3, #1
 800923a:	d0f0      	beq.n	800921e <USB_CoreReset+0x36>

  return HAL_OK;
 800923c:	2300      	movs	r3, #0
}
 800923e:	4618      	mov	r0, r3
 8009240:	3714      	adds	r7, #20
 8009242:	46bd      	mov	sp, r7
 8009244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009248:	4770      	bx	lr

0800924a <spi_send_bytes>:

// ---------------------------------------------------------------------------
// Transfert SPI bas niveau
// ---------------------------------------------------------------------------
int spi_send_bytes(mcp23s17_handle_t *h, const uint8_t *tx, uint8_t *rx, uint16_t len)
{
 800924a:	b590      	push	{r4, r7, lr}
 800924c:	b085      	sub	sp, #20
 800924e:	af00      	add	r7, sp, #0
 8009250:	60f8      	str	r0, [r7, #12]
 8009252:	60b9      	str	r1, [r7, #8]
 8009254:	607a      	str	r2, [r7, #4]
 8009256:	807b      	strh	r3, [r7, #2]
	if (!h || !h->spi_transmit || !h->cs_low || !h->cs_high) return 0;
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	2b00      	cmp	r3, #0
 800925c:	d00b      	beq.n	8009276 <spi_send_bytes+0x2c>
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	695b      	ldr	r3, [r3, #20]
 8009262:	2b00      	cmp	r3, #0
 8009264:	d007      	beq.n	8009276 <spi_send_bytes+0x2c>
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	689b      	ldr	r3, [r3, #8]
 800926a:	2b00      	cmp	r3, #0
 800926c:	d003      	beq.n	8009276 <spi_send_bytes+0x2c>
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	68db      	ldr	r3, [r3, #12]
 8009272:	2b00      	cmp	r3, #0
 8009274:	d101      	bne.n	800927a <spi_send_bytes+0x30>
 8009276:	2300      	movs	r3, #0
 8009278:	e014      	b.n	80092a4 <spi_send_bytes+0x5a>

	h->cs_low(h->user_data);
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	689b      	ldr	r3, [r3, #8]
 800927e:	68fa      	ldr	r2, [r7, #12]
 8009280:	6852      	ldr	r2, [r2, #4]
 8009282:	4610      	mov	r0, r2
 8009284:	4798      	blx	r3
	h->spi_transmit(tx, rx, len, h->user_data);
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	695c      	ldr	r4, [r3, #20]
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	685b      	ldr	r3, [r3, #4]
 800928e:	887a      	ldrh	r2, [r7, #2]
 8009290:	6879      	ldr	r1, [r7, #4]
 8009292:	68b8      	ldr	r0, [r7, #8]
 8009294:	47a0      	blx	r4
	h->cs_high(h->user_data);
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	68db      	ldr	r3, [r3, #12]
 800929a:	68fa      	ldr	r2, [r7, #12]
 800929c:	6852      	ldr	r2, [r2, #4]
 800929e:	4610      	mov	r0, r2
 80092a0:	4798      	blx	r3
	return 1;
 80092a2:	2301      	movs	r3, #1
}
 80092a4:	4618      	mov	r0, r3
 80092a6:	3714      	adds	r7, #20
 80092a8:	46bd      	mov	sp, r7
 80092aa:	bd90      	pop	{r4, r7, pc}

080092ac <spi_recv_bytes>:

int spi_recv_bytes(mcp23s17_handle_t *h, const uint8_t *tx, uint8_t *rx, uint16_t len)
{
 80092ac:	b590      	push	{r4, r7, lr}
 80092ae:	b085      	sub	sp, #20
 80092b0:	af00      	add	r7, sp, #0
 80092b2:	60f8      	str	r0, [r7, #12]
 80092b4:	60b9      	str	r1, [r7, #8]
 80092b6:	607a      	str	r2, [r7, #4]
 80092b8:	807b      	strh	r3, [r7, #2]
	if (!h || !h->spi_receive || !h->cs_low || !h->cs_high) return 0;
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d00b      	beq.n	80092d8 <spi_recv_bytes+0x2c>
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	691b      	ldr	r3, [r3, #16]
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d007      	beq.n	80092d8 <spi_recv_bytes+0x2c>
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	689b      	ldr	r3, [r3, #8]
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d003      	beq.n	80092d8 <spi_recv_bytes+0x2c>
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	68db      	ldr	r3, [r3, #12]
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d101      	bne.n	80092dc <spi_recv_bytes+0x30>
 80092d8:	2300      	movs	r3, #0
 80092da:	e014      	b.n	8009306 <spi_recv_bytes+0x5a>

	h->cs_low(h->user_data);
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	689b      	ldr	r3, [r3, #8]
 80092e0:	68fa      	ldr	r2, [r7, #12]
 80092e2:	6852      	ldr	r2, [r2, #4]
 80092e4:	4610      	mov	r0, r2
 80092e6:	4798      	blx	r3
	h->spi_receive(tx, rx, len, h->user_data);
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	691c      	ldr	r4, [r3, #16]
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	685b      	ldr	r3, [r3, #4]
 80092f0:	887a      	ldrh	r2, [r7, #2]
 80092f2:	6879      	ldr	r1, [r7, #4]
 80092f4:	68b8      	ldr	r0, [r7, #8]
 80092f6:	47a0      	blx	r4
	h->cs_high(h->user_data);
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	68db      	ldr	r3, [r3, #12]
 80092fc:	68fa      	ldr	r2, [r7, #12]
 80092fe:	6852      	ldr	r2, [r2, #4]
 8009300:	4610      	mov	r0, r2
 8009302:	4798      	blx	r3
	return 1;
 8009304:	2301      	movs	r3, #1
}
 8009306:	4618      	mov	r0, r3
 8009308:	3714      	adds	r7, #20
 800930a:	46bd      	mov	sp, r7
 800930c:	bd90      	pop	{r4, r7, pc}
	...

08009310 <mcp23s17_init>:

// ---------------------------------------------------------------------------
// Init
// ---------------------------------------------------------------------------
int mcp23s17_init(mcp23s17_handle_t *h)
{
 8009310:	b580      	push	{r7, lr}
 8009312:	b082      	sub	sp, #8
 8009314:	af00      	add	r7, sp, #0
 8009316:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(vu_nRST_GPIO_Port, vu_nRST_Pin, RESET);
 8009318:	2200      	movs	r2, #0
 800931a:	2101      	movs	r1, #1
 800931c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8009320:	f7f9 fe1e 	bl	8002f60 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8009324:	2001      	movs	r0, #1
 8009326:	f7f9 f8f5 	bl	8002514 <HAL_Delay>
	HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, SET);
 800932a:	2201      	movs	r2, #1
 800932c:	2180      	movs	r1, #128	@ 0x80
 800932e:	4819      	ldr	r0, [pc, #100]	@ (8009394 <mcp23s17_init+0x84>)
 8009330:	f7f9 fe16 	bl	8002f60 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8009334:	2001      	movs	r0, #1
 8009336:	f7f9 f8ed 	bl	8002514 <HAL_Delay>
	HAL_GPIO_WritePin(vu_nRST_GPIO_Port, vu_nRST_Pin, SET);
 800933a:	2201      	movs	r2, #1
 800933c:	2101      	movs	r1, #1
 800933e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8009342:	f7f9 fe0d 	bl	8002f60 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8009346:	200a      	movs	r0, #10
 8009348:	f7f9 f8e4 	bl	8002514 <HAL_Delay>

	mcp23s17_write_reg(h, MCP23S17_GPIOA, 0xFF);
 800934c:	22ff      	movs	r2, #255	@ 0xff
 800934e:	2112      	movs	r1, #18
 8009350:	6878      	ldr	r0, [r7, #4]
 8009352:	f000 f821 	bl	8009398 <mcp23s17_write_reg>
	mcp23s17_write_reg(h, MCP23S17_GPIOB, 0xFF);
 8009356:	22ff      	movs	r2, #255	@ 0xff
 8009358:	2113      	movs	r1, #19
 800935a:	6878      	ldr	r0, [r7, #4]
 800935c:	f000 f81c 	bl	8009398 <mcp23s17_write_reg>

	mcp23s17_write_reg(h, MCP23S17_IODIRA, MCP23S17_MODE_OUTPUT);
 8009360:	2200      	movs	r2, #0
 8009362:	2100      	movs	r1, #0
 8009364:	6878      	ldr	r0, [r7, #4]
 8009366:	f000 f817 	bl	8009398 <mcp23s17_write_reg>

	mcp23s17_write_reg(h, MCP23S17_IODIRB, MCP23S17_MODE_OUTPUT);
 800936a:	2200      	movs	r2, #0
 800936c:	2101      	movs	r1, #1
 800936e:	6878      	ldr	r0, [r7, #4]
 8009370:	f000 f812 	bl	8009398 <mcp23s17_write_reg>
	mcp23s17_write_reg(h, MCP23S17_GPIOA, 0xAA);
 8009374:	22aa      	movs	r2, #170	@ 0xaa
 8009376:	2112      	movs	r1, #18
 8009378:	6878      	ldr	r0, [r7, #4]
 800937a:	f000 f80d 	bl	8009398 <mcp23s17_write_reg>
	mcp23s17_write_reg(h, MCP23S17_GPIOB, 0x55);
 800937e:	2255      	movs	r2, #85	@ 0x55
 8009380:	2113      	movs	r1, #19
 8009382:	6878      	ldr	r0, [r7, #4]
 8009384:	f000 f808 	bl	8009398 <mcp23s17_write_reg>


	return HAL_OK;
 8009388:	2300      	movs	r3, #0
}
 800938a:	4618      	mov	r0, r3
 800938c:	3708      	adds	r7, #8
 800938e:	46bd      	mov	sp, r7
 8009390:	bd80      	pop	{r7, pc}
 8009392:	bf00      	nop
 8009394:	48000400 	.word	0x48000400

08009398 <mcp23s17_write_reg>:

// ---------------------------------------------------------------------------
// Registres
// ---------------------------------------------------------------------------
int mcp23s17_write_reg(mcp23s17_handle_t *h, uint8_t reg, uint8_t value)
{
 8009398:	b580      	push	{r7, lr}
 800939a:	b084      	sub	sp, #16
 800939c:	af00      	add	r7, sp, #0
 800939e:	6078      	str	r0, [r7, #4]
 80093a0:	460b      	mov	r3, r1
 80093a2:	70fb      	strb	r3, [r7, #3]
 80093a4:	4613      	mov	r3, r2
 80093a6:	70bb      	strb	r3, [r7, #2]
	//	if (!h) return 0;
	//	TAKE_MUTEX(h);

	uint8_t tx[3];
	tx[0]=  MCP23S17_WRITE;
 80093a8:	2340      	movs	r3, #64	@ 0x40
 80093aa:	723b      	strb	r3, [r7, #8]
	tx[1] = reg;
 80093ac:	78fb      	ldrb	r3, [r7, #3]
 80093ae:	727b      	strb	r3, [r7, #9]
	tx[2] = value;
 80093b0:	78bb      	ldrb	r3, [r7, #2]
 80093b2:	72bb      	strb	r3, [r7, #10]
	int ret = spi_send_bytes(h, tx, NULL, 3);
 80093b4:	f107 0108 	add.w	r1, r7, #8
 80093b8:	2303      	movs	r3, #3
 80093ba:	2200      	movs	r2, #0
 80093bc:	6878      	ldr	r0, [r7, #4]
 80093be:	f7ff ff44 	bl	800924a <spi_send_bytes>
 80093c2:	60f8      	str	r0, [r7, #12]

	//	RELEASE_MUTEX(h);
	return ret;
 80093c4:	68fb      	ldr	r3, [r7, #12]
}
 80093c6:	4618      	mov	r0, r3
 80093c8:	3710      	adds	r7, #16
 80093ca:	46bd      	mov	sp, r7
 80093cc:	bd80      	pop	{r7, pc}

080093ce <mcp23s17_read_reg>:

int mcp23s17_read_reg(mcp23s17_handle_t *h, uint8_t reg)
{
 80093ce:	b580      	push	{r7, lr}
 80093d0:	b084      	sub	sp, #16
 80093d2:	af00      	add	r7, sp, #0
 80093d4:	6078      	str	r0, [r7, #4]
 80093d6:	460b      	mov	r3, r1
 80093d8:	70fb      	strb	r3, [r7, #3]
	uint8_t tx[3] = { MCP23S17_READ, reg, 0x00 };
 80093da:	2341      	movs	r3, #65	@ 0x41
 80093dc:	733b      	strb	r3, [r7, #12]
 80093de:	78fb      	ldrb	r3, [r7, #3]
 80093e0:	737b      	strb	r3, [r7, #13]
 80093e2:	2300      	movs	r3, #0
 80093e4:	73bb      	strb	r3, [r7, #14]
	uint8_t rx[3];
	spi_recv_bytes(h, tx, rx, 3);
 80093e6:	f107 0208 	add.w	r2, r7, #8
 80093ea:	f107 010c 	add.w	r1, r7, #12
 80093ee:	2303      	movs	r3, #3
 80093f0:	6878      	ldr	r0, [r7, #4]
 80093f2:	f7ff ff5b 	bl	80092ac <spi_recv_bytes>

	return rx[3];
 80093f6:	7afb      	ldrb	r3, [r7, #11]
}
 80093f8:	4618      	mov	r0, r3
 80093fa:	3710      	adds	r7, #16
 80093fc:	46bd      	mov	sp, r7
 80093fe:	bd80      	pop	{r7, pc}

08009400 <mcp23s17_SetAllON>:

void mcp23s17_SetAllON(mcp23s17_handle_t *h)
{
 8009400:	b580      	push	{r7, lr}
 8009402:	b082      	sub	sp, #8
 8009404:	af00      	add	r7, sp, #0
 8009406:	6078      	str	r0, [r7, #4]
	mcp23s17_write_reg(h, MCP23S17_GPIOA, 0x01);
 8009408:	2201      	movs	r2, #1
 800940a:	2112      	movs	r1, #18
 800940c:	6878      	ldr	r0, [r7, #4]
 800940e:	f7ff ffc3 	bl	8009398 <mcp23s17_write_reg>
	mcp23s17_write_reg(h, MCP23S17_GPIOB, 0x01);
 8009412:	2201      	movs	r2, #1
 8009414:	2113      	movs	r1, #19
 8009416:	6878      	ldr	r0, [r7, #4]
 8009418:	f7ff ffbe 	bl	8009398 <mcp23s17_write_reg>
}
 800941c:	bf00      	nop
 800941e:	3708      	adds	r7, #8
 8009420:	46bd      	mov	sp, r7
 8009422:	bd80      	pop	{r7, pc}

08009424 <mcp23s17_SetLed>:
	mcp23s17_write_reg(h, MCP23S17_GPIOB, 0xFF);
}

// Allume une LED (0  15)
void mcp23s17_SetLed(mcp23s17_handle_t *h, uint8_t ledIndex)
{
 8009424:	b580      	push	{r7, lr}
 8009426:	b084      	sub	sp, #16
 8009428:	af00      	add	r7, sp, #0
 800942a:	6078      	str	r0, [r7, #4]
 800942c:	460b      	mov	r3, r1
 800942e:	70fb      	strb	r3, [r7, #3]
	if (ledIndex > 15) return;  // Scurit
 8009430:	78fb      	ldrb	r3, [r7, #3]
 8009432:	2b0f      	cmp	r3, #15
 8009434:	d83b      	bhi.n	80094ae <mcp23s17_SetLed+0x8a>

	uint8_t reg,currentValue;

	if (ledIndex < 8) {
 8009436:	78fb      	ldrb	r3, [r7, #3]
 8009438:	2b07      	cmp	r3, #7
 800943a:	d81a      	bhi.n	8009472 <mcp23s17_SetLed+0x4e>
		// GPIOA
		reg = MCP23S17_GPIOA;
 800943c:	2312      	movs	r3, #18
 800943e:	73fb      	strb	r3, [r7, #15]
		currentValue = mcp23s17_read_reg(h, MCP23S17_GPIOA);
 8009440:	2112      	movs	r1, #18
 8009442:	6878      	ldr	r0, [r7, #4]
 8009444:	f7ff ffc3 	bl	80093ce <mcp23s17_read_reg>
 8009448:	4603      	mov	r3, r0
 800944a:	73bb      	strb	r3, [r7, #14]

		currentValue &= ~(1 << ledIndex);   // Mettre  0.
 800944c:	78fb      	ldrb	r3, [r7, #3]
 800944e:	2201      	movs	r2, #1
 8009450:	fa02 f303 	lsl.w	r3, r2, r3
 8009454:	b25b      	sxtb	r3, r3
 8009456:	43db      	mvns	r3, r3
 8009458:	b25a      	sxtb	r2, r3
 800945a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800945e:	4013      	ands	r3, r2
 8009460:	b25b      	sxtb	r3, r3
 8009462:	73bb      	strb	r3, [r7, #14]

		mcp23s17_write_reg(h, reg, currentValue);
 8009464:	7bba      	ldrb	r2, [r7, #14]
 8009466:	7bfb      	ldrb	r3, [r7, #15]
 8009468:	4619      	mov	r1, r3
 800946a:	6878      	ldr	r0, [r7, #4]
 800946c:	f7ff ff94 	bl	8009398 <mcp23s17_write_reg>
 8009470:	e01e      	b.n	80094b0 <mcp23s17_SetLed+0x8c>
	}
	else {
		// GPIOB
		reg = MCP23S17_GPIOB;
 8009472:	2313      	movs	r3, #19
 8009474:	73fb      	strb	r3, [r7, #15]
		ledIndex -= 8;  // Ramener  0-7
 8009476:	78fb      	ldrb	r3, [r7, #3]
 8009478:	3b08      	subs	r3, #8
 800947a:	70fb      	strb	r3, [r7, #3]
		currentValue = mcp23s17_read_reg(h, MCP23S17_GPIOB);
 800947c:	2113      	movs	r1, #19
 800947e:	6878      	ldr	r0, [r7, #4]
 8009480:	f7ff ffa5 	bl	80093ce <mcp23s17_read_reg>
 8009484:	4603      	mov	r3, r0
 8009486:	73bb      	strb	r3, [r7, #14]

		currentValue &= ~(1 << ledIndex);
 8009488:	78fb      	ldrb	r3, [r7, #3]
 800948a:	2201      	movs	r2, #1
 800948c:	fa02 f303 	lsl.w	r3, r2, r3
 8009490:	b25b      	sxtb	r3, r3
 8009492:	43db      	mvns	r3, r3
 8009494:	b25a      	sxtb	r2, r3
 8009496:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800949a:	4013      	ands	r3, r2
 800949c:	b25b      	sxtb	r3, r3
 800949e:	73bb      	strb	r3, [r7, #14]

		mcp23s17_write_reg(h, reg, currentValue);
 80094a0:	7bba      	ldrb	r2, [r7, #14]
 80094a2:	7bfb      	ldrb	r3, [r7, #15]
 80094a4:	4619      	mov	r1, r3
 80094a6:	6878      	ldr	r0, [r7, #4]
 80094a8:	f7ff ff76 	bl	8009398 <mcp23s17_write_reg>
 80094ac:	e000      	b.n	80094b0 <mcp23s17_SetLed+0x8c>
	if (ledIndex > 15) return;  // Scurit
 80094ae:	bf00      	nop
	}
}
 80094b0:	3710      	adds	r7, #16
 80094b2:	46bd      	mov	sp, r7
 80094b4:	bd80      	pop	{r7, pc}

080094b6 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80094b6:	b480      	push	{r7}
 80094b8:	b085      	sub	sp, #20
 80094ba:	af00      	add	r7, sp, #0
 80094bc:	4603      	mov	r3, r0
 80094be:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80094c0:	2300      	movs	r3, #0
 80094c2:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80094c4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80094c8:	2b84      	cmp	r3, #132	@ 0x84
 80094ca:	d005      	beq.n	80094d8 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80094cc:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	4413      	add	r3, r2
 80094d4:	3303      	adds	r3, #3
 80094d6:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80094d8:	68fb      	ldr	r3, [r7, #12]
}
 80094da:	4618      	mov	r0, r3
 80094dc:	3714      	adds	r7, #20
 80094de:	46bd      	mov	sp, r7
 80094e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094e4:	4770      	bx	lr

080094e6 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80094e6:	b580      	push	{r7, lr}
 80094e8:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80094ea:	f000 fde1 	bl	800a0b0 <vTaskStartScheduler>
  
  return osOK;
 80094ee:	2300      	movs	r3, #0
}
 80094f0:	4618      	mov	r0, r3
 80094f2:	bd80      	pop	{r7, pc}

080094f4 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80094f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80094f6:	b089      	sub	sp, #36	@ 0x24
 80094f8:	af04      	add	r7, sp, #16
 80094fa:	6078      	str	r0, [r7, #4]
 80094fc:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	695b      	ldr	r3, [r3, #20]
 8009502:	2b00      	cmp	r3, #0
 8009504:	d020      	beq.n	8009548 <osThreadCreate+0x54>
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	699b      	ldr	r3, [r3, #24]
 800950a:	2b00      	cmp	r3, #0
 800950c:	d01c      	beq.n	8009548 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	685c      	ldr	r4, [r3, #4]
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	691e      	ldr	r6, [r3, #16]
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009520:	4618      	mov	r0, r3
 8009522:	f7ff ffc8 	bl	80094b6 <makeFreeRtosPriority>
 8009526:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	695b      	ldr	r3, [r3, #20]
 800952c:	687a      	ldr	r2, [r7, #4]
 800952e:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009530:	9202      	str	r2, [sp, #8]
 8009532:	9301      	str	r3, [sp, #4]
 8009534:	9100      	str	r1, [sp, #0]
 8009536:	683b      	ldr	r3, [r7, #0]
 8009538:	4632      	mov	r2, r6
 800953a:	4629      	mov	r1, r5
 800953c:	4620      	mov	r0, r4
 800953e:	f000 fbd1 	bl	8009ce4 <xTaskCreateStatic>
 8009542:	4603      	mov	r3, r0
 8009544:	60fb      	str	r3, [r7, #12]
 8009546:	e01c      	b.n	8009582 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	685c      	ldr	r4, [r3, #4]
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009554:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800955c:	4618      	mov	r0, r3
 800955e:	f7ff ffaa 	bl	80094b6 <makeFreeRtosPriority>
 8009562:	4602      	mov	r2, r0
 8009564:	f107 030c 	add.w	r3, r7, #12
 8009568:	9301      	str	r3, [sp, #4]
 800956a:	9200      	str	r2, [sp, #0]
 800956c:	683b      	ldr	r3, [r7, #0]
 800956e:	4632      	mov	r2, r6
 8009570:	4629      	mov	r1, r5
 8009572:	4620      	mov	r0, r4
 8009574:	f000 fc16 	bl	8009da4 <xTaskCreate>
 8009578:	4603      	mov	r3, r0
 800957a:	2b01      	cmp	r3, #1
 800957c:	d001      	beq.n	8009582 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800957e:	2300      	movs	r3, #0
 8009580:	e000      	b.n	8009584 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8009582:	68fb      	ldr	r3, [r7, #12]
}
 8009584:	4618      	mov	r0, r3
 8009586:	3714      	adds	r7, #20
 8009588:	46bd      	mov	sp, r7
 800958a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800958c <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800958c:	b580      	push	{r7, lr}
 800958e:	b084      	sub	sp, #16
 8009590:	af00      	add	r7, sp, #0
 8009592:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	2b00      	cmp	r3, #0
 800959c:	d001      	beq.n	80095a2 <osDelay+0x16>
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	e000      	b.n	80095a4 <osDelay+0x18>
 80095a2:	2301      	movs	r3, #1
 80095a4:	4618      	mov	r0, r3
 80095a6:	f000 fd4d 	bl	800a044 <vTaskDelay>
  
  return osOK;
 80095aa:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80095ac:	4618      	mov	r0, r3
 80095ae:	3710      	adds	r7, #16
 80095b0:	46bd      	mov	sp, r7
 80095b2:	bd80      	pop	{r7, pc}

080095b4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80095b4:	b480      	push	{r7}
 80095b6:	b083      	sub	sp, #12
 80095b8:	af00      	add	r7, sp, #0
 80095ba:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	f103 0208 	add.w	r2, r3, #8
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80095cc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	f103 0208 	add.w	r2, r3, #8
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	f103 0208 	add.w	r2, r3, #8
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	2200      	movs	r2, #0
 80095e6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80095e8:	bf00      	nop
 80095ea:	370c      	adds	r7, #12
 80095ec:	46bd      	mov	sp, r7
 80095ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f2:	4770      	bx	lr

080095f4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80095f4:	b480      	push	{r7}
 80095f6:	b083      	sub	sp, #12
 80095f8:	af00      	add	r7, sp, #0
 80095fa:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	2200      	movs	r2, #0
 8009600:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009602:	bf00      	nop
 8009604:	370c      	adds	r7, #12
 8009606:	46bd      	mov	sp, r7
 8009608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800960c:	4770      	bx	lr

0800960e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800960e:	b480      	push	{r7}
 8009610:	b085      	sub	sp, #20
 8009612:	af00      	add	r7, sp, #0
 8009614:	6078      	str	r0, [r7, #4]
 8009616:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	685b      	ldr	r3, [r3, #4]
 800961c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800961e:	683b      	ldr	r3, [r7, #0]
 8009620:	68fa      	ldr	r2, [r7, #12]
 8009622:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	689a      	ldr	r2, [r3, #8]
 8009628:	683b      	ldr	r3, [r7, #0]
 800962a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	689b      	ldr	r3, [r3, #8]
 8009630:	683a      	ldr	r2, [r7, #0]
 8009632:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	683a      	ldr	r2, [r7, #0]
 8009638:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800963a:	683b      	ldr	r3, [r7, #0]
 800963c:	687a      	ldr	r2, [r7, #4]
 800963e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	1c5a      	adds	r2, r3, #1
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	601a      	str	r2, [r3, #0]
}
 800964a:	bf00      	nop
 800964c:	3714      	adds	r7, #20
 800964e:	46bd      	mov	sp, r7
 8009650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009654:	4770      	bx	lr

08009656 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009656:	b480      	push	{r7}
 8009658:	b085      	sub	sp, #20
 800965a:	af00      	add	r7, sp, #0
 800965c:	6078      	str	r0, [r7, #4]
 800965e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009660:	683b      	ldr	r3, [r7, #0]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009666:	68bb      	ldr	r3, [r7, #8]
 8009668:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800966c:	d103      	bne.n	8009676 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	691b      	ldr	r3, [r3, #16]
 8009672:	60fb      	str	r3, [r7, #12]
 8009674:	e00c      	b.n	8009690 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	3308      	adds	r3, #8
 800967a:	60fb      	str	r3, [r7, #12]
 800967c:	e002      	b.n	8009684 <vListInsert+0x2e>
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	685b      	ldr	r3, [r3, #4]
 8009682:	60fb      	str	r3, [r7, #12]
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	685b      	ldr	r3, [r3, #4]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	68ba      	ldr	r2, [r7, #8]
 800968c:	429a      	cmp	r2, r3
 800968e:	d2f6      	bcs.n	800967e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	685a      	ldr	r2, [r3, #4]
 8009694:	683b      	ldr	r3, [r7, #0]
 8009696:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009698:	683b      	ldr	r3, [r7, #0]
 800969a:	685b      	ldr	r3, [r3, #4]
 800969c:	683a      	ldr	r2, [r7, #0]
 800969e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80096a0:	683b      	ldr	r3, [r7, #0]
 80096a2:	68fa      	ldr	r2, [r7, #12]
 80096a4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	683a      	ldr	r2, [r7, #0]
 80096aa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80096ac:	683b      	ldr	r3, [r7, #0]
 80096ae:	687a      	ldr	r2, [r7, #4]
 80096b0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	1c5a      	adds	r2, r3, #1
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	601a      	str	r2, [r3, #0]
}
 80096bc:	bf00      	nop
 80096be:	3714      	adds	r7, #20
 80096c0:	46bd      	mov	sp, r7
 80096c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096c6:	4770      	bx	lr

080096c8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80096c8:	b480      	push	{r7}
 80096ca:	b085      	sub	sp, #20
 80096cc:	af00      	add	r7, sp, #0
 80096ce:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	691b      	ldr	r3, [r3, #16]
 80096d4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	685b      	ldr	r3, [r3, #4]
 80096da:	687a      	ldr	r2, [r7, #4]
 80096dc:	6892      	ldr	r2, [r2, #8]
 80096de:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	689b      	ldr	r3, [r3, #8]
 80096e4:	687a      	ldr	r2, [r7, #4]
 80096e6:	6852      	ldr	r2, [r2, #4]
 80096e8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	685b      	ldr	r3, [r3, #4]
 80096ee:	687a      	ldr	r2, [r7, #4]
 80096f0:	429a      	cmp	r2, r3
 80096f2:	d103      	bne.n	80096fc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	689a      	ldr	r2, [r3, #8]
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	2200      	movs	r2, #0
 8009700:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	1e5a      	subs	r2, r3, #1
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	681b      	ldr	r3, [r3, #0]
}
 8009710:	4618      	mov	r0, r3
 8009712:	3714      	adds	r7, #20
 8009714:	46bd      	mov	sp, r7
 8009716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800971a:	4770      	bx	lr

0800971c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800971c:	b580      	push	{r7, lr}
 800971e:	b084      	sub	sp, #16
 8009720:	af00      	add	r7, sp, #0
 8009722:	6078      	str	r0, [r7, #4]
 8009724:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	2b00      	cmp	r3, #0
 800972e:	d10b      	bne.n	8009748 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009730:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009734:	f383 8811 	msr	BASEPRI, r3
 8009738:	f3bf 8f6f 	isb	sy
 800973c:	f3bf 8f4f 	dsb	sy
 8009740:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009742:	bf00      	nop
 8009744:	bf00      	nop
 8009746:	e7fd      	b.n	8009744 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8009748:	f001 fb9e 	bl	800ae88 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	681a      	ldr	r2, [r3, #0]
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009754:	68f9      	ldr	r1, [r7, #12]
 8009756:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009758:	fb01 f303 	mul.w	r3, r1, r3
 800975c:	441a      	add	r2, r3
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	2200      	movs	r2, #0
 8009766:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	681a      	ldr	r2, [r3, #0]
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	681a      	ldr	r2, [r3, #0]
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009778:	3b01      	subs	r3, #1
 800977a:	68f9      	ldr	r1, [r7, #12]
 800977c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800977e:	fb01 f303 	mul.w	r3, r1, r3
 8009782:	441a      	add	r2, r3
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	22ff      	movs	r2, #255	@ 0xff
 800978c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	22ff      	movs	r2, #255	@ 0xff
 8009794:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8009798:	683b      	ldr	r3, [r7, #0]
 800979a:	2b00      	cmp	r3, #0
 800979c:	d114      	bne.n	80097c8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	691b      	ldr	r3, [r3, #16]
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d01a      	beq.n	80097dc <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	3310      	adds	r3, #16
 80097aa:	4618      	mov	r0, r3
 80097ac:	f000 feda 	bl	800a564 <xTaskRemoveFromEventList>
 80097b0:	4603      	mov	r3, r0
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d012      	beq.n	80097dc <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80097b6:	4b0d      	ldr	r3, [pc, #52]	@ (80097ec <xQueueGenericReset+0xd0>)
 80097b8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80097bc:	601a      	str	r2, [r3, #0]
 80097be:	f3bf 8f4f 	dsb	sy
 80097c2:	f3bf 8f6f 	isb	sy
 80097c6:	e009      	b.n	80097dc <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	3310      	adds	r3, #16
 80097cc:	4618      	mov	r0, r3
 80097ce:	f7ff fef1 	bl	80095b4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	3324      	adds	r3, #36	@ 0x24
 80097d6:	4618      	mov	r0, r3
 80097d8:	f7ff feec 	bl	80095b4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80097dc:	f001 fb86 	bl	800aeec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80097e0:	2301      	movs	r3, #1
}
 80097e2:	4618      	mov	r0, r3
 80097e4:	3710      	adds	r7, #16
 80097e6:	46bd      	mov	sp, r7
 80097e8:	bd80      	pop	{r7, pc}
 80097ea:	bf00      	nop
 80097ec:	e000ed04 	.word	0xe000ed04

080097f0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80097f0:	b580      	push	{r7, lr}
 80097f2:	b08a      	sub	sp, #40	@ 0x28
 80097f4:	af02      	add	r7, sp, #8
 80097f6:	60f8      	str	r0, [r7, #12]
 80097f8:	60b9      	str	r1, [r7, #8]
 80097fa:	4613      	mov	r3, r2
 80097fc:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	2b00      	cmp	r3, #0
 8009802:	d10b      	bne.n	800981c <xQueueGenericCreate+0x2c>
	__asm volatile
 8009804:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009808:	f383 8811 	msr	BASEPRI, r3
 800980c:	f3bf 8f6f 	isb	sy
 8009810:	f3bf 8f4f 	dsb	sy
 8009814:	613b      	str	r3, [r7, #16]
}
 8009816:	bf00      	nop
 8009818:	bf00      	nop
 800981a:	e7fd      	b.n	8009818 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	68ba      	ldr	r2, [r7, #8]
 8009820:	fb02 f303 	mul.w	r3, r2, r3
 8009824:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8009826:	69fb      	ldr	r3, [r7, #28]
 8009828:	3348      	adds	r3, #72	@ 0x48
 800982a:	4618      	mov	r0, r3
 800982c:	f001 fc4e 	bl	800b0cc <pvPortMalloc>
 8009830:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8009832:	69bb      	ldr	r3, [r7, #24]
 8009834:	2b00      	cmp	r3, #0
 8009836:	d011      	beq.n	800985c <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8009838:	69bb      	ldr	r3, [r7, #24]
 800983a:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800983c:	697b      	ldr	r3, [r7, #20]
 800983e:	3348      	adds	r3, #72	@ 0x48
 8009840:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8009842:	69bb      	ldr	r3, [r7, #24]
 8009844:	2200      	movs	r2, #0
 8009846:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800984a:	79fa      	ldrb	r2, [r7, #7]
 800984c:	69bb      	ldr	r3, [r7, #24]
 800984e:	9300      	str	r3, [sp, #0]
 8009850:	4613      	mov	r3, r2
 8009852:	697a      	ldr	r2, [r7, #20]
 8009854:	68b9      	ldr	r1, [r7, #8]
 8009856:	68f8      	ldr	r0, [r7, #12]
 8009858:	f000 f805 	bl	8009866 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800985c:	69bb      	ldr	r3, [r7, #24]
	}
 800985e:	4618      	mov	r0, r3
 8009860:	3720      	adds	r7, #32
 8009862:	46bd      	mov	sp, r7
 8009864:	bd80      	pop	{r7, pc}

08009866 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009866:	b580      	push	{r7, lr}
 8009868:	b084      	sub	sp, #16
 800986a:	af00      	add	r7, sp, #0
 800986c:	60f8      	str	r0, [r7, #12]
 800986e:	60b9      	str	r1, [r7, #8]
 8009870:	607a      	str	r2, [r7, #4]
 8009872:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009874:	68bb      	ldr	r3, [r7, #8]
 8009876:	2b00      	cmp	r3, #0
 8009878:	d103      	bne.n	8009882 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800987a:	69bb      	ldr	r3, [r7, #24]
 800987c:	69ba      	ldr	r2, [r7, #24]
 800987e:	601a      	str	r2, [r3, #0]
 8009880:	e002      	b.n	8009888 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009882:	69bb      	ldr	r3, [r7, #24]
 8009884:	687a      	ldr	r2, [r7, #4]
 8009886:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009888:	69bb      	ldr	r3, [r7, #24]
 800988a:	68fa      	ldr	r2, [r7, #12]
 800988c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800988e:	69bb      	ldr	r3, [r7, #24]
 8009890:	68ba      	ldr	r2, [r7, #8]
 8009892:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009894:	2101      	movs	r1, #1
 8009896:	69b8      	ldr	r0, [r7, #24]
 8009898:	f7ff ff40 	bl	800971c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800989c:	bf00      	nop
 800989e:	3710      	adds	r7, #16
 80098a0:	46bd      	mov	sp, r7
 80098a2:	bd80      	pop	{r7, pc}

080098a4 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80098a4:	b580      	push	{r7, lr}
 80098a6:	b08e      	sub	sp, #56	@ 0x38
 80098a8:	af00      	add	r7, sp, #0
 80098aa:	6078      	str	r0, [r7, #4]
 80098ac:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80098b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d10b      	bne.n	80098d0 <xQueueGiveFromISR+0x2c>
	__asm volatile
 80098b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098bc:	f383 8811 	msr	BASEPRI, r3
 80098c0:	f3bf 8f6f 	isb	sy
 80098c4:	f3bf 8f4f 	dsb	sy
 80098c8:	623b      	str	r3, [r7, #32]
}
 80098ca:	bf00      	nop
 80098cc:	bf00      	nop
 80098ce:	e7fd      	b.n	80098cc <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80098d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d00b      	beq.n	80098f0 <xQueueGiveFromISR+0x4c>
	__asm volatile
 80098d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098dc:	f383 8811 	msr	BASEPRI, r3
 80098e0:	f3bf 8f6f 	isb	sy
 80098e4:	f3bf 8f4f 	dsb	sy
 80098e8:	61fb      	str	r3, [r7, #28]
}
 80098ea:	bf00      	nop
 80098ec:	bf00      	nop
 80098ee:	e7fd      	b.n	80098ec <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80098f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d103      	bne.n	8009900 <xQueueGiveFromISR+0x5c>
 80098f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098fa:	689b      	ldr	r3, [r3, #8]
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d101      	bne.n	8009904 <xQueueGiveFromISR+0x60>
 8009900:	2301      	movs	r3, #1
 8009902:	e000      	b.n	8009906 <xQueueGiveFromISR+0x62>
 8009904:	2300      	movs	r3, #0
 8009906:	2b00      	cmp	r3, #0
 8009908:	d10b      	bne.n	8009922 <xQueueGiveFromISR+0x7e>
	__asm volatile
 800990a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800990e:	f383 8811 	msr	BASEPRI, r3
 8009912:	f3bf 8f6f 	isb	sy
 8009916:	f3bf 8f4f 	dsb	sy
 800991a:	61bb      	str	r3, [r7, #24]
}
 800991c:	bf00      	nop
 800991e:	bf00      	nop
 8009920:	e7fd      	b.n	800991e <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009922:	f001 fb91 	bl	800b048 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009926:	f3ef 8211 	mrs	r2, BASEPRI
 800992a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800992e:	f383 8811 	msr	BASEPRI, r3
 8009932:	f3bf 8f6f 	isb	sy
 8009936:	f3bf 8f4f 	dsb	sy
 800993a:	617a      	str	r2, [r7, #20]
 800993c:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800993e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009940:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009942:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009944:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009946:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8009948:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800994a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800994c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800994e:	429a      	cmp	r2, r3
 8009950:	d22b      	bcs.n	80099aa <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009952:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009954:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009958:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800995c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800995e:	1c5a      	adds	r2, r3, #1
 8009960:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009962:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009964:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009968:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800996c:	d112      	bne.n	8009994 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800996e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009970:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009972:	2b00      	cmp	r3, #0
 8009974:	d016      	beq.n	80099a4 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009978:	3324      	adds	r3, #36	@ 0x24
 800997a:	4618      	mov	r0, r3
 800997c:	f000 fdf2 	bl	800a564 <xTaskRemoveFromEventList>
 8009980:	4603      	mov	r3, r0
 8009982:	2b00      	cmp	r3, #0
 8009984:	d00e      	beq.n	80099a4 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009986:	683b      	ldr	r3, [r7, #0]
 8009988:	2b00      	cmp	r3, #0
 800998a:	d00b      	beq.n	80099a4 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800998c:	683b      	ldr	r3, [r7, #0]
 800998e:	2201      	movs	r2, #1
 8009990:	601a      	str	r2, [r3, #0]
 8009992:	e007      	b.n	80099a4 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009994:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009998:	3301      	adds	r3, #1
 800999a:	b2db      	uxtb	r3, r3
 800999c:	b25a      	sxtb	r2, r3
 800999e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80099a4:	2301      	movs	r3, #1
 80099a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80099a8:	e001      	b.n	80099ae <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80099aa:	2300      	movs	r3, #0
 80099ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80099ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099b0:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80099b8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80099ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80099bc:	4618      	mov	r0, r3
 80099be:	3738      	adds	r7, #56	@ 0x38
 80099c0:	46bd      	mov	sp, r7
 80099c2:	bd80      	pop	{r7, pc}

080099c4 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80099c4:	b580      	push	{r7, lr}
 80099c6:	b08e      	sub	sp, #56	@ 0x38
 80099c8:	af00      	add	r7, sp, #0
 80099ca:	6078      	str	r0, [r7, #4]
 80099cc:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80099ce:	2300      	movs	r3, #0
 80099d0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80099d6:	2300      	movs	r3, #0
 80099d8:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80099da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d10b      	bne.n	80099f8 <xQueueSemaphoreTake+0x34>
	__asm volatile
 80099e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099e4:	f383 8811 	msr	BASEPRI, r3
 80099e8:	f3bf 8f6f 	isb	sy
 80099ec:	f3bf 8f4f 	dsb	sy
 80099f0:	623b      	str	r3, [r7, #32]
}
 80099f2:	bf00      	nop
 80099f4:	bf00      	nop
 80099f6:	e7fd      	b.n	80099f4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80099f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d00b      	beq.n	8009a18 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8009a00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a04:	f383 8811 	msr	BASEPRI, r3
 8009a08:	f3bf 8f6f 	isb	sy
 8009a0c:	f3bf 8f4f 	dsb	sy
 8009a10:	61fb      	str	r3, [r7, #28]
}
 8009a12:	bf00      	nop
 8009a14:	bf00      	nop
 8009a16:	e7fd      	b.n	8009a14 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009a18:	f000 ff6a 	bl	800a8f0 <xTaskGetSchedulerState>
 8009a1c:	4603      	mov	r3, r0
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d102      	bne.n	8009a28 <xQueueSemaphoreTake+0x64>
 8009a22:	683b      	ldr	r3, [r7, #0]
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d101      	bne.n	8009a2c <xQueueSemaphoreTake+0x68>
 8009a28:	2301      	movs	r3, #1
 8009a2a:	e000      	b.n	8009a2e <xQueueSemaphoreTake+0x6a>
 8009a2c:	2300      	movs	r3, #0
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d10b      	bne.n	8009a4a <xQueueSemaphoreTake+0x86>
	__asm volatile
 8009a32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a36:	f383 8811 	msr	BASEPRI, r3
 8009a3a:	f3bf 8f6f 	isb	sy
 8009a3e:	f3bf 8f4f 	dsb	sy
 8009a42:	61bb      	str	r3, [r7, #24]
}
 8009a44:	bf00      	nop
 8009a46:	bf00      	nop
 8009a48:	e7fd      	b.n	8009a46 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009a4a:	f001 fa1d 	bl	800ae88 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8009a4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a52:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8009a54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d024      	beq.n	8009aa4 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8009a5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a5c:	1e5a      	subs	r2, r3, #1
 8009a5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a60:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009a62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d104      	bne.n	8009a74 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8009a6a:	f001 f865 	bl	800ab38 <pvTaskIncrementMutexHeldCount>
 8009a6e:	4602      	mov	r2, r0
 8009a70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a72:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009a74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a76:	691b      	ldr	r3, [r3, #16]
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d00f      	beq.n	8009a9c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009a7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a7e:	3310      	adds	r3, #16
 8009a80:	4618      	mov	r0, r3
 8009a82:	f000 fd6f 	bl	800a564 <xTaskRemoveFromEventList>
 8009a86:	4603      	mov	r3, r0
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d007      	beq.n	8009a9c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009a8c:	4b54      	ldr	r3, [pc, #336]	@ (8009be0 <xQueueSemaphoreTake+0x21c>)
 8009a8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009a92:	601a      	str	r2, [r3, #0]
 8009a94:	f3bf 8f4f 	dsb	sy
 8009a98:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009a9c:	f001 fa26 	bl	800aeec <vPortExitCritical>
				return pdPASS;
 8009aa0:	2301      	movs	r3, #1
 8009aa2:	e098      	b.n	8009bd6 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009aa4:	683b      	ldr	r3, [r7, #0]
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d112      	bne.n	8009ad0 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8009aaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d00b      	beq.n	8009ac8 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8009ab0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ab4:	f383 8811 	msr	BASEPRI, r3
 8009ab8:	f3bf 8f6f 	isb	sy
 8009abc:	f3bf 8f4f 	dsb	sy
 8009ac0:	617b      	str	r3, [r7, #20]
}
 8009ac2:	bf00      	nop
 8009ac4:	bf00      	nop
 8009ac6:	e7fd      	b.n	8009ac4 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8009ac8:	f001 fa10 	bl	800aeec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009acc:	2300      	movs	r3, #0
 8009ace:	e082      	b.n	8009bd6 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009ad0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d106      	bne.n	8009ae4 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009ad6:	f107 030c 	add.w	r3, r7, #12
 8009ada:	4618      	mov	r0, r3
 8009adc:	f000 fda6 	bl	800a62c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009ae0:	2301      	movs	r3, #1
 8009ae2:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009ae4:	f001 fa02 	bl	800aeec <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009ae8:	f000 fb4c 	bl	800a184 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009aec:	f001 f9cc 	bl	800ae88 <vPortEnterCritical>
 8009af0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009af2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009af6:	b25b      	sxtb	r3, r3
 8009af8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009afc:	d103      	bne.n	8009b06 <xQueueSemaphoreTake+0x142>
 8009afe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b00:	2200      	movs	r2, #0
 8009b02:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009b06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b08:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009b0c:	b25b      	sxtb	r3, r3
 8009b0e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009b12:	d103      	bne.n	8009b1c <xQueueSemaphoreTake+0x158>
 8009b14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b16:	2200      	movs	r2, #0
 8009b18:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009b1c:	f001 f9e6 	bl	800aeec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009b20:	463a      	mov	r2, r7
 8009b22:	f107 030c 	add.w	r3, r7, #12
 8009b26:	4611      	mov	r1, r2
 8009b28:	4618      	mov	r0, r3
 8009b2a:	f000 fd95 	bl	800a658 <xTaskCheckForTimeOut>
 8009b2e:	4603      	mov	r3, r0
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d132      	bne.n	8009b9a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009b34:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009b36:	f000 f8bf 	bl	8009cb8 <prvIsQueueEmpty>
 8009b3a:	4603      	mov	r3, r0
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d026      	beq.n	8009b8e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009b40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d109      	bne.n	8009b5c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8009b48:	f001 f99e 	bl	800ae88 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009b4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b4e:	689b      	ldr	r3, [r3, #8]
 8009b50:	4618      	mov	r0, r3
 8009b52:	f000 feeb 	bl	800a92c <xTaskPriorityInherit>
 8009b56:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8009b58:	f001 f9c8 	bl	800aeec <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009b5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b5e:	3324      	adds	r3, #36	@ 0x24
 8009b60:	683a      	ldr	r2, [r7, #0]
 8009b62:	4611      	mov	r1, r2
 8009b64:	4618      	mov	r0, r3
 8009b66:	f000 fcd7 	bl	800a518 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009b6a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009b6c:	f000 f852 	bl	8009c14 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009b70:	f000 fb16 	bl	800a1a0 <xTaskResumeAll>
 8009b74:	4603      	mov	r3, r0
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	f47f af67 	bne.w	8009a4a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8009b7c:	4b18      	ldr	r3, [pc, #96]	@ (8009be0 <xQueueSemaphoreTake+0x21c>)
 8009b7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009b82:	601a      	str	r2, [r3, #0]
 8009b84:	f3bf 8f4f 	dsb	sy
 8009b88:	f3bf 8f6f 	isb	sy
 8009b8c:	e75d      	b.n	8009a4a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8009b8e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009b90:	f000 f840 	bl	8009c14 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009b94:	f000 fb04 	bl	800a1a0 <xTaskResumeAll>
 8009b98:	e757      	b.n	8009a4a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8009b9a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009b9c:	f000 f83a 	bl	8009c14 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009ba0:	f000 fafe 	bl	800a1a0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009ba4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009ba6:	f000 f887 	bl	8009cb8 <prvIsQueueEmpty>
 8009baa:	4603      	mov	r3, r0
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	f43f af4c 	beq.w	8009a4a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8009bb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d00d      	beq.n	8009bd4 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8009bb8:	f001 f966 	bl	800ae88 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8009bbc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009bbe:	f000 f811 	bl	8009be4 <prvGetDisinheritPriorityAfterTimeout>
 8009bc2:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8009bc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bc6:	689b      	ldr	r3, [r3, #8]
 8009bc8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009bca:	4618      	mov	r0, r3
 8009bcc:	f000 ff24 	bl	800aa18 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8009bd0:	f001 f98c 	bl	800aeec <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009bd4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009bd6:	4618      	mov	r0, r3
 8009bd8:	3738      	adds	r7, #56	@ 0x38
 8009bda:	46bd      	mov	sp, r7
 8009bdc:	bd80      	pop	{r7, pc}
 8009bde:	bf00      	nop
 8009be0:	e000ed04 	.word	0xe000ed04

08009be4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8009be4:	b480      	push	{r7}
 8009be6:	b085      	sub	sp, #20
 8009be8:	af00      	add	r7, sp, #0
 8009bea:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	d006      	beq.n	8009c02 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	f1c3 0307 	rsb	r3, r3, #7
 8009bfe:	60fb      	str	r3, [r7, #12]
 8009c00:	e001      	b.n	8009c06 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8009c02:	2300      	movs	r3, #0
 8009c04:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8009c06:	68fb      	ldr	r3, [r7, #12]
	}
 8009c08:	4618      	mov	r0, r3
 8009c0a:	3714      	adds	r7, #20
 8009c0c:	46bd      	mov	sp, r7
 8009c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c12:	4770      	bx	lr

08009c14 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009c14:	b580      	push	{r7, lr}
 8009c16:	b084      	sub	sp, #16
 8009c18:	af00      	add	r7, sp, #0
 8009c1a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009c1c:	f001 f934 	bl	800ae88 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009c26:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009c28:	e011      	b.n	8009c4e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d012      	beq.n	8009c58 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	3324      	adds	r3, #36	@ 0x24
 8009c36:	4618      	mov	r0, r3
 8009c38:	f000 fc94 	bl	800a564 <xTaskRemoveFromEventList>
 8009c3c:	4603      	mov	r3, r0
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d001      	beq.n	8009c46 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009c42:	f000 fd6d 	bl	800a720 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009c46:	7bfb      	ldrb	r3, [r7, #15]
 8009c48:	3b01      	subs	r3, #1
 8009c4a:	b2db      	uxtb	r3, r3
 8009c4c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009c4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	dce9      	bgt.n	8009c2a <prvUnlockQueue+0x16>
 8009c56:	e000      	b.n	8009c5a <prvUnlockQueue+0x46>
					break;
 8009c58:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	22ff      	movs	r2, #255	@ 0xff
 8009c5e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8009c62:	f001 f943 	bl	800aeec <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009c66:	f001 f90f 	bl	800ae88 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009c70:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009c72:	e011      	b.n	8009c98 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	691b      	ldr	r3, [r3, #16]
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d012      	beq.n	8009ca2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	3310      	adds	r3, #16
 8009c80:	4618      	mov	r0, r3
 8009c82:	f000 fc6f 	bl	800a564 <xTaskRemoveFromEventList>
 8009c86:	4603      	mov	r3, r0
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d001      	beq.n	8009c90 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009c8c:	f000 fd48 	bl	800a720 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009c90:	7bbb      	ldrb	r3, [r7, #14]
 8009c92:	3b01      	subs	r3, #1
 8009c94:	b2db      	uxtb	r3, r3
 8009c96:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009c98:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	dce9      	bgt.n	8009c74 <prvUnlockQueue+0x60>
 8009ca0:	e000      	b.n	8009ca4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009ca2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	22ff      	movs	r2, #255	@ 0xff
 8009ca8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8009cac:	f001 f91e 	bl	800aeec <vPortExitCritical>
}
 8009cb0:	bf00      	nop
 8009cb2:	3710      	adds	r7, #16
 8009cb4:	46bd      	mov	sp, r7
 8009cb6:	bd80      	pop	{r7, pc}

08009cb8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009cb8:	b580      	push	{r7, lr}
 8009cba:	b084      	sub	sp, #16
 8009cbc:	af00      	add	r7, sp, #0
 8009cbe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009cc0:	f001 f8e2 	bl	800ae88 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d102      	bne.n	8009cd2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009ccc:	2301      	movs	r3, #1
 8009cce:	60fb      	str	r3, [r7, #12]
 8009cd0:	e001      	b.n	8009cd6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009cd2:	2300      	movs	r3, #0
 8009cd4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009cd6:	f001 f909 	bl	800aeec <vPortExitCritical>

	return xReturn;
 8009cda:	68fb      	ldr	r3, [r7, #12]
}
 8009cdc:	4618      	mov	r0, r3
 8009cde:	3710      	adds	r7, #16
 8009ce0:	46bd      	mov	sp, r7
 8009ce2:	bd80      	pop	{r7, pc}

08009ce4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009ce4:	b580      	push	{r7, lr}
 8009ce6:	b08e      	sub	sp, #56	@ 0x38
 8009ce8:	af04      	add	r7, sp, #16
 8009cea:	60f8      	str	r0, [r7, #12]
 8009cec:	60b9      	str	r1, [r7, #8]
 8009cee:	607a      	str	r2, [r7, #4]
 8009cf0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009cf2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d10b      	bne.n	8009d10 <xTaskCreateStatic+0x2c>
	__asm volatile
 8009cf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cfc:	f383 8811 	msr	BASEPRI, r3
 8009d00:	f3bf 8f6f 	isb	sy
 8009d04:	f3bf 8f4f 	dsb	sy
 8009d08:	623b      	str	r3, [r7, #32]
}
 8009d0a:	bf00      	nop
 8009d0c:	bf00      	nop
 8009d0e:	e7fd      	b.n	8009d0c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009d10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d10b      	bne.n	8009d2e <xTaskCreateStatic+0x4a>
	__asm volatile
 8009d16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d1a:	f383 8811 	msr	BASEPRI, r3
 8009d1e:	f3bf 8f6f 	isb	sy
 8009d22:	f3bf 8f4f 	dsb	sy
 8009d26:	61fb      	str	r3, [r7, #28]
}
 8009d28:	bf00      	nop
 8009d2a:	bf00      	nop
 8009d2c:	e7fd      	b.n	8009d2a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009d2e:	23a0      	movs	r3, #160	@ 0xa0
 8009d30:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009d32:	693b      	ldr	r3, [r7, #16]
 8009d34:	2ba0      	cmp	r3, #160	@ 0xa0
 8009d36:	d00b      	beq.n	8009d50 <xTaskCreateStatic+0x6c>
	__asm volatile
 8009d38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d3c:	f383 8811 	msr	BASEPRI, r3
 8009d40:	f3bf 8f6f 	isb	sy
 8009d44:	f3bf 8f4f 	dsb	sy
 8009d48:	61bb      	str	r3, [r7, #24]
}
 8009d4a:	bf00      	nop
 8009d4c:	bf00      	nop
 8009d4e:	e7fd      	b.n	8009d4c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009d50:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009d52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d01e      	beq.n	8009d96 <xTaskCreateStatic+0xb2>
 8009d58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d01b      	beq.n	8009d96 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009d5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d60:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d64:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009d66:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009d68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d6a:	2202      	movs	r2, #2
 8009d6c:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009d70:	2300      	movs	r3, #0
 8009d72:	9303      	str	r3, [sp, #12]
 8009d74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d76:	9302      	str	r3, [sp, #8]
 8009d78:	f107 0314 	add.w	r3, r7, #20
 8009d7c:	9301      	str	r3, [sp, #4]
 8009d7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d80:	9300      	str	r3, [sp, #0]
 8009d82:	683b      	ldr	r3, [r7, #0]
 8009d84:	687a      	ldr	r2, [r7, #4]
 8009d86:	68b9      	ldr	r1, [r7, #8]
 8009d88:	68f8      	ldr	r0, [r7, #12]
 8009d8a:	f000 f851 	bl	8009e30 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009d8e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009d90:	f000 f8ee 	bl	8009f70 <prvAddNewTaskToReadyList>
 8009d94:	e001      	b.n	8009d9a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8009d96:	2300      	movs	r3, #0
 8009d98:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009d9a:	697b      	ldr	r3, [r7, #20]
	}
 8009d9c:	4618      	mov	r0, r3
 8009d9e:	3728      	adds	r7, #40	@ 0x28
 8009da0:	46bd      	mov	sp, r7
 8009da2:	bd80      	pop	{r7, pc}

08009da4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009da4:	b580      	push	{r7, lr}
 8009da6:	b08c      	sub	sp, #48	@ 0x30
 8009da8:	af04      	add	r7, sp, #16
 8009daa:	60f8      	str	r0, [r7, #12]
 8009dac:	60b9      	str	r1, [r7, #8]
 8009dae:	603b      	str	r3, [r7, #0]
 8009db0:	4613      	mov	r3, r2
 8009db2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009db4:	88fb      	ldrh	r3, [r7, #6]
 8009db6:	009b      	lsls	r3, r3, #2
 8009db8:	4618      	mov	r0, r3
 8009dba:	f001 f987 	bl	800b0cc <pvPortMalloc>
 8009dbe:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009dc0:	697b      	ldr	r3, [r7, #20]
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d00e      	beq.n	8009de4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009dc6:	20a0      	movs	r0, #160	@ 0xa0
 8009dc8:	f001 f980 	bl	800b0cc <pvPortMalloc>
 8009dcc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009dce:	69fb      	ldr	r3, [r7, #28]
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d003      	beq.n	8009ddc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009dd4:	69fb      	ldr	r3, [r7, #28]
 8009dd6:	697a      	ldr	r2, [r7, #20]
 8009dd8:	631a      	str	r2, [r3, #48]	@ 0x30
 8009dda:	e005      	b.n	8009de8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009ddc:	6978      	ldr	r0, [r7, #20]
 8009dde:	f001 fa43 	bl	800b268 <vPortFree>
 8009de2:	e001      	b.n	8009de8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009de4:	2300      	movs	r3, #0
 8009de6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009de8:	69fb      	ldr	r3, [r7, #28]
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d017      	beq.n	8009e1e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009dee:	69fb      	ldr	r3, [r7, #28]
 8009df0:	2200      	movs	r2, #0
 8009df2:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009df6:	88fa      	ldrh	r2, [r7, #6]
 8009df8:	2300      	movs	r3, #0
 8009dfa:	9303      	str	r3, [sp, #12]
 8009dfc:	69fb      	ldr	r3, [r7, #28]
 8009dfe:	9302      	str	r3, [sp, #8]
 8009e00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e02:	9301      	str	r3, [sp, #4]
 8009e04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e06:	9300      	str	r3, [sp, #0]
 8009e08:	683b      	ldr	r3, [r7, #0]
 8009e0a:	68b9      	ldr	r1, [r7, #8]
 8009e0c:	68f8      	ldr	r0, [r7, #12]
 8009e0e:	f000 f80f 	bl	8009e30 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009e12:	69f8      	ldr	r0, [r7, #28]
 8009e14:	f000 f8ac 	bl	8009f70 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009e18:	2301      	movs	r3, #1
 8009e1a:	61bb      	str	r3, [r7, #24]
 8009e1c:	e002      	b.n	8009e24 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009e1e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009e22:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009e24:	69bb      	ldr	r3, [r7, #24]
	}
 8009e26:	4618      	mov	r0, r3
 8009e28:	3720      	adds	r7, #32
 8009e2a:	46bd      	mov	sp, r7
 8009e2c:	bd80      	pop	{r7, pc}
	...

08009e30 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009e30:	b580      	push	{r7, lr}
 8009e32:	b088      	sub	sp, #32
 8009e34:	af00      	add	r7, sp, #0
 8009e36:	60f8      	str	r0, [r7, #12]
 8009e38:	60b9      	str	r1, [r7, #8]
 8009e3a:	607a      	str	r2, [r7, #4]
 8009e3c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009e3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e40:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009e48:	3b01      	subs	r3, #1
 8009e4a:	009b      	lsls	r3, r3, #2
 8009e4c:	4413      	add	r3, r2
 8009e4e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009e50:	69bb      	ldr	r3, [r7, #24]
 8009e52:	f023 0307 	bic.w	r3, r3, #7
 8009e56:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009e58:	69bb      	ldr	r3, [r7, #24]
 8009e5a:	f003 0307 	and.w	r3, r3, #7
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d00b      	beq.n	8009e7a <prvInitialiseNewTask+0x4a>
	__asm volatile
 8009e62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e66:	f383 8811 	msr	BASEPRI, r3
 8009e6a:	f3bf 8f6f 	isb	sy
 8009e6e:	f3bf 8f4f 	dsb	sy
 8009e72:	617b      	str	r3, [r7, #20]
}
 8009e74:	bf00      	nop
 8009e76:	bf00      	nop
 8009e78:	e7fd      	b.n	8009e76 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009e7a:	68bb      	ldr	r3, [r7, #8]
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d01f      	beq.n	8009ec0 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009e80:	2300      	movs	r3, #0
 8009e82:	61fb      	str	r3, [r7, #28]
 8009e84:	e012      	b.n	8009eac <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009e86:	68ba      	ldr	r2, [r7, #8]
 8009e88:	69fb      	ldr	r3, [r7, #28]
 8009e8a:	4413      	add	r3, r2
 8009e8c:	7819      	ldrb	r1, [r3, #0]
 8009e8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009e90:	69fb      	ldr	r3, [r7, #28]
 8009e92:	4413      	add	r3, r2
 8009e94:	3334      	adds	r3, #52	@ 0x34
 8009e96:	460a      	mov	r2, r1
 8009e98:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009e9a:	68ba      	ldr	r2, [r7, #8]
 8009e9c:	69fb      	ldr	r3, [r7, #28]
 8009e9e:	4413      	add	r3, r2
 8009ea0:	781b      	ldrb	r3, [r3, #0]
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d006      	beq.n	8009eb4 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009ea6:	69fb      	ldr	r3, [r7, #28]
 8009ea8:	3301      	adds	r3, #1
 8009eaa:	61fb      	str	r3, [r7, #28]
 8009eac:	69fb      	ldr	r3, [r7, #28]
 8009eae:	2b0f      	cmp	r3, #15
 8009eb0:	d9e9      	bls.n	8009e86 <prvInitialiseNewTask+0x56>
 8009eb2:	e000      	b.n	8009eb6 <prvInitialiseNewTask+0x86>
			{
				break;
 8009eb4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009eb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009eb8:	2200      	movs	r2, #0
 8009eba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009ebe:	e003      	b.n	8009ec8 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009ec0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ec2:	2200      	movs	r2, #0
 8009ec4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009ec8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009eca:	2b06      	cmp	r3, #6
 8009ecc:	d901      	bls.n	8009ed2 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009ece:	2306      	movs	r3, #6
 8009ed0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009ed2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ed4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009ed6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009ed8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009eda:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009edc:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8009ede:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ee0:	2200      	movs	r2, #0
 8009ee2:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009ee4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ee6:	3304      	adds	r3, #4
 8009ee8:	4618      	mov	r0, r3
 8009eea:	f7ff fb83 	bl	80095f4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009eee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ef0:	3318      	adds	r3, #24
 8009ef2:	4618      	mov	r0, r3
 8009ef4:	f7ff fb7e 	bl	80095f4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009ef8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009efa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009efc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009efe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f00:	f1c3 0207 	rsb	r2, r3, #7
 8009f04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f06:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009f08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f0a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009f0c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009f0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f10:	2200      	movs	r2, #0
 8009f12:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009f16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f18:	2200      	movs	r2, #0
 8009f1a:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009f1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f20:	334c      	adds	r3, #76	@ 0x4c
 8009f22:	224c      	movs	r2, #76	@ 0x4c
 8009f24:	2100      	movs	r1, #0
 8009f26:	4618      	mov	r0, r3
 8009f28:	f002 f97a 	bl	800c220 <memset>
 8009f2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f2e:	4a0d      	ldr	r2, [pc, #52]	@ (8009f64 <prvInitialiseNewTask+0x134>)
 8009f30:	651a      	str	r2, [r3, #80]	@ 0x50
 8009f32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f34:	4a0c      	ldr	r2, [pc, #48]	@ (8009f68 <prvInitialiseNewTask+0x138>)
 8009f36:	655a      	str	r2, [r3, #84]	@ 0x54
 8009f38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f3a:	4a0c      	ldr	r2, [pc, #48]	@ (8009f6c <prvInitialiseNewTask+0x13c>)
 8009f3c:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009f3e:	683a      	ldr	r2, [r7, #0]
 8009f40:	68f9      	ldr	r1, [r7, #12]
 8009f42:	69b8      	ldr	r0, [r7, #24]
 8009f44:	f000 fe72 	bl	800ac2c <pxPortInitialiseStack>
 8009f48:	4602      	mov	r2, r0
 8009f4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f4c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009f4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d002      	beq.n	8009f5a <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009f54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f56:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009f58:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009f5a:	bf00      	nop
 8009f5c:	3720      	adds	r7, #32
 8009f5e:	46bd      	mov	sp, r7
 8009f60:	bd80      	pop	{r7, pc}
 8009f62:	bf00      	nop
 8009f64:	20009e6c 	.word	0x20009e6c
 8009f68:	20009ed4 	.word	0x20009ed4
 8009f6c:	20009f3c 	.word	0x20009f3c

08009f70 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009f70:	b580      	push	{r7, lr}
 8009f72:	b082      	sub	sp, #8
 8009f74:	af00      	add	r7, sp, #0
 8009f76:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009f78:	f000 ff86 	bl	800ae88 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009f7c:	4b2a      	ldr	r3, [pc, #168]	@ (800a028 <prvAddNewTaskToReadyList+0xb8>)
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	3301      	adds	r3, #1
 8009f82:	4a29      	ldr	r2, [pc, #164]	@ (800a028 <prvAddNewTaskToReadyList+0xb8>)
 8009f84:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009f86:	4b29      	ldr	r3, [pc, #164]	@ (800a02c <prvAddNewTaskToReadyList+0xbc>)
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d109      	bne.n	8009fa2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009f8e:	4a27      	ldr	r2, [pc, #156]	@ (800a02c <prvAddNewTaskToReadyList+0xbc>)
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009f94:	4b24      	ldr	r3, [pc, #144]	@ (800a028 <prvAddNewTaskToReadyList+0xb8>)
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	2b01      	cmp	r3, #1
 8009f9a:	d110      	bne.n	8009fbe <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009f9c:	f000 fbe4 	bl	800a768 <prvInitialiseTaskLists>
 8009fa0:	e00d      	b.n	8009fbe <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009fa2:	4b23      	ldr	r3, [pc, #140]	@ (800a030 <prvAddNewTaskToReadyList+0xc0>)
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d109      	bne.n	8009fbe <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009faa:	4b20      	ldr	r3, [pc, #128]	@ (800a02c <prvAddNewTaskToReadyList+0xbc>)
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fb4:	429a      	cmp	r2, r3
 8009fb6:	d802      	bhi.n	8009fbe <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009fb8:	4a1c      	ldr	r2, [pc, #112]	@ (800a02c <prvAddNewTaskToReadyList+0xbc>)
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009fbe:	4b1d      	ldr	r3, [pc, #116]	@ (800a034 <prvAddNewTaskToReadyList+0xc4>)
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	3301      	adds	r3, #1
 8009fc4:	4a1b      	ldr	r2, [pc, #108]	@ (800a034 <prvAddNewTaskToReadyList+0xc4>)
 8009fc6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fcc:	2201      	movs	r2, #1
 8009fce:	409a      	lsls	r2, r3
 8009fd0:	4b19      	ldr	r3, [pc, #100]	@ (800a038 <prvAddNewTaskToReadyList+0xc8>)
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	4313      	orrs	r3, r2
 8009fd6:	4a18      	ldr	r2, [pc, #96]	@ (800a038 <prvAddNewTaskToReadyList+0xc8>)
 8009fd8:	6013      	str	r3, [r2, #0]
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fde:	4613      	mov	r3, r2
 8009fe0:	009b      	lsls	r3, r3, #2
 8009fe2:	4413      	add	r3, r2
 8009fe4:	009b      	lsls	r3, r3, #2
 8009fe6:	4a15      	ldr	r2, [pc, #84]	@ (800a03c <prvAddNewTaskToReadyList+0xcc>)
 8009fe8:	441a      	add	r2, r3
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	3304      	adds	r3, #4
 8009fee:	4619      	mov	r1, r3
 8009ff0:	4610      	mov	r0, r2
 8009ff2:	f7ff fb0c 	bl	800960e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009ff6:	f000 ff79 	bl	800aeec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009ffa:	4b0d      	ldr	r3, [pc, #52]	@ (800a030 <prvAddNewTaskToReadyList+0xc0>)
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d00e      	beq.n	800a020 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a002:	4b0a      	ldr	r3, [pc, #40]	@ (800a02c <prvAddNewTaskToReadyList+0xbc>)
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a00c:	429a      	cmp	r2, r3
 800a00e:	d207      	bcs.n	800a020 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a010:	4b0b      	ldr	r3, [pc, #44]	@ (800a040 <prvAddNewTaskToReadyList+0xd0>)
 800a012:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a016:	601a      	str	r2, [r3, #0]
 800a018:	f3bf 8f4f 	dsb	sy
 800a01c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a020:	bf00      	nop
 800a022:	3708      	adds	r7, #8
 800a024:	46bd      	mov	sp, r7
 800a026:	bd80      	pop	{r7, pc}
 800a028:	20004ff8 	.word	0x20004ff8
 800a02c:	20004ef8 	.word	0x20004ef8
 800a030:	20005004 	.word	0x20005004
 800a034:	20005014 	.word	0x20005014
 800a038:	20005000 	.word	0x20005000
 800a03c:	20004efc 	.word	0x20004efc
 800a040:	e000ed04 	.word	0xe000ed04

0800a044 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a044:	b580      	push	{r7, lr}
 800a046:	b084      	sub	sp, #16
 800a048:	af00      	add	r7, sp, #0
 800a04a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a04c:	2300      	movs	r3, #0
 800a04e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	2b00      	cmp	r3, #0
 800a054:	d018      	beq.n	800a088 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a056:	4b14      	ldr	r3, [pc, #80]	@ (800a0a8 <vTaskDelay+0x64>)
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d00b      	beq.n	800a076 <vTaskDelay+0x32>
	__asm volatile
 800a05e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a062:	f383 8811 	msr	BASEPRI, r3
 800a066:	f3bf 8f6f 	isb	sy
 800a06a:	f3bf 8f4f 	dsb	sy
 800a06e:	60bb      	str	r3, [r7, #8]
}
 800a070:	bf00      	nop
 800a072:	bf00      	nop
 800a074:	e7fd      	b.n	800a072 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a076:	f000 f885 	bl	800a184 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a07a:	2100      	movs	r1, #0
 800a07c:	6878      	ldr	r0, [r7, #4]
 800a07e:	f000 fd6f 	bl	800ab60 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a082:	f000 f88d 	bl	800a1a0 <xTaskResumeAll>
 800a086:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d107      	bne.n	800a09e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800a08e:	4b07      	ldr	r3, [pc, #28]	@ (800a0ac <vTaskDelay+0x68>)
 800a090:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a094:	601a      	str	r2, [r3, #0]
 800a096:	f3bf 8f4f 	dsb	sy
 800a09a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a09e:	bf00      	nop
 800a0a0:	3710      	adds	r7, #16
 800a0a2:	46bd      	mov	sp, r7
 800a0a4:	bd80      	pop	{r7, pc}
 800a0a6:	bf00      	nop
 800a0a8:	20005020 	.word	0x20005020
 800a0ac:	e000ed04 	.word	0xe000ed04

0800a0b0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a0b0:	b580      	push	{r7, lr}
 800a0b2:	b08a      	sub	sp, #40	@ 0x28
 800a0b4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a0b6:	2300      	movs	r3, #0
 800a0b8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a0ba:	2300      	movs	r3, #0
 800a0bc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a0be:	463a      	mov	r2, r7
 800a0c0:	1d39      	adds	r1, r7, #4
 800a0c2:	f107 0308 	add.w	r3, r7, #8
 800a0c6:	4618      	mov	r0, r3
 800a0c8:	f7f7 f978 	bl	80013bc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a0cc:	6839      	ldr	r1, [r7, #0]
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	68ba      	ldr	r2, [r7, #8]
 800a0d2:	9202      	str	r2, [sp, #8]
 800a0d4:	9301      	str	r3, [sp, #4]
 800a0d6:	2300      	movs	r3, #0
 800a0d8:	9300      	str	r3, [sp, #0]
 800a0da:	2300      	movs	r3, #0
 800a0dc:	460a      	mov	r2, r1
 800a0de:	4921      	ldr	r1, [pc, #132]	@ (800a164 <vTaskStartScheduler+0xb4>)
 800a0e0:	4821      	ldr	r0, [pc, #132]	@ (800a168 <vTaskStartScheduler+0xb8>)
 800a0e2:	f7ff fdff 	bl	8009ce4 <xTaskCreateStatic>
 800a0e6:	4603      	mov	r3, r0
 800a0e8:	4a20      	ldr	r2, [pc, #128]	@ (800a16c <vTaskStartScheduler+0xbc>)
 800a0ea:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a0ec:	4b1f      	ldr	r3, [pc, #124]	@ (800a16c <vTaskStartScheduler+0xbc>)
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d002      	beq.n	800a0fa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a0f4:	2301      	movs	r3, #1
 800a0f6:	617b      	str	r3, [r7, #20]
 800a0f8:	e001      	b.n	800a0fe <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a0fa:	2300      	movs	r3, #0
 800a0fc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a0fe:	697b      	ldr	r3, [r7, #20]
 800a100:	2b01      	cmp	r3, #1
 800a102:	d11b      	bne.n	800a13c <vTaskStartScheduler+0x8c>
	__asm volatile
 800a104:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a108:	f383 8811 	msr	BASEPRI, r3
 800a10c:	f3bf 8f6f 	isb	sy
 800a110:	f3bf 8f4f 	dsb	sy
 800a114:	613b      	str	r3, [r7, #16]
}
 800a116:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a118:	4b15      	ldr	r3, [pc, #84]	@ (800a170 <vTaskStartScheduler+0xc0>)
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	334c      	adds	r3, #76	@ 0x4c
 800a11e:	4a15      	ldr	r2, [pc, #84]	@ (800a174 <vTaskStartScheduler+0xc4>)
 800a120:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a122:	4b15      	ldr	r3, [pc, #84]	@ (800a178 <vTaskStartScheduler+0xc8>)
 800a124:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a128:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a12a:	4b14      	ldr	r3, [pc, #80]	@ (800a17c <vTaskStartScheduler+0xcc>)
 800a12c:	2201      	movs	r2, #1
 800a12e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a130:	4b13      	ldr	r3, [pc, #76]	@ (800a180 <vTaskStartScheduler+0xd0>)
 800a132:	2200      	movs	r2, #0
 800a134:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a136:	f000 fe03 	bl	800ad40 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a13a:	e00f      	b.n	800a15c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a13c:	697b      	ldr	r3, [r7, #20]
 800a13e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a142:	d10b      	bne.n	800a15c <vTaskStartScheduler+0xac>
	__asm volatile
 800a144:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a148:	f383 8811 	msr	BASEPRI, r3
 800a14c:	f3bf 8f6f 	isb	sy
 800a150:	f3bf 8f4f 	dsb	sy
 800a154:	60fb      	str	r3, [r7, #12]
}
 800a156:	bf00      	nop
 800a158:	bf00      	nop
 800a15a:	e7fd      	b.n	800a158 <vTaskStartScheduler+0xa8>
}
 800a15c:	bf00      	nop
 800a15e:	3718      	adds	r7, #24
 800a160:	46bd      	mov	sp, r7
 800a162:	bd80      	pop	{r7, pc}
 800a164:	0800d200 	.word	0x0800d200
 800a168:	0800a739 	.word	0x0800a739
 800a16c:	2000501c 	.word	0x2000501c
 800a170:	20004ef8 	.word	0x20004ef8
 800a174:	20000380 	.word	0x20000380
 800a178:	20005018 	.word	0x20005018
 800a17c:	20005004 	.word	0x20005004
 800a180:	20004ffc 	.word	0x20004ffc

0800a184 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a184:	b480      	push	{r7}
 800a186:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a188:	4b04      	ldr	r3, [pc, #16]	@ (800a19c <vTaskSuspendAll+0x18>)
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	3301      	adds	r3, #1
 800a18e:	4a03      	ldr	r2, [pc, #12]	@ (800a19c <vTaskSuspendAll+0x18>)
 800a190:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a192:	bf00      	nop
 800a194:	46bd      	mov	sp, r7
 800a196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a19a:	4770      	bx	lr
 800a19c:	20005020 	.word	0x20005020

0800a1a0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a1a0:	b580      	push	{r7, lr}
 800a1a2:	b084      	sub	sp, #16
 800a1a4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a1a6:	2300      	movs	r3, #0
 800a1a8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a1aa:	2300      	movs	r3, #0
 800a1ac:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a1ae:	4b42      	ldr	r3, [pc, #264]	@ (800a2b8 <xTaskResumeAll+0x118>)
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d10b      	bne.n	800a1ce <xTaskResumeAll+0x2e>
	__asm volatile
 800a1b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1ba:	f383 8811 	msr	BASEPRI, r3
 800a1be:	f3bf 8f6f 	isb	sy
 800a1c2:	f3bf 8f4f 	dsb	sy
 800a1c6:	603b      	str	r3, [r7, #0]
}
 800a1c8:	bf00      	nop
 800a1ca:	bf00      	nop
 800a1cc:	e7fd      	b.n	800a1ca <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a1ce:	f000 fe5b 	bl	800ae88 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a1d2:	4b39      	ldr	r3, [pc, #228]	@ (800a2b8 <xTaskResumeAll+0x118>)
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	3b01      	subs	r3, #1
 800a1d8:	4a37      	ldr	r2, [pc, #220]	@ (800a2b8 <xTaskResumeAll+0x118>)
 800a1da:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a1dc:	4b36      	ldr	r3, [pc, #216]	@ (800a2b8 <xTaskResumeAll+0x118>)
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d161      	bne.n	800a2a8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a1e4:	4b35      	ldr	r3, [pc, #212]	@ (800a2bc <xTaskResumeAll+0x11c>)
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d05d      	beq.n	800a2a8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a1ec:	e02e      	b.n	800a24c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a1ee:	4b34      	ldr	r3, [pc, #208]	@ (800a2c0 <xTaskResumeAll+0x120>)
 800a1f0:	68db      	ldr	r3, [r3, #12]
 800a1f2:	68db      	ldr	r3, [r3, #12]
 800a1f4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	3318      	adds	r3, #24
 800a1fa:	4618      	mov	r0, r3
 800a1fc:	f7ff fa64 	bl	80096c8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	3304      	adds	r3, #4
 800a204:	4618      	mov	r0, r3
 800a206:	f7ff fa5f 	bl	80096c8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a20e:	2201      	movs	r2, #1
 800a210:	409a      	lsls	r2, r3
 800a212:	4b2c      	ldr	r3, [pc, #176]	@ (800a2c4 <xTaskResumeAll+0x124>)
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	4313      	orrs	r3, r2
 800a218:	4a2a      	ldr	r2, [pc, #168]	@ (800a2c4 <xTaskResumeAll+0x124>)
 800a21a:	6013      	str	r3, [r2, #0]
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a220:	4613      	mov	r3, r2
 800a222:	009b      	lsls	r3, r3, #2
 800a224:	4413      	add	r3, r2
 800a226:	009b      	lsls	r3, r3, #2
 800a228:	4a27      	ldr	r2, [pc, #156]	@ (800a2c8 <xTaskResumeAll+0x128>)
 800a22a:	441a      	add	r2, r3
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	3304      	adds	r3, #4
 800a230:	4619      	mov	r1, r3
 800a232:	4610      	mov	r0, r2
 800a234:	f7ff f9eb 	bl	800960e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a23c:	4b23      	ldr	r3, [pc, #140]	@ (800a2cc <xTaskResumeAll+0x12c>)
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a242:	429a      	cmp	r2, r3
 800a244:	d302      	bcc.n	800a24c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800a246:	4b22      	ldr	r3, [pc, #136]	@ (800a2d0 <xTaskResumeAll+0x130>)
 800a248:	2201      	movs	r2, #1
 800a24a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a24c:	4b1c      	ldr	r3, [pc, #112]	@ (800a2c0 <xTaskResumeAll+0x120>)
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	2b00      	cmp	r3, #0
 800a252:	d1cc      	bne.n	800a1ee <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	2b00      	cmp	r3, #0
 800a258:	d001      	beq.n	800a25e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a25a:	f000 fb29 	bl	800a8b0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a25e:	4b1d      	ldr	r3, [pc, #116]	@ (800a2d4 <xTaskResumeAll+0x134>)
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	2b00      	cmp	r3, #0
 800a268:	d010      	beq.n	800a28c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a26a:	f000 f837 	bl	800a2dc <xTaskIncrementTick>
 800a26e:	4603      	mov	r3, r0
 800a270:	2b00      	cmp	r3, #0
 800a272:	d002      	beq.n	800a27a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800a274:	4b16      	ldr	r3, [pc, #88]	@ (800a2d0 <xTaskResumeAll+0x130>)
 800a276:	2201      	movs	r2, #1
 800a278:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	3b01      	subs	r3, #1
 800a27e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	2b00      	cmp	r3, #0
 800a284:	d1f1      	bne.n	800a26a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800a286:	4b13      	ldr	r3, [pc, #76]	@ (800a2d4 <xTaskResumeAll+0x134>)
 800a288:	2200      	movs	r2, #0
 800a28a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a28c:	4b10      	ldr	r3, [pc, #64]	@ (800a2d0 <xTaskResumeAll+0x130>)
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	2b00      	cmp	r3, #0
 800a292:	d009      	beq.n	800a2a8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a294:	2301      	movs	r3, #1
 800a296:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a298:	4b0f      	ldr	r3, [pc, #60]	@ (800a2d8 <xTaskResumeAll+0x138>)
 800a29a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a29e:	601a      	str	r2, [r3, #0]
 800a2a0:	f3bf 8f4f 	dsb	sy
 800a2a4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a2a8:	f000 fe20 	bl	800aeec <vPortExitCritical>

	return xAlreadyYielded;
 800a2ac:	68bb      	ldr	r3, [r7, #8]
}
 800a2ae:	4618      	mov	r0, r3
 800a2b0:	3710      	adds	r7, #16
 800a2b2:	46bd      	mov	sp, r7
 800a2b4:	bd80      	pop	{r7, pc}
 800a2b6:	bf00      	nop
 800a2b8:	20005020 	.word	0x20005020
 800a2bc:	20004ff8 	.word	0x20004ff8
 800a2c0:	20004fb8 	.word	0x20004fb8
 800a2c4:	20005000 	.word	0x20005000
 800a2c8:	20004efc 	.word	0x20004efc
 800a2cc:	20004ef8 	.word	0x20004ef8
 800a2d0:	2000500c 	.word	0x2000500c
 800a2d4:	20005008 	.word	0x20005008
 800a2d8:	e000ed04 	.word	0xe000ed04

0800a2dc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a2dc:	b580      	push	{r7, lr}
 800a2de:	b086      	sub	sp, #24
 800a2e0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a2e2:	2300      	movs	r3, #0
 800a2e4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a2e6:	4b4f      	ldr	r3, [pc, #316]	@ (800a424 <xTaskIncrementTick+0x148>)
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	f040 808f 	bne.w	800a40e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a2f0:	4b4d      	ldr	r3, [pc, #308]	@ (800a428 <xTaskIncrementTick+0x14c>)
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	3301      	adds	r3, #1
 800a2f6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a2f8:	4a4b      	ldr	r2, [pc, #300]	@ (800a428 <xTaskIncrementTick+0x14c>)
 800a2fa:	693b      	ldr	r3, [r7, #16]
 800a2fc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a2fe:	693b      	ldr	r3, [r7, #16]
 800a300:	2b00      	cmp	r3, #0
 800a302:	d121      	bne.n	800a348 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800a304:	4b49      	ldr	r3, [pc, #292]	@ (800a42c <xTaskIncrementTick+0x150>)
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d00b      	beq.n	800a326 <xTaskIncrementTick+0x4a>
	__asm volatile
 800a30e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a312:	f383 8811 	msr	BASEPRI, r3
 800a316:	f3bf 8f6f 	isb	sy
 800a31a:	f3bf 8f4f 	dsb	sy
 800a31e:	603b      	str	r3, [r7, #0]
}
 800a320:	bf00      	nop
 800a322:	bf00      	nop
 800a324:	e7fd      	b.n	800a322 <xTaskIncrementTick+0x46>
 800a326:	4b41      	ldr	r3, [pc, #260]	@ (800a42c <xTaskIncrementTick+0x150>)
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	60fb      	str	r3, [r7, #12]
 800a32c:	4b40      	ldr	r3, [pc, #256]	@ (800a430 <xTaskIncrementTick+0x154>)
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	4a3e      	ldr	r2, [pc, #248]	@ (800a42c <xTaskIncrementTick+0x150>)
 800a332:	6013      	str	r3, [r2, #0]
 800a334:	4a3e      	ldr	r2, [pc, #248]	@ (800a430 <xTaskIncrementTick+0x154>)
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	6013      	str	r3, [r2, #0]
 800a33a:	4b3e      	ldr	r3, [pc, #248]	@ (800a434 <xTaskIncrementTick+0x158>)
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	3301      	adds	r3, #1
 800a340:	4a3c      	ldr	r2, [pc, #240]	@ (800a434 <xTaskIncrementTick+0x158>)
 800a342:	6013      	str	r3, [r2, #0]
 800a344:	f000 fab4 	bl	800a8b0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a348:	4b3b      	ldr	r3, [pc, #236]	@ (800a438 <xTaskIncrementTick+0x15c>)
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	693a      	ldr	r2, [r7, #16]
 800a34e:	429a      	cmp	r2, r3
 800a350:	d348      	bcc.n	800a3e4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a352:	4b36      	ldr	r3, [pc, #216]	@ (800a42c <xTaskIncrementTick+0x150>)
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d104      	bne.n	800a366 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a35c:	4b36      	ldr	r3, [pc, #216]	@ (800a438 <xTaskIncrementTick+0x15c>)
 800a35e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a362:	601a      	str	r2, [r3, #0]
					break;
 800a364:	e03e      	b.n	800a3e4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a366:	4b31      	ldr	r3, [pc, #196]	@ (800a42c <xTaskIncrementTick+0x150>)
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	68db      	ldr	r3, [r3, #12]
 800a36c:	68db      	ldr	r3, [r3, #12]
 800a36e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a370:	68bb      	ldr	r3, [r7, #8]
 800a372:	685b      	ldr	r3, [r3, #4]
 800a374:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a376:	693a      	ldr	r2, [r7, #16]
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	429a      	cmp	r2, r3
 800a37c:	d203      	bcs.n	800a386 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a37e:	4a2e      	ldr	r2, [pc, #184]	@ (800a438 <xTaskIncrementTick+0x15c>)
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a384:	e02e      	b.n	800a3e4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a386:	68bb      	ldr	r3, [r7, #8]
 800a388:	3304      	adds	r3, #4
 800a38a:	4618      	mov	r0, r3
 800a38c:	f7ff f99c 	bl	80096c8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a390:	68bb      	ldr	r3, [r7, #8]
 800a392:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a394:	2b00      	cmp	r3, #0
 800a396:	d004      	beq.n	800a3a2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a398:	68bb      	ldr	r3, [r7, #8]
 800a39a:	3318      	adds	r3, #24
 800a39c:	4618      	mov	r0, r3
 800a39e:	f7ff f993 	bl	80096c8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a3a2:	68bb      	ldr	r3, [r7, #8]
 800a3a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3a6:	2201      	movs	r2, #1
 800a3a8:	409a      	lsls	r2, r3
 800a3aa:	4b24      	ldr	r3, [pc, #144]	@ (800a43c <xTaskIncrementTick+0x160>)
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	4313      	orrs	r3, r2
 800a3b0:	4a22      	ldr	r2, [pc, #136]	@ (800a43c <xTaskIncrementTick+0x160>)
 800a3b2:	6013      	str	r3, [r2, #0]
 800a3b4:	68bb      	ldr	r3, [r7, #8]
 800a3b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a3b8:	4613      	mov	r3, r2
 800a3ba:	009b      	lsls	r3, r3, #2
 800a3bc:	4413      	add	r3, r2
 800a3be:	009b      	lsls	r3, r3, #2
 800a3c0:	4a1f      	ldr	r2, [pc, #124]	@ (800a440 <xTaskIncrementTick+0x164>)
 800a3c2:	441a      	add	r2, r3
 800a3c4:	68bb      	ldr	r3, [r7, #8]
 800a3c6:	3304      	adds	r3, #4
 800a3c8:	4619      	mov	r1, r3
 800a3ca:	4610      	mov	r0, r2
 800a3cc:	f7ff f91f 	bl	800960e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a3d0:	68bb      	ldr	r3, [r7, #8]
 800a3d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a3d4:	4b1b      	ldr	r3, [pc, #108]	@ (800a444 <xTaskIncrementTick+0x168>)
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3da:	429a      	cmp	r2, r3
 800a3dc:	d3b9      	bcc.n	800a352 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800a3de:	2301      	movs	r3, #1
 800a3e0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a3e2:	e7b6      	b.n	800a352 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a3e4:	4b17      	ldr	r3, [pc, #92]	@ (800a444 <xTaskIncrementTick+0x168>)
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a3ea:	4915      	ldr	r1, [pc, #84]	@ (800a440 <xTaskIncrementTick+0x164>)
 800a3ec:	4613      	mov	r3, r2
 800a3ee:	009b      	lsls	r3, r3, #2
 800a3f0:	4413      	add	r3, r2
 800a3f2:	009b      	lsls	r3, r3, #2
 800a3f4:	440b      	add	r3, r1
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	2b01      	cmp	r3, #1
 800a3fa:	d901      	bls.n	800a400 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800a3fc:	2301      	movs	r3, #1
 800a3fe:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a400:	4b11      	ldr	r3, [pc, #68]	@ (800a448 <xTaskIncrementTick+0x16c>)
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	2b00      	cmp	r3, #0
 800a406:	d007      	beq.n	800a418 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800a408:	2301      	movs	r3, #1
 800a40a:	617b      	str	r3, [r7, #20]
 800a40c:	e004      	b.n	800a418 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a40e:	4b0f      	ldr	r3, [pc, #60]	@ (800a44c <xTaskIncrementTick+0x170>)
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	3301      	adds	r3, #1
 800a414:	4a0d      	ldr	r2, [pc, #52]	@ (800a44c <xTaskIncrementTick+0x170>)
 800a416:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a418:	697b      	ldr	r3, [r7, #20]
}
 800a41a:	4618      	mov	r0, r3
 800a41c:	3718      	adds	r7, #24
 800a41e:	46bd      	mov	sp, r7
 800a420:	bd80      	pop	{r7, pc}
 800a422:	bf00      	nop
 800a424:	20005020 	.word	0x20005020
 800a428:	20004ffc 	.word	0x20004ffc
 800a42c:	20004fb0 	.word	0x20004fb0
 800a430:	20004fb4 	.word	0x20004fb4
 800a434:	20005010 	.word	0x20005010
 800a438:	20005018 	.word	0x20005018
 800a43c:	20005000 	.word	0x20005000
 800a440:	20004efc 	.word	0x20004efc
 800a444:	20004ef8 	.word	0x20004ef8
 800a448:	2000500c 	.word	0x2000500c
 800a44c:	20005008 	.word	0x20005008

0800a450 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a450:	b480      	push	{r7}
 800a452:	b087      	sub	sp, #28
 800a454:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a456:	4b2a      	ldr	r3, [pc, #168]	@ (800a500 <vTaskSwitchContext+0xb0>)
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d003      	beq.n	800a466 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a45e:	4b29      	ldr	r3, [pc, #164]	@ (800a504 <vTaskSwitchContext+0xb4>)
 800a460:	2201      	movs	r2, #1
 800a462:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a464:	e045      	b.n	800a4f2 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 800a466:	4b27      	ldr	r3, [pc, #156]	@ (800a504 <vTaskSwitchContext+0xb4>)
 800a468:	2200      	movs	r2, #0
 800a46a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a46c:	4b26      	ldr	r3, [pc, #152]	@ (800a508 <vTaskSwitchContext+0xb8>)
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	fab3 f383 	clz	r3, r3
 800a478:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800a47a:	7afb      	ldrb	r3, [r7, #11]
 800a47c:	f1c3 031f 	rsb	r3, r3, #31
 800a480:	617b      	str	r3, [r7, #20]
 800a482:	4922      	ldr	r1, [pc, #136]	@ (800a50c <vTaskSwitchContext+0xbc>)
 800a484:	697a      	ldr	r2, [r7, #20]
 800a486:	4613      	mov	r3, r2
 800a488:	009b      	lsls	r3, r3, #2
 800a48a:	4413      	add	r3, r2
 800a48c:	009b      	lsls	r3, r3, #2
 800a48e:	440b      	add	r3, r1
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	2b00      	cmp	r3, #0
 800a494:	d10b      	bne.n	800a4ae <vTaskSwitchContext+0x5e>
	__asm volatile
 800a496:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a49a:	f383 8811 	msr	BASEPRI, r3
 800a49e:	f3bf 8f6f 	isb	sy
 800a4a2:	f3bf 8f4f 	dsb	sy
 800a4a6:	607b      	str	r3, [r7, #4]
}
 800a4a8:	bf00      	nop
 800a4aa:	bf00      	nop
 800a4ac:	e7fd      	b.n	800a4aa <vTaskSwitchContext+0x5a>
 800a4ae:	697a      	ldr	r2, [r7, #20]
 800a4b0:	4613      	mov	r3, r2
 800a4b2:	009b      	lsls	r3, r3, #2
 800a4b4:	4413      	add	r3, r2
 800a4b6:	009b      	lsls	r3, r3, #2
 800a4b8:	4a14      	ldr	r2, [pc, #80]	@ (800a50c <vTaskSwitchContext+0xbc>)
 800a4ba:	4413      	add	r3, r2
 800a4bc:	613b      	str	r3, [r7, #16]
 800a4be:	693b      	ldr	r3, [r7, #16]
 800a4c0:	685b      	ldr	r3, [r3, #4]
 800a4c2:	685a      	ldr	r2, [r3, #4]
 800a4c4:	693b      	ldr	r3, [r7, #16]
 800a4c6:	605a      	str	r2, [r3, #4]
 800a4c8:	693b      	ldr	r3, [r7, #16]
 800a4ca:	685a      	ldr	r2, [r3, #4]
 800a4cc:	693b      	ldr	r3, [r7, #16]
 800a4ce:	3308      	adds	r3, #8
 800a4d0:	429a      	cmp	r2, r3
 800a4d2:	d104      	bne.n	800a4de <vTaskSwitchContext+0x8e>
 800a4d4:	693b      	ldr	r3, [r7, #16]
 800a4d6:	685b      	ldr	r3, [r3, #4]
 800a4d8:	685a      	ldr	r2, [r3, #4]
 800a4da:	693b      	ldr	r3, [r7, #16]
 800a4dc:	605a      	str	r2, [r3, #4]
 800a4de:	693b      	ldr	r3, [r7, #16]
 800a4e0:	685b      	ldr	r3, [r3, #4]
 800a4e2:	68db      	ldr	r3, [r3, #12]
 800a4e4:	4a0a      	ldr	r2, [pc, #40]	@ (800a510 <vTaskSwitchContext+0xc0>)
 800a4e6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a4e8:	4b09      	ldr	r3, [pc, #36]	@ (800a510 <vTaskSwitchContext+0xc0>)
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	334c      	adds	r3, #76	@ 0x4c
 800a4ee:	4a09      	ldr	r2, [pc, #36]	@ (800a514 <vTaskSwitchContext+0xc4>)
 800a4f0:	6013      	str	r3, [r2, #0]
}
 800a4f2:	bf00      	nop
 800a4f4:	371c      	adds	r7, #28
 800a4f6:	46bd      	mov	sp, r7
 800a4f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4fc:	4770      	bx	lr
 800a4fe:	bf00      	nop
 800a500:	20005020 	.word	0x20005020
 800a504:	2000500c 	.word	0x2000500c
 800a508:	20005000 	.word	0x20005000
 800a50c:	20004efc 	.word	0x20004efc
 800a510:	20004ef8 	.word	0x20004ef8
 800a514:	20000380 	.word	0x20000380

0800a518 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a518:	b580      	push	{r7, lr}
 800a51a:	b084      	sub	sp, #16
 800a51c:	af00      	add	r7, sp, #0
 800a51e:	6078      	str	r0, [r7, #4]
 800a520:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	2b00      	cmp	r3, #0
 800a526:	d10b      	bne.n	800a540 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800a528:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a52c:	f383 8811 	msr	BASEPRI, r3
 800a530:	f3bf 8f6f 	isb	sy
 800a534:	f3bf 8f4f 	dsb	sy
 800a538:	60fb      	str	r3, [r7, #12]
}
 800a53a:	bf00      	nop
 800a53c:	bf00      	nop
 800a53e:	e7fd      	b.n	800a53c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a540:	4b07      	ldr	r3, [pc, #28]	@ (800a560 <vTaskPlaceOnEventList+0x48>)
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	3318      	adds	r3, #24
 800a546:	4619      	mov	r1, r3
 800a548:	6878      	ldr	r0, [r7, #4]
 800a54a:	f7ff f884 	bl	8009656 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a54e:	2101      	movs	r1, #1
 800a550:	6838      	ldr	r0, [r7, #0]
 800a552:	f000 fb05 	bl	800ab60 <prvAddCurrentTaskToDelayedList>
}
 800a556:	bf00      	nop
 800a558:	3710      	adds	r7, #16
 800a55a:	46bd      	mov	sp, r7
 800a55c:	bd80      	pop	{r7, pc}
 800a55e:	bf00      	nop
 800a560:	20004ef8 	.word	0x20004ef8

0800a564 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a564:	b580      	push	{r7, lr}
 800a566:	b086      	sub	sp, #24
 800a568:	af00      	add	r7, sp, #0
 800a56a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	68db      	ldr	r3, [r3, #12]
 800a570:	68db      	ldr	r3, [r3, #12]
 800a572:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a574:	693b      	ldr	r3, [r7, #16]
 800a576:	2b00      	cmp	r3, #0
 800a578:	d10b      	bne.n	800a592 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800a57a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a57e:	f383 8811 	msr	BASEPRI, r3
 800a582:	f3bf 8f6f 	isb	sy
 800a586:	f3bf 8f4f 	dsb	sy
 800a58a:	60fb      	str	r3, [r7, #12]
}
 800a58c:	bf00      	nop
 800a58e:	bf00      	nop
 800a590:	e7fd      	b.n	800a58e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a592:	693b      	ldr	r3, [r7, #16]
 800a594:	3318      	adds	r3, #24
 800a596:	4618      	mov	r0, r3
 800a598:	f7ff f896 	bl	80096c8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a59c:	4b1d      	ldr	r3, [pc, #116]	@ (800a614 <xTaskRemoveFromEventList+0xb0>)
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	d11c      	bne.n	800a5de <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a5a4:	693b      	ldr	r3, [r7, #16]
 800a5a6:	3304      	adds	r3, #4
 800a5a8:	4618      	mov	r0, r3
 800a5aa:	f7ff f88d 	bl	80096c8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a5ae:	693b      	ldr	r3, [r7, #16]
 800a5b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5b2:	2201      	movs	r2, #1
 800a5b4:	409a      	lsls	r2, r3
 800a5b6:	4b18      	ldr	r3, [pc, #96]	@ (800a618 <xTaskRemoveFromEventList+0xb4>)
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	4313      	orrs	r3, r2
 800a5bc:	4a16      	ldr	r2, [pc, #88]	@ (800a618 <xTaskRemoveFromEventList+0xb4>)
 800a5be:	6013      	str	r3, [r2, #0]
 800a5c0:	693b      	ldr	r3, [r7, #16]
 800a5c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a5c4:	4613      	mov	r3, r2
 800a5c6:	009b      	lsls	r3, r3, #2
 800a5c8:	4413      	add	r3, r2
 800a5ca:	009b      	lsls	r3, r3, #2
 800a5cc:	4a13      	ldr	r2, [pc, #76]	@ (800a61c <xTaskRemoveFromEventList+0xb8>)
 800a5ce:	441a      	add	r2, r3
 800a5d0:	693b      	ldr	r3, [r7, #16]
 800a5d2:	3304      	adds	r3, #4
 800a5d4:	4619      	mov	r1, r3
 800a5d6:	4610      	mov	r0, r2
 800a5d8:	f7ff f819 	bl	800960e <vListInsertEnd>
 800a5dc:	e005      	b.n	800a5ea <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a5de:	693b      	ldr	r3, [r7, #16]
 800a5e0:	3318      	adds	r3, #24
 800a5e2:	4619      	mov	r1, r3
 800a5e4:	480e      	ldr	r0, [pc, #56]	@ (800a620 <xTaskRemoveFromEventList+0xbc>)
 800a5e6:	f7ff f812 	bl	800960e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a5ea:	693b      	ldr	r3, [r7, #16]
 800a5ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a5ee:	4b0d      	ldr	r3, [pc, #52]	@ (800a624 <xTaskRemoveFromEventList+0xc0>)
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5f4:	429a      	cmp	r2, r3
 800a5f6:	d905      	bls.n	800a604 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a5f8:	2301      	movs	r3, #1
 800a5fa:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a5fc:	4b0a      	ldr	r3, [pc, #40]	@ (800a628 <xTaskRemoveFromEventList+0xc4>)
 800a5fe:	2201      	movs	r2, #1
 800a600:	601a      	str	r2, [r3, #0]
 800a602:	e001      	b.n	800a608 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800a604:	2300      	movs	r3, #0
 800a606:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a608:	697b      	ldr	r3, [r7, #20]
}
 800a60a:	4618      	mov	r0, r3
 800a60c:	3718      	adds	r7, #24
 800a60e:	46bd      	mov	sp, r7
 800a610:	bd80      	pop	{r7, pc}
 800a612:	bf00      	nop
 800a614:	20005020 	.word	0x20005020
 800a618:	20005000 	.word	0x20005000
 800a61c:	20004efc 	.word	0x20004efc
 800a620:	20004fb8 	.word	0x20004fb8
 800a624:	20004ef8 	.word	0x20004ef8
 800a628:	2000500c 	.word	0x2000500c

0800a62c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a62c:	b480      	push	{r7}
 800a62e:	b083      	sub	sp, #12
 800a630:	af00      	add	r7, sp, #0
 800a632:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a634:	4b06      	ldr	r3, [pc, #24]	@ (800a650 <vTaskInternalSetTimeOutState+0x24>)
 800a636:	681a      	ldr	r2, [r3, #0]
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a63c:	4b05      	ldr	r3, [pc, #20]	@ (800a654 <vTaskInternalSetTimeOutState+0x28>)
 800a63e:	681a      	ldr	r2, [r3, #0]
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	605a      	str	r2, [r3, #4]
}
 800a644:	bf00      	nop
 800a646:	370c      	adds	r7, #12
 800a648:	46bd      	mov	sp, r7
 800a64a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a64e:	4770      	bx	lr
 800a650:	20005010 	.word	0x20005010
 800a654:	20004ffc 	.word	0x20004ffc

0800a658 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a658:	b580      	push	{r7, lr}
 800a65a:	b088      	sub	sp, #32
 800a65c:	af00      	add	r7, sp, #0
 800a65e:	6078      	str	r0, [r7, #4]
 800a660:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	2b00      	cmp	r3, #0
 800a666:	d10b      	bne.n	800a680 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800a668:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a66c:	f383 8811 	msr	BASEPRI, r3
 800a670:	f3bf 8f6f 	isb	sy
 800a674:	f3bf 8f4f 	dsb	sy
 800a678:	613b      	str	r3, [r7, #16]
}
 800a67a:	bf00      	nop
 800a67c:	bf00      	nop
 800a67e:	e7fd      	b.n	800a67c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a680:	683b      	ldr	r3, [r7, #0]
 800a682:	2b00      	cmp	r3, #0
 800a684:	d10b      	bne.n	800a69e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800a686:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a68a:	f383 8811 	msr	BASEPRI, r3
 800a68e:	f3bf 8f6f 	isb	sy
 800a692:	f3bf 8f4f 	dsb	sy
 800a696:	60fb      	str	r3, [r7, #12]
}
 800a698:	bf00      	nop
 800a69a:	bf00      	nop
 800a69c:	e7fd      	b.n	800a69a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800a69e:	f000 fbf3 	bl	800ae88 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a6a2:	4b1d      	ldr	r3, [pc, #116]	@ (800a718 <xTaskCheckForTimeOut+0xc0>)
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	685b      	ldr	r3, [r3, #4]
 800a6ac:	69ba      	ldr	r2, [r7, #24]
 800a6ae:	1ad3      	subs	r3, r2, r3
 800a6b0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a6b2:	683b      	ldr	r3, [r7, #0]
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a6ba:	d102      	bne.n	800a6c2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a6bc:	2300      	movs	r3, #0
 800a6be:	61fb      	str	r3, [r7, #28]
 800a6c0:	e023      	b.n	800a70a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	681a      	ldr	r2, [r3, #0]
 800a6c6:	4b15      	ldr	r3, [pc, #84]	@ (800a71c <xTaskCheckForTimeOut+0xc4>)
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	429a      	cmp	r2, r3
 800a6cc:	d007      	beq.n	800a6de <xTaskCheckForTimeOut+0x86>
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	685b      	ldr	r3, [r3, #4]
 800a6d2:	69ba      	ldr	r2, [r7, #24]
 800a6d4:	429a      	cmp	r2, r3
 800a6d6:	d302      	bcc.n	800a6de <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a6d8:	2301      	movs	r3, #1
 800a6da:	61fb      	str	r3, [r7, #28]
 800a6dc:	e015      	b.n	800a70a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a6de:	683b      	ldr	r3, [r7, #0]
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	697a      	ldr	r2, [r7, #20]
 800a6e4:	429a      	cmp	r2, r3
 800a6e6:	d20b      	bcs.n	800a700 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a6e8:	683b      	ldr	r3, [r7, #0]
 800a6ea:	681a      	ldr	r2, [r3, #0]
 800a6ec:	697b      	ldr	r3, [r7, #20]
 800a6ee:	1ad2      	subs	r2, r2, r3
 800a6f0:	683b      	ldr	r3, [r7, #0]
 800a6f2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a6f4:	6878      	ldr	r0, [r7, #4]
 800a6f6:	f7ff ff99 	bl	800a62c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a6fa:	2300      	movs	r3, #0
 800a6fc:	61fb      	str	r3, [r7, #28]
 800a6fe:	e004      	b.n	800a70a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800a700:	683b      	ldr	r3, [r7, #0]
 800a702:	2200      	movs	r2, #0
 800a704:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a706:	2301      	movs	r3, #1
 800a708:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a70a:	f000 fbef 	bl	800aeec <vPortExitCritical>

	return xReturn;
 800a70e:	69fb      	ldr	r3, [r7, #28]
}
 800a710:	4618      	mov	r0, r3
 800a712:	3720      	adds	r7, #32
 800a714:	46bd      	mov	sp, r7
 800a716:	bd80      	pop	{r7, pc}
 800a718:	20004ffc 	.word	0x20004ffc
 800a71c:	20005010 	.word	0x20005010

0800a720 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a720:	b480      	push	{r7}
 800a722:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a724:	4b03      	ldr	r3, [pc, #12]	@ (800a734 <vTaskMissedYield+0x14>)
 800a726:	2201      	movs	r2, #1
 800a728:	601a      	str	r2, [r3, #0]
}
 800a72a:	bf00      	nop
 800a72c:	46bd      	mov	sp, r7
 800a72e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a732:	4770      	bx	lr
 800a734:	2000500c 	.word	0x2000500c

0800a738 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a738:	b580      	push	{r7, lr}
 800a73a:	b082      	sub	sp, #8
 800a73c:	af00      	add	r7, sp, #0
 800a73e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a740:	f000 f852 	bl	800a7e8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a744:	4b06      	ldr	r3, [pc, #24]	@ (800a760 <prvIdleTask+0x28>)
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	2b01      	cmp	r3, #1
 800a74a:	d9f9      	bls.n	800a740 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a74c:	4b05      	ldr	r3, [pc, #20]	@ (800a764 <prvIdleTask+0x2c>)
 800a74e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a752:	601a      	str	r2, [r3, #0]
 800a754:	f3bf 8f4f 	dsb	sy
 800a758:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a75c:	e7f0      	b.n	800a740 <prvIdleTask+0x8>
 800a75e:	bf00      	nop
 800a760:	20004efc 	.word	0x20004efc
 800a764:	e000ed04 	.word	0xe000ed04

0800a768 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a768:	b580      	push	{r7, lr}
 800a76a:	b082      	sub	sp, #8
 800a76c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a76e:	2300      	movs	r3, #0
 800a770:	607b      	str	r3, [r7, #4]
 800a772:	e00c      	b.n	800a78e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a774:	687a      	ldr	r2, [r7, #4]
 800a776:	4613      	mov	r3, r2
 800a778:	009b      	lsls	r3, r3, #2
 800a77a:	4413      	add	r3, r2
 800a77c:	009b      	lsls	r3, r3, #2
 800a77e:	4a12      	ldr	r2, [pc, #72]	@ (800a7c8 <prvInitialiseTaskLists+0x60>)
 800a780:	4413      	add	r3, r2
 800a782:	4618      	mov	r0, r3
 800a784:	f7fe ff16 	bl	80095b4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	3301      	adds	r3, #1
 800a78c:	607b      	str	r3, [r7, #4]
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	2b06      	cmp	r3, #6
 800a792:	d9ef      	bls.n	800a774 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a794:	480d      	ldr	r0, [pc, #52]	@ (800a7cc <prvInitialiseTaskLists+0x64>)
 800a796:	f7fe ff0d 	bl	80095b4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a79a:	480d      	ldr	r0, [pc, #52]	@ (800a7d0 <prvInitialiseTaskLists+0x68>)
 800a79c:	f7fe ff0a 	bl	80095b4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a7a0:	480c      	ldr	r0, [pc, #48]	@ (800a7d4 <prvInitialiseTaskLists+0x6c>)
 800a7a2:	f7fe ff07 	bl	80095b4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a7a6:	480c      	ldr	r0, [pc, #48]	@ (800a7d8 <prvInitialiseTaskLists+0x70>)
 800a7a8:	f7fe ff04 	bl	80095b4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a7ac:	480b      	ldr	r0, [pc, #44]	@ (800a7dc <prvInitialiseTaskLists+0x74>)
 800a7ae:	f7fe ff01 	bl	80095b4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a7b2:	4b0b      	ldr	r3, [pc, #44]	@ (800a7e0 <prvInitialiseTaskLists+0x78>)
 800a7b4:	4a05      	ldr	r2, [pc, #20]	@ (800a7cc <prvInitialiseTaskLists+0x64>)
 800a7b6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a7b8:	4b0a      	ldr	r3, [pc, #40]	@ (800a7e4 <prvInitialiseTaskLists+0x7c>)
 800a7ba:	4a05      	ldr	r2, [pc, #20]	@ (800a7d0 <prvInitialiseTaskLists+0x68>)
 800a7bc:	601a      	str	r2, [r3, #0]
}
 800a7be:	bf00      	nop
 800a7c0:	3708      	adds	r7, #8
 800a7c2:	46bd      	mov	sp, r7
 800a7c4:	bd80      	pop	{r7, pc}
 800a7c6:	bf00      	nop
 800a7c8:	20004efc 	.word	0x20004efc
 800a7cc:	20004f88 	.word	0x20004f88
 800a7d0:	20004f9c 	.word	0x20004f9c
 800a7d4:	20004fb8 	.word	0x20004fb8
 800a7d8:	20004fcc 	.word	0x20004fcc
 800a7dc:	20004fe4 	.word	0x20004fe4
 800a7e0:	20004fb0 	.word	0x20004fb0
 800a7e4:	20004fb4 	.word	0x20004fb4

0800a7e8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a7e8:	b580      	push	{r7, lr}
 800a7ea:	b082      	sub	sp, #8
 800a7ec:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a7ee:	e019      	b.n	800a824 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a7f0:	f000 fb4a 	bl	800ae88 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a7f4:	4b10      	ldr	r3, [pc, #64]	@ (800a838 <prvCheckTasksWaitingTermination+0x50>)
 800a7f6:	68db      	ldr	r3, [r3, #12]
 800a7f8:	68db      	ldr	r3, [r3, #12]
 800a7fa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	3304      	adds	r3, #4
 800a800:	4618      	mov	r0, r3
 800a802:	f7fe ff61 	bl	80096c8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a806:	4b0d      	ldr	r3, [pc, #52]	@ (800a83c <prvCheckTasksWaitingTermination+0x54>)
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	3b01      	subs	r3, #1
 800a80c:	4a0b      	ldr	r2, [pc, #44]	@ (800a83c <prvCheckTasksWaitingTermination+0x54>)
 800a80e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a810:	4b0b      	ldr	r3, [pc, #44]	@ (800a840 <prvCheckTasksWaitingTermination+0x58>)
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	3b01      	subs	r3, #1
 800a816:	4a0a      	ldr	r2, [pc, #40]	@ (800a840 <prvCheckTasksWaitingTermination+0x58>)
 800a818:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a81a:	f000 fb67 	bl	800aeec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a81e:	6878      	ldr	r0, [r7, #4]
 800a820:	f000 f810 	bl	800a844 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a824:	4b06      	ldr	r3, [pc, #24]	@ (800a840 <prvCheckTasksWaitingTermination+0x58>)
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d1e1      	bne.n	800a7f0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a82c:	bf00      	nop
 800a82e:	bf00      	nop
 800a830:	3708      	adds	r7, #8
 800a832:	46bd      	mov	sp, r7
 800a834:	bd80      	pop	{r7, pc}
 800a836:	bf00      	nop
 800a838:	20004fcc 	.word	0x20004fcc
 800a83c:	20004ff8 	.word	0x20004ff8
 800a840:	20004fe0 	.word	0x20004fe0

0800a844 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a844:	b580      	push	{r7, lr}
 800a846:	b084      	sub	sp, #16
 800a848:	af00      	add	r7, sp, #0
 800a84a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	334c      	adds	r3, #76	@ 0x4c
 800a850:	4618      	mov	r0, r3
 800a852:	f001 fcfd 	bl	800c250 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	d108      	bne.n	800a872 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a864:	4618      	mov	r0, r3
 800a866:	f000 fcff 	bl	800b268 <vPortFree>
				vPortFree( pxTCB );
 800a86a:	6878      	ldr	r0, [r7, #4]
 800a86c:	f000 fcfc 	bl	800b268 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a870:	e019      	b.n	800a8a6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800a878:	2b01      	cmp	r3, #1
 800a87a:	d103      	bne.n	800a884 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800a87c:	6878      	ldr	r0, [r7, #4]
 800a87e:	f000 fcf3 	bl	800b268 <vPortFree>
	}
 800a882:	e010      	b.n	800a8a6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800a88a:	2b02      	cmp	r3, #2
 800a88c:	d00b      	beq.n	800a8a6 <prvDeleteTCB+0x62>
	__asm volatile
 800a88e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a892:	f383 8811 	msr	BASEPRI, r3
 800a896:	f3bf 8f6f 	isb	sy
 800a89a:	f3bf 8f4f 	dsb	sy
 800a89e:	60fb      	str	r3, [r7, #12]
}
 800a8a0:	bf00      	nop
 800a8a2:	bf00      	nop
 800a8a4:	e7fd      	b.n	800a8a2 <prvDeleteTCB+0x5e>
	}
 800a8a6:	bf00      	nop
 800a8a8:	3710      	adds	r7, #16
 800a8aa:	46bd      	mov	sp, r7
 800a8ac:	bd80      	pop	{r7, pc}
	...

0800a8b0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a8b0:	b480      	push	{r7}
 800a8b2:	b083      	sub	sp, #12
 800a8b4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a8b6:	4b0c      	ldr	r3, [pc, #48]	@ (800a8e8 <prvResetNextTaskUnblockTime+0x38>)
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d104      	bne.n	800a8ca <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a8c0:	4b0a      	ldr	r3, [pc, #40]	@ (800a8ec <prvResetNextTaskUnblockTime+0x3c>)
 800a8c2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a8c6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a8c8:	e008      	b.n	800a8dc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a8ca:	4b07      	ldr	r3, [pc, #28]	@ (800a8e8 <prvResetNextTaskUnblockTime+0x38>)
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	68db      	ldr	r3, [r3, #12]
 800a8d0:	68db      	ldr	r3, [r3, #12]
 800a8d2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	685b      	ldr	r3, [r3, #4]
 800a8d8:	4a04      	ldr	r2, [pc, #16]	@ (800a8ec <prvResetNextTaskUnblockTime+0x3c>)
 800a8da:	6013      	str	r3, [r2, #0]
}
 800a8dc:	bf00      	nop
 800a8de:	370c      	adds	r7, #12
 800a8e0:	46bd      	mov	sp, r7
 800a8e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8e6:	4770      	bx	lr
 800a8e8:	20004fb0 	.word	0x20004fb0
 800a8ec:	20005018 	.word	0x20005018

0800a8f0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a8f0:	b480      	push	{r7}
 800a8f2:	b083      	sub	sp, #12
 800a8f4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a8f6:	4b0b      	ldr	r3, [pc, #44]	@ (800a924 <xTaskGetSchedulerState+0x34>)
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d102      	bne.n	800a904 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a8fe:	2301      	movs	r3, #1
 800a900:	607b      	str	r3, [r7, #4]
 800a902:	e008      	b.n	800a916 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a904:	4b08      	ldr	r3, [pc, #32]	@ (800a928 <xTaskGetSchedulerState+0x38>)
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d102      	bne.n	800a912 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a90c:	2302      	movs	r3, #2
 800a90e:	607b      	str	r3, [r7, #4]
 800a910:	e001      	b.n	800a916 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a912:	2300      	movs	r3, #0
 800a914:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a916:	687b      	ldr	r3, [r7, #4]
	}
 800a918:	4618      	mov	r0, r3
 800a91a:	370c      	adds	r7, #12
 800a91c:	46bd      	mov	sp, r7
 800a91e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a922:	4770      	bx	lr
 800a924:	20005004 	.word	0x20005004
 800a928:	20005020 	.word	0x20005020

0800a92c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800a92c:	b580      	push	{r7, lr}
 800a92e:	b084      	sub	sp, #16
 800a930:	af00      	add	r7, sp, #0
 800a932:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800a938:	2300      	movs	r3, #0
 800a93a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	2b00      	cmp	r3, #0
 800a940:	d05e      	beq.n	800aa00 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800a942:	68bb      	ldr	r3, [r7, #8]
 800a944:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a946:	4b31      	ldr	r3, [pc, #196]	@ (800aa0c <xTaskPriorityInherit+0xe0>)
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a94c:	429a      	cmp	r2, r3
 800a94e:	d24e      	bcs.n	800a9ee <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a950:	68bb      	ldr	r3, [r7, #8]
 800a952:	699b      	ldr	r3, [r3, #24]
 800a954:	2b00      	cmp	r3, #0
 800a956:	db06      	blt.n	800a966 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a958:	4b2c      	ldr	r3, [pc, #176]	@ (800aa0c <xTaskPriorityInherit+0xe0>)
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a95e:	f1c3 0207 	rsb	r2, r3, #7
 800a962:	68bb      	ldr	r3, [r7, #8]
 800a964:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800a966:	68bb      	ldr	r3, [r7, #8]
 800a968:	6959      	ldr	r1, [r3, #20]
 800a96a:	68bb      	ldr	r3, [r7, #8]
 800a96c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a96e:	4613      	mov	r3, r2
 800a970:	009b      	lsls	r3, r3, #2
 800a972:	4413      	add	r3, r2
 800a974:	009b      	lsls	r3, r3, #2
 800a976:	4a26      	ldr	r2, [pc, #152]	@ (800aa10 <xTaskPriorityInherit+0xe4>)
 800a978:	4413      	add	r3, r2
 800a97a:	4299      	cmp	r1, r3
 800a97c:	d12f      	bne.n	800a9de <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a97e:	68bb      	ldr	r3, [r7, #8]
 800a980:	3304      	adds	r3, #4
 800a982:	4618      	mov	r0, r3
 800a984:	f7fe fea0 	bl	80096c8 <uxListRemove>
 800a988:	4603      	mov	r3, r0
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	d10a      	bne.n	800a9a4 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800a98e:	68bb      	ldr	r3, [r7, #8]
 800a990:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a992:	2201      	movs	r2, #1
 800a994:	fa02 f303 	lsl.w	r3, r2, r3
 800a998:	43da      	mvns	r2, r3
 800a99a:	4b1e      	ldr	r3, [pc, #120]	@ (800aa14 <xTaskPriorityInherit+0xe8>)
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	4013      	ands	r3, r2
 800a9a0:	4a1c      	ldr	r2, [pc, #112]	@ (800aa14 <xTaskPriorityInherit+0xe8>)
 800a9a2:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a9a4:	4b19      	ldr	r3, [pc, #100]	@ (800aa0c <xTaskPriorityInherit+0xe0>)
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a9aa:	68bb      	ldr	r3, [r7, #8]
 800a9ac:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800a9ae:	68bb      	ldr	r3, [r7, #8]
 800a9b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9b2:	2201      	movs	r2, #1
 800a9b4:	409a      	lsls	r2, r3
 800a9b6:	4b17      	ldr	r3, [pc, #92]	@ (800aa14 <xTaskPriorityInherit+0xe8>)
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	4313      	orrs	r3, r2
 800a9bc:	4a15      	ldr	r2, [pc, #84]	@ (800aa14 <xTaskPriorityInherit+0xe8>)
 800a9be:	6013      	str	r3, [r2, #0]
 800a9c0:	68bb      	ldr	r3, [r7, #8]
 800a9c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a9c4:	4613      	mov	r3, r2
 800a9c6:	009b      	lsls	r3, r3, #2
 800a9c8:	4413      	add	r3, r2
 800a9ca:	009b      	lsls	r3, r3, #2
 800a9cc:	4a10      	ldr	r2, [pc, #64]	@ (800aa10 <xTaskPriorityInherit+0xe4>)
 800a9ce:	441a      	add	r2, r3
 800a9d0:	68bb      	ldr	r3, [r7, #8]
 800a9d2:	3304      	adds	r3, #4
 800a9d4:	4619      	mov	r1, r3
 800a9d6:	4610      	mov	r0, r2
 800a9d8:	f7fe fe19 	bl	800960e <vListInsertEnd>
 800a9dc:	e004      	b.n	800a9e8 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a9de:	4b0b      	ldr	r3, [pc, #44]	@ (800aa0c <xTaskPriorityInherit+0xe0>)
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a9e4:	68bb      	ldr	r3, [r7, #8]
 800a9e6:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800a9e8:	2301      	movs	r3, #1
 800a9ea:	60fb      	str	r3, [r7, #12]
 800a9ec:	e008      	b.n	800aa00 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800a9ee:	68bb      	ldr	r3, [r7, #8]
 800a9f0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a9f2:	4b06      	ldr	r3, [pc, #24]	@ (800aa0c <xTaskPriorityInherit+0xe0>)
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9f8:	429a      	cmp	r2, r3
 800a9fa:	d201      	bcs.n	800aa00 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800a9fc:	2301      	movs	r3, #1
 800a9fe:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800aa00:	68fb      	ldr	r3, [r7, #12]
	}
 800aa02:	4618      	mov	r0, r3
 800aa04:	3710      	adds	r7, #16
 800aa06:	46bd      	mov	sp, r7
 800aa08:	bd80      	pop	{r7, pc}
 800aa0a:	bf00      	nop
 800aa0c:	20004ef8 	.word	0x20004ef8
 800aa10:	20004efc 	.word	0x20004efc
 800aa14:	20005000 	.word	0x20005000

0800aa18 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800aa18:	b580      	push	{r7, lr}
 800aa1a:	b088      	sub	sp, #32
 800aa1c:	af00      	add	r7, sp, #0
 800aa1e:	6078      	str	r0, [r7, #4]
 800aa20:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800aa26:	2301      	movs	r3, #1
 800aa28:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d079      	beq.n	800ab24 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800aa30:	69bb      	ldr	r3, [r7, #24]
 800aa32:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d10b      	bne.n	800aa50 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800aa38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa3c:	f383 8811 	msr	BASEPRI, r3
 800aa40:	f3bf 8f6f 	isb	sy
 800aa44:	f3bf 8f4f 	dsb	sy
 800aa48:	60fb      	str	r3, [r7, #12]
}
 800aa4a:	bf00      	nop
 800aa4c:	bf00      	nop
 800aa4e:	e7fd      	b.n	800aa4c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800aa50:	69bb      	ldr	r3, [r7, #24]
 800aa52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa54:	683a      	ldr	r2, [r7, #0]
 800aa56:	429a      	cmp	r2, r3
 800aa58:	d902      	bls.n	800aa60 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800aa5a:	683b      	ldr	r3, [r7, #0]
 800aa5c:	61fb      	str	r3, [r7, #28]
 800aa5e:	e002      	b.n	800aa66 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800aa60:	69bb      	ldr	r3, [r7, #24]
 800aa62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa64:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800aa66:	69bb      	ldr	r3, [r7, #24]
 800aa68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa6a:	69fa      	ldr	r2, [r7, #28]
 800aa6c:	429a      	cmp	r2, r3
 800aa6e:	d059      	beq.n	800ab24 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800aa70:	69bb      	ldr	r3, [r7, #24]
 800aa72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aa74:	697a      	ldr	r2, [r7, #20]
 800aa76:	429a      	cmp	r2, r3
 800aa78:	d154      	bne.n	800ab24 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800aa7a:	4b2c      	ldr	r3, [pc, #176]	@ (800ab2c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	69ba      	ldr	r2, [r7, #24]
 800aa80:	429a      	cmp	r2, r3
 800aa82:	d10b      	bne.n	800aa9c <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800aa84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa88:	f383 8811 	msr	BASEPRI, r3
 800aa8c:	f3bf 8f6f 	isb	sy
 800aa90:	f3bf 8f4f 	dsb	sy
 800aa94:	60bb      	str	r3, [r7, #8]
}
 800aa96:	bf00      	nop
 800aa98:	bf00      	nop
 800aa9a:	e7fd      	b.n	800aa98 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800aa9c:	69bb      	ldr	r3, [r7, #24]
 800aa9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aaa0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800aaa2:	69bb      	ldr	r3, [r7, #24]
 800aaa4:	69fa      	ldr	r2, [r7, #28]
 800aaa6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800aaa8:	69bb      	ldr	r3, [r7, #24]
 800aaaa:	699b      	ldr	r3, [r3, #24]
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	db04      	blt.n	800aaba <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aab0:	69fb      	ldr	r3, [r7, #28]
 800aab2:	f1c3 0207 	rsb	r2, r3, #7
 800aab6:	69bb      	ldr	r3, [r7, #24]
 800aab8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800aaba:	69bb      	ldr	r3, [r7, #24]
 800aabc:	6959      	ldr	r1, [r3, #20]
 800aabe:	693a      	ldr	r2, [r7, #16]
 800aac0:	4613      	mov	r3, r2
 800aac2:	009b      	lsls	r3, r3, #2
 800aac4:	4413      	add	r3, r2
 800aac6:	009b      	lsls	r3, r3, #2
 800aac8:	4a19      	ldr	r2, [pc, #100]	@ (800ab30 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800aaca:	4413      	add	r3, r2
 800aacc:	4299      	cmp	r1, r3
 800aace:	d129      	bne.n	800ab24 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800aad0:	69bb      	ldr	r3, [r7, #24]
 800aad2:	3304      	adds	r3, #4
 800aad4:	4618      	mov	r0, r3
 800aad6:	f7fe fdf7 	bl	80096c8 <uxListRemove>
 800aada:	4603      	mov	r3, r0
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d10a      	bne.n	800aaf6 <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800aae0:	69bb      	ldr	r3, [r7, #24]
 800aae2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aae4:	2201      	movs	r2, #1
 800aae6:	fa02 f303 	lsl.w	r3, r2, r3
 800aaea:	43da      	mvns	r2, r3
 800aaec:	4b11      	ldr	r3, [pc, #68]	@ (800ab34 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	4013      	ands	r3, r2
 800aaf2:	4a10      	ldr	r2, [pc, #64]	@ (800ab34 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800aaf4:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800aaf6:	69bb      	ldr	r3, [r7, #24]
 800aaf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aafa:	2201      	movs	r2, #1
 800aafc:	409a      	lsls	r2, r3
 800aafe:	4b0d      	ldr	r3, [pc, #52]	@ (800ab34 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	4313      	orrs	r3, r2
 800ab04:	4a0b      	ldr	r2, [pc, #44]	@ (800ab34 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800ab06:	6013      	str	r3, [r2, #0]
 800ab08:	69bb      	ldr	r3, [r7, #24]
 800ab0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab0c:	4613      	mov	r3, r2
 800ab0e:	009b      	lsls	r3, r3, #2
 800ab10:	4413      	add	r3, r2
 800ab12:	009b      	lsls	r3, r3, #2
 800ab14:	4a06      	ldr	r2, [pc, #24]	@ (800ab30 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800ab16:	441a      	add	r2, r3
 800ab18:	69bb      	ldr	r3, [r7, #24]
 800ab1a:	3304      	adds	r3, #4
 800ab1c:	4619      	mov	r1, r3
 800ab1e:	4610      	mov	r0, r2
 800ab20:	f7fe fd75 	bl	800960e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ab24:	bf00      	nop
 800ab26:	3720      	adds	r7, #32
 800ab28:	46bd      	mov	sp, r7
 800ab2a:	bd80      	pop	{r7, pc}
 800ab2c:	20004ef8 	.word	0x20004ef8
 800ab30:	20004efc 	.word	0x20004efc
 800ab34:	20005000 	.word	0x20005000

0800ab38 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800ab38:	b480      	push	{r7}
 800ab3a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800ab3c:	4b07      	ldr	r3, [pc, #28]	@ (800ab5c <pvTaskIncrementMutexHeldCount+0x24>)
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d004      	beq.n	800ab4e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800ab44:	4b05      	ldr	r3, [pc, #20]	@ (800ab5c <pvTaskIncrementMutexHeldCount+0x24>)
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800ab4a:	3201      	adds	r2, #1
 800ab4c:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 800ab4e:	4b03      	ldr	r3, [pc, #12]	@ (800ab5c <pvTaskIncrementMutexHeldCount+0x24>)
 800ab50:	681b      	ldr	r3, [r3, #0]
	}
 800ab52:	4618      	mov	r0, r3
 800ab54:	46bd      	mov	sp, r7
 800ab56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab5a:	4770      	bx	lr
 800ab5c:	20004ef8 	.word	0x20004ef8

0800ab60 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800ab60:	b580      	push	{r7, lr}
 800ab62:	b084      	sub	sp, #16
 800ab64:	af00      	add	r7, sp, #0
 800ab66:	6078      	str	r0, [r7, #4]
 800ab68:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800ab6a:	4b29      	ldr	r3, [pc, #164]	@ (800ac10 <prvAddCurrentTaskToDelayedList+0xb0>)
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ab70:	4b28      	ldr	r3, [pc, #160]	@ (800ac14 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ab72:	681b      	ldr	r3, [r3, #0]
 800ab74:	3304      	adds	r3, #4
 800ab76:	4618      	mov	r0, r3
 800ab78:	f7fe fda6 	bl	80096c8 <uxListRemove>
 800ab7c:	4603      	mov	r3, r0
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d10b      	bne.n	800ab9a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800ab82:	4b24      	ldr	r3, [pc, #144]	@ (800ac14 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab88:	2201      	movs	r2, #1
 800ab8a:	fa02 f303 	lsl.w	r3, r2, r3
 800ab8e:	43da      	mvns	r2, r3
 800ab90:	4b21      	ldr	r3, [pc, #132]	@ (800ac18 <prvAddCurrentTaskToDelayedList+0xb8>)
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	4013      	ands	r3, r2
 800ab96:	4a20      	ldr	r2, [pc, #128]	@ (800ac18 <prvAddCurrentTaskToDelayedList+0xb8>)
 800ab98:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800aba0:	d10a      	bne.n	800abb8 <prvAddCurrentTaskToDelayedList+0x58>
 800aba2:	683b      	ldr	r3, [r7, #0]
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d007      	beq.n	800abb8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800aba8:	4b1a      	ldr	r3, [pc, #104]	@ (800ac14 <prvAddCurrentTaskToDelayedList+0xb4>)
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	3304      	adds	r3, #4
 800abae:	4619      	mov	r1, r3
 800abb0:	481a      	ldr	r0, [pc, #104]	@ (800ac1c <prvAddCurrentTaskToDelayedList+0xbc>)
 800abb2:	f7fe fd2c 	bl	800960e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800abb6:	e026      	b.n	800ac06 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800abb8:	68fa      	ldr	r2, [r7, #12]
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	4413      	add	r3, r2
 800abbe:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800abc0:	4b14      	ldr	r3, [pc, #80]	@ (800ac14 <prvAddCurrentTaskToDelayedList+0xb4>)
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	68ba      	ldr	r2, [r7, #8]
 800abc6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800abc8:	68ba      	ldr	r2, [r7, #8]
 800abca:	68fb      	ldr	r3, [r7, #12]
 800abcc:	429a      	cmp	r2, r3
 800abce:	d209      	bcs.n	800abe4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800abd0:	4b13      	ldr	r3, [pc, #76]	@ (800ac20 <prvAddCurrentTaskToDelayedList+0xc0>)
 800abd2:	681a      	ldr	r2, [r3, #0]
 800abd4:	4b0f      	ldr	r3, [pc, #60]	@ (800ac14 <prvAddCurrentTaskToDelayedList+0xb4>)
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	3304      	adds	r3, #4
 800abda:	4619      	mov	r1, r3
 800abdc:	4610      	mov	r0, r2
 800abde:	f7fe fd3a 	bl	8009656 <vListInsert>
}
 800abe2:	e010      	b.n	800ac06 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800abe4:	4b0f      	ldr	r3, [pc, #60]	@ (800ac24 <prvAddCurrentTaskToDelayedList+0xc4>)
 800abe6:	681a      	ldr	r2, [r3, #0]
 800abe8:	4b0a      	ldr	r3, [pc, #40]	@ (800ac14 <prvAddCurrentTaskToDelayedList+0xb4>)
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	3304      	adds	r3, #4
 800abee:	4619      	mov	r1, r3
 800abf0:	4610      	mov	r0, r2
 800abf2:	f7fe fd30 	bl	8009656 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800abf6:	4b0c      	ldr	r3, [pc, #48]	@ (800ac28 <prvAddCurrentTaskToDelayedList+0xc8>)
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	68ba      	ldr	r2, [r7, #8]
 800abfc:	429a      	cmp	r2, r3
 800abfe:	d202      	bcs.n	800ac06 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800ac00:	4a09      	ldr	r2, [pc, #36]	@ (800ac28 <prvAddCurrentTaskToDelayedList+0xc8>)
 800ac02:	68bb      	ldr	r3, [r7, #8]
 800ac04:	6013      	str	r3, [r2, #0]
}
 800ac06:	bf00      	nop
 800ac08:	3710      	adds	r7, #16
 800ac0a:	46bd      	mov	sp, r7
 800ac0c:	bd80      	pop	{r7, pc}
 800ac0e:	bf00      	nop
 800ac10:	20004ffc 	.word	0x20004ffc
 800ac14:	20004ef8 	.word	0x20004ef8
 800ac18:	20005000 	.word	0x20005000
 800ac1c:	20004fe4 	.word	0x20004fe4
 800ac20:	20004fb4 	.word	0x20004fb4
 800ac24:	20004fb0 	.word	0x20004fb0
 800ac28:	20005018 	.word	0x20005018

0800ac2c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ac2c:	b480      	push	{r7}
 800ac2e:	b085      	sub	sp, #20
 800ac30:	af00      	add	r7, sp, #0
 800ac32:	60f8      	str	r0, [r7, #12]
 800ac34:	60b9      	str	r1, [r7, #8]
 800ac36:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	3b04      	subs	r3, #4
 800ac3c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800ac44:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	3b04      	subs	r3, #4
 800ac4a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800ac4c:	68bb      	ldr	r3, [r7, #8]
 800ac4e:	f023 0201 	bic.w	r2, r3, #1
 800ac52:	68fb      	ldr	r3, [r7, #12]
 800ac54:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	3b04      	subs	r3, #4
 800ac5a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800ac5c:	4a0c      	ldr	r2, [pc, #48]	@ (800ac90 <pxPortInitialiseStack+0x64>)
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	3b14      	subs	r3, #20
 800ac66:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ac68:	687a      	ldr	r2, [r7, #4]
 800ac6a:	68fb      	ldr	r3, [r7, #12]
 800ac6c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	3b04      	subs	r3, #4
 800ac72:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	f06f 0202 	mvn.w	r2, #2
 800ac7a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800ac7c:	68fb      	ldr	r3, [r7, #12]
 800ac7e:	3b20      	subs	r3, #32
 800ac80:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800ac82:	68fb      	ldr	r3, [r7, #12]
}
 800ac84:	4618      	mov	r0, r3
 800ac86:	3714      	adds	r7, #20
 800ac88:	46bd      	mov	sp, r7
 800ac8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac8e:	4770      	bx	lr
 800ac90:	0800ac95 	.word	0x0800ac95

0800ac94 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800ac94:	b480      	push	{r7}
 800ac96:	b085      	sub	sp, #20
 800ac98:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800ac9a:	2300      	movs	r3, #0
 800ac9c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800ac9e:	4b13      	ldr	r3, [pc, #76]	@ (800acec <prvTaskExitError+0x58>)
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800aca6:	d00b      	beq.n	800acc0 <prvTaskExitError+0x2c>
	__asm volatile
 800aca8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acac:	f383 8811 	msr	BASEPRI, r3
 800acb0:	f3bf 8f6f 	isb	sy
 800acb4:	f3bf 8f4f 	dsb	sy
 800acb8:	60fb      	str	r3, [r7, #12]
}
 800acba:	bf00      	nop
 800acbc:	bf00      	nop
 800acbe:	e7fd      	b.n	800acbc <prvTaskExitError+0x28>
	__asm volatile
 800acc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acc4:	f383 8811 	msr	BASEPRI, r3
 800acc8:	f3bf 8f6f 	isb	sy
 800accc:	f3bf 8f4f 	dsb	sy
 800acd0:	60bb      	str	r3, [r7, #8]
}
 800acd2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800acd4:	bf00      	nop
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d0fc      	beq.n	800acd6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800acdc:	bf00      	nop
 800acde:	bf00      	nop
 800ace0:	3714      	adds	r7, #20
 800ace2:	46bd      	mov	sp, r7
 800ace4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace8:	4770      	bx	lr
 800acea:	bf00      	nop
 800acec:	20000370 	.word	0x20000370

0800acf0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800acf0:	4b07      	ldr	r3, [pc, #28]	@ (800ad10 <pxCurrentTCBConst2>)
 800acf2:	6819      	ldr	r1, [r3, #0]
 800acf4:	6808      	ldr	r0, [r1, #0]
 800acf6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acfa:	f380 8809 	msr	PSP, r0
 800acfe:	f3bf 8f6f 	isb	sy
 800ad02:	f04f 0000 	mov.w	r0, #0
 800ad06:	f380 8811 	msr	BASEPRI, r0
 800ad0a:	4770      	bx	lr
 800ad0c:	f3af 8000 	nop.w

0800ad10 <pxCurrentTCBConst2>:
 800ad10:	20004ef8 	.word	0x20004ef8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ad14:	bf00      	nop
 800ad16:	bf00      	nop

0800ad18 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ad18:	4808      	ldr	r0, [pc, #32]	@ (800ad3c <prvPortStartFirstTask+0x24>)
 800ad1a:	6800      	ldr	r0, [r0, #0]
 800ad1c:	6800      	ldr	r0, [r0, #0]
 800ad1e:	f380 8808 	msr	MSP, r0
 800ad22:	f04f 0000 	mov.w	r0, #0
 800ad26:	f380 8814 	msr	CONTROL, r0
 800ad2a:	b662      	cpsie	i
 800ad2c:	b661      	cpsie	f
 800ad2e:	f3bf 8f4f 	dsb	sy
 800ad32:	f3bf 8f6f 	isb	sy
 800ad36:	df00      	svc	0
 800ad38:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ad3a:	bf00      	nop
 800ad3c:	e000ed08 	.word	0xe000ed08

0800ad40 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ad40:	b580      	push	{r7, lr}
 800ad42:	b086      	sub	sp, #24
 800ad44:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800ad46:	4b47      	ldr	r3, [pc, #284]	@ (800ae64 <xPortStartScheduler+0x124>)
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	4a47      	ldr	r2, [pc, #284]	@ (800ae68 <xPortStartScheduler+0x128>)
 800ad4c:	4293      	cmp	r3, r2
 800ad4e:	d10b      	bne.n	800ad68 <xPortStartScheduler+0x28>
	__asm volatile
 800ad50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad54:	f383 8811 	msr	BASEPRI, r3
 800ad58:	f3bf 8f6f 	isb	sy
 800ad5c:	f3bf 8f4f 	dsb	sy
 800ad60:	60fb      	str	r3, [r7, #12]
}
 800ad62:	bf00      	nop
 800ad64:	bf00      	nop
 800ad66:	e7fd      	b.n	800ad64 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800ad68:	4b3e      	ldr	r3, [pc, #248]	@ (800ae64 <xPortStartScheduler+0x124>)
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	4a3f      	ldr	r2, [pc, #252]	@ (800ae6c <xPortStartScheduler+0x12c>)
 800ad6e:	4293      	cmp	r3, r2
 800ad70:	d10b      	bne.n	800ad8a <xPortStartScheduler+0x4a>
	__asm volatile
 800ad72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad76:	f383 8811 	msr	BASEPRI, r3
 800ad7a:	f3bf 8f6f 	isb	sy
 800ad7e:	f3bf 8f4f 	dsb	sy
 800ad82:	613b      	str	r3, [r7, #16]
}
 800ad84:	bf00      	nop
 800ad86:	bf00      	nop
 800ad88:	e7fd      	b.n	800ad86 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ad8a:	4b39      	ldr	r3, [pc, #228]	@ (800ae70 <xPortStartScheduler+0x130>)
 800ad8c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800ad8e:	697b      	ldr	r3, [r7, #20]
 800ad90:	781b      	ldrb	r3, [r3, #0]
 800ad92:	b2db      	uxtb	r3, r3
 800ad94:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ad96:	697b      	ldr	r3, [r7, #20]
 800ad98:	22ff      	movs	r2, #255	@ 0xff
 800ad9a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ad9c:	697b      	ldr	r3, [r7, #20]
 800ad9e:	781b      	ldrb	r3, [r3, #0]
 800ada0:	b2db      	uxtb	r3, r3
 800ada2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ada4:	78fb      	ldrb	r3, [r7, #3]
 800ada6:	b2db      	uxtb	r3, r3
 800ada8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800adac:	b2da      	uxtb	r2, r3
 800adae:	4b31      	ldr	r3, [pc, #196]	@ (800ae74 <xPortStartScheduler+0x134>)
 800adb0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800adb2:	4b31      	ldr	r3, [pc, #196]	@ (800ae78 <xPortStartScheduler+0x138>)
 800adb4:	2207      	movs	r2, #7
 800adb6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800adb8:	e009      	b.n	800adce <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800adba:	4b2f      	ldr	r3, [pc, #188]	@ (800ae78 <xPortStartScheduler+0x138>)
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	3b01      	subs	r3, #1
 800adc0:	4a2d      	ldr	r2, [pc, #180]	@ (800ae78 <xPortStartScheduler+0x138>)
 800adc2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800adc4:	78fb      	ldrb	r3, [r7, #3]
 800adc6:	b2db      	uxtb	r3, r3
 800adc8:	005b      	lsls	r3, r3, #1
 800adca:	b2db      	uxtb	r3, r3
 800adcc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800adce:	78fb      	ldrb	r3, [r7, #3]
 800add0:	b2db      	uxtb	r3, r3
 800add2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800add6:	2b80      	cmp	r3, #128	@ 0x80
 800add8:	d0ef      	beq.n	800adba <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800adda:	4b27      	ldr	r3, [pc, #156]	@ (800ae78 <xPortStartScheduler+0x138>)
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	f1c3 0307 	rsb	r3, r3, #7
 800ade2:	2b04      	cmp	r3, #4
 800ade4:	d00b      	beq.n	800adfe <xPortStartScheduler+0xbe>
	__asm volatile
 800ade6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adea:	f383 8811 	msr	BASEPRI, r3
 800adee:	f3bf 8f6f 	isb	sy
 800adf2:	f3bf 8f4f 	dsb	sy
 800adf6:	60bb      	str	r3, [r7, #8]
}
 800adf8:	bf00      	nop
 800adfa:	bf00      	nop
 800adfc:	e7fd      	b.n	800adfa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800adfe:	4b1e      	ldr	r3, [pc, #120]	@ (800ae78 <xPortStartScheduler+0x138>)
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	021b      	lsls	r3, r3, #8
 800ae04:	4a1c      	ldr	r2, [pc, #112]	@ (800ae78 <xPortStartScheduler+0x138>)
 800ae06:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ae08:	4b1b      	ldr	r3, [pc, #108]	@ (800ae78 <xPortStartScheduler+0x138>)
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800ae10:	4a19      	ldr	r2, [pc, #100]	@ (800ae78 <xPortStartScheduler+0x138>)
 800ae12:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	b2da      	uxtb	r2, r3
 800ae18:	697b      	ldr	r3, [r7, #20]
 800ae1a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ae1c:	4b17      	ldr	r3, [pc, #92]	@ (800ae7c <xPortStartScheduler+0x13c>)
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	4a16      	ldr	r2, [pc, #88]	@ (800ae7c <xPortStartScheduler+0x13c>)
 800ae22:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800ae26:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ae28:	4b14      	ldr	r3, [pc, #80]	@ (800ae7c <xPortStartScheduler+0x13c>)
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	4a13      	ldr	r2, [pc, #76]	@ (800ae7c <xPortStartScheduler+0x13c>)
 800ae2e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800ae32:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ae34:	f000 f8da 	bl	800afec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ae38:	4b11      	ldr	r3, [pc, #68]	@ (800ae80 <xPortStartScheduler+0x140>)
 800ae3a:	2200      	movs	r2, #0
 800ae3c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800ae3e:	f000 f8f9 	bl	800b034 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800ae42:	4b10      	ldr	r3, [pc, #64]	@ (800ae84 <xPortStartScheduler+0x144>)
 800ae44:	681b      	ldr	r3, [r3, #0]
 800ae46:	4a0f      	ldr	r2, [pc, #60]	@ (800ae84 <xPortStartScheduler+0x144>)
 800ae48:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800ae4c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800ae4e:	f7ff ff63 	bl	800ad18 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800ae52:	f7ff fafd 	bl	800a450 <vTaskSwitchContext>
	prvTaskExitError();
 800ae56:	f7ff ff1d 	bl	800ac94 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ae5a:	2300      	movs	r3, #0
}
 800ae5c:	4618      	mov	r0, r3
 800ae5e:	3718      	adds	r7, #24
 800ae60:	46bd      	mov	sp, r7
 800ae62:	bd80      	pop	{r7, pc}
 800ae64:	e000ed00 	.word	0xe000ed00
 800ae68:	410fc271 	.word	0x410fc271
 800ae6c:	410fc270 	.word	0x410fc270
 800ae70:	e000e400 	.word	0xe000e400
 800ae74:	20005024 	.word	0x20005024
 800ae78:	20005028 	.word	0x20005028
 800ae7c:	e000ed20 	.word	0xe000ed20
 800ae80:	20000370 	.word	0x20000370
 800ae84:	e000ef34 	.word	0xe000ef34

0800ae88 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ae88:	b480      	push	{r7}
 800ae8a:	b083      	sub	sp, #12
 800ae8c:	af00      	add	r7, sp, #0
	__asm volatile
 800ae8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae92:	f383 8811 	msr	BASEPRI, r3
 800ae96:	f3bf 8f6f 	isb	sy
 800ae9a:	f3bf 8f4f 	dsb	sy
 800ae9e:	607b      	str	r3, [r7, #4]
}
 800aea0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800aea2:	4b10      	ldr	r3, [pc, #64]	@ (800aee4 <vPortEnterCritical+0x5c>)
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	3301      	adds	r3, #1
 800aea8:	4a0e      	ldr	r2, [pc, #56]	@ (800aee4 <vPortEnterCritical+0x5c>)
 800aeaa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800aeac:	4b0d      	ldr	r3, [pc, #52]	@ (800aee4 <vPortEnterCritical+0x5c>)
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	2b01      	cmp	r3, #1
 800aeb2:	d110      	bne.n	800aed6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800aeb4:	4b0c      	ldr	r3, [pc, #48]	@ (800aee8 <vPortEnterCritical+0x60>)
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	b2db      	uxtb	r3, r3
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d00b      	beq.n	800aed6 <vPortEnterCritical+0x4e>
	__asm volatile
 800aebe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aec2:	f383 8811 	msr	BASEPRI, r3
 800aec6:	f3bf 8f6f 	isb	sy
 800aeca:	f3bf 8f4f 	dsb	sy
 800aece:	603b      	str	r3, [r7, #0]
}
 800aed0:	bf00      	nop
 800aed2:	bf00      	nop
 800aed4:	e7fd      	b.n	800aed2 <vPortEnterCritical+0x4a>
	}
}
 800aed6:	bf00      	nop
 800aed8:	370c      	adds	r7, #12
 800aeda:	46bd      	mov	sp, r7
 800aedc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aee0:	4770      	bx	lr
 800aee2:	bf00      	nop
 800aee4:	20000370 	.word	0x20000370
 800aee8:	e000ed04 	.word	0xe000ed04

0800aeec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800aeec:	b480      	push	{r7}
 800aeee:	b083      	sub	sp, #12
 800aef0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800aef2:	4b12      	ldr	r3, [pc, #72]	@ (800af3c <vPortExitCritical+0x50>)
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	d10b      	bne.n	800af12 <vPortExitCritical+0x26>
	__asm volatile
 800aefa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aefe:	f383 8811 	msr	BASEPRI, r3
 800af02:	f3bf 8f6f 	isb	sy
 800af06:	f3bf 8f4f 	dsb	sy
 800af0a:	607b      	str	r3, [r7, #4]
}
 800af0c:	bf00      	nop
 800af0e:	bf00      	nop
 800af10:	e7fd      	b.n	800af0e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800af12:	4b0a      	ldr	r3, [pc, #40]	@ (800af3c <vPortExitCritical+0x50>)
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	3b01      	subs	r3, #1
 800af18:	4a08      	ldr	r2, [pc, #32]	@ (800af3c <vPortExitCritical+0x50>)
 800af1a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800af1c:	4b07      	ldr	r3, [pc, #28]	@ (800af3c <vPortExitCritical+0x50>)
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	2b00      	cmp	r3, #0
 800af22:	d105      	bne.n	800af30 <vPortExitCritical+0x44>
 800af24:	2300      	movs	r3, #0
 800af26:	603b      	str	r3, [r7, #0]
	__asm volatile
 800af28:	683b      	ldr	r3, [r7, #0]
 800af2a:	f383 8811 	msr	BASEPRI, r3
}
 800af2e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800af30:	bf00      	nop
 800af32:	370c      	adds	r7, #12
 800af34:	46bd      	mov	sp, r7
 800af36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af3a:	4770      	bx	lr
 800af3c:	20000370 	.word	0x20000370

0800af40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800af40:	f3ef 8009 	mrs	r0, PSP
 800af44:	f3bf 8f6f 	isb	sy
 800af48:	4b15      	ldr	r3, [pc, #84]	@ (800afa0 <pxCurrentTCBConst>)
 800af4a:	681a      	ldr	r2, [r3, #0]
 800af4c:	f01e 0f10 	tst.w	lr, #16
 800af50:	bf08      	it	eq
 800af52:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800af56:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af5a:	6010      	str	r0, [r2, #0]
 800af5c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800af60:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800af64:	f380 8811 	msr	BASEPRI, r0
 800af68:	f3bf 8f4f 	dsb	sy
 800af6c:	f3bf 8f6f 	isb	sy
 800af70:	f7ff fa6e 	bl	800a450 <vTaskSwitchContext>
 800af74:	f04f 0000 	mov.w	r0, #0
 800af78:	f380 8811 	msr	BASEPRI, r0
 800af7c:	bc09      	pop	{r0, r3}
 800af7e:	6819      	ldr	r1, [r3, #0]
 800af80:	6808      	ldr	r0, [r1, #0]
 800af82:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af86:	f01e 0f10 	tst.w	lr, #16
 800af8a:	bf08      	it	eq
 800af8c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800af90:	f380 8809 	msr	PSP, r0
 800af94:	f3bf 8f6f 	isb	sy
 800af98:	4770      	bx	lr
 800af9a:	bf00      	nop
 800af9c:	f3af 8000 	nop.w

0800afa0 <pxCurrentTCBConst>:
 800afa0:	20004ef8 	.word	0x20004ef8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800afa4:	bf00      	nop
 800afa6:	bf00      	nop

0800afa8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800afa8:	b580      	push	{r7, lr}
 800afaa:	b082      	sub	sp, #8
 800afac:	af00      	add	r7, sp, #0
	__asm volatile
 800afae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afb2:	f383 8811 	msr	BASEPRI, r3
 800afb6:	f3bf 8f6f 	isb	sy
 800afba:	f3bf 8f4f 	dsb	sy
 800afbe:	607b      	str	r3, [r7, #4]
}
 800afc0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800afc2:	f7ff f98b 	bl	800a2dc <xTaskIncrementTick>
 800afc6:	4603      	mov	r3, r0
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d003      	beq.n	800afd4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800afcc:	4b06      	ldr	r3, [pc, #24]	@ (800afe8 <SysTick_Handler+0x40>)
 800afce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800afd2:	601a      	str	r2, [r3, #0]
 800afd4:	2300      	movs	r3, #0
 800afd6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800afd8:	683b      	ldr	r3, [r7, #0]
 800afda:	f383 8811 	msr	BASEPRI, r3
}
 800afde:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800afe0:	bf00      	nop
 800afe2:	3708      	adds	r7, #8
 800afe4:	46bd      	mov	sp, r7
 800afe6:	bd80      	pop	{r7, pc}
 800afe8:	e000ed04 	.word	0xe000ed04

0800afec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800afec:	b480      	push	{r7}
 800afee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800aff0:	4b0b      	ldr	r3, [pc, #44]	@ (800b020 <vPortSetupTimerInterrupt+0x34>)
 800aff2:	2200      	movs	r2, #0
 800aff4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800aff6:	4b0b      	ldr	r3, [pc, #44]	@ (800b024 <vPortSetupTimerInterrupt+0x38>)
 800aff8:	2200      	movs	r2, #0
 800affa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800affc:	4b0a      	ldr	r3, [pc, #40]	@ (800b028 <vPortSetupTimerInterrupt+0x3c>)
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	4a0a      	ldr	r2, [pc, #40]	@ (800b02c <vPortSetupTimerInterrupt+0x40>)
 800b002:	fba2 2303 	umull	r2, r3, r2, r3
 800b006:	099b      	lsrs	r3, r3, #6
 800b008:	4a09      	ldr	r2, [pc, #36]	@ (800b030 <vPortSetupTimerInterrupt+0x44>)
 800b00a:	3b01      	subs	r3, #1
 800b00c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b00e:	4b04      	ldr	r3, [pc, #16]	@ (800b020 <vPortSetupTimerInterrupt+0x34>)
 800b010:	2207      	movs	r2, #7
 800b012:	601a      	str	r2, [r3, #0]
}
 800b014:	bf00      	nop
 800b016:	46bd      	mov	sp, r7
 800b018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b01c:	4770      	bx	lr
 800b01e:	bf00      	nop
 800b020:	e000e010 	.word	0xe000e010
 800b024:	e000e018 	.word	0xe000e018
 800b028:	20000364 	.word	0x20000364
 800b02c:	10624dd3 	.word	0x10624dd3
 800b030:	e000e014 	.word	0xe000e014

0800b034 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b034:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800b044 <vPortEnableVFP+0x10>
 800b038:	6801      	ldr	r1, [r0, #0]
 800b03a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800b03e:	6001      	str	r1, [r0, #0]
 800b040:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b042:	bf00      	nop
 800b044:	e000ed88 	.word	0xe000ed88

0800b048 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b048:	b480      	push	{r7}
 800b04a:	b085      	sub	sp, #20
 800b04c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b04e:	f3ef 8305 	mrs	r3, IPSR
 800b052:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b054:	68fb      	ldr	r3, [r7, #12]
 800b056:	2b0f      	cmp	r3, #15
 800b058:	d915      	bls.n	800b086 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b05a:	4a18      	ldr	r2, [pc, #96]	@ (800b0bc <vPortValidateInterruptPriority+0x74>)
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	4413      	add	r3, r2
 800b060:	781b      	ldrb	r3, [r3, #0]
 800b062:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b064:	4b16      	ldr	r3, [pc, #88]	@ (800b0c0 <vPortValidateInterruptPriority+0x78>)
 800b066:	781b      	ldrb	r3, [r3, #0]
 800b068:	7afa      	ldrb	r2, [r7, #11]
 800b06a:	429a      	cmp	r2, r3
 800b06c:	d20b      	bcs.n	800b086 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800b06e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b072:	f383 8811 	msr	BASEPRI, r3
 800b076:	f3bf 8f6f 	isb	sy
 800b07a:	f3bf 8f4f 	dsb	sy
 800b07e:	607b      	str	r3, [r7, #4]
}
 800b080:	bf00      	nop
 800b082:	bf00      	nop
 800b084:	e7fd      	b.n	800b082 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b086:	4b0f      	ldr	r3, [pc, #60]	@ (800b0c4 <vPortValidateInterruptPriority+0x7c>)
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800b08e:	4b0e      	ldr	r3, [pc, #56]	@ (800b0c8 <vPortValidateInterruptPriority+0x80>)
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	429a      	cmp	r2, r3
 800b094:	d90b      	bls.n	800b0ae <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800b096:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b09a:	f383 8811 	msr	BASEPRI, r3
 800b09e:	f3bf 8f6f 	isb	sy
 800b0a2:	f3bf 8f4f 	dsb	sy
 800b0a6:	603b      	str	r3, [r7, #0]
}
 800b0a8:	bf00      	nop
 800b0aa:	bf00      	nop
 800b0ac:	e7fd      	b.n	800b0aa <vPortValidateInterruptPriority+0x62>
	}
 800b0ae:	bf00      	nop
 800b0b0:	3714      	adds	r7, #20
 800b0b2:	46bd      	mov	sp, r7
 800b0b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0b8:	4770      	bx	lr
 800b0ba:	bf00      	nop
 800b0bc:	e000e3f0 	.word	0xe000e3f0
 800b0c0:	20005024 	.word	0x20005024
 800b0c4:	e000ed0c 	.word	0xe000ed0c
 800b0c8:	20005028 	.word	0x20005028

0800b0cc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b0cc:	b580      	push	{r7, lr}
 800b0ce:	b08a      	sub	sp, #40	@ 0x28
 800b0d0:	af00      	add	r7, sp, #0
 800b0d2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b0d4:	2300      	movs	r3, #0
 800b0d6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b0d8:	f7ff f854 	bl	800a184 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b0dc:	4b5c      	ldr	r3, [pc, #368]	@ (800b250 <pvPortMalloc+0x184>)
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	d101      	bne.n	800b0e8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b0e4:	f000 f924 	bl	800b330 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b0e8:	4b5a      	ldr	r3, [pc, #360]	@ (800b254 <pvPortMalloc+0x188>)
 800b0ea:	681a      	ldr	r2, [r3, #0]
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	4013      	ands	r3, r2
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	f040 8095 	bne.w	800b220 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	d01e      	beq.n	800b13a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800b0fc:	2208      	movs	r2, #8
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	4413      	add	r3, r2
 800b102:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	f003 0307 	and.w	r3, r3, #7
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	d015      	beq.n	800b13a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	f023 0307 	bic.w	r3, r3, #7
 800b114:	3308      	adds	r3, #8
 800b116:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	f003 0307 	and.w	r3, r3, #7
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d00b      	beq.n	800b13a <pvPortMalloc+0x6e>
	__asm volatile
 800b122:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b126:	f383 8811 	msr	BASEPRI, r3
 800b12a:	f3bf 8f6f 	isb	sy
 800b12e:	f3bf 8f4f 	dsb	sy
 800b132:	617b      	str	r3, [r7, #20]
}
 800b134:	bf00      	nop
 800b136:	bf00      	nop
 800b138:	e7fd      	b.n	800b136 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	d06f      	beq.n	800b220 <pvPortMalloc+0x154>
 800b140:	4b45      	ldr	r3, [pc, #276]	@ (800b258 <pvPortMalloc+0x18c>)
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	687a      	ldr	r2, [r7, #4]
 800b146:	429a      	cmp	r2, r3
 800b148:	d86a      	bhi.n	800b220 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b14a:	4b44      	ldr	r3, [pc, #272]	@ (800b25c <pvPortMalloc+0x190>)
 800b14c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b14e:	4b43      	ldr	r3, [pc, #268]	@ (800b25c <pvPortMalloc+0x190>)
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b154:	e004      	b.n	800b160 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800b156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b158:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b15a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b162:	685b      	ldr	r3, [r3, #4]
 800b164:	687a      	ldr	r2, [r7, #4]
 800b166:	429a      	cmp	r2, r3
 800b168:	d903      	bls.n	800b172 <pvPortMalloc+0xa6>
 800b16a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d1f1      	bne.n	800b156 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b172:	4b37      	ldr	r3, [pc, #220]	@ (800b250 <pvPortMalloc+0x184>)
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b178:	429a      	cmp	r2, r3
 800b17a:	d051      	beq.n	800b220 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b17c:	6a3b      	ldr	r3, [r7, #32]
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	2208      	movs	r2, #8
 800b182:	4413      	add	r3, r2
 800b184:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b188:	681a      	ldr	r2, [r3, #0]
 800b18a:	6a3b      	ldr	r3, [r7, #32]
 800b18c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b18e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b190:	685a      	ldr	r2, [r3, #4]
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	1ad2      	subs	r2, r2, r3
 800b196:	2308      	movs	r3, #8
 800b198:	005b      	lsls	r3, r3, #1
 800b19a:	429a      	cmp	r2, r3
 800b19c:	d920      	bls.n	800b1e0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b19e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	4413      	add	r3, r2
 800b1a4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b1a6:	69bb      	ldr	r3, [r7, #24]
 800b1a8:	f003 0307 	and.w	r3, r3, #7
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	d00b      	beq.n	800b1c8 <pvPortMalloc+0xfc>
	__asm volatile
 800b1b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1b4:	f383 8811 	msr	BASEPRI, r3
 800b1b8:	f3bf 8f6f 	isb	sy
 800b1bc:	f3bf 8f4f 	dsb	sy
 800b1c0:	613b      	str	r3, [r7, #16]
}
 800b1c2:	bf00      	nop
 800b1c4:	bf00      	nop
 800b1c6:	e7fd      	b.n	800b1c4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b1c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1ca:	685a      	ldr	r2, [r3, #4]
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	1ad2      	subs	r2, r2, r3
 800b1d0:	69bb      	ldr	r3, [r7, #24]
 800b1d2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b1d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1d6:	687a      	ldr	r2, [r7, #4]
 800b1d8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b1da:	69b8      	ldr	r0, [r7, #24]
 800b1dc:	f000 f90a 	bl	800b3f4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b1e0:	4b1d      	ldr	r3, [pc, #116]	@ (800b258 <pvPortMalloc+0x18c>)
 800b1e2:	681a      	ldr	r2, [r3, #0]
 800b1e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1e6:	685b      	ldr	r3, [r3, #4]
 800b1e8:	1ad3      	subs	r3, r2, r3
 800b1ea:	4a1b      	ldr	r2, [pc, #108]	@ (800b258 <pvPortMalloc+0x18c>)
 800b1ec:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b1ee:	4b1a      	ldr	r3, [pc, #104]	@ (800b258 <pvPortMalloc+0x18c>)
 800b1f0:	681a      	ldr	r2, [r3, #0]
 800b1f2:	4b1b      	ldr	r3, [pc, #108]	@ (800b260 <pvPortMalloc+0x194>)
 800b1f4:	681b      	ldr	r3, [r3, #0]
 800b1f6:	429a      	cmp	r2, r3
 800b1f8:	d203      	bcs.n	800b202 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b1fa:	4b17      	ldr	r3, [pc, #92]	@ (800b258 <pvPortMalloc+0x18c>)
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	4a18      	ldr	r2, [pc, #96]	@ (800b260 <pvPortMalloc+0x194>)
 800b200:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b204:	685a      	ldr	r2, [r3, #4]
 800b206:	4b13      	ldr	r3, [pc, #76]	@ (800b254 <pvPortMalloc+0x188>)
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	431a      	orrs	r2, r3
 800b20c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b20e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b212:	2200      	movs	r2, #0
 800b214:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b216:	4b13      	ldr	r3, [pc, #76]	@ (800b264 <pvPortMalloc+0x198>)
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	3301      	adds	r3, #1
 800b21c:	4a11      	ldr	r2, [pc, #68]	@ (800b264 <pvPortMalloc+0x198>)
 800b21e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b220:	f7fe ffbe 	bl	800a1a0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b224:	69fb      	ldr	r3, [r7, #28]
 800b226:	f003 0307 	and.w	r3, r3, #7
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	d00b      	beq.n	800b246 <pvPortMalloc+0x17a>
	__asm volatile
 800b22e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b232:	f383 8811 	msr	BASEPRI, r3
 800b236:	f3bf 8f6f 	isb	sy
 800b23a:	f3bf 8f4f 	dsb	sy
 800b23e:	60fb      	str	r3, [r7, #12]
}
 800b240:	bf00      	nop
 800b242:	bf00      	nop
 800b244:	e7fd      	b.n	800b242 <pvPortMalloc+0x176>
	return pvReturn;
 800b246:	69fb      	ldr	r3, [r7, #28]
}
 800b248:	4618      	mov	r0, r3
 800b24a:	3728      	adds	r7, #40	@ 0x28
 800b24c:	46bd      	mov	sp, r7
 800b24e:	bd80      	pop	{r7, pc}
 800b250:	20009e54 	.word	0x20009e54
 800b254:	20009e68 	.word	0x20009e68
 800b258:	20009e58 	.word	0x20009e58
 800b25c:	20009e4c 	.word	0x20009e4c
 800b260:	20009e5c 	.word	0x20009e5c
 800b264:	20009e60 	.word	0x20009e60

0800b268 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b268:	b580      	push	{r7, lr}
 800b26a:	b086      	sub	sp, #24
 800b26c:	af00      	add	r7, sp, #0
 800b26e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	2b00      	cmp	r3, #0
 800b278:	d04f      	beq.n	800b31a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b27a:	2308      	movs	r3, #8
 800b27c:	425b      	negs	r3, r3
 800b27e:	697a      	ldr	r2, [r7, #20]
 800b280:	4413      	add	r3, r2
 800b282:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b284:	697b      	ldr	r3, [r7, #20]
 800b286:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b288:	693b      	ldr	r3, [r7, #16]
 800b28a:	685a      	ldr	r2, [r3, #4]
 800b28c:	4b25      	ldr	r3, [pc, #148]	@ (800b324 <vPortFree+0xbc>)
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	4013      	ands	r3, r2
 800b292:	2b00      	cmp	r3, #0
 800b294:	d10b      	bne.n	800b2ae <vPortFree+0x46>
	__asm volatile
 800b296:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b29a:	f383 8811 	msr	BASEPRI, r3
 800b29e:	f3bf 8f6f 	isb	sy
 800b2a2:	f3bf 8f4f 	dsb	sy
 800b2a6:	60fb      	str	r3, [r7, #12]
}
 800b2a8:	bf00      	nop
 800b2aa:	bf00      	nop
 800b2ac:	e7fd      	b.n	800b2aa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b2ae:	693b      	ldr	r3, [r7, #16]
 800b2b0:	681b      	ldr	r3, [r3, #0]
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d00b      	beq.n	800b2ce <vPortFree+0x66>
	__asm volatile
 800b2b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2ba:	f383 8811 	msr	BASEPRI, r3
 800b2be:	f3bf 8f6f 	isb	sy
 800b2c2:	f3bf 8f4f 	dsb	sy
 800b2c6:	60bb      	str	r3, [r7, #8]
}
 800b2c8:	bf00      	nop
 800b2ca:	bf00      	nop
 800b2cc:	e7fd      	b.n	800b2ca <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b2ce:	693b      	ldr	r3, [r7, #16]
 800b2d0:	685a      	ldr	r2, [r3, #4]
 800b2d2:	4b14      	ldr	r3, [pc, #80]	@ (800b324 <vPortFree+0xbc>)
 800b2d4:	681b      	ldr	r3, [r3, #0]
 800b2d6:	4013      	ands	r3, r2
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d01e      	beq.n	800b31a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b2dc:	693b      	ldr	r3, [r7, #16]
 800b2de:	681b      	ldr	r3, [r3, #0]
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	d11a      	bne.n	800b31a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b2e4:	693b      	ldr	r3, [r7, #16]
 800b2e6:	685a      	ldr	r2, [r3, #4]
 800b2e8:	4b0e      	ldr	r3, [pc, #56]	@ (800b324 <vPortFree+0xbc>)
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	43db      	mvns	r3, r3
 800b2ee:	401a      	ands	r2, r3
 800b2f0:	693b      	ldr	r3, [r7, #16]
 800b2f2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b2f4:	f7fe ff46 	bl	800a184 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b2f8:	693b      	ldr	r3, [r7, #16]
 800b2fa:	685a      	ldr	r2, [r3, #4]
 800b2fc:	4b0a      	ldr	r3, [pc, #40]	@ (800b328 <vPortFree+0xc0>)
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	4413      	add	r3, r2
 800b302:	4a09      	ldr	r2, [pc, #36]	@ (800b328 <vPortFree+0xc0>)
 800b304:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b306:	6938      	ldr	r0, [r7, #16]
 800b308:	f000 f874 	bl	800b3f4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b30c:	4b07      	ldr	r3, [pc, #28]	@ (800b32c <vPortFree+0xc4>)
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	3301      	adds	r3, #1
 800b312:	4a06      	ldr	r2, [pc, #24]	@ (800b32c <vPortFree+0xc4>)
 800b314:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b316:	f7fe ff43 	bl	800a1a0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b31a:	bf00      	nop
 800b31c:	3718      	adds	r7, #24
 800b31e:	46bd      	mov	sp, r7
 800b320:	bd80      	pop	{r7, pc}
 800b322:	bf00      	nop
 800b324:	20009e68 	.word	0x20009e68
 800b328:	20009e58 	.word	0x20009e58
 800b32c:	20009e64 	.word	0x20009e64

0800b330 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b330:	b480      	push	{r7}
 800b332:	b085      	sub	sp, #20
 800b334:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b336:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800b33a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b33c:	4b27      	ldr	r3, [pc, #156]	@ (800b3dc <prvHeapInit+0xac>)
 800b33e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b340:	68fb      	ldr	r3, [r7, #12]
 800b342:	f003 0307 	and.w	r3, r3, #7
 800b346:	2b00      	cmp	r3, #0
 800b348:	d00c      	beq.n	800b364 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b34a:	68fb      	ldr	r3, [r7, #12]
 800b34c:	3307      	adds	r3, #7
 800b34e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	f023 0307 	bic.w	r3, r3, #7
 800b356:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b358:	68ba      	ldr	r2, [r7, #8]
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	1ad3      	subs	r3, r2, r3
 800b35e:	4a1f      	ldr	r2, [pc, #124]	@ (800b3dc <prvHeapInit+0xac>)
 800b360:	4413      	add	r3, r2
 800b362:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b368:	4a1d      	ldr	r2, [pc, #116]	@ (800b3e0 <prvHeapInit+0xb0>)
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b36e:	4b1c      	ldr	r3, [pc, #112]	@ (800b3e0 <prvHeapInit+0xb0>)
 800b370:	2200      	movs	r2, #0
 800b372:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	68ba      	ldr	r2, [r7, #8]
 800b378:	4413      	add	r3, r2
 800b37a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b37c:	2208      	movs	r2, #8
 800b37e:	68fb      	ldr	r3, [r7, #12]
 800b380:	1a9b      	subs	r3, r3, r2
 800b382:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	f023 0307 	bic.w	r3, r3, #7
 800b38a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b38c:	68fb      	ldr	r3, [r7, #12]
 800b38e:	4a15      	ldr	r2, [pc, #84]	@ (800b3e4 <prvHeapInit+0xb4>)
 800b390:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b392:	4b14      	ldr	r3, [pc, #80]	@ (800b3e4 <prvHeapInit+0xb4>)
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	2200      	movs	r2, #0
 800b398:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b39a:	4b12      	ldr	r3, [pc, #72]	@ (800b3e4 <prvHeapInit+0xb4>)
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	2200      	movs	r2, #0
 800b3a0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b3a6:	683b      	ldr	r3, [r7, #0]
 800b3a8:	68fa      	ldr	r2, [r7, #12]
 800b3aa:	1ad2      	subs	r2, r2, r3
 800b3ac:	683b      	ldr	r3, [r7, #0]
 800b3ae:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b3b0:	4b0c      	ldr	r3, [pc, #48]	@ (800b3e4 <prvHeapInit+0xb4>)
 800b3b2:	681a      	ldr	r2, [r3, #0]
 800b3b4:	683b      	ldr	r3, [r7, #0]
 800b3b6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b3b8:	683b      	ldr	r3, [r7, #0]
 800b3ba:	685b      	ldr	r3, [r3, #4]
 800b3bc:	4a0a      	ldr	r2, [pc, #40]	@ (800b3e8 <prvHeapInit+0xb8>)
 800b3be:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b3c0:	683b      	ldr	r3, [r7, #0]
 800b3c2:	685b      	ldr	r3, [r3, #4]
 800b3c4:	4a09      	ldr	r2, [pc, #36]	@ (800b3ec <prvHeapInit+0xbc>)
 800b3c6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b3c8:	4b09      	ldr	r3, [pc, #36]	@ (800b3f0 <prvHeapInit+0xc0>)
 800b3ca:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b3ce:	601a      	str	r2, [r3, #0]
}
 800b3d0:	bf00      	nop
 800b3d2:	3714      	adds	r7, #20
 800b3d4:	46bd      	mov	sp, r7
 800b3d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3da:	4770      	bx	lr
 800b3dc:	2000502c 	.word	0x2000502c
 800b3e0:	20009e4c 	.word	0x20009e4c
 800b3e4:	20009e54 	.word	0x20009e54
 800b3e8:	20009e5c 	.word	0x20009e5c
 800b3ec:	20009e58 	.word	0x20009e58
 800b3f0:	20009e68 	.word	0x20009e68

0800b3f4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b3f4:	b480      	push	{r7}
 800b3f6:	b085      	sub	sp, #20
 800b3f8:	af00      	add	r7, sp, #0
 800b3fa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b3fc:	4b28      	ldr	r3, [pc, #160]	@ (800b4a0 <prvInsertBlockIntoFreeList+0xac>)
 800b3fe:	60fb      	str	r3, [r7, #12]
 800b400:	e002      	b.n	800b408 <prvInsertBlockIntoFreeList+0x14>
 800b402:	68fb      	ldr	r3, [r7, #12]
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	60fb      	str	r3, [r7, #12]
 800b408:	68fb      	ldr	r3, [r7, #12]
 800b40a:	681b      	ldr	r3, [r3, #0]
 800b40c:	687a      	ldr	r2, [r7, #4]
 800b40e:	429a      	cmp	r2, r3
 800b410:	d8f7      	bhi.n	800b402 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b416:	68fb      	ldr	r3, [r7, #12]
 800b418:	685b      	ldr	r3, [r3, #4]
 800b41a:	68ba      	ldr	r2, [r7, #8]
 800b41c:	4413      	add	r3, r2
 800b41e:	687a      	ldr	r2, [r7, #4]
 800b420:	429a      	cmp	r2, r3
 800b422:	d108      	bne.n	800b436 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b424:	68fb      	ldr	r3, [r7, #12]
 800b426:	685a      	ldr	r2, [r3, #4]
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	685b      	ldr	r3, [r3, #4]
 800b42c:	441a      	add	r2, r3
 800b42e:	68fb      	ldr	r3, [r7, #12]
 800b430:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b432:	68fb      	ldr	r3, [r7, #12]
 800b434:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	685b      	ldr	r3, [r3, #4]
 800b43e:	68ba      	ldr	r2, [r7, #8]
 800b440:	441a      	add	r2, r3
 800b442:	68fb      	ldr	r3, [r7, #12]
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	429a      	cmp	r2, r3
 800b448:	d118      	bne.n	800b47c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	681a      	ldr	r2, [r3, #0]
 800b44e:	4b15      	ldr	r3, [pc, #84]	@ (800b4a4 <prvInsertBlockIntoFreeList+0xb0>)
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	429a      	cmp	r2, r3
 800b454:	d00d      	beq.n	800b472 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	685a      	ldr	r2, [r3, #4]
 800b45a:	68fb      	ldr	r3, [r7, #12]
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	685b      	ldr	r3, [r3, #4]
 800b460:	441a      	add	r2, r3
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b466:	68fb      	ldr	r3, [r7, #12]
 800b468:	681b      	ldr	r3, [r3, #0]
 800b46a:	681a      	ldr	r2, [r3, #0]
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	601a      	str	r2, [r3, #0]
 800b470:	e008      	b.n	800b484 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b472:	4b0c      	ldr	r3, [pc, #48]	@ (800b4a4 <prvInsertBlockIntoFreeList+0xb0>)
 800b474:	681a      	ldr	r2, [r3, #0]
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	601a      	str	r2, [r3, #0]
 800b47a:	e003      	b.n	800b484 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b47c:	68fb      	ldr	r3, [r7, #12]
 800b47e:	681a      	ldr	r2, [r3, #0]
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b484:	68fa      	ldr	r2, [r7, #12]
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	429a      	cmp	r2, r3
 800b48a:	d002      	beq.n	800b492 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	687a      	ldr	r2, [r7, #4]
 800b490:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b492:	bf00      	nop
 800b494:	3714      	adds	r7, #20
 800b496:	46bd      	mov	sp, r7
 800b498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b49c:	4770      	bx	lr
 800b49e:	bf00      	nop
 800b4a0:	20009e4c 	.word	0x20009e4c
 800b4a4:	20009e54 	.word	0x20009e54

0800b4a8 <sgtl5000_i2c_read_register>:
		SGTL5000_DAP_COEF_WR_A2_LSB

};

HAL_StatusTypeDef sgtl5000_i2c_read_register(h_sgtl5000_t * h_sgtl5000, sgtl5000_registers_t reg_address, uint16_t * p_data)
{
 800b4a8:	b580      	push	{r7, lr}
 800b4aa:	b08a      	sub	sp, #40	@ 0x28
 800b4ac:	af04      	add	r7, sp, #16
 800b4ae:	60f8      	str	r0, [r7, #12]
 800b4b0:	460b      	mov	r3, r1
 800b4b2:	607a      	str	r2, [r7, #4]
 800b4b4:	817b      	strh	r3, [r7, #10]
	HAL_StatusTypeDef ret;

	uint8_t buffer[2];

	ret = HAL_I2C_Mem_Read (
 800b4b6:	68fb      	ldr	r3, [r7, #12]
 800b4b8:	6818      	ldr	r0, [r3, #0]
 800b4ba:	68fb      	ldr	r3, [r7, #12]
 800b4bc:	8899      	ldrh	r1, [r3, #4]
 800b4be:	897a      	ldrh	r2, [r7, #10]
 800b4c0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b4c4:	9302      	str	r3, [sp, #8]
 800b4c6:	2302      	movs	r3, #2
 800b4c8:	9301      	str	r3, [sp, #4]
 800b4ca:	f107 0314 	add.w	r3, r7, #20
 800b4ce:	9300      	str	r3, [sp, #0]
 800b4d0:	2302      	movs	r3, #2
 800b4d2:	f7f7 ff27 	bl	8003324 <HAL_I2C_Mem_Read>
 800b4d6:	4603      	mov	r3, r0
 800b4d8:	75fb      	strb	r3, [r7, #23]
			buffer,
			2,
			HAL_MAX_DELAY		// Problems if I put other than HAL_MAX_DELAY WTF
	);

	*p_data = (buffer[0] << 8) | buffer[1];
 800b4da:	7d3b      	ldrb	r3, [r7, #20]
 800b4dc:	b21b      	sxth	r3, r3
 800b4de:	021b      	lsls	r3, r3, #8
 800b4e0:	b21a      	sxth	r2, r3
 800b4e2:	7d7b      	ldrb	r3, [r7, #21]
 800b4e4:	b21b      	sxth	r3, r3
 800b4e6:	4313      	orrs	r3, r2
 800b4e8:	b21b      	sxth	r3, r3
 800b4ea:	b29a      	uxth	r2, r3
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	801a      	strh	r2, [r3, #0]

	return ret;
 800b4f0:	7dfb      	ldrb	r3, [r7, #23]
}
 800b4f2:	4618      	mov	r0, r3
 800b4f4:	3718      	adds	r7, #24
 800b4f6:	46bd      	mov	sp, r7
 800b4f8:	bd80      	pop	{r7, pc}

0800b4fa <sgtl5000_i2c_write_register>:

HAL_StatusTypeDef sgtl5000_i2c_write_register(h_sgtl5000_t * h_sgtl5000, sgtl5000_registers_t reg_address, uint16_t data)
{
 800b4fa:	b580      	push	{r7, lr}
 800b4fc:	b088      	sub	sp, #32
 800b4fe:	af04      	add	r7, sp, #16
 800b500:	6078      	str	r0, [r7, #4]
 800b502:	460b      	mov	r3, r1
 800b504:	807b      	strh	r3, [r7, #2]
 800b506:	4613      	mov	r3, r2
 800b508:	803b      	strh	r3, [r7, #0]
	HAL_StatusTypeDef ret;
	uint8_t buffer[2];

	buffer[0] = (data >> 8) & 0xFF;
 800b50a:	883b      	ldrh	r3, [r7, #0]
 800b50c:	0a1b      	lsrs	r3, r3, #8
 800b50e:	b29b      	uxth	r3, r3
 800b510:	b2db      	uxtb	r3, r3
 800b512:	733b      	strb	r3, [r7, #12]
	buffer[1] = data & 0xFF;
 800b514:	883b      	ldrh	r3, [r7, #0]
 800b516:	b2db      	uxtb	r3, r3
 800b518:	737b      	strb	r3, [r7, #13]

	ret = HAL_I2C_Mem_Write(
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	6818      	ldr	r0, [r3, #0]
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	8899      	ldrh	r1, [r3, #4]
 800b522:	887a      	ldrh	r2, [r7, #2]
 800b524:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b528:	9302      	str	r3, [sp, #8]
 800b52a:	2302      	movs	r3, #2
 800b52c:	9301      	str	r3, [sp, #4]
 800b52e:	f107 030c 	add.w	r3, r7, #12
 800b532:	9300      	str	r3, [sp, #0]
 800b534:	2302      	movs	r3, #2
 800b536:	f7f7 fde1 	bl	80030fc <HAL_I2C_Mem_Write>
 800b53a:	4603      	mov	r3, r0
 800b53c:	73fb      	strb	r3, [r7, #15]
			buffer,
			2,
			HAL_MAX_DELAY		// WTF
	);

	return ret;
 800b53e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b540:	4618      	mov	r0, r3
 800b542:	3710      	adds	r7, #16
 800b544:	46bd      	mov	sp, r7
 800b546:	bd80      	pop	{r7, pc}

0800b548 <sgtl5000_i2c_set_bit>:

HAL_StatusTypeDef sgtl5000_i2c_set_bit(h_sgtl5000_t * h_sgtl5000, sgtl5000_registers_t reg_address, uint16_t mask)
{
 800b548:	b580      	push	{r7, lr}
 800b54a:	b084      	sub	sp, #16
 800b54c:	af00      	add	r7, sp, #0
 800b54e:	6078      	str	r0, [r7, #4]
 800b550:	460b      	mov	r3, r1
 800b552:	807b      	strh	r3, [r7, #2]
 800b554:	4613      	mov	r3, r2
 800b556:	803b      	strh	r3, [r7, #0]
	HAL_StatusTypeDef ret;
	uint16_t data;
	ret = sgtl5000_i2c_read_register(h_sgtl5000, reg_address, &data);
 800b558:	f107 020c 	add.w	r2, r7, #12
 800b55c:	887b      	ldrh	r3, [r7, #2]
 800b55e:	4619      	mov	r1, r3
 800b560:	6878      	ldr	r0, [r7, #4]
 800b562:	f7ff ffa1 	bl	800b4a8 <sgtl5000_i2c_read_register>
 800b566:	4603      	mov	r3, r0
 800b568:	73fb      	strb	r3, [r7, #15]
	if (ret != HAL_OK)
 800b56a:	7bfb      	ldrb	r3, [r7, #15]
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d001      	beq.n	800b574 <sgtl5000_i2c_set_bit+0x2c>
	{
		return ret;
 800b570:	7bfb      	ldrb	r3, [r7, #15]
 800b572:	e00d      	b.n	800b590 <sgtl5000_i2c_set_bit+0x48>
	}

	data |= mask;
 800b574:	89ba      	ldrh	r2, [r7, #12]
 800b576:	883b      	ldrh	r3, [r7, #0]
 800b578:	4313      	orrs	r3, r2
 800b57a:	b29b      	uxth	r3, r3
 800b57c:	81bb      	strh	r3, [r7, #12]

	ret = sgtl5000_i2c_write_register(h_sgtl5000, reg_address, data);
 800b57e:	89ba      	ldrh	r2, [r7, #12]
 800b580:	887b      	ldrh	r3, [r7, #2]
 800b582:	4619      	mov	r1, r3
 800b584:	6878      	ldr	r0, [r7, #4]
 800b586:	f7ff ffb8 	bl	800b4fa <sgtl5000_i2c_write_register>
 800b58a:	4603      	mov	r3, r0
 800b58c:	73fb      	strb	r3, [r7, #15]
	return ret;
 800b58e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b590:	4618      	mov	r0, r3
 800b592:	3710      	adds	r7, #16
 800b594:	46bd      	mov	sp, r7
 800b596:	bd80      	pop	{r7, pc}

0800b598 <sgtl5000_i2c_clear_bit>:

HAL_StatusTypeDef sgtl5000_i2c_clear_bit(h_sgtl5000_t * h_sgtl5000, sgtl5000_registers_t reg_address, uint16_t mask)
{
 800b598:	b580      	push	{r7, lr}
 800b59a:	b084      	sub	sp, #16
 800b59c:	af00      	add	r7, sp, #0
 800b59e:	6078      	str	r0, [r7, #4]
 800b5a0:	460b      	mov	r3, r1
 800b5a2:	807b      	strh	r3, [r7, #2]
 800b5a4:	4613      	mov	r3, r2
 800b5a6:	803b      	strh	r3, [r7, #0]
	HAL_StatusTypeDef ret;
	uint16_t data;
	ret = sgtl5000_i2c_read_register(h_sgtl5000, reg_address, &data);
 800b5a8:	f107 020c 	add.w	r2, r7, #12
 800b5ac:	887b      	ldrh	r3, [r7, #2]
 800b5ae:	4619      	mov	r1, r3
 800b5b0:	6878      	ldr	r0, [r7, #4]
 800b5b2:	f7ff ff79 	bl	800b4a8 <sgtl5000_i2c_read_register>
 800b5b6:	4603      	mov	r3, r0
 800b5b8:	73fb      	strb	r3, [r7, #15]
	if (ret != HAL_OK)
 800b5ba:	7bfb      	ldrb	r3, [r7, #15]
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d001      	beq.n	800b5c4 <sgtl5000_i2c_clear_bit+0x2c>
	{
		return ret;
 800b5c0:	7bfb      	ldrb	r3, [r7, #15]
 800b5c2:	e012      	b.n	800b5ea <sgtl5000_i2c_clear_bit+0x52>
	}

	data &= (~mask);
 800b5c4:	f9b7 3000 	ldrsh.w	r3, [r7]
 800b5c8:	43db      	mvns	r3, r3
 800b5ca:	b21a      	sxth	r2, r3
 800b5cc:	89bb      	ldrh	r3, [r7, #12]
 800b5ce:	b21b      	sxth	r3, r3
 800b5d0:	4013      	ands	r3, r2
 800b5d2:	b21b      	sxth	r3, r3
 800b5d4:	b29b      	uxth	r3, r3
 800b5d6:	81bb      	strh	r3, [r7, #12]

	ret = sgtl5000_i2c_write_register(h_sgtl5000, reg_address, data);
 800b5d8:	89ba      	ldrh	r2, [r7, #12]
 800b5da:	887b      	ldrh	r3, [r7, #2]
 800b5dc:	4619      	mov	r1, r3
 800b5de:	6878      	ldr	r0, [r7, #4]
 800b5e0:	f7ff ff8b 	bl	800b4fa <sgtl5000_i2c_write_register>
 800b5e4:	4603      	mov	r3, r0
 800b5e6:	73fb      	strb	r3, [r7, #15]
	return ret;
 800b5e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5ea:	4618      	mov	r0, r3
 800b5ec:	3710      	adds	r7, #16
 800b5ee:	46bd      	mov	sp, r7
 800b5f0:	bd80      	pop	{r7, pc}
	...

0800b5f4 <sgtl5000_init>:

HAL_StatusTypeDef sgtl5000_init(h_sgtl5000_t * h_sgtl5000)
{
 800b5f4:	b580      	push	{r7, lr}
 800b5f6:	b084      	sub	sp, #16
 800b5f8:	af00      	add	r7, sp, #0
 800b5fa:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef ret = HAL_OK;
 800b5fc:	2300      	movs	r3, #0
 800b5fe:	73fb      	strb	r3, [r7, #15]

	// NOTE: This next Write call is needed ONLY if VDDD is
	// externally driven
	// Turn off startup power supplies to save power (Clear bit 12 and 13)
	// Write CHIP_ANA_POWER 0x4260
	mask = (1 << 12) | (1 << 13);
 800b600:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800b604:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_clear_bit(h_sgtl5000, SGTL5000_CHIP_ANA_POWER, mask);
 800b606:	89bb      	ldrh	r3, [r7, #12]
 800b608:	461a      	mov	r2, r3
 800b60a:	2130      	movs	r1, #48	@ 0x30
 800b60c:	6878      	ldr	r0, [r7, #4]
 800b60e:	f7ff ffc3 	bl	800b598 <sgtl5000_i2c_clear_bit>
	// NOTE: The next modify call is only needed if both VDDA and
	// VDDIO are greater than 3.1 V
	// Configure the charge pump to use the VDDIO rail (set bit 5 and bit 6)
	// Write CHIP_LINREG_CTRL 0x006C
	// VDDA and VDDIO = 3.3V so it IS necessary
	mask = (1 << 5) | (1 << 6);
 800b612:	2360      	movs	r3, #96	@ 0x60
 800b614:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_set_bit(h_sgtl5000, SGTL5000_CHIP_LINREG_CTRL, mask);
 800b616:	89bb      	ldrh	r3, [r7, #12]
 800b618:	461a      	mov	r2, r3
 800b61a:	2126      	movs	r1, #38	@ 0x26
 800b61c:	6878      	ldr	r0, [r7, #4]
 800b61e:	f7ff ff93 	bl	800b548 <sgtl5000_i2c_set_bit>
	// on the VDDA voltage value.
	// Set ground, ADC, DAC reference voltage (bits 8:4). The value should
	// be set to VDDA/2. This example assumes VDDA = 1.8 V. VDDA/2 = 0.9 V.
	// The bias current should be set to 50% of the nominal value (bits 3:1)
	// Write CHIP_REF_CTRL 0x004E
	mask = 0x01FF;	// VAG_VAL = 1.575V, BIAS_CTRL = -50%, SMALL_POP = 1
 800b622:	f240 13ff 	movw	r3, #511	@ 0x1ff
 800b626:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_REF_CTRL, mask);
 800b628:	89bb      	ldrh	r3, [r7, #12]
 800b62a:	461a      	mov	r2, r3
 800b62c:	2128      	movs	r1, #40	@ 0x28
 800b62e:	6878      	ldr	r0, [r7, #4]
 800b630:	f7ff ff63 	bl	800b4fa <sgtl5000_i2c_write_register>
	// Set LINEOUT reference voltage to VDDIO/2 (1.65 V) (bits 5:0)
	// and bias current (bits 11:8) to the recommended value of 0.36 mA
	// for 10 kOhm load with 1.0 nF capacitance
	// Write CHIP_LINE_OUT_CTRL 0x0322
//	mask = 0x0322;	// LO_VAGCNTRL = 1.65V, OUT_CURRENT = 0.36mA (?)
	mask = 0x031E;
 800b634:	f240 331e 	movw	r3, #798	@ 0x31e
 800b638:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_LINE_OUT_CTRL, mask);
 800b63a:	89bb      	ldrh	r3, [r7, #12]
 800b63c:	461a      	mov	r2, r3
 800b63e:	212c      	movs	r1, #44	@ 0x2c
 800b640:	6878      	ldr	r0, [r7, #4]
 800b642:	f7ff ff5a 	bl	800b4fa <sgtl5000_i2c_write_register>

	// Enable short detect mode for headphone left/right
	// and center channel and set short detect current trip level
	// to 75 mA
	// Write CHIP_SHORT_CTRL 0x1106
	mask = 0x1106;	// MODE_CM = 2, MODE_LR = 1, LVLADJC = 200mA, LVLADJL = 75mA, LVLADJR = 50mA
 800b646:	f241 1306 	movw	r3, #4358	@ 0x1106
 800b64a:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_SHORT_CTRL, mask);
 800b64c:	89bb      	ldrh	r3, [r7, #12]
 800b64e:	461a      	mov	r2, r3
 800b650:	213c      	movs	r1, #60	@ 0x3c
 800b652:	6878      	ldr	r0, [r7, #4]
 800b654:	f7ff ff51 	bl	800b4fa <sgtl5000_i2c_write_register>

	// Enable Zero-cross detect if needed for HP_OUT (bit 5) and ADC (bit 1)
	// Write CHIP_ANA_CTRL 0x0133
	mask = 0x0004;	// Unmute all + SELECT_ADC = LINEIN
 800b658:	2304      	movs	r3, #4
 800b65a:	81bb      	strh	r3, [r7, #12]
//	mask = 0x0000;	// Unmute all + SELECT_ADC = MIC
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_ANA_CTRL, mask);
 800b65c:	89bb      	ldrh	r3, [r7, #12]
 800b65e:	461a      	mov	r2, r3
 800b660:	2124      	movs	r1, #36	@ 0x24
 800b662:	6878      	ldr	r0, [r7, #4]
 800b664:	f7ff ff49 	bl	800b4fa <sgtl5000_i2c_write_register>

	//------------Power up Inputs/Outputs/Digital Blocks---------
	// Power up LINEOUT, HP, ADC, DAC
	// Write CHIP_ANA_POWER 0x6AFF
	mask = 0x6AFF;	// LINEOUT_POWERUP, ADC_POWERUP, CAPLESS_HEADPHONE_POWERUP, DAC_POWERUP, HEADPHONE_POWERUP, REFTOP_POWERUP, ADC_MONO = stereo
 800b668:	f646 23ff 	movw	r3, #27391	@ 0x6aff
 800b66c:	81bb      	strh	r3, [r7, #12]
	// VAG_POWERUP, VCOAMP_POWERUP = 0, LINREG_D_POWERUP, PLL_POWERUP = 0, VDDC_CHRGPMP_POWERUP, STARTUP_POWERUP = 0, LINREG_SIMPLE_POWERUP,
	// DAC_MONO = stereo
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_ANA_POWER, mask);
 800b66e:	89bb      	ldrh	r3, [r7, #12]
 800b670:	461a      	mov	r2, r3
 800b672:	2130      	movs	r1, #48	@ 0x30
 800b674:	6878      	ldr	r0, [r7, #4]
 800b676:	f7ff ff40 	bl	800b4fa <sgtl5000_i2c_write_register>
	// Power up desired digital blocks
	// I2S_IN (bit 0), I2S_OUT (bit 1), DAP (bit 4), DAC (bit 5),
	// ADC (bit 6) are powered on
	// Write CHIP_DIG_POWER 0x0073
	mask = 0x0073;	// I2S_IN_POWERUP, I2S_OUT_POWERUP, DAP_POWERUP, DAC_POWERUP, ADC_POWERUP
 800b67a:	2373      	movs	r3, #115	@ 0x73
 800b67c:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_DIG_POWER, mask);
 800b67e:	89bb      	ldrh	r3, [r7, #12]
 800b680:	461a      	mov	r2, r3
 800b682:	2102      	movs	r1, #2
 800b684:	6878      	ldr	r0, [r7, #4]
 800b686:	f7ff ff38 	bl	800b4fa <sgtl5000_i2c_write_register>
	// Value = (int)(40*log(VAG_VAL/LO_VAGCNTRL) + 15)
	// Assuming VAG_VAL and LO_VAGCNTRL is set to 0.9 V and
	// 1.65 V respectively, the // left LO vol (bits 12:8) and right LO
	// volume (bits 4:0) value should be set // to 5
	// Write CHIP_LINE_OUT_VOL 0x0505
	mask = 0x1111;	// TODO recalculer
 800b68a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800b68e:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_LINE_OUT_VOL, mask);
 800b690:	89bb      	ldrh	r3, [r7, #12]
 800b692:	461a      	mov	r2, r3
 800b694:	212e      	movs	r1, #46	@ 0x2e
 800b696:	6878      	ldr	r0, [r7, #4]
 800b698:	f7ff ff2f 	bl	800b4fa <sgtl5000_i2c_write_register>

	// Configure SYS_FS clock to 48 kHz
	// Configure MCLK_FREQ to 256*Fs
	// Modify CHIP_CLK_CTRL->SYS_FS 0x0002 // bits 3:2
	// Modify CHIP_CLK_CTRL->MCLK_FREQ 0x0000 // bits 1:0
	mask = 0x0004;	// SYS_FS = 48kHz
 800b69c:	2304      	movs	r3, #4
 800b69e:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_CLK_CTRL, mask);
 800b6a0:	89bb      	ldrh	r3, [r7, #12]
 800b6a2:	461a      	mov	r2, r3
 800b6a4:	2104      	movs	r1, #4
 800b6a6:	6878      	ldr	r0, [r7, #4]
 800b6a8:	f7ff ff27 	bl	800b4fa <sgtl5000_i2c_write_register>
	// Configure the I2S clocks in master mode
	// NOTE: I2S LRCLK is same as the system sample clock
	// Modify CHIP_I2S_CTRL->MS 0x0001 // bit 7
	// Non, on reste en slave!
	mask = 0x0130;	// DLEN = 16 bits
 800b6ac:	f44f 7398 	mov.w	r3, #304	@ 0x130
 800b6b0:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_I2S_CTRL, mask);
 800b6b2:	89bb      	ldrh	r3, [r7, #12]
 800b6b4:	461a      	mov	r2, r3
 800b6b6:	2106      	movs	r1, #6
 800b6b8:	6878      	ldr	r0, [r7, #4]
 800b6ba:	f7ff ff1e 	bl	800b4fa <sgtl5000_i2c_write_register>
	// Laissons tout par dfaut pour l'instant
//	mask = 0x0000;	// ADC -> DAC
//	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_SSS_CTRL, mask);

	/* Le reste */
	mask = 0x0000;	// Unmute
 800b6be:	2300      	movs	r3, #0
 800b6c0:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_ADCDAC_CTRL, mask);
 800b6c2:	89bb      	ldrh	r3, [r7, #12]
 800b6c4:	461a      	mov	r2, r3
 800b6c6:	210e      	movs	r1, #14
 800b6c8:	6878      	ldr	r0, [r7, #4]
 800b6ca:	f7ff ff16 	bl	800b4fa <sgtl5000_i2c_write_register>

	mask = 0x3C3C;
 800b6ce:	f643 433c 	movw	r3, #15420	@ 0x3c3c
 800b6d2:	81bb      	strh	r3, [r7, #12]
//	mask = 0x4747;
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_DAC_VOL, mask);
 800b6d4:	89bb      	ldrh	r3, [r7, #12]
 800b6d6:	461a      	mov	r2, r3
 800b6d8:	2110      	movs	r1, #16
 800b6da:	6878      	ldr	r0, [r7, #4]
 800b6dc:	f7ff ff0d 	bl	800b4fa <sgtl5000_i2c_write_register>

	mask = 0x0251;	// BIAS_RESISTOR = 2, BIAS_VOLT = 5, GAIN = 1
 800b6e0:	f240 2351 	movw	r3, #593	@ 0x251
 800b6e4:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_MIC_CTRL, mask);
 800b6e6:	89bb      	ldrh	r3, [r7, #12]
 800b6e8:	461a      	mov	r2, r3
 800b6ea:	212a      	movs	r1, #42	@ 0x2a
 800b6ec:	6878      	ldr	r0, [r7, #4]
 800b6ee:	f7ff ff04 	bl	800b4fa <sgtl5000_i2c_write_register>
//		uint16_t reg = 0;
//		sgtl5000_i2c_read_register(h_sgtl5000, register_map[i], &reg);
//		printf("%02d: [0x%04x] = 0x%04x\r\n", i, register_map[i], reg);
//	}

	uint16_t reg = 0;
 800b6f2:	2300      	movs	r3, #0
 800b6f4:	817b      	strh	r3, [r7, #10]
		sgtl5000_i2c_read_register(h_sgtl5000, register_map[0], &reg);
 800b6f6:	2100      	movs	r1, #0
 800b6f8:	f107 030a 	add.w	r3, r7, #10
 800b6fc:	461a      	mov	r2, r3
 800b6fe:	6878      	ldr	r0, [r7, #4]
 800b700:	f7ff fed2 	bl	800b4a8 <sgtl5000_i2c_read_register>
		if(ret == HAL_OK){
 800b704:	7bfb      	ldrb	r3, [r7, #15]
 800b706:	2b00      	cmp	r3, #0
 800b708:	d105      	bne.n	800b716 <sgtl5000_init+0x122>
			printf("CHIP_ID = 0x%04X\r\n", reg);
 800b70a:	897b      	ldrh	r3, [r7, #10]
 800b70c:	4619      	mov	r1, r3
 800b70e:	4806      	ldr	r0, [pc, #24]	@ (800b728 <sgtl5000_init+0x134>)
 800b710:	f000 fc08 	bl	800bf24 <iprintf>
 800b714:	e002      	b.n	800b71c <sgtl5000_init+0x128>
		}
		else{
			printf("Erreur lecture CHIP ID \r\n");
 800b716:	4805      	ldr	r0, [pc, #20]	@ (800b72c <sgtl5000_init+0x138>)
 800b718:	f000 fc6c 	bl	800bff4 <puts>
		}

	return ret;
 800b71c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b71e:	4618      	mov	r0, r3
 800b720:	3710      	adds	r7, #16
 800b722:	46bd      	mov	sp, r7
 800b724:	bd80      	pop	{r7, pc}
 800b726:	bf00      	nop
 800b728:	0800d208 	.word	0x0800d208
 800b72c:	0800d21c 	.word	0x0800d21c

0800b730 <uart_read>:
#include <stdio.h>

#include "usart.h"
#include "gpio.h"

static char uart_read(h_shell_t * h_shell) {
 800b730:	b580      	push	{r7, lr}
 800b732:	b084      	sub	sp, #16
 800b734:	af00      	add	r7, sp, #0
 800b736:	6078      	str	r0, [r7, #4]
//
//	// bloquer la tache jusqu' reception de caractre
//	xSemaphoreTake(h_shell->sem_uart_rx, portMAX_DELAY);
//
//	return c;
	h_shell->drv_shell.drv_shell_receive(&c, 1);
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	689b      	ldr	r3, [r3, #8]
 800b73c:	f107 020f 	add.w	r2, r7, #15
 800b740:	2101      	movs	r1, #1
 800b742:	4610      	mov	r0, r2
 800b744:	4798      	blx	r3

	return c;
 800b746:	7bfb      	ldrb	r3, [r7, #15]
}
 800b748:	4618      	mov	r0, r3
 800b74a:	3710      	adds	r7, #16
 800b74c:	46bd      	mov	sp, r7
 800b74e:	bd80      	pop	{r7, pc}

0800b750 <uart_write>:

static int uart_write(h_shell_t * h_shell, char * s, uint16_t size) {
 800b750:	b580      	push	{r7, lr}
 800b752:	b084      	sub	sp, #16
 800b754:	af00      	add	r7, sp, #0
 800b756:	60f8      	str	r0, [r7, #12]
 800b758:	60b9      	str	r1, [r7, #8]
 800b75a:	4613      	mov	r3, r2
 800b75c:	80fb      	strh	r3, [r7, #6]
//	HAL_UART_Transmit(h_shell->huart, (uint8_t*)s, size, HAL_MAX_DELAY);
//
//	return size;

	h_shell->drv_shell.drv_shell_transmit(s, size);
 800b75e:	68fb      	ldr	r3, [r7, #12]
 800b760:	685b      	ldr	r3, [r3, #4]
 800b762:	88fa      	ldrh	r2, [r7, #6]
 800b764:	4611      	mov	r1, r2
 800b766:	68b8      	ldr	r0, [r7, #8]
 800b768:	4798      	blx	r3
	return size;
 800b76a:	88fb      	ldrh	r3, [r7, #6]
}
 800b76c:	4618      	mov	r0, r3
 800b76e:	3710      	adds	r7, #16
 800b770:	46bd      	mov	sp, r7
 800b772:	bd80      	pop	{r7, pc}

0800b774 <sh_help>:

static int sh_help(h_shell_t * h_shell, int argc, char ** argv) {
 800b774:	b590      	push	{r4, r7, lr}
 800b776:	b089      	sub	sp, #36	@ 0x24
 800b778:	af02      	add	r7, sp, #8
 800b77a:	60f8      	str	r0, [r7, #12]
 800b77c:	60b9      	str	r1, [r7, #8]
 800b77e:	607a      	str	r2, [r7, #4]
	int i;

	for(i = 0 ; i < h_shell->shell_func_list_size ; i++) {
 800b780:	2300      	movs	r3, #0
 800b782:	617b      	str	r3, [r7, #20]
 800b784:	e028      	b.n	800b7d8 <sh_help+0x64>
		int size;
		size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: %s\r\n", h_shell->shell_func_list[i].c, h_shell->shell_func_list[i].description);
 800b786:	68fb      	ldr	r3, [r7, #12]
 800b788:	f503 7045 	add.w	r0, r3, #788	@ 0x314
 800b78c:	68f9      	ldr	r1, [r7, #12]
 800b78e:	697a      	ldr	r2, [r7, #20]
 800b790:	4613      	mov	r3, r2
 800b792:	005b      	lsls	r3, r3, #1
 800b794:	4413      	add	r3, r2
 800b796:	009b      	lsls	r3, r3, #2
 800b798:	440b      	add	r3, r1
 800b79a:	3314      	adds	r3, #20
 800b79c:	781b      	ldrb	r3, [r3, #0]
 800b79e:	461c      	mov	r4, r3
 800b7a0:	68f9      	ldr	r1, [r7, #12]
 800b7a2:	697a      	ldr	r2, [r7, #20]
 800b7a4:	4613      	mov	r3, r2
 800b7a6:	005b      	lsls	r3, r3, #1
 800b7a8:	4413      	add	r3, r2
 800b7aa:	009b      	lsls	r3, r3, #2
 800b7ac:	440b      	add	r3, r1
 800b7ae:	331c      	adds	r3, #28
 800b7b0:	681b      	ldr	r3, [r3, #0]
 800b7b2:	9300      	str	r3, [sp, #0]
 800b7b4:	4623      	mov	r3, r4
 800b7b6:	4a0d      	ldr	r2, [pc, #52]	@ (800b7ec <sh_help+0x78>)
 800b7b8:	2128      	movs	r1, #40	@ 0x28
 800b7ba:	f000 fc23 	bl	800c004 <sniprintf>
 800b7be:	6138      	str	r0, [r7, #16]
		uart_write(h_shell, h_shell->print_buffer, size);
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 800b7c6:	693a      	ldr	r2, [r7, #16]
 800b7c8:	b292      	uxth	r2, r2
 800b7ca:	4619      	mov	r1, r3
 800b7cc:	68f8      	ldr	r0, [r7, #12]
 800b7ce:	f7ff ffbf 	bl	800b750 <uart_write>
	for(i = 0 ; i < h_shell->shell_func_list_size ; i++) {
 800b7d2:	697b      	ldr	r3, [r7, #20]
 800b7d4:	3301      	adds	r3, #1
 800b7d6:	617b      	str	r3, [r7, #20]
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	691b      	ldr	r3, [r3, #16]
 800b7dc:	697a      	ldr	r2, [r7, #20]
 800b7de:	429a      	cmp	r2, r3
 800b7e0:	dbd1      	blt.n	800b786 <sh_help+0x12>
	}

	return 0;
 800b7e2:	2300      	movs	r3, #0
}
 800b7e4:	4618      	mov	r0, r3
 800b7e6:	371c      	adds	r7, #28
 800b7e8:	46bd      	mov	sp, r7
 800b7ea:	bd90      	pop	{r4, r7, pc}
 800b7ec:	0800d238 	.word	0x0800d238

0800b7f0 <shell_init>:

void shell_init(h_shell_t * h_shell) {
 800b7f0:	b580      	push	{r7, lr}
 800b7f2:	b084      	sub	sp, #16
 800b7f4:	af00      	add	r7, sp, #0
 800b7f6:	6078      	str	r0, [r7, #4]
	int size = 0;
 800b7f8:	2300      	movs	r3, #0
 800b7fa:	60fb      	str	r3, [r7, #12]

	// Cration du smaphore
	h_shell->sem_uart_rx = xSemaphoreCreateBinary();
 800b7fc:	2203      	movs	r2, #3
 800b7fe:	2100      	movs	r1, #0
 800b800:	2001      	movs	r0, #1
 800b802:	f7fd fff5 	bl	80097f0 <xQueueGenericCreate>
 800b806:	4602      	mov	r2, r0
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	60da      	str	r2, [r3, #12]

	h_shell->shell_func_list_size = 0;
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	2200      	movs	r2, #0
 800b810:	611a      	str	r2, [r3, #16]

	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n\r\n===== Miss Shella w0.2 =====\r\n");
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 800b818:	4a0c      	ldr	r2, [pc, #48]	@ (800b84c <shell_init+0x5c>)
 800b81a:	2128      	movs	r1, #40	@ 0x28
 800b81c:	4618      	mov	r0, r3
 800b81e:	f000 fbf1 	bl	800c004 <sniprintf>
 800b822:	60f8      	str	r0, [r7, #12]
	uart_write(h_shell, h_shell->print_buffer, size);
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 800b82a:	68fa      	ldr	r2, [r7, #12]
 800b82c:	b292      	uxth	r2, r2
 800b82e:	4619      	mov	r1, r3
 800b830:	6878      	ldr	r0, [r7, #4]
 800b832:	f7ff ff8d 	bl	800b750 <uart_write>

	shell_add(h_shell, 'h', sh_help, "Help");
 800b836:	4b06      	ldr	r3, [pc, #24]	@ (800b850 <shell_init+0x60>)
 800b838:	4a06      	ldr	r2, [pc, #24]	@ (800b854 <shell_init+0x64>)
 800b83a:	2168      	movs	r1, #104	@ 0x68
 800b83c:	6878      	ldr	r0, [r7, #4]
 800b83e:	f000 f80b 	bl	800b858 <shell_add>
}
 800b842:	bf00      	nop
 800b844:	3710      	adds	r7, #16
 800b846:	46bd      	mov	sp, r7
 800b848:	bd80      	pop	{r7, pc}
 800b84a:	bf00      	nop
 800b84c:	0800d244 	.word	0x0800d244
 800b850:	0800d268 	.word	0x0800d268
 800b854:	0800b775 	.word	0x0800b775

0800b858 <shell_add>:

int shell_add(h_shell_t * h_shell, char c, int (* pfunc)(h_shell_t * h_shell, int argc, char ** argv), char * description) {
 800b858:	b480      	push	{r7}
 800b85a:	b085      	sub	sp, #20
 800b85c:	af00      	add	r7, sp, #0
 800b85e:	60f8      	str	r0, [r7, #12]
 800b860:	607a      	str	r2, [r7, #4]
 800b862:	603b      	str	r3, [r7, #0]
 800b864:	460b      	mov	r3, r1
 800b866:	72fb      	strb	r3, [r7, #11]
	if (h_shell->shell_func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 800b868:	68fb      	ldr	r3, [r7, #12]
 800b86a:	691b      	ldr	r3, [r3, #16]
 800b86c:	2b3f      	cmp	r3, #63	@ 0x3f
 800b86e:	dc27      	bgt.n	800b8c0 <shell_add+0x68>
		h_shell->shell_func_list[h_shell->shell_func_list_size].c = c;
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	691a      	ldr	r2, [r3, #16]
 800b874:	68f9      	ldr	r1, [r7, #12]
 800b876:	4613      	mov	r3, r2
 800b878:	005b      	lsls	r3, r3, #1
 800b87a:	4413      	add	r3, r2
 800b87c:	009b      	lsls	r3, r3, #2
 800b87e:	440b      	add	r3, r1
 800b880:	3314      	adds	r3, #20
 800b882:	7afa      	ldrb	r2, [r7, #11]
 800b884:	701a      	strb	r2, [r3, #0]
		h_shell->shell_func_list[h_shell->shell_func_list_size].func = pfunc;
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	691a      	ldr	r2, [r3, #16]
 800b88a:	68f9      	ldr	r1, [r7, #12]
 800b88c:	4613      	mov	r3, r2
 800b88e:	005b      	lsls	r3, r3, #1
 800b890:	4413      	add	r3, r2
 800b892:	009b      	lsls	r3, r3, #2
 800b894:	440b      	add	r3, r1
 800b896:	3318      	adds	r3, #24
 800b898:	687a      	ldr	r2, [r7, #4]
 800b89a:	601a      	str	r2, [r3, #0]
		h_shell->shell_func_list[h_shell->shell_func_list_size].description = description;
 800b89c:	68fb      	ldr	r3, [r7, #12]
 800b89e:	691a      	ldr	r2, [r3, #16]
 800b8a0:	68f9      	ldr	r1, [r7, #12]
 800b8a2:	4613      	mov	r3, r2
 800b8a4:	005b      	lsls	r3, r3, #1
 800b8a6:	4413      	add	r3, r2
 800b8a8:	009b      	lsls	r3, r3, #2
 800b8aa:	440b      	add	r3, r1
 800b8ac:	331c      	adds	r3, #28
 800b8ae:	683a      	ldr	r2, [r7, #0]
 800b8b0:	601a      	str	r2, [r3, #0]
		h_shell->shell_func_list_size++;
 800b8b2:	68fb      	ldr	r3, [r7, #12]
 800b8b4:	691b      	ldr	r3, [r3, #16]
 800b8b6:	1c5a      	adds	r2, r3, #1
 800b8b8:	68fb      	ldr	r3, [r7, #12]
 800b8ba:	611a      	str	r2, [r3, #16]
		return 0;
 800b8bc:	2300      	movs	r3, #0
 800b8be:	e001      	b.n	800b8c4 <shell_add+0x6c>
	}

	return -1;
 800b8c0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800b8c4:	4618      	mov	r0, r3
 800b8c6:	3714      	adds	r7, #20
 800b8c8:	46bd      	mov	sp, r7
 800b8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ce:	4770      	bx	lr

0800b8d0 <shell_exec>:

static int shell_exec(h_shell_t * h_shell, char * buf) {
 800b8d0:	b580      	push	{r7, lr}
 800b8d2:	b090      	sub	sp, #64	@ 0x40
 800b8d4:	af00      	add	r7, sp, #0
 800b8d6:	6078      	str	r0, [r7, #4]
 800b8d8:	6039      	str	r1, [r7, #0]
	int i;

	char c = buf[0];
 800b8da:	683b      	ldr	r3, [r7, #0]
 800b8dc:	781b      	ldrb	r3, [r3, #0]
 800b8de:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	int argc;
	char * argv[ARGC_MAX];
	char *p;

	for(i = 0 ; i < h_shell->shell_func_list_size ; i++) {
 800b8e2:	2300      	movs	r3, #0
 800b8e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b8e6:	e041      	b.n	800b96c <shell_exec+0x9c>
		if (h_shell->shell_func_list[i].c == c) {
 800b8e8:	6879      	ldr	r1, [r7, #4]
 800b8ea:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b8ec:	4613      	mov	r3, r2
 800b8ee:	005b      	lsls	r3, r3, #1
 800b8f0:	4413      	add	r3, r2
 800b8f2:	009b      	lsls	r3, r3, #2
 800b8f4:	440b      	add	r3, r1
 800b8f6:	3314      	adds	r3, #20
 800b8f8:	781b      	ldrb	r3, [r3, #0]
 800b8fa:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800b8fe:	429a      	cmp	r2, r3
 800b900:	d131      	bne.n	800b966 <shell_exec+0x96>
			argc = 1;
 800b902:	2301      	movs	r3, #1
 800b904:	63bb      	str	r3, [r7, #56]	@ 0x38
			argv[0] = buf;
 800b906:	683b      	ldr	r3, [r7, #0]
 800b908:	60fb      	str	r3, [r7, #12]

			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 800b90a:	683b      	ldr	r3, [r7, #0]
 800b90c:	637b      	str	r3, [r7, #52]	@ 0x34
 800b90e:	e013      	b.n	800b938 <shell_exec+0x68>
				if(*p == ' ') {
 800b910:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b912:	781b      	ldrb	r3, [r3, #0]
 800b914:	2b20      	cmp	r3, #32
 800b916:	d10c      	bne.n	800b932 <shell_exec+0x62>
					*p = '\0';
 800b918:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b91a:	2200      	movs	r2, #0
 800b91c:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 800b91e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b920:	1c5a      	adds	r2, r3, #1
 800b922:	63ba      	str	r2, [r7, #56]	@ 0x38
 800b924:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b926:	3201      	adds	r2, #1
 800b928:	009b      	lsls	r3, r3, #2
 800b92a:	3340      	adds	r3, #64	@ 0x40
 800b92c:	443b      	add	r3, r7
 800b92e:	f843 2c34 	str.w	r2, [r3, #-52]
			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 800b932:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b934:	3301      	adds	r3, #1
 800b936:	637b      	str	r3, [r7, #52]	@ 0x34
 800b938:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b93a:	781b      	ldrb	r3, [r3, #0]
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	d002      	beq.n	800b946 <shell_exec+0x76>
 800b940:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b942:	2b07      	cmp	r3, #7
 800b944:	dde4      	ble.n	800b910 <shell_exec+0x40>
				}
			}

			return h_shell->shell_func_list[i].func(h_shell, argc, argv);
 800b946:	6879      	ldr	r1, [r7, #4]
 800b948:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b94a:	4613      	mov	r3, r2
 800b94c:	005b      	lsls	r3, r3, #1
 800b94e:	4413      	add	r3, r2
 800b950:	009b      	lsls	r3, r3, #2
 800b952:	440b      	add	r3, r1
 800b954:	3318      	adds	r3, #24
 800b956:	681b      	ldr	r3, [r3, #0]
 800b958:	f107 020c 	add.w	r2, r7, #12
 800b95c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800b95e:	6878      	ldr	r0, [r7, #4]
 800b960:	4798      	blx	r3
 800b962:	4603      	mov	r3, r0
 800b964:	e01c      	b.n	800b9a0 <shell_exec+0xd0>
	for(i = 0 ; i < h_shell->shell_func_list_size ; i++) {
 800b966:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b968:	3301      	adds	r3, #1
 800b96a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	691b      	ldr	r3, [r3, #16]
 800b970:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b972:	429a      	cmp	r2, r3
 800b974:	dbb8      	blt.n	800b8e8 <shell_exec+0x18>
		}
	}

	int size;
	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	f503 7045 	add.w	r0, r3, #788	@ 0x314
 800b97c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800b980:	4a09      	ldr	r2, [pc, #36]	@ (800b9a8 <shell_exec+0xd8>)
 800b982:	2128      	movs	r1, #40	@ 0x28
 800b984:	f000 fb3e 	bl	800c004 <sniprintf>
 800b988:	62f8      	str	r0, [r7, #44]	@ 0x2c
	uart_write(h_shell, h_shell->print_buffer, size);
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 800b990:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b992:	b292      	uxth	r2, r2
 800b994:	4619      	mov	r1, r3
 800b996:	6878      	ldr	r0, [r7, #4]
 800b998:	f7ff feda 	bl	800b750 <uart_write>
	return -1;
 800b99c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800b9a0:	4618      	mov	r0, r3
 800b9a2:	3740      	adds	r7, #64	@ 0x40
 800b9a4:	46bd      	mov	sp, r7
 800b9a6:	bd80      	pop	{r7, pc}
 800b9a8:	0800d270 	.word	0x0800d270

0800b9ac <shell_run>:

int shell_run(h_shell_t * h_shell) {
 800b9ac:	b580      	push	{r7, lr}
 800b9ae:	b086      	sub	sp, #24
 800b9b0:	af00      	add	r7, sp, #0
 800b9b2:	6078      	str	r0, [r7, #4]
	int reading = 0;
 800b9b4:	2300      	movs	r3, #0
 800b9b6:	617b      	str	r3, [r7, #20]
	int pos = 0;
 800b9b8:	2300      	movs	r3, #0
 800b9ba:	613b      	str	r3, [r7, #16]

	while (1) {
		uart_write(h_shell, "> ", 2);
 800b9bc:	2202      	movs	r2, #2
 800b9be:	4938      	ldr	r1, [pc, #224]	@ (800baa0 <shell_run+0xf4>)
 800b9c0:	6878      	ldr	r0, [r7, #4]
 800b9c2:	f7ff fec5 	bl	800b750 <uart_write>
		reading = 1;
 800b9c6:	2301      	movs	r3, #1
 800b9c8:	617b      	str	r3, [r7, #20]

		while(reading) {
 800b9ca:	e05d      	b.n	800ba88 <shell_run+0xdc>
			char c = uart_read(h_shell);
 800b9cc:	6878      	ldr	r0, [r7, #4]
 800b9ce:	f7ff feaf 	bl	800b730 <uart_read>
 800b9d2:	4603      	mov	r3, r0
 800b9d4:	72fb      	strb	r3, [r7, #11]
			int size;

			switch (c) {
 800b9d6:	7afb      	ldrb	r3, [r7, #11]
 800b9d8:	2b08      	cmp	r3, #8
 800b9da:	d034      	beq.n	800ba46 <shell_run+0x9a>
 800b9dc:	2b0d      	cmp	r3, #13
 800b9de:	d13e      	bne.n	800ba5e <shell_run+0xb2>
			//process RETURN key
			case '\r':
				//case '\n':
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n");
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 800b9e6:	4a2f      	ldr	r2, [pc, #188]	@ (800baa4 <shell_run+0xf8>)
 800b9e8:	2128      	movs	r1, #40	@ 0x28
 800b9ea:	4618      	mov	r0, r3
 800b9ec:	f000 fb0a 	bl	800c004 <sniprintf>
 800b9f0:	60f8      	str	r0, [r7, #12]
				uart_write(h_shell, h_shell->print_buffer, size);
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 800b9f8:	68fa      	ldr	r2, [r7, #12]
 800b9fa:	b292      	uxth	r2, r2
 800b9fc:	4619      	mov	r1, r3
 800b9fe:	6878      	ldr	r0, [r7, #4]
 800ba00:	f7ff fea6 	bl	800b750 <uart_write>
				h_shell->cmd_buffer[pos++] = 0;     //add \0 char at end of string
 800ba04:	693b      	ldr	r3, [r7, #16]
 800ba06:	1c5a      	adds	r2, r3, #1
 800ba08:	613a      	str	r2, [r7, #16]
 800ba0a:	687a      	ldr	r2, [r7, #4]
 800ba0c:	4413      	add	r3, r2
 800ba0e:	2200      	movs	r2, #0
 800ba10:	f883 233c 	strb.w	r2, [r3, #828]	@ 0x33c
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, ":%s\r\n", h_shell->cmd_buffer);
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	f503 7045 	add.w	r0, r3, #788	@ 0x314
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	f503 734f 	add.w	r3, r3, #828	@ 0x33c
 800ba20:	4a21      	ldr	r2, [pc, #132]	@ (800baa8 <shell_run+0xfc>)
 800ba22:	2128      	movs	r1, #40	@ 0x28
 800ba24:	f000 faee 	bl	800c004 <sniprintf>
 800ba28:	60f8      	str	r0, [r7, #12]
				uart_write(h_shell, h_shell->print_buffer, size);
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 800ba30:	68fa      	ldr	r2, [r7, #12]
 800ba32:	b292      	uxth	r2, r2
 800ba34:	4619      	mov	r1, r3
 800ba36:	6878      	ldr	r0, [r7, #4]
 800ba38:	f7ff fe8a 	bl	800b750 <uart_write>
				reading = 0;        //exit read loop
 800ba3c:	2300      	movs	r3, #0
 800ba3e:	617b      	str	r3, [r7, #20]
				pos = 0;            //reset buffer
 800ba40:	2300      	movs	r3, #0
 800ba42:	613b      	str	r3, [r7, #16]
				break;
 800ba44:	e020      	b.n	800ba88 <shell_run+0xdc>
				//backspace
			case '\b':
				if (pos > 0) {      //is there a char to delete?
 800ba46:	693b      	ldr	r3, [r7, #16]
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	dd1c      	ble.n	800ba86 <shell_run+0xda>
					pos--;          //remove it in buffer
 800ba4c:	693b      	ldr	r3, [r7, #16]
 800ba4e:	3b01      	subs	r3, #1
 800ba50:	613b      	str	r3, [r7, #16]

					uart_write(h_shell, "\b \b", 3);	// delete the char on the terminal
 800ba52:	2203      	movs	r2, #3
 800ba54:	4915      	ldr	r1, [pc, #84]	@ (800baac <shell_run+0x100>)
 800ba56:	6878      	ldr	r0, [r7, #4]
 800ba58:	f7ff fe7a 	bl	800b750 <uart_write>
				}
				break;
 800ba5c:	e013      	b.n	800ba86 <shell_run+0xda>
				//other characters
			default:
				//only store characters if buffer has space
				if (pos < BUFFER_SIZE-1) {
 800ba5e:	693b      	ldr	r3, [r7, #16]
 800ba60:	2b26      	cmp	r3, #38	@ 0x26
 800ba62:	dc11      	bgt.n	800ba88 <shell_run+0xdc>
					uart_write(h_shell, &c, 1);
 800ba64:	f107 030b 	add.w	r3, r7, #11
 800ba68:	2201      	movs	r2, #1
 800ba6a:	4619      	mov	r1, r3
 800ba6c:	6878      	ldr	r0, [r7, #4]
 800ba6e:	f7ff fe6f 	bl	800b750 <uart_write>
					h_shell->cmd_buffer[pos++] = c; //store
 800ba72:	693b      	ldr	r3, [r7, #16]
 800ba74:	1c5a      	adds	r2, r3, #1
 800ba76:	613a      	str	r2, [r7, #16]
 800ba78:	7af9      	ldrb	r1, [r7, #11]
 800ba7a:	687a      	ldr	r2, [r7, #4]
 800ba7c:	4413      	add	r3, r2
 800ba7e:	460a      	mov	r2, r1
 800ba80:	f883 233c 	strb.w	r2, [r3, #828]	@ 0x33c
 800ba84:	e000      	b.n	800ba88 <shell_run+0xdc>
				break;
 800ba86:	bf00      	nop
		while(reading) {
 800ba88:	697b      	ldr	r3, [r7, #20]
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d19e      	bne.n	800b9cc <shell_run+0x20>
				}
			}
		}
		shell_exec(h_shell, h_shell->cmd_buffer);
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	f503 734f 	add.w	r3, r3, #828	@ 0x33c
 800ba94:	4619      	mov	r1, r3
 800ba96:	6878      	ldr	r0, [r7, #4]
 800ba98:	f7ff ff1a 	bl	800b8d0 <shell_exec>
		uart_write(h_shell, "> ", 2);
 800ba9c:	e78e      	b.n	800b9bc <shell_run+0x10>
 800ba9e:	bf00      	nop
 800baa0:	0800d288 	.word	0x0800d288
 800baa4:	0800d28c 	.word	0x0800d28c
 800baa8:	0800d290 	.word	0x0800d290
 800baac:	0800d298 	.word	0x0800d298

0800bab0 <task_shell>:
		shell_uart_rx_callback(&h_shell);
	}
}

void task_shell(void * unused)
{
 800bab0:	b580      	push	{r7, lr}
 800bab2:	b082      	sub	sp, #8
 800bab4:	af00      	add	r7, sp, #0
 800bab6:	6078      	str	r0, [r7, #4]
	shell_init(&h_shell);
 800bab8:	4810      	ldr	r0, [pc, #64]	@ (800bafc <task_shell+0x4c>)
 800baba:	f7ff fe99 	bl	800b7f0 <shell_init>
	shell_add(&h_shell, 'f', fonction, "Une fonction inutile");
 800babe:	4b10      	ldr	r3, [pc, #64]	@ (800bb00 <task_shell+0x50>)
 800bac0:	4a10      	ldr	r2, [pc, #64]	@ (800bb04 <task_shell+0x54>)
 800bac2:	2166      	movs	r1, #102	@ 0x66
 800bac4:	480d      	ldr	r0, [pc, #52]	@ (800bafc <task_shell+0x4c>)
 800bac6:	f7ff fec7 	bl	800b858 <shell_add>
	shell_add(&h_shell, 'a', addition, "Ma super addition");
 800baca:	4b0f      	ldr	r3, [pc, #60]	@ (800bb08 <task_shell+0x58>)
 800bacc:	4a0f      	ldr	r2, [pc, #60]	@ (800bb0c <task_shell+0x5c>)
 800bace:	2161      	movs	r1, #97	@ 0x61
 800bad0:	480a      	ldr	r0, [pc, #40]	@ (800bafc <task_shell+0x4c>)
 800bad2:	f7ff fec1 	bl	800b858 <shell_add>
	shell_add(&h_shell, 'c', chenillard, "Mes LEDS sont folles !");
 800bad6:	4b0e      	ldr	r3, [pc, #56]	@ (800bb10 <task_shell+0x60>)
 800bad8:	4a0e      	ldr	r2, [pc, #56]	@ (800bb14 <task_shell+0x64>)
 800bada:	2163      	movs	r1, #99	@ 0x63
 800badc:	4807      	ldr	r0, [pc, #28]	@ (800bafc <task_shell+0x4c>)
 800bade:	f7ff febb 	bl	800b858 <shell_add>
	shell_add(&h_shell,'r',shellModifierFreqCoupure,"Modifier frquence de coupure");
 800bae2:	4b0d      	ldr	r3, [pc, #52]	@ (800bb18 <task_shell+0x68>)
 800bae4:	4a0d      	ldr	r2, [pc, #52]	@ (800bb1c <task_shell+0x6c>)
 800bae6:	2172      	movs	r1, #114	@ 0x72
 800bae8:	4804      	ldr	r0, [pc, #16]	@ (800bafc <task_shell+0x4c>)
 800baea:	f7ff feb5 	bl	800b858 <shell_add>
	shell_run(&h_shell);
 800baee:	4803      	ldr	r0, [pc, #12]	@ (800bafc <task_shell+0x4c>)
 800baf0:	f7ff ff5c 	bl	800b9ac <shell_run>

	// Une tche ne doit *JAMAIS* retourner
	// Ici elle ne retourne pas parce qu'il y a une boucle infinie dans shell_run();
}
 800baf4:	bf00      	nop
 800baf6:	3708      	adds	r7, #8
 800baf8:	46bd      	mov	sp, r7
 800bafa:	bd80      	pop	{r7, pc}
 800bafc:	20000000 	.word	0x20000000
 800bb00:	0800d29c 	.word	0x0800d29c
 800bb04:	0800bb21 	.word	0x0800bb21
 800bb08:	0800d2b4 	.word	0x0800d2b4
 800bb0c:	0800bb79 	.word	0x0800bb79
 800bb10:	0800d2c8 	.word	0x0800d2c8
 800bb14:	0800bbd9 	.word	0x0800bbd9
 800bb18:	0800d2e0 	.word	0x0800d2e0
 800bb1c:	0800bc3d 	.word	0x0800bc3d

0800bb20 <fonction>:

extern mcp23s17_handle_t mcp;


int fonction(h_shell_t * h_shell, int argc, char ** argv)
{
 800bb20:	b580      	push	{r7, lr}
 800bb22:	b086      	sub	sp, #24
 800bb24:	af00      	add	r7, sp, #0
 800bb26:	60f8      	str	r0, [r7, #12]
 800bb28:	60b9      	str	r1, [r7, #8]
 800bb2a:	607a      	str	r2, [r7, #4]
	printf("Je suis une fonction bidon\r\n");
 800bb2c:	480f      	ldr	r0, [pc, #60]	@ (800bb6c <fonction+0x4c>)
 800bb2e:	f000 fa61 	bl	800bff4 <puts>

	printf("argc = %d\r\n", argc);
 800bb32:	68b9      	ldr	r1, [r7, #8]
 800bb34:	480e      	ldr	r0, [pc, #56]	@ (800bb70 <fonction+0x50>)
 800bb36:	f000 f9f5 	bl	800bf24 <iprintf>

	for (int i = 0 ; i < argc ; i++)
 800bb3a:	2300      	movs	r3, #0
 800bb3c:	617b      	str	r3, [r7, #20]
 800bb3e:	e00c      	b.n	800bb5a <fonction+0x3a>
	{
		printf("argv[%d] = %s\r\n", i, argv[i]);
 800bb40:	697b      	ldr	r3, [r7, #20]
 800bb42:	009b      	lsls	r3, r3, #2
 800bb44:	687a      	ldr	r2, [r7, #4]
 800bb46:	4413      	add	r3, r2
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	461a      	mov	r2, r3
 800bb4c:	6979      	ldr	r1, [r7, #20]
 800bb4e:	4809      	ldr	r0, [pc, #36]	@ (800bb74 <fonction+0x54>)
 800bb50:	f000 f9e8 	bl	800bf24 <iprintf>
	for (int i = 0 ; i < argc ; i++)
 800bb54:	697b      	ldr	r3, [r7, #20]
 800bb56:	3301      	adds	r3, #1
 800bb58:	617b      	str	r3, [r7, #20]
 800bb5a:	697a      	ldr	r2, [r7, #20]
 800bb5c:	68bb      	ldr	r3, [r7, #8]
 800bb5e:	429a      	cmp	r2, r3
 800bb60:	dbee      	blt.n	800bb40 <fonction+0x20>
	}

	return 0;
 800bb62:	2300      	movs	r3, #0
}
 800bb64:	4618      	mov	r0, r3
 800bb66:	3718      	adds	r7, #24
 800bb68:	46bd      	mov	sp, r7
 800bb6a:	bd80      	pop	{r7, pc}
 800bb6c:	0800d300 	.word	0x0800d300
 800bb70:	0800d31c 	.word	0x0800d31c
 800bb74:	0800d328 	.word	0x0800d328

0800bb78 <addition>:

int addition(h_shell_t * h_shell, int argc, char ** argv)
{
 800bb78:	b580      	push	{r7, lr}
 800bb7a:	b088      	sub	sp, #32
 800bb7c:	af00      	add	r7, sp, #0
 800bb7e:	60f8      	str	r0, [r7, #12]
 800bb80:	60b9      	str	r1, [r7, #8]
 800bb82:	607a      	str	r2, [r7, #4]
	if (argc != 3)
 800bb84:	68bb      	ldr	r3, [r7, #8]
 800bb86:	2b03      	cmp	r3, #3
 800bb88:	d005      	beq.n	800bb96 <addition+0x1e>
	{
		printf("Error: expected two arguments\r\n");
 800bb8a:	4811      	ldr	r0, [pc, #68]	@ (800bbd0 <addition+0x58>)
 800bb8c:	f000 fa32 	bl	800bff4 <puts>
		return -1;
 800bb90:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800bb94:	e018      	b.n	800bbc8 <addition+0x50>
	}

	int a = atoi(argv[1]);
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	3304      	adds	r3, #4
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	4618      	mov	r0, r3
 800bb9e:	f000 f877 	bl	800bc90 <atoi>
 800bba2:	61f8      	str	r0, [r7, #28]
	int b = atoi(argv[2]);
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	3308      	adds	r3, #8
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	4618      	mov	r0, r3
 800bbac:	f000 f870 	bl	800bc90 <atoi>
 800bbb0:	61b8      	str	r0, [r7, #24]
	int c = a + b;
 800bbb2:	69fa      	ldr	r2, [r7, #28]
 800bbb4:	69bb      	ldr	r3, [r7, #24]
 800bbb6:	4413      	add	r3, r2
 800bbb8:	617b      	str	r3, [r7, #20]

	printf("%d + %d = %d\r\n", a, b, c);
 800bbba:	697b      	ldr	r3, [r7, #20]
 800bbbc:	69ba      	ldr	r2, [r7, #24]
 800bbbe:	69f9      	ldr	r1, [r7, #28]
 800bbc0:	4804      	ldr	r0, [pc, #16]	@ (800bbd4 <addition+0x5c>)
 800bbc2:	f000 f9af 	bl	800bf24 <iprintf>

	return 0;
 800bbc6:	2300      	movs	r3, #0
}
 800bbc8:	4618      	mov	r0, r3
 800bbca:	3720      	adds	r7, #32
 800bbcc:	46bd      	mov	sp, r7
 800bbce:	bd80      	pop	{r7, pc}
 800bbd0:	0800d338 	.word	0x0800d338
 800bbd4:	0800d358 	.word	0x0800d358

0800bbd8 <chenillard>:

int chenillard(h_shell_t * h_shell, int argc, char ** argv)
{
 800bbd8:	b580      	push	{r7, lr}
 800bbda:	b086      	sub	sp, #24
 800bbdc:	af00      	add	r7, sp, #0
 800bbde:	60f8      	str	r0, [r7, #12]
 800bbe0:	60b9      	str	r1, [r7, #8]
 800bbe2:	607a      	str	r2, [r7, #4]
	if (argc != 2)
 800bbe4:	68bb      	ldr	r3, [r7, #8]
 800bbe6:	2b02      	cmp	r3, #2
 800bbe8:	d005      	beq.n	800bbf6 <chenillard+0x1e>
	{
		printf("Error: expected one arguments\r\n");
 800bbea:	4811      	ldr	r0, [pc, #68]	@ (800bc30 <chenillard+0x58>)
 800bbec:	f000 fa02 	bl	800bff4 <puts>
		return -1;
 800bbf0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800bbf4:	e017      	b.n	800bc26 <chenillard+0x4e>
	}
	int a = atoi(argv[1]);
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	3304      	adds	r3, #4
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	4618      	mov	r0, r3
 800bbfe:	f000 f847 	bl	800bc90 <atoi>
 800bc02:	6178      	str	r0, [r7, #20]
	if (a <= 15){
 800bc04:	697b      	ldr	r3, [r7, #20]
 800bc06:	2b0f      	cmp	r3, #15
 800bc08:	dc0c      	bgt.n	800bc24 <chenillard+0x4c>
		mcp23s17_SetAllON(&mcp);
 800bc0a:	480a      	ldr	r0, [pc, #40]	@ (800bc34 <chenillard+0x5c>)
 800bc0c:	f7fd fbf8 	bl	8009400 <mcp23s17_SetAllON>
		mcp23s17_SetLed(&mcp, a);
 800bc10:	697b      	ldr	r3, [r7, #20]
 800bc12:	b2db      	uxtb	r3, r3
 800bc14:	4619      	mov	r1, r3
 800bc16:	4807      	ldr	r0, [pc, #28]	@ (800bc34 <chenillard+0x5c>)
 800bc18:	f7fd fc04 	bl	8009424 <mcp23s17_SetLed>
		printf("Led %d \r\n", a);
 800bc1c:	6979      	ldr	r1, [r7, #20]
 800bc1e:	4806      	ldr	r0, [pc, #24]	@ (800bc38 <chenillard+0x60>)
 800bc20:	f000 f980 	bl	800bf24 <iprintf>
	}
	return 0;
 800bc24:	2300      	movs	r3, #0
}
 800bc26:	4618      	mov	r0, r3
 800bc28:	3718      	adds	r7, #24
 800bc2a:	46bd      	mov	sp, r7
 800bc2c:	bd80      	pop	{r7, pc}
 800bc2e:	bf00      	nop
 800bc30:	0800d368 	.word	0x0800d368
 800bc34:	200046f4 	.word	0x200046f4
 800bc38:	0800d388 	.word	0x0800d388

0800bc3c <shellModifierFreqCoupure>:

int shellModifierFreqCoupure(h_shell_t * h_shell, int argc, char ** argv){
 800bc3c:	b580      	push	{r7, lr}
 800bc3e:	b086      	sub	sp, #24
 800bc40:	af00      	add	r7, sp, #0
 800bc42:	60f8      	str	r0, [r7, #12]
 800bc44:	60b9      	str	r1, [r7, #8]
 800bc46:	607a      	str	r2, [r7, #4]
	if (argc != 2)
 800bc48:	68bb      	ldr	r3, [r7, #8]
 800bc4a:	2b02      	cmp	r3, #2
 800bc4c:	d005      	beq.n	800bc5a <shellModifierFreqCoupure+0x1e>
	{
		printf("Error: expected one argument\r\n");
 800bc4e:	480e      	ldr	r0, [pc, #56]	@ (800bc88 <shellModifierFreqCoupure+0x4c>)
 800bc50:	f000 f9d0 	bl	800bff4 <puts>
		return -1;
 800bc54:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800bc58:	e012      	b.n	800bc80 <shellModifierFreqCoupure+0x44>
	}
	uint16_t cutoff_frequency = atoi(argv[1]);
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	3304      	adds	r3, #4
 800bc5e:	681b      	ldr	r3, [r3, #0]
 800bc60:	4618      	mov	r0, r3
 800bc62:	f000 f815 	bl	800bc90 <atoi>
 800bc66:	4603      	mov	r3, r0
 800bc68:	82fb      	strh	r3, [r7, #22]
	if ((cutoff_frequency>=0)&&(cutoff_frequency <= 20000)){
 800bc6a:	8afb      	ldrh	r3, [r7, #22]
 800bc6c:	f644 6220 	movw	r2, #20000	@ 0x4e20
 800bc70:	4293      	cmp	r3, r2
 800bc72:	d804      	bhi.n	800bc7e <shellModifierFreqCoupure+0x42>
		RC_filter_init(&h_RC_filter, cutoff_frequency);
 800bc74:	8afb      	ldrh	r3, [r7, #22]
 800bc76:	4619      	mov	r1, r3
 800bc78:	4804      	ldr	r0, [pc, #16]	@ (800bc8c <shellModifierFreqCoupure+0x50>)
 800bc7a:	f7f5 f8cd 	bl	8000e18 <RC_filter_init>
	}
	return 0;
 800bc7e:	2300      	movs	r3, #0
}
 800bc80:	4618      	mov	r0, r3
 800bc82:	3718      	adds	r7, #24
 800bc84:	46bd      	mov	sp, r7
 800bc86:	bd80      	pop	{r7, pc}
 800bc88:	0800d394 	.word	0x0800d394
 800bc8c:	2000471c 	.word	0x2000471c

0800bc90 <atoi>:
 800bc90:	220a      	movs	r2, #10
 800bc92:	2100      	movs	r1, #0
 800bc94:	f000 b87a 	b.w	800bd8c <strtol>

0800bc98 <_strtol_l.isra.0>:
 800bc98:	2b24      	cmp	r3, #36	@ 0x24
 800bc9a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bc9e:	4686      	mov	lr, r0
 800bca0:	4690      	mov	r8, r2
 800bca2:	d801      	bhi.n	800bca8 <_strtol_l.isra.0+0x10>
 800bca4:	2b01      	cmp	r3, #1
 800bca6:	d106      	bne.n	800bcb6 <_strtol_l.isra.0+0x1e>
 800bca8:	f000 fb66 	bl	800c378 <__errno>
 800bcac:	2316      	movs	r3, #22
 800bcae:	6003      	str	r3, [r0, #0]
 800bcb0:	2000      	movs	r0, #0
 800bcb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bcb6:	4834      	ldr	r0, [pc, #208]	@ (800bd88 <_strtol_l.isra.0+0xf0>)
 800bcb8:	460d      	mov	r5, r1
 800bcba:	462a      	mov	r2, r5
 800bcbc:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bcc0:	5d06      	ldrb	r6, [r0, r4]
 800bcc2:	f016 0608 	ands.w	r6, r6, #8
 800bcc6:	d1f8      	bne.n	800bcba <_strtol_l.isra.0+0x22>
 800bcc8:	2c2d      	cmp	r4, #45	@ 0x2d
 800bcca:	d110      	bne.n	800bcee <_strtol_l.isra.0+0x56>
 800bccc:	782c      	ldrb	r4, [r5, #0]
 800bcce:	2601      	movs	r6, #1
 800bcd0:	1c95      	adds	r5, r2, #2
 800bcd2:	f033 0210 	bics.w	r2, r3, #16
 800bcd6:	d115      	bne.n	800bd04 <_strtol_l.isra.0+0x6c>
 800bcd8:	2c30      	cmp	r4, #48	@ 0x30
 800bcda:	d10d      	bne.n	800bcf8 <_strtol_l.isra.0+0x60>
 800bcdc:	782a      	ldrb	r2, [r5, #0]
 800bcde:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800bce2:	2a58      	cmp	r2, #88	@ 0x58
 800bce4:	d108      	bne.n	800bcf8 <_strtol_l.isra.0+0x60>
 800bce6:	786c      	ldrb	r4, [r5, #1]
 800bce8:	3502      	adds	r5, #2
 800bcea:	2310      	movs	r3, #16
 800bcec:	e00a      	b.n	800bd04 <_strtol_l.isra.0+0x6c>
 800bcee:	2c2b      	cmp	r4, #43	@ 0x2b
 800bcf0:	bf04      	itt	eq
 800bcf2:	782c      	ldrbeq	r4, [r5, #0]
 800bcf4:	1c95      	addeq	r5, r2, #2
 800bcf6:	e7ec      	b.n	800bcd2 <_strtol_l.isra.0+0x3a>
 800bcf8:	2b00      	cmp	r3, #0
 800bcfa:	d1f6      	bne.n	800bcea <_strtol_l.isra.0+0x52>
 800bcfc:	2c30      	cmp	r4, #48	@ 0x30
 800bcfe:	bf14      	ite	ne
 800bd00:	230a      	movne	r3, #10
 800bd02:	2308      	moveq	r3, #8
 800bd04:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800bd08:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800bd0c:	2200      	movs	r2, #0
 800bd0e:	fbbc f9f3 	udiv	r9, ip, r3
 800bd12:	4610      	mov	r0, r2
 800bd14:	fb03 ca19 	mls	sl, r3, r9, ip
 800bd18:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800bd1c:	2f09      	cmp	r7, #9
 800bd1e:	d80f      	bhi.n	800bd40 <_strtol_l.isra.0+0xa8>
 800bd20:	463c      	mov	r4, r7
 800bd22:	42a3      	cmp	r3, r4
 800bd24:	dd1b      	ble.n	800bd5e <_strtol_l.isra.0+0xc6>
 800bd26:	1c57      	adds	r7, r2, #1
 800bd28:	d007      	beq.n	800bd3a <_strtol_l.isra.0+0xa2>
 800bd2a:	4581      	cmp	r9, r0
 800bd2c:	d314      	bcc.n	800bd58 <_strtol_l.isra.0+0xc0>
 800bd2e:	d101      	bne.n	800bd34 <_strtol_l.isra.0+0x9c>
 800bd30:	45a2      	cmp	sl, r4
 800bd32:	db11      	blt.n	800bd58 <_strtol_l.isra.0+0xc0>
 800bd34:	fb00 4003 	mla	r0, r0, r3, r4
 800bd38:	2201      	movs	r2, #1
 800bd3a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bd3e:	e7eb      	b.n	800bd18 <_strtol_l.isra.0+0x80>
 800bd40:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800bd44:	2f19      	cmp	r7, #25
 800bd46:	d801      	bhi.n	800bd4c <_strtol_l.isra.0+0xb4>
 800bd48:	3c37      	subs	r4, #55	@ 0x37
 800bd4a:	e7ea      	b.n	800bd22 <_strtol_l.isra.0+0x8a>
 800bd4c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800bd50:	2f19      	cmp	r7, #25
 800bd52:	d804      	bhi.n	800bd5e <_strtol_l.isra.0+0xc6>
 800bd54:	3c57      	subs	r4, #87	@ 0x57
 800bd56:	e7e4      	b.n	800bd22 <_strtol_l.isra.0+0x8a>
 800bd58:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800bd5c:	e7ed      	b.n	800bd3a <_strtol_l.isra.0+0xa2>
 800bd5e:	1c53      	adds	r3, r2, #1
 800bd60:	d108      	bne.n	800bd74 <_strtol_l.isra.0+0xdc>
 800bd62:	2322      	movs	r3, #34	@ 0x22
 800bd64:	f8ce 3000 	str.w	r3, [lr]
 800bd68:	4660      	mov	r0, ip
 800bd6a:	f1b8 0f00 	cmp.w	r8, #0
 800bd6e:	d0a0      	beq.n	800bcb2 <_strtol_l.isra.0+0x1a>
 800bd70:	1e69      	subs	r1, r5, #1
 800bd72:	e006      	b.n	800bd82 <_strtol_l.isra.0+0xea>
 800bd74:	b106      	cbz	r6, 800bd78 <_strtol_l.isra.0+0xe0>
 800bd76:	4240      	negs	r0, r0
 800bd78:	f1b8 0f00 	cmp.w	r8, #0
 800bd7c:	d099      	beq.n	800bcb2 <_strtol_l.isra.0+0x1a>
 800bd7e:	2a00      	cmp	r2, #0
 800bd80:	d1f6      	bne.n	800bd70 <_strtol_l.isra.0+0xd8>
 800bd82:	f8c8 1000 	str.w	r1, [r8]
 800bd86:	e794      	b.n	800bcb2 <_strtol_l.isra.0+0x1a>
 800bd88:	0800d3fd 	.word	0x0800d3fd

0800bd8c <strtol>:
 800bd8c:	4613      	mov	r3, r2
 800bd8e:	460a      	mov	r2, r1
 800bd90:	4601      	mov	r1, r0
 800bd92:	4802      	ldr	r0, [pc, #8]	@ (800bd9c <strtol+0x10>)
 800bd94:	6800      	ldr	r0, [r0, #0]
 800bd96:	f7ff bf7f 	b.w	800bc98 <_strtol_l.isra.0>
 800bd9a:	bf00      	nop
 800bd9c:	20000380 	.word	0x20000380

0800bda0 <std>:
 800bda0:	2300      	movs	r3, #0
 800bda2:	b510      	push	{r4, lr}
 800bda4:	4604      	mov	r4, r0
 800bda6:	e9c0 3300 	strd	r3, r3, [r0]
 800bdaa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bdae:	6083      	str	r3, [r0, #8]
 800bdb0:	8181      	strh	r1, [r0, #12]
 800bdb2:	6643      	str	r3, [r0, #100]	@ 0x64
 800bdb4:	81c2      	strh	r2, [r0, #14]
 800bdb6:	6183      	str	r3, [r0, #24]
 800bdb8:	4619      	mov	r1, r3
 800bdba:	2208      	movs	r2, #8
 800bdbc:	305c      	adds	r0, #92	@ 0x5c
 800bdbe:	f000 fa2f 	bl	800c220 <memset>
 800bdc2:	4b0d      	ldr	r3, [pc, #52]	@ (800bdf8 <std+0x58>)
 800bdc4:	6263      	str	r3, [r4, #36]	@ 0x24
 800bdc6:	4b0d      	ldr	r3, [pc, #52]	@ (800bdfc <std+0x5c>)
 800bdc8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800bdca:	4b0d      	ldr	r3, [pc, #52]	@ (800be00 <std+0x60>)
 800bdcc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800bdce:	4b0d      	ldr	r3, [pc, #52]	@ (800be04 <std+0x64>)
 800bdd0:	6323      	str	r3, [r4, #48]	@ 0x30
 800bdd2:	4b0d      	ldr	r3, [pc, #52]	@ (800be08 <std+0x68>)
 800bdd4:	6224      	str	r4, [r4, #32]
 800bdd6:	429c      	cmp	r4, r3
 800bdd8:	d006      	beq.n	800bde8 <std+0x48>
 800bdda:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800bdde:	4294      	cmp	r4, r2
 800bde0:	d002      	beq.n	800bde8 <std+0x48>
 800bde2:	33d0      	adds	r3, #208	@ 0xd0
 800bde4:	429c      	cmp	r4, r3
 800bde6:	d105      	bne.n	800bdf4 <std+0x54>
 800bde8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800bdec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bdf0:	f000 baec 	b.w	800c3cc <__retarget_lock_init_recursive>
 800bdf4:	bd10      	pop	{r4, pc}
 800bdf6:	bf00      	nop
 800bdf8:	0800c071 	.word	0x0800c071
 800bdfc:	0800c093 	.word	0x0800c093
 800be00:	0800c0cb 	.word	0x0800c0cb
 800be04:	0800c0ef 	.word	0x0800c0ef
 800be08:	20009e6c 	.word	0x20009e6c

0800be0c <stdio_exit_handler>:
 800be0c:	4a02      	ldr	r2, [pc, #8]	@ (800be18 <stdio_exit_handler+0xc>)
 800be0e:	4903      	ldr	r1, [pc, #12]	@ (800be1c <stdio_exit_handler+0x10>)
 800be10:	4803      	ldr	r0, [pc, #12]	@ (800be20 <stdio_exit_handler+0x14>)
 800be12:	f000 b869 	b.w	800bee8 <_fwalk_sglue>
 800be16:	bf00      	nop
 800be18:	20000374 	.word	0x20000374
 800be1c:	0800cf35 	.word	0x0800cf35
 800be20:	20000384 	.word	0x20000384

0800be24 <cleanup_stdio>:
 800be24:	6841      	ldr	r1, [r0, #4]
 800be26:	4b0c      	ldr	r3, [pc, #48]	@ (800be58 <cleanup_stdio+0x34>)
 800be28:	4299      	cmp	r1, r3
 800be2a:	b510      	push	{r4, lr}
 800be2c:	4604      	mov	r4, r0
 800be2e:	d001      	beq.n	800be34 <cleanup_stdio+0x10>
 800be30:	f001 f880 	bl	800cf34 <_fflush_r>
 800be34:	68a1      	ldr	r1, [r4, #8]
 800be36:	4b09      	ldr	r3, [pc, #36]	@ (800be5c <cleanup_stdio+0x38>)
 800be38:	4299      	cmp	r1, r3
 800be3a:	d002      	beq.n	800be42 <cleanup_stdio+0x1e>
 800be3c:	4620      	mov	r0, r4
 800be3e:	f001 f879 	bl	800cf34 <_fflush_r>
 800be42:	68e1      	ldr	r1, [r4, #12]
 800be44:	4b06      	ldr	r3, [pc, #24]	@ (800be60 <cleanup_stdio+0x3c>)
 800be46:	4299      	cmp	r1, r3
 800be48:	d004      	beq.n	800be54 <cleanup_stdio+0x30>
 800be4a:	4620      	mov	r0, r4
 800be4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800be50:	f001 b870 	b.w	800cf34 <_fflush_r>
 800be54:	bd10      	pop	{r4, pc}
 800be56:	bf00      	nop
 800be58:	20009e6c 	.word	0x20009e6c
 800be5c:	20009ed4 	.word	0x20009ed4
 800be60:	20009f3c 	.word	0x20009f3c

0800be64 <global_stdio_init.part.0>:
 800be64:	b510      	push	{r4, lr}
 800be66:	4b0b      	ldr	r3, [pc, #44]	@ (800be94 <global_stdio_init.part.0+0x30>)
 800be68:	4c0b      	ldr	r4, [pc, #44]	@ (800be98 <global_stdio_init.part.0+0x34>)
 800be6a:	4a0c      	ldr	r2, [pc, #48]	@ (800be9c <global_stdio_init.part.0+0x38>)
 800be6c:	601a      	str	r2, [r3, #0]
 800be6e:	4620      	mov	r0, r4
 800be70:	2200      	movs	r2, #0
 800be72:	2104      	movs	r1, #4
 800be74:	f7ff ff94 	bl	800bda0 <std>
 800be78:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800be7c:	2201      	movs	r2, #1
 800be7e:	2109      	movs	r1, #9
 800be80:	f7ff ff8e 	bl	800bda0 <std>
 800be84:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800be88:	2202      	movs	r2, #2
 800be8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800be8e:	2112      	movs	r1, #18
 800be90:	f7ff bf86 	b.w	800bda0 <std>
 800be94:	20009fa4 	.word	0x20009fa4
 800be98:	20009e6c 	.word	0x20009e6c
 800be9c:	0800be0d 	.word	0x0800be0d

0800bea0 <__sfp_lock_acquire>:
 800bea0:	4801      	ldr	r0, [pc, #4]	@ (800bea8 <__sfp_lock_acquire+0x8>)
 800bea2:	f000 ba94 	b.w	800c3ce <__retarget_lock_acquire_recursive>
 800bea6:	bf00      	nop
 800bea8:	20009fad 	.word	0x20009fad

0800beac <__sfp_lock_release>:
 800beac:	4801      	ldr	r0, [pc, #4]	@ (800beb4 <__sfp_lock_release+0x8>)
 800beae:	f000 ba8f 	b.w	800c3d0 <__retarget_lock_release_recursive>
 800beb2:	bf00      	nop
 800beb4:	20009fad 	.word	0x20009fad

0800beb8 <__sinit>:
 800beb8:	b510      	push	{r4, lr}
 800beba:	4604      	mov	r4, r0
 800bebc:	f7ff fff0 	bl	800bea0 <__sfp_lock_acquire>
 800bec0:	6a23      	ldr	r3, [r4, #32]
 800bec2:	b11b      	cbz	r3, 800becc <__sinit+0x14>
 800bec4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bec8:	f7ff bff0 	b.w	800beac <__sfp_lock_release>
 800becc:	4b04      	ldr	r3, [pc, #16]	@ (800bee0 <__sinit+0x28>)
 800bece:	6223      	str	r3, [r4, #32]
 800bed0:	4b04      	ldr	r3, [pc, #16]	@ (800bee4 <__sinit+0x2c>)
 800bed2:	681b      	ldr	r3, [r3, #0]
 800bed4:	2b00      	cmp	r3, #0
 800bed6:	d1f5      	bne.n	800bec4 <__sinit+0xc>
 800bed8:	f7ff ffc4 	bl	800be64 <global_stdio_init.part.0>
 800bedc:	e7f2      	b.n	800bec4 <__sinit+0xc>
 800bede:	bf00      	nop
 800bee0:	0800be25 	.word	0x0800be25
 800bee4:	20009fa4 	.word	0x20009fa4

0800bee8 <_fwalk_sglue>:
 800bee8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800beec:	4607      	mov	r7, r0
 800beee:	4688      	mov	r8, r1
 800bef0:	4614      	mov	r4, r2
 800bef2:	2600      	movs	r6, #0
 800bef4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bef8:	f1b9 0901 	subs.w	r9, r9, #1
 800befc:	d505      	bpl.n	800bf0a <_fwalk_sglue+0x22>
 800befe:	6824      	ldr	r4, [r4, #0]
 800bf00:	2c00      	cmp	r4, #0
 800bf02:	d1f7      	bne.n	800bef4 <_fwalk_sglue+0xc>
 800bf04:	4630      	mov	r0, r6
 800bf06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bf0a:	89ab      	ldrh	r3, [r5, #12]
 800bf0c:	2b01      	cmp	r3, #1
 800bf0e:	d907      	bls.n	800bf20 <_fwalk_sglue+0x38>
 800bf10:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bf14:	3301      	adds	r3, #1
 800bf16:	d003      	beq.n	800bf20 <_fwalk_sglue+0x38>
 800bf18:	4629      	mov	r1, r5
 800bf1a:	4638      	mov	r0, r7
 800bf1c:	47c0      	blx	r8
 800bf1e:	4306      	orrs	r6, r0
 800bf20:	3568      	adds	r5, #104	@ 0x68
 800bf22:	e7e9      	b.n	800bef8 <_fwalk_sglue+0x10>

0800bf24 <iprintf>:
 800bf24:	b40f      	push	{r0, r1, r2, r3}
 800bf26:	b507      	push	{r0, r1, r2, lr}
 800bf28:	4906      	ldr	r1, [pc, #24]	@ (800bf44 <iprintf+0x20>)
 800bf2a:	ab04      	add	r3, sp, #16
 800bf2c:	6808      	ldr	r0, [r1, #0]
 800bf2e:	f853 2b04 	ldr.w	r2, [r3], #4
 800bf32:	6881      	ldr	r1, [r0, #8]
 800bf34:	9301      	str	r3, [sp, #4]
 800bf36:	f000 fcd5 	bl	800c8e4 <_vfiprintf_r>
 800bf3a:	b003      	add	sp, #12
 800bf3c:	f85d eb04 	ldr.w	lr, [sp], #4
 800bf40:	b004      	add	sp, #16
 800bf42:	4770      	bx	lr
 800bf44:	20000380 	.word	0x20000380

0800bf48 <_puts_r>:
 800bf48:	6a03      	ldr	r3, [r0, #32]
 800bf4a:	b570      	push	{r4, r5, r6, lr}
 800bf4c:	6884      	ldr	r4, [r0, #8]
 800bf4e:	4605      	mov	r5, r0
 800bf50:	460e      	mov	r6, r1
 800bf52:	b90b      	cbnz	r3, 800bf58 <_puts_r+0x10>
 800bf54:	f7ff ffb0 	bl	800beb8 <__sinit>
 800bf58:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bf5a:	07db      	lsls	r3, r3, #31
 800bf5c:	d405      	bmi.n	800bf6a <_puts_r+0x22>
 800bf5e:	89a3      	ldrh	r3, [r4, #12]
 800bf60:	0598      	lsls	r0, r3, #22
 800bf62:	d402      	bmi.n	800bf6a <_puts_r+0x22>
 800bf64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bf66:	f000 fa32 	bl	800c3ce <__retarget_lock_acquire_recursive>
 800bf6a:	89a3      	ldrh	r3, [r4, #12]
 800bf6c:	0719      	lsls	r1, r3, #28
 800bf6e:	d502      	bpl.n	800bf76 <_puts_r+0x2e>
 800bf70:	6923      	ldr	r3, [r4, #16]
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	d135      	bne.n	800bfe2 <_puts_r+0x9a>
 800bf76:	4621      	mov	r1, r4
 800bf78:	4628      	mov	r0, r5
 800bf7a:	f000 f8fb 	bl	800c174 <__swsetup_r>
 800bf7e:	b380      	cbz	r0, 800bfe2 <_puts_r+0x9a>
 800bf80:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800bf84:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bf86:	07da      	lsls	r2, r3, #31
 800bf88:	d405      	bmi.n	800bf96 <_puts_r+0x4e>
 800bf8a:	89a3      	ldrh	r3, [r4, #12]
 800bf8c:	059b      	lsls	r3, r3, #22
 800bf8e:	d402      	bmi.n	800bf96 <_puts_r+0x4e>
 800bf90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bf92:	f000 fa1d 	bl	800c3d0 <__retarget_lock_release_recursive>
 800bf96:	4628      	mov	r0, r5
 800bf98:	bd70      	pop	{r4, r5, r6, pc}
 800bf9a:	2b00      	cmp	r3, #0
 800bf9c:	da04      	bge.n	800bfa8 <_puts_r+0x60>
 800bf9e:	69a2      	ldr	r2, [r4, #24]
 800bfa0:	429a      	cmp	r2, r3
 800bfa2:	dc17      	bgt.n	800bfd4 <_puts_r+0x8c>
 800bfa4:	290a      	cmp	r1, #10
 800bfa6:	d015      	beq.n	800bfd4 <_puts_r+0x8c>
 800bfa8:	6823      	ldr	r3, [r4, #0]
 800bfaa:	1c5a      	adds	r2, r3, #1
 800bfac:	6022      	str	r2, [r4, #0]
 800bfae:	7019      	strb	r1, [r3, #0]
 800bfb0:	68a3      	ldr	r3, [r4, #8]
 800bfb2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800bfb6:	3b01      	subs	r3, #1
 800bfb8:	60a3      	str	r3, [r4, #8]
 800bfba:	2900      	cmp	r1, #0
 800bfbc:	d1ed      	bne.n	800bf9a <_puts_r+0x52>
 800bfbe:	2b00      	cmp	r3, #0
 800bfc0:	da11      	bge.n	800bfe6 <_puts_r+0x9e>
 800bfc2:	4622      	mov	r2, r4
 800bfc4:	210a      	movs	r1, #10
 800bfc6:	4628      	mov	r0, r5
 800bfc8:	f000 f895 	bl	800c0f6 <__swbuf_r>
 800bfcc:	3001      	adds	r0, #1
 800bfce:	d0d7      	beq.n	800bf80 <_puts_r+0x38>
 800bfd0:	250a      	movs	r5, #10
 800bfd2:	e7d7      	b.n	800bf84 <_puts_r+0x3c>
 800bfd4:	4622      	mov	r2, r4
 800bfd6:	4628      	mov	r0, r5
 800bfd8:	f000 f88d 	bl	800c0f6 <__swbuf_r>
 800bfdc:	3001      	adds	r0, #1
 800bfde:	d1e7      	bne.n	800bfb0 <_puts_r+0x68>
 800bfe0:	e7ce      	b.n	800bf80 <_puts_r+0x38>
 800bfe2:	3e01      	subs	r6, #1
 800bfe4:	e7e4      	b.n	800bfb0 <_puts_r+0x68>
 800bfe6:	6823      	ldr	r3, [r4, #0]
 800bfe8:	1c5a      	adds	r2, r3, #1
 800bfea:	6022      	str	r2, [r4, #0]
 800bfec:	220a      	movs	r2, #10
 800bfee:	701a      	strb	r2, [r3, #0]
 800bff0:	e7ee      	b.n	800bfd0 <_puts_r+0x88>
	...

0800bff4 <puts>:
 800bff4:	4b02      	ldr	r3, [pc, #8]	@ (800c000 <puts+0xc>)
 800bff6:	4601      	mov	r1, r0
 800bff8:	6818      	ldr	r0, [r3, #0]
 800bffa:	f7ff bfa5 	b.w	800bf48 <_puts_r>
 800bffe:	bf00      	nop
 800c000:	20000380 	.word	0x20000380

0800c004 <sniprintf>:
 800c004:	b40c      	push	{r2, r3}
 800c006:	b530      	push	{r4, r5, lr}
 800c008:	4b18      	ldr	r3, [pc, #96]	@ (800c06c <sniprintf+0x68>)
 800c00a:	1e0c      	subs	r4, r1, #0
 800c00c:	681d      	ldr	r5, [r3, #0]
 800c00e:	b09d      	sub	sp, #116	@ 0x74
 800c010:	da08      	bge.n	800c024 <sniprintf+0x20>
 800c012:	238b      	movs	r3, #139	@ 0x8b
 800c014:	602b      	str	r3, [r5, #0]
 800c016:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c01a:	b01d      	add	sp, #116	@ 0x74
 800c01c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c020:	b002      	add	sp, #8
 800c022:	4770      	bx	lr
 800c024:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800c028:	f8ad 3014 	strh.w	r3, [sp, #20]
 800c02c:	f04f 0300 	mov.w	r3, #0
 800c030:	931b      	str	r3, [sp, #108]	@ 0x6c
 800c032:	bf14      	ite	ne
 800c034:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800c038:	4623      	moveq	r3, r4
 800c03a:	9304      	str	r3, [sp, #16]
 800c03c:	9307      	str	r3, [sp, #28]
 800c03e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c042:	9002      	str	r0, [sp, #8]
 800c044:	9006      	str	r0, [sp, #24]
 800c046:	f8ad 3016 	strh.w	r3, [sp, #22]
 800c04a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800c04c:	ab21      	add	r3, sp, #132	@ 0x84
 800c04e:	a902      	add	r1, sp, #8
 800c050:	4628      	mov	r0, r5
 800c052:	9301      	str	r3, [sp, #4]
 800c054:	f000 fb20 	bl	800c698 <_svfiprintf_r>
 800c058:	1c43      	adds	r3, r0, #1
 800c05a:	bfbc      	itt	lt
 800c05c:	238b      	movlt	r3, #139	@ 0x8b
 800c05e:	602b      	strlt	r3, [r5, #0]
 800c060:	2c00      	cmp	r4, #0
 800c062:	d0da      	beq.n	800c01a <sniprintf+0x16>
 800c064:	9b02      	ldr	r3, [sp, #8]
 800c066:	2200      	movs	r2, #0
 800c068:	701a      	strb	r2, [r3, #0]
 800c06a:	e7d6      	b.n	800c01a <sniprintf+0x16>
 800c06c:	20000380 	.word	0x20000380

0800c070 <__sread>:
 800c070:	b510      	push	{r4, lr}
 800c072:	460c      	mov	r4, r1
 800c074:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c078:	f000 f95a 	bl	800c330 <_read_r>
 800c07c:	2800      	cmp	r0, #0
 800c07e:	bfab      	itete	ge
 800c080:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c082:	89a3      	ldrhlt	r3, [r4, #12]
 800c084:	181b      	addge	r3, r3, r0
 800c086:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c08a:	bfac      	ite	ge
 800c08c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c08e:	81a3      	strhlt	r3, [r4, #12]
 800c090:	bd10      	pop	{r4, pc}

0800c092 <__swrite>:
 800c092:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c096:	461f      	mov	r7, r3
 800c098:	898b      	ldrh	r3, [r1, #12]
 800c09a:	05db      	lsls	r3, r3, #23
 800c09c:	4605      	mov	r5, r0
 800c09e:	460c      	mov	r4, r1
 800c0a0:	4616      	mov	r6, r2
 800c0a2:	d505      	bpl.n	800c0b0 <__swrite+0x1e>
 800c0a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c0a8:	2302      	movs	r3, #2
 800c0aa:	2200      	movs	r2, #0
 800c0ac:	f000 f92e 	bl	800c30c <_lseek_r>
 800c0b0:	89a3      	ldrh	r3, [r4, #12]
 800c0b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c0b6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c0ba:	81a3      	strh	r3, [r4, #12]
 800c0bc:	4632      	mov	r2, r6
 800c0be:	463b      	mov	r3, r7
 800c0c0:	4628      	mov	r0, r5
 800c0c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c0c6:	f000 b945 	b.w	800c354 <_write_r>

0800c0ca <__sseek>:
 800c0ca:	b510      	push	{r4, lr}
 800c0cc:	460c      	mov	r4, r1
 800c0ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c0d2:	f000 f91b 	bl	800c30c <_lseek_r>
 800c0d6:	1c43      	adds	r3, r0, #1
 800c0d8:	89a3      	ldrh	r3, [r4, #12]
 800c0da:	bf15      	itete	ne
 800c0dc:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c0de:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c0e2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c0e6:	81a3      	strheq	r3, [r4, #12]
 800c0e8:	bf18      	it	ne
 800c0ea:	81a3      	strhne	r3, [r4, #12]
 800c0ec:	bd10      	pop	{r4, pc}

0800c0ee <__sclose>:
 800c0ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c0f2:	f000 b89d 	b.w	800c230 <_close_r>

0800c0f6 <__swbuf_r>:
 800c0f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0f8:	460e      	mov	r6, r1
 800c0fa:	4614      	mov	r4, r2
 800c0fc:	4605      	mov	r5, r0
 800c0fe:	b118      	cbz	r0, 800c108 <__swbuf_r+0x12>
 800c100:	6a03      	ldr	r3, [r0, #32]
 800c102:	b90b      	cbnz	r3, 800c108 <__swbuf_r+0x12>
 800c104:	f7ff fed8 	bl	800beb8 <__sinit>
 800c108:	69a3      	ldr	r3, [r4, #24]
 800c10a:	60a3      	str	r3, [r4, #8]
 800c10c:	89a3      	ldrh	r3, [r4, #12]
 800c10e:	071a      	lsls	r2, r3, #28
 800c110:	d501      	bpl.n	800c116 <__swbuf_r+0x20>
 800c112:	6923      	ldr	r3, [r4, #16]
 800c114:	b943      	cbnz	r3, 800c128 <__swbuf_r+0x32>
 800c116:	4621      	mov	r1, r4
 800c118:	4628      	mov	r0, r5
 800c11a:	f000 f82b 	bl	800c174 <__swsetup_r>
 800c11e:	b118      	cbz	r0, 800c128 <__swbuf_r+0x32>
 800c120:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800c124:	4638      	mov	r0, r7
 800c126:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c128:	6823      	ldr	r3, [r4, #0]
 800c12a:	6922      	ldr	r2, [r4, #16]
 800c12c:	1a98      	subs	r0, r3, r2
 800c12e:	6963      	ldr	r3, [r4, #20]
 800c130:	b2f6      	uxtb	r6, r6
 800c132:	4283      	cmp	r3, r0
 800c134:	4637      	mov	r7, r6
 800c136:	dc05      	bgt.n	800c144 <__swbuf_r+0x4e>
 800c138:	4621      	mov	r1, r4
 800c13a:	4628      	mov	r0, r5
 800c13c:	f000 fefa 	bl	800cf34 <_fflush_r>
 800c140:	2800      	cmp	r0, #0
 800c142:	d1ed      	bne.n	800c120 <__swbuf_r+0x2a>
 800c144:	68a3      	ldr	r3, [r4, #8]
 800c146:	3b01      	subs	r3, #1
 800c148:	60a3      	str	r3, [r4, #8]
 800c14a:	6823      	ldr	r3, [r4, #0]
 800c14c:	1c5a      	adds	r2, r3, #1
 800c14e:	6022      	str	r2, [r4, #0]
 800c150:	701e      	strb	r6, [r3, #0]
 800c152:	6962      	ldr	r2, [r4, #20]
 800c154:	1c43      	adds	r3, r0, #1
 800c156:	429a      	cmp	r2, r3
 800c158:	d004      	beq.n	800c164 <__swbuf_r+0x6e>
 800c15a:	89a3      	ldrh	r3, [r4, #12]
 800c15c:	07db      	lsls	r3, r3, #31
 800c15e:	d5e1      	bpl.n	800c124 <__swbuf_r+0x2e>
 800c160:	2e0a      	cmp	r6, #10
 800c162:	d1df      	bne.n	800c124 <__swbuf_r+0x2e>
 800c164:	4621      	mov	r1, r4
 800c166:	4628      	mov	r0, r5
 800c168:	f000 fee4 	bl	800cf34 <_fflush_r>
 800c16c:	2800      	cmp	r0, #0
 800c16e:	d0d9      	beq.n	800c124 <__swbuf_r+0x2e>
 800c170:	e7d6      	b.n	800c120 <__swbuf_r+0x2a>
	...

0800c174 <__swsetup_r>:
 800c174:	b538      	push	{r3, r4, r5, lr}
 800c176:	4b29      	ldr	r3, [pc, #164]	@ (800c21c <__swsetup_r+0xa8>)
 800c178:	4605      	mov	r5, r0
 800c17a:	6818      	ldr	r0, [r3, #0]
 800c17c:	460c      	mov	r4, r1
 800c17e:	b118      	cbz	r0, 800c188 <__swsetup_r+0x14>
 800c180:	6a03      	ldr	r3, [r0, #32]
 800c182:	b90b      	cbnz	r3, 800c188 <__swsetup_r+0x14>
 800c184:	f7ff fe98 	bl	800beb8 <__sinit>
 800c188:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c18c:	0719      	lsls	r1, r3, #28
 800c18e:	d422      	bmi.n	800c1d6 <__swsetup_r+0x62>
 800c190:	06da      	lsls	r2, r3, #27
 800c192:	d407      	bmi.n	800c1a4 <__swsetup_r+0x30>
 800c194:	2209      	movs	r2, #9
 800c196:	602a      	str	r2, [r5, #0]
 800c198:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c19c:	81a3      	strh	r3, [r4, #12]
 800c19e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c1a2:	e033      	b.n	800c20c <__swsetup_r+0x98>
 800c1a4:	0758      	lsls	r0, r3, #29
 800c1a6:	d512      	bpl.n	800c1ce <__swsetup_r+0x5a>
 800c1a8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c1aa:	b141      	cbz	r1, 800c1be <__swsetup_r+0x4a>
 800c1ac:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c1b0:	4299      	cmp	r1, r3
 800c1b2:	d002      	beq.n	800c1ba <__swsetup_r+0x46>
 800c1b4:	4628      	mov	r0, r5
 800c1b6:	f000 f91b 	bl	800c3f0 <_free_r>
 800c1ba:	2300      	movs	r3, #0
 800c1bc:	6363      	str	r3, [r4, #52]	@ 0x34
 800c1be:	89a3      	ldrh	r3, [r4, #12]
 800c1c0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c1c4:	81a3      	strh	r3, [r4, #12]
 800c1c6:	2300      	movs	r3, #0
 800c1c8:	6063      	str	r3, [r4, #4]
 800c1ca:	6923      	ldr	r3, [r4, #16]
 800c1cc:	6023      	str	r3, [r4, #0]
 800c1ce:	89a3      	ldrh	r3, [r4, #12]
 800c1d0:	f043 0308 	orr.w	r3, r3, #8
 800c1d4:	81a3      	strh	r3, [r4, #12]
 800c1d6:	6923      	ldr	r3, [r4, #16]
 800c1d8:	b94b      	cbnz	r3, 800c1ee <__swsetup_r+0x7a>
 800c1da:	89a3      	ldrh	r3, [r4, #12]
 800c1dc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c1e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c1e4:	d003      	beq.n	800c1ee <__swsetup_r+0x7a>
 800c1e6:	4621      	mov	r1, r4
 800c1e8:	4628      	mov	r0, r5
 800c1ea:	f000 fef1 	bl	800cfd0 <__smakebuf_r>
 800c1ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c1f2:	f013 0201 	ands.w	r2, r3, #1
 800c1f6:	d00a      	beq.n	800c20e <__swsetup_r+0x9a>
 800c1f8:	2200      	movs	r2, #0
 800c1fa:	60a2      	str	r2, [r4, #8]
 800c1fc:	6962      	ldr	r2, [r4, #20]
 800c1fe:	4252      	negs	r2, r2
 800c200:	61a2      	str	r2, [r4, #24]
 800c202:	6922      	ldr	r2, [r4, #16]
 800c204:	b942      	cbnz	r2, 800c218 <__swsetup_r+0xa4>
 800c206:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c20a:	d1c5      	bne.n	800c198 <__swsetup_r+0x24>
 800c20c:	bd38      	pop	{r3, r4, r5, pc}
 800c20e:	0799      	lsls	r1, r3, #30
 800c210:	bf58      	it	pl
 800c212:	6962      	ldrpl	r2, [r4, #20]
 800c214:	60a2      	str	r2, [r4, #8]
 800c216:	e7f4      	b.n	800c202 <__swsetup_r+0x8e>
 800c218:	2000      	movs	r0, #0
 800c21a:	e7f7      	b.n	800c20c <__swsetup_r+0x98>
 800c21c:	20000380 	.word	0x20000380

0800c220 <memset>:
 800c220:	4402      	add	r2, r0
 800c222:	4603      	mov	r3, r0
 800c224:	4293      	cmp	r3, r2
 800c226:	d100      	bne.n	800c22a <memset+0xa>
 800c228:	4770      	bx	lr
 800c22a:	f803 1b01 	strb.w	r1, [r3], #1
 800c22e:	e7f9      	b.n	800c224 <memset+0x4>

0800c230 <_close_r>:
 800c230:	b538      	push	{r3, r4, r5, lr}
 800c232:	4d06      	ldr	r5, [pc, #24]	@ (800c24c <_close_r+0x1c>)
 800c234:	2300      	movs	r3, #0
 800c236:	4604      	mov	r4, r0
 800c238:	4608      	mov	r0, r1
 800c23a:	602b      	str	r3, [r5, #0]
 800c23c:	f7f5 ff3f 	bl	80020be <_close>
 800c240:	1c43      	adds	r3, r0, #1
 800c242:	d102      	bne.n	800c24a <_close_r+0x1a>
 800c244:	682b      	ldr	r3, [r5, #0]
 800c246:	b103      	cbz	r3, 800c24a <_close_r+0x1a>
 800c248:	6023      	str	r3, [r4, #0]
 800c24a:	bd38      	pop	{r3, r4, r5, pc}
 800c24c:	20009fa8 	.word	0x20009fa8

0800c250 <_reclaim_reent>:
 800c250:	4b2d      	ldr	r3, [pc, #180]	@ (800c308 <_reclaim_reent+0xb8>)
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	4283      	cmp	r3, r0
 800c256:	b570      	push	{r4, r5, r6, lr}
 800c258:	4604      	mov	r4, r0
 800c25a:	d053      	beq.n	800c304 <_reclaim_reent+0xb4>
 800c25c:	69c3      	ldr	r3, [r0, #28]
 800c25e:	b31b      	cbz	r3, 800c2a8 <_reclaim_reent+0x58>
 800c260:	68db      	ldr	r3, [r3, #12]
 800c262:	b163      	cbz	r3, 800c27e <_reclaim_reent+0x2e>
 800c264:	2500      	movs	r5, #0
 800c266:	69e3      	ldr	r3, [r4, #28]
 800c268:	68db      	ldr	r3, [r3, #12]
 800c26a:	5959      	ldr	r1, [r3, r5]
 800c26c:	b9b1      	cbnz	r1, 800c29c <_reclaim_reent+0x4c>
 800c26e:	3504      	adds	r5, #4
 800c270:	2d80      	cmp	r5, #128	@ 0x80
 800c272:	d1f8      	bne.n	800c266 <_reclaim_reent+0x16>
 800c274:	69e3      	ldr	r3, [r4, #28]
 800c276:	4620      	mov	r0, r4
 800c278:	68d9      	ldr	r1, [r3, #12]
 800c27a:	f000 f8b9 	bl	800c3f0 <_free_r>
 800c27e:	69e3      	ldr	r3, [r4, #28]
 800c280:	6819      	ldr	r1, [r3, #0]
 800c282:	b111      	cbz	r1, 800c28a <_reclaim_reent+0x3a>
 800c284:	4620      	mov	r0, r4
 800c286:	f000 f8b3 	bl	800c3f0 <_free_r>
 800c28a:	69e3      	ldr	r3, [r4, #28]
 800c28c:	689d      	ldr	r5, [r3, #8]
 800c28e:	b15d      	cbz	r5, 800c2a8 <_reclaim_reent+0x58>
 800c290:	4629      	mov	r1, r5
 800c292:	4620      	mov	r0, r4
 800c294:	682d      	ldr	r5, [r5, #0]
 800c296:	f000 f8ab 	bl	800c3f0 <_free_r>
 800c29a:	e7f8      	b.n	800c28e <_reclaim_reent+0x3e>
 800c29c:	680e      	ldr	r6, [r1, #0]
 800c29e:	4620      	mov	r0, r4
 800c2a0:	f000 f8a6 	bl	800c3f0 <_free_r>
 800c2a4:	4631      	mov	r1, r6
 800c2a6:	e7e1      	b.n	800c26c <_reclaim_reent+0x1c>
 800c2a8:	6961      	ldr	r1, [r4, #20]
 800c2aa:	b111      	cbz	r1, 800c2b2 <_reclaim_reent+0x62>
 800c2ac:	4620      	mov	r0, r4
 800c2ae:	f000 f89f 	bl	800c3f0 <_free_r>
 800c2b2:	69e1      	ldr	r1, [r4, #28]
 800c2b4:	b111      	cbz	r1, 800c2bc <_reclaim_reent+0x6c>
 800c2b6:	4620      	mov	r0, r4
 800c2b8:	f000 f89a 	bl	800c3f0 <_free_r>
 800c2bc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800c2be:	b111      	cbz	r1, 800c2c6 <_reclaim_reent+0x76>
 800c2c0:	4620      	mov	r0, r4
 800c2c2:	f000 f895 	bl	800c3f0 <_free_r>
 800c2c6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c2c8:	b111      	cbz	r1, 800c2d0 <_reclaim_reent+0x80>
 800c2ca:	4620      	mov	r0, r4
 800c2cc:	f000 f890 	bl	800c3f0 <_free_r>
 800c2d0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800c2d2:	b111      	cbz	r1, 800c2da <_reclaim_reent+0x8a>
 800c2d4:	4620      	mov	r0, r4
 800c2d6:	f000 f88b 	bl	800c3f0 <_free_r>
 800c2da:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800c2dc:	b111      	cbz	r1, 800c2e4 <_reclaim_reent+0x94>
 800c2de:	4620      	mov	r0, r4
 800c2e0:	f000 f886 	bl	800c3f0 <_free_r>
 800c2e4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800c2e6:	b111      	cbz	r1, 800c2ee <_reclaim_reent+0x9e>
 800c2e8:	4620      	mov	r0, r4
 800c2ea:	f000 f881 	bl	800c3f0 <_free_r>
 800c2ee:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800c2f0:	b111      	cbz	r1, 800c2f8 <_reclaim_reent+0xa8>
 800c2f2:	4620      	mov	r0, r4
 800c2f4:	f000 f87c 	bl	800c3f0 <_free_r>
 800c2f8:	6a23      	ldr	r3, [r4, #32]
 800c2fa:	b11b      	cbz	r3, 800c304 <_reclaim_reent+0xb4>
 800c2fc:	4620      	mov	r0, r4
 800c2fe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c302:	4718      	bx	r3
 800c304:	bd70      	pop	{r4, r5, r6, pc}
 800c306:	bf00      	nop
 800c308:	20000380 	.word	0x20000380

0800c30c <_lseek_r>:
 800c30c:	b538      	push	{r3, r4, r5, lr}
 800c30e:	4d07      	ldr	r5, [pc, #28]	@ (800c32c <_lseek_r+0x20>)
 800c310:	4604      	mov	r4, r0
 800c312:	4608      	mov	r0, r1
 800c314:	4611      	mov	r1, r2
 800c316:	2200      	movs	r2, #0
 800c318:	602a      	str	r2, [r5, #0]
 800c31a:	461a      	mov	r2, r3
 800c31c:	f7f5 fef6 	bl	800210c <_lseek>
 800c320:	1c43      	adds	r3, r0, #1
 800c322:	d102      	bne.n	800c32a <_lseek_r+0x1e>
 800c324:	682b      	ldr	r3, [r5, #0]
 800c326:	b103      	cbz	r3, 800c32a <_lseek_r+0x1e>
 800c328:	6023      	str	r3, [r4, #0]
 800c32a:	bd38      	pop	{r3, r4, r5, pc}
 800c32c:	20009fa8 	.word	0x20009fa8

0800c330 <_read_r>:
 800c330:	b538      	push	{r3, r4, r5, lr}
 800c332:	4d07      	ldr	r5, [pc, #28]	@ (800c350 <_read_r+0x20>)
 800c334:	4604      	mov	r4, r0
 800c336:	4608      	mov	r0, r1
 800c338:	4611      	mov	r1, r2
 800c33a:	2200      	movs	r2, #0
 800c33c:	602a      	str	r2, [r5, #0]
 800c33e:	461a      	mov	r2, r3
 800c340:	f7f5 fe84 	bl	800204c <_read>
 800c344:	1c43      	adds	r3, r0, #1
 800c346:	d102      	bne.n	800c34e <_read_r+0x1e>
 800c348:	682b      	ldr	r3, [r5, #0]
 800c34a:	b103      	cbz	r3, 800c34e <_read_r+0x1e>
 800c34c:	6023      	str	r3, [r4, #0]
 800c34e:	bd38      	pop	{r3, r4, r5, pc}
 800c350:	20009fa8 	.word	0x20009fa8

0800c354 <_write_r>:
 800c354:	b538      	push	{r3, r4, r5, lr}
 800c356:	4d07      	ldr	r5, [pc, #28]	@ (800c374 <_write_r+0x20>)
 800c358:	4604      	mov	r4, r0
 800c35a:	4608      	mov	r0, r1
 800c35c:	4611      	mov	r1, r2
 800c35e:	2200      	movs	r2, #0
 800c360:	602a      	str	r2, [r5, #0]
 800c362:	461a      	mov	r2, r3
 800c364:	f7f5 fe8f 	bl	8002086 <_write>
 800c368:	1c43      	adds	r3, r0, #1
 800c36a:	d102      	bne.n	800c372 <_write_r+0x1e>
 800c36c:	682b      	ldr	r3, [r5, #0]
 800c36e:	b103      	cbz	r3, 800c372 <_write_r+0x1e>
 800c370:	6023      	str	r3, [r4, #0]
 800c372:	bd38      	pop	{r3, r4, r5, pc}
 800c374:	20009fa8 	.word	0x20009fa8

0800c378 <__errno>:
 800c378:	4b01      	ldr	r3, [pc, #4]	@ (800c380 <__errno+0x8>)
 800c37a:	6818      	ldr	r0, [r3, #0]
 800c37c:	4770      	bx	lr
 800c37e:	bf00      	nop
 800c380:	20000380 	.word	0x20000380

0800c384 <__libc_init_array>:
 800c384:	b570      	push	{r4, r5, r6, lr}
 800c386:	4d0d      	ldr	r5, [pc, #52]	@ (800c3bc <__libc_init_array+0x38>)
 800c388:	4c0d      	ldr	r4, [pc, #52]	@ (800c3c0 <__libc_init_array+0x3c>)
 800c38a:	1b64      	subs	r4, r4, r5
 800c38c:	10a4      	asrs	r4, r4, #2
 800c38e:	2600      	movs	r6, #0
 800c390:	42a6      	cmp	r6, r4
 800c392:	d109      	bne.n	800c3a8 <__libc_init_array+0x24>
 800c394:	4d0b      	ldr	r5, [pc, #44]	@ (800c3c4 <__libc_init_array+0x40>)
 800c396:	4c0c      	ldr	r4, [pc, #48]	@ (800c3c8 <__libc_init_array+0x44>)
 800c398:	f000 fed8 	bl	800d14c <_init>
 800c39c:	1b64      	subs	r4, r4, r5
 800c39e:	10a4      	asrs	r4, r4, #2
 800c3a0:	2600      	movs	r6, #0
 800c3a2:	42a6      	cmp	r6, r4
 800c3a4:	d105      	bne.n	800c3b2 <__libc_init_array+0x2e>
 800c3a6:	bd70      	pop	{r4, r5, r6, pc}
 800c3a8:	f855 3b04 	ldr.w	r3, [r5], #4
 800c3ac:	4798      	blx	r3
 800c3ae:	3601      	adds	r6, #1
 800c3b0:	e7ee      	b.n	800c390 <__libc_init_array+0xc>
 800c3b2:	f855 3b04 	ldr.w	r3, [r5], #4
 800c3b6:	4798      	blx	r3
 800c3b8:	3601      	adds	r6, #1
 800c3ba:	e7f2      	b.n	800c3a2 <__libc_init_array+0x1e>
 800c3bc:	0800d538 	.word	0x0800d538
 800c3c0:	0800d538 	.word	0x0800d538
 800c3c4:	0800d538 	.word	0x0800d538
 800c3c8:	0800d53c 	.word	0x0800d53c

0800c3cc <__retarget_lock_init_recursive>:
 800c3cc:	4770      	bx	lr

0800c3ce <__retarget_lock_acquire_recursive>:
 800c3ce:	4770      	bx	lr

0800c3d0 <__retarget_lock_release_recursive>:
 800c3d0:	4770      	bx	lr

0800c3d2 <memcpy>:
 800c3d2:	440a      	add	r2, r1
 800c3d4:	4291      	cmp	r1, r2
 800c3d6:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800c3da:	d100      	bne.n	800c3de <memcpy+0xc>
 800c3dc:	4770      	bx	lr
 800c3de:	b510      	push	{r4, lr}
 800c3e0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c3e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c3e8:	4291      	cmp	r1, r2
 800c3ea:	d1f9      	bne.n	800c3e0 <memcpy+0xe>
 800c3ec:	bd10      	pop	{r4, pc}
	...

0800c3f0 <_free_r>:
 800c3f0:	b538      	push	{r3, r4, r5, lr}
 800c3f2:	4605      	mov	r5, r0
 800c3f4:	2900      	cmp	r1, #0
 800c3f6:	d041      	beq.n	800c47c <_free_r+0x8c>
 800c3f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c3fc:	1f0c      	subs	r4, r1, #4
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	bfb8      	it	lt
 800c402:	18e4      	addlt	r4, r4, r3
 800c404:	f000 f8e0 	bl	800c5c8 <__malloc_lock>
 800c408:	4a1d      	ldr	r2, [pc, #116]	@ (800c480 <_free_r+0x90>)
 800c40a:	6813      	ldr	r3, [r2, #0]
 800c40c:	b933      	cbnz	r3, 800c41c <_free_r+0x2c>
 800c40e:	6063      	str	r3, [r4, #4]
 800c410:	6014      	str	r4, [r2, #0]
 800c412:	4628      	mov	r0, r5
 800c414:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c418:	f000 b8dc 	b.w	800c5d4 <__malloc_unlock>
 800c41c:	42a3      	cmp	r3, r4
 800c41e:	d908      	bls.n	800c432 <_free_r+0x42>
 800c420:	6820      	ldr	r0, [r4, #0]
 800c422:	1821      	adds	r1, r4, r0
 800c424:	428b      	cmp	r3, r1
 800c426:	bf01      	itttt	eq
 800c428:	6819      	ldreq	r1, [r3, #0]
 800c42a:	685b      	ldreq	r3, [r3, #4]
 800c42c:	1809      	addeq	r1, r1, r0
 800c42e:	6021      	streq	r1, [r4, #0]
 800c430:	e7ed      	b.n	800c40e <_free_r+0x1e>
 800c432:	461a      	mov	r2, r3
 800c434:	685b      	ldr	r3, [r3, #4]
 800c436:	b10b      	cbz	r3, 800c43c <_free_r+0x4c>
 800c438:	42a3      	cmp	r3, r4
 800c43a:	d9fa      	bls.n	800c432 <_free_r+0x42>
 800c43c:	6811      	ldr	r1, [r2, #0]
 800c43e:	1850      	adds	r0, r2, r1
 800c440:	42a0      	cmp	r0, r4
 800c442:	d10b      	bne.n	800c45c <_free_r+0x6c>
 800c444:	6820      	ldr	r0, [r4, #0]
 800c446:	4401      	add	r1, r0
 800c448:	1850      	adds	r0, r2, r1
 800c44a:	4283      	cmp	r3, r0
 800c44c:	6011      	str	r1, [r2, #0]
 800c44e:	d1e0      	bne.n	800c412 <_free_r+0x22>
 800c450:	6818      	ldr	r0, [r3, #0]
 800c452:	685b      	ldr	r3, [r3, #4]
 800c454:	6053      	str	r3, [r2, #4]
 800c456:	4408      	add	r0, r1
 800c458:	6010      	str	r0, [r2, #0]
 800c45a:	e7da      	b.n	800c412 <_free_r+0x22>
 800c45c:	d902      	bls.n	800c464 <_free_r+0x74>
 800c45e:	230c      	movs	r3, #12
 800c460:	602b      	str	r3, [r5, #0]
 800c462:	e7d6      	b.n	800c412 <_free_r+0x22>
 800c464:	6820      	ldr	r0, [r4, #0]
 800c466:	1821      	adds	r1, r4, r0
 800c468:	428b      	cmp	r3, r1
 800c46a:	bf04      	itt	eq
 800c46c:	6819      	ldreq	r1, [r3, #0]
 800c46e:	685b      	ldreq	r3, [r3, #4]
 800c470:	6063      	str	r3, [r4, #4]
 800c472:	bf04      	itt	eq
 800c474:	1809      	addeq	r1, r1, r0
 800c476:	6021      	streq	r1, [r4, #0]
 800c478:	6054      	str	r4, [r2, #4]
 800c47a:	e7ca      	b.n	800c412 <_free_r+0x22>
 800c47c:	bd38      	pop	{r3, r4, r5, pc}
 800c47e:	bf00      	nop
 800c480:	20009fb4 	.word	0x20009fb4

0800c484 <sbrk_aligned>:
 800c484:	b570      	push	{r4, r5, r6, lr}
 800c486:	4e0f      	ldr	r6, [pc, #60]	@ (800c4c4 <sbrk_aligned+0x40>)
 800c488:	460c      	mov	r4, r1
 800c48a:	6831      	ldr	r1, [r6, #0]
 800c48c:	4605      	mov	r5, r0
 800c48e:	b911      	cbnz	r1, 800c496 <sbrk_aligned+0x12>
 800c490:	f000 fe16 	bl	800d0c0 <_sbrk_r>
 800c494:	6030      	str	r0, [r6, #0]
 800c496:	4621      	mov	r1, r4
 800c498:	4628      	mov	r0, r5
 800c49a:	f000 fe11 	bl	800d0c0 <_sbrk_r>
 800c49e:	1c43      	adds	r3, r0, #1
 800c4a0:	d103      	bne.n	800c4aa <sbrk_aligned+0x26>
 800c4a2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800c4a6:	4620      	mov	r0, r4
 800c4a8:	bd70      	pop	{r4, r5, r6, pc}
 800c4aa:	1cc4      	adds	r4, r0, #3
 800c4ac:	f024 0403 	bic.w	r4, r4, #3
 800c4b0:	42a0      	cmp	r0, r4
 800c4b2:	d0f8      	beq.n	800c4a6 <sbrk_aligned+0x22>
 800c4b4:	1a21      	subs	r1, r4, r0
 800c4b6:	4628      	mov	r0, r5
 800c4b8:	f000 fe02 	bl	800d0c0 <_sbrk_r>
 800c4bc:	3001      	adds	r0, #1
 800c4be:	d1f2      	bne.n	800c4a6 <sbrk_aligned+0x22>
 800c4c0:	e7ef      	b.n	800c4a2 <sbrk_aligned+0x1e>
 800c4c2:	bf00      	nop
 800c4c4:	20009fb0 	.word	0x20009fb0

0800c4c8 <_malloc_r>:
 800c4c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c4cc:	1ccd      	adds	r5, r1, #3
 800c4ce:	f025 0503 	bic.w	r5, r5, #3
 800c4d2:	3508      	adds	r5, #8
 800c4d4:	2d0c      	cmp	r5, #12
 800c4d6:	bf38      	it	cc
 800c4d8:	250c      	movcc	r5, #12
 800c4da:	2d00      	cmp	r5, #0
 800c4dc:	4606      	mov	r6, r0
 800c4de:	db01      	blt.n	800c4e4 <_malloc_r+0x1c>
 800c4e0:	42a9      	cmp	r1, r5
 800c4e2:	d904      	bls.n	800c4ee <_malloc_r+0x26>
 800c4e4:	230c      	movs	r3, #12
 800c4e6:	6033      	str	r3, [r6, #0]
 800c4e8:	2000      	movs	r0, #0
 800c4ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c4ee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c5c4 <_malloc_r+0xfc>
 800c4f2:	f000 f869 	bl	800c5c8 <__malloc_lock>
 800c4f6:	f8d8 3000 	ldr.w	r3, [r8]
 800c4fa:	461c      	mov	r4, r3
 800c4fc:	bb44      	cbnz	r4, 800c550 <_malloc_r+0x88>
 800c4fe:	4629      	mov	r1, r5
 800c500:	4630      	mov	r0, r6
 800c502:	f7ff ffbf 	bl	800c484 <sbrk_aligned>
 800c506:	1c43      	adds	r3, r0, #1
 800c508:	4604      	mov	r4, r0
 800c50a:	d158      	bne.n	800c5be <_malloc_r+0xf6>
 800c50c:	f8d8 4000 	ldr.w	r4, [r8]
 800c510:	4627      	mov	r7, r4
 800c512:	2f00      	cmp	r7, #0
 800c514:	d143      	bne.n	800c59e <_malloc_r+0xd6>
 800c516:	2c00      	cmp	r4, #0
 800c518:	d04b      	beq.n	800c5b2 <_malloc_r+0xea>
 800c51a:	6823      	ldr	r3, [r4, #0]
 800c51c:	4639      	mov	r1, r7
 800c51e:	4630      	mov	r0, r6
 800c520:	eb04 0903 	add.w	r9, r4, r3
 800c524:	f000 fdcc 	bl	800d0c0 <_sbrk_r>
 800c528:	4581      	cmp	r9, r0
 800c52a:	d142      	bne.n	800c5b2 <_malloc_r+0xea>
 800c52c:	6821      	ldr	r1, [r4, #0]
 800c52e:	1a6d      	subs	r5, r5, r1
 800c530:	4629      	mov	r1, r5
 800c532:	4630      	mov	r0, r6
 800c534:	f7ff ffa6 	bl	800c484 <sbrk_aligned>
 800c538:	3001      	adds	r0, #1
 800c53a:	d03a      	beq.n	800c5b2 <_malloc_r+0xea>
 800c53c:	6823      	ldr	r3, [r4, #0]
 800c53e:	442b      	add	r3, r5
 800c540:	6023      	str	r3, [r4, #0]
 800c542:	f8d8 3000 	ldr.w	r3, [r8]
 800c546:	685a      	ldr	r2, [r3, #4]
 800c548:	bb62      	cbnz	r2, 800c5a4 <_malloc_r+0xdc>
 800c54a:	f8c8 7000 	str.w	r7, [r8]
 800c54e:	e00f      	b.n	800c570 <_malloc_r+0xa8>
 800c550:	6822      	ldr	r2, [r4, #0]
 800c552:	1b52      	subs	r2, r2, r5
 800c554:	d420      	bmi.n	800c598 <_malloc_r+0xd0>
 800c556:	2a0b      	cmp	r2, #11
 800c558:	d917      	bls.n	800c58a <_malloc_r+0xc2>
 800c55a:	1961      	adds	r1, r4, r5
 800c55c:	42a3      	cmp	r3, r4
 800c55e:	6025      	str	r5, [r4, #0]
 800c560:	bf18      	it	ne
 800c562:	6059      	strne	r1, [r3, #4]
 800c564:	6863      	ldr	r3, [r4, #4]
 800c566:	bf08      	it	eq
 800c568:	f8c8 1000 	streq.w	r1, [r8]
 800c56c:	5162      	str	r2, [r4, r5]
 800c56e:	604b      	str	r3, [r1, #4]
 800c570:	4630      	mov	r0, r6
 800c572:	f000 f82f 	bl	800c5d4 <__malloc_unlock>
 800c576:	f104 000b 	add.w	r0, r4, #11
 800c57a:	1d23      	adds	r3, r4, #4
 800c57c:	f020 0007 	bic.w	r0, r0, #7
 800c580:	1ac2      	subs	r2, r0, r3
 800c582:	bf1c      	itt	ne
 800c584:	1a1b      	subne	r3, r3, r0
 800c586:	50a3      	strne	r3, [r4, r2]
 800c588:	e7af      	b.n	800c4ea <_malloc_r+0x22>
 800c58a:	6862      	ldr	r2, [r4, #4]
 800c58c:	42a3      	cmp	r3, r4
 800c58e:	bf0c      	ite	eq
 800c590:	f8c8 2000 	streq.w	r2, [r8]
 800c594:	605a      	strne	r2, [r3, #4]
 800c596:	e7eb      	b.n	800c570 <_malloc_r+0xa8>
 800c598:	4623      	mov	r3, r4
 800c59a:	6864      	ldr	r4, [r4, #4]
 800c59c:	e7ae      	b.n	800c4fc <_malloc_r+0x34>
 800c59e:	463c      	mov	r4, r7
 800c5a0:	687f      	ldr	r7, [r7, #4]
 800c5a2:	e7b6      	b.n	800c512 <_malloc_r+0x4a>
 800c5a4:	461a      	mov	r2, r3
 800c5a6:	685b      	ldr	r3, [r3, #4]
 800c5a8:	42a3      	cmp	r3, r4
 800c5aa:	d1fb      	bne.n	800c5a4 <_malloc_r+0xdc>
 800c5ac:	2300      	movs	r3, #0
 800c5ae:	6053      	str	r3, [r2, #4]
 800c5b0:	e7de      	b.n	800c570 <_malloc_r+0xa8>
 800c5b2:	230c      	movs	r3, #12
 800c5b4:	6033      	str	r3, [r6, #0]
 800c5b6:	4630      	mov	r0, r6
 800c5b8:	f000 f80c 	bl	800c5d4 <__malloc_unlock>
 800c5bc:	e794      	b.n	800c4e8 <_malloc_r+0x20>
 800c5be:	6005      	str	r5, [r0, #0]
 800c5c0:	e7d6      	b.n	800c570 <_malloc_r+0xa8>
 800c5c2:	bf00      	nop
 800c5c4:	20009fb4 	.word	0x20009fb4

0800c5c8 <__malloc_lock>:
 800c5c8:	4801      	ldr	r0, [pc, #4]	@ (800c5d0 <__malloc_lock+0x8>)
 800c5ca:	f7ff bf00 	b.w	800c3ce <__retarget_lock_acquire_recursive>
 800c5ce:	bf00      	nop
 800c5d0:	20009fac 	.word	0x20009fac

0800c5d4 <__malloc_unlock>:
 800c5d4:	4801      	ldr	r0, [pc, #4]	@ (800c5dc <__malloc_unlock+0x8>)
 800c5d6:	f7ff befb 	b.w	800c3d0 <__retarget_lock_release_recursive>
 800c5da:	bf00      	nop
 800c5dc:	20009fac 	.word	0x20009fac

0800c5e0 <__ssputs_r>:
 800c5e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c5e4:	688e      	ldr	r6, [r1, #8]
 800c5e6:	461f      	mov	r7, r3
 800c5e8:	42be      	cmp	r6, r7
 800c5ea:	680b      	ldr	r3, [r1, #0]
 800c5ec:	4682      	mov	sl, r0
 800c5ee:	460c      	mov	r4, r1
 800c5f0:	4690      	mov	r8, r2
 800c5f2:	d82d      	bhi.n	800c650 <__ssputs_r+0x70>
 800c5f4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c5f8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c5fc:	d026      	beq.n	800c64c <__ssputs_r+0x6c>
 800c5fe:	6965      	ldr	r5, [r4, #20]
 800c600:	6909      	ldr	r1, [r1, #16]
 800c602:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c606:	eba3 0901 	sub.w	r9, r3, r1
 800c60a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c60e:	1c7b      	adds	r3, r7, #1
 800c610:	444b      	add	r3, r9
 800c612:	106d      	asrs	r5, r5, #1
 800c614:	429d      	cmp	r5, r3
 800c616:	bf38      	it	cc
 800c618:	461d      	movcc	r5, r3
 800c61a:	0553      	lsls	r3, r2, #21
 800c61c:	d527      	bpl.n	800c66e <__ssputs_r+0x8e>
 800c61e:	4629      	mov	r1, r5
 800c620:	f7ff ff52 	bl	800c4c8 <_malloc_r>
 800c624:	4606      	mov	r6, r0
 800c626:	b360      	cbz	r0, 800c682 <__ssputs_r+0xa2>
 800c628:	6921      	ldr	r1, [r4, #16]
 800c62a:	464a      	mov	r2, r9
 800c62c:	f7ff fed1 	bl	800c3d2 <memcpy>
 800c630:	89a3      	ldrh	r3, [r4, #12]
 800c632:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c636:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c63a:	81a3      	strh	r3, [r4, #12]
 800c63c:	6126      	str	r6, [r4, #16]
 800c63e:	6165      	str	r5, [r4, #20]
 800c640:	444e      	add	r6, r9
 800c642:	eba5 0509 	sub.w	r5, r5, r9
 800c646:	6026      	str	r6, [r4, #0]
 800c648:	60a5      	str	r5, [r4, #8]
 800c64a:	463e      	mov	r6, r7
 800c64c:	42be      	cmp	r6, r7
 800c64e:	d900      	bls.n	800c652 <__ssputs_r+0x72>
 800c650:	463e      	mov	r6, r7
 800c652:	6820      	ldr	r0, [r4, #0]
 800c654:	4632      	mov	r2, r6
 800c656:	4641      	mov	r1, r8
 800c658:	f000 fcf6 	bl	800d048 <memmove>
 800c65c:	68a3      	ldr	r3, [r4, #8]
 800c65e:	1b9b      	subs	r3, r3, r6
 800c660:	60a3      	str	r3, [r4, #8]
 800c662:	6823      	ldr	r3, [r4, #0]
 800c664:	4433      	add	r3, r6
 800c666:	6023      	str	r3, [r4, #0]
 800c668:	2000      	movs	r0, #0
 800c66a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c66e:	462a      	mov	r2, r5
 800c670:	f000 fd36 	bl	800d0e0 <_realloc_r>
 800c674:	4606      	mov	r6, r0
 800c676:	2800      	cmp	r0, #0
 800c678:	d1e0      	bne.n	800c63c <__ssputs_r+0x5c>
 800c67a:	6921      	ldr	r1, [r4, #16]
 800c67c:	4650      	mov	r0, sl
 800c67e:	f7ff feb7 	bl	800c3f0 <_free_r>
 800c682:	230c      	movs	r3, #12
 800c684:	f8ca 3000 	str.w	r3, [sl]
 800c688:	89a3      	ldrh	r3, [r4, #12]
 800c68a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c68e:	81a3      	strh	r3, [r4, #12]
 800c690:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c694:	e7e9      	b.n	800c66a <__ssputs_r+0x8a>
	...

0800c698 <_svfiprintf_r>:
 800c698:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c69c:	4698      	mov	r8, r3
 800c69e:	898b      	ldrh	r3, [r1, #12]
 800c6a0:	061b      	lsls	r3, r3, #24
 800c6a2:	b09d      	sub	sp, #116	@ 0x74
 800c6a4:	4607      	mov	r7, r0
 800c6a6:	460d      	mov	r5, r1
 800c6a8:	4614      	mov	r4, r2
 800c6aa:	d510      	bpl.n	800c6ce <_svfiprintf_r+0x36>
 800c6ac:	690b      	ldr	r3, [r1, #16]
 800c6ae:	b973      	cbnz	r3, 800c6ce <_svfiprintf_r+0x36>
 800c6b0:	2140      	movs	r1, #64	@ 0x40
 800c6b2:	f7ff ff09 	bl	800c4c8 <_malloc_r>
 800c6b6:	6028      	str	r0, [r5, #0]
 800c6b8:	6128      	str	r0, [r5, #16]
 800c6ba:	b930      	cbnz	r0, 800c6ca <_svfiprintf_r+0x32>
 800c6bc:	230c      	movs	r3, #12
 800c6be:	603b      	str	r3, [r7, #0]
 800c6c0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c6c4:	b01d      	add	sp, #116	@ 0x74
 800c6c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6ca:	2340      	movs	r3, #64	@ 0x40
 800c6cc:	616b      	str	r3, [r5, #20]
 800c6ce:	2300      	movs	r3, #0
 800c6d0:	9309      	str	r3, [sp, #36]	@ 0x24
 800c6d2:	2320      	movs	r3, #32
 800c6d4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c6d8:	f8cd 800c 	str.w	r8, [sp, #12]
 800c6dc:	2330      	movs	r3, #48	@ 0x30
 800c6de:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c87c <_svfiprintf_r+0x1e4>
 800c6e2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c6e6:	f04f 0901 	mov.w	r9, #1
 800c6ea:	4623      	mov	r3, r4
 800c6ec:	469a      	mov	sl, r3
 800c6ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c6f2:	b10a      	cbz	r2, 800c6f8 <_svfiprintf_r+0x60>
 800c6f4:	2a25      	cmp	r2, #37	@ 0x25
 800c6f6:	d1f9      	bne.n	800c6ec <_svfiprintf_r+0x54>
 800c6f8:	ebba 0b04 	subs.w	fp, sl, r4
 800c6fc:	d00b      	beq.n	800c716 <_svfiprintf_r+0x7e>
 800c6fe:	465b      	mov	r3, fp
 800c700:	4622      	mov	r2, r4
 800c702:	4629      	mov	r1, r5
 800c704:	4638      	mov	r0, r7
 800c706:	f7ff ff6b 	bl	800c5e0 <__ssputs_r>
 800c70a:	3001      	adds	r0, #1
 800c70c:	f000 80a7 	beq.w	800c85e <_svfiprintf_r+0x1c6>
 800c710:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c712:	445a      	add	r2, fp
 800c714:	9209      	str	r2, [sp, #36]	@ 0x24
 800c716:	f89a 3000 	ldrb.w	r3, [sl]
 800c71a:	2b00      	cmp	r3, #0
 800c71c:	f000 809f 	beq.w	800c85e <_svfiprintf_r+0x1c6>
 800c720:	2300      	movs	r3, #0
 800c722:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c726:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c72a:	f10a 0a01 	add.w	sl, sl, #1
 800c72e:	9304      	str	r3, [sp, #16]
 800c730:	9307      	str	r3, [sp, #28]
 800c732:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c736:	931a      	str	r3, [sp, #104]	@ 0x68
 800c738:	4654      	mov	r4, sl
 800c73a:	2205      	movs	r2, #5
 800c73c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c740:	484e      	ldr	r0, [pc, #312]	@ (800c87c <_svfiprintf_r+0x1e4>)
 800c742:	f7f3 fd45 	bl	80001d0 <memchr>
 800c746:	9a04      	ldr	r2, [sp, #16]
 800c748:	b9d8      	cbnz	r0, 800c782 <_svfiprintf_r+0xea>
 800c74a:	06d0      	lsls	r0, r2, #27
 800c74c:	bf44      	itt	mi
 800c74e:	2320      	movmi	r3, #32
 800c750:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c754:	0711      	lsls	r1, r2, #28
 800c756:	bf44      	itt	mi
 800c758:	232b      	movmi	r3, #43	@ 0x2b
 800c75a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c75e:	f89a 3000 	ldrb.w	r3, [sl]
 800c762:	2b2a      	cmp	r3, #42	@ 0x2a
 800c764:	d015      	beq.n	800c792 <_svfiprintf_r+0xfa>
 800c766:	9a07      	ldr	r2, [sp, #28]
 800c768:	4654      	mov	r4, sl
 800c76a:	2000      	movs	r0, #0
 800c76c:	f04f 0c0a 	mov.w	ip, #10
 800c770:	4621      	mov	r1, r4
 800c772:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c776:	3b30      	subs	r3, #48	@ 0x30
 800c778:	2b09      	cmp	r3, #9
 800c77a:	d94b      	bls.n	800c814 <_svfiprintf_r+0x17c>
 800c77c:	b1b0      	cbz	r0, 800c7ac <_svfiprintf_r+0x114>
 800c77e:	9207      	str	r2, [sp, #28]
 800c780:	e014      	b.n	800c7ac <_svfiprintf_r+0x114>
 800c782:	eba0 0308 	sub.w	r3, r0, r8
 800c786:	fa09 f303 	lsl.w	r3, r9, r3
 800c78a:	4313      	orrs	r3, r2
 800c78c:	9304      	str	r3, [sp, #16]
 800c78e:	46a2      	mov	sl, r4
 800c790:	e7d2      	b.n	800c738 <_svfiprintf_r+0xa0>
 800c792:	9b03      	ldr	r3, [sp, #12]
 800c794:	1d19      	adds	r1, r3, #4
 800c796:	681b      	ldr	r3, [r3, #0]
 800c798:	9103      	str	r1, [sp, #12]
 800c79a:	2b00      	cmp	r3, #0
 800c79c:	bfbb      	ittet	lt
 800c79e:	425b      	neglt	r3, r3
 800c7a0:	f042 0202 	orrlt.w	r2, r2, #2
 800c7a4:	9307      	strge	r3, [sp, #28]
 800c7a6:	9307      	strlt	r3, [sp, #28]
 800c7a8:	bfb8      	it	lt
 800c7aa:	9204      	strlt	r2, [sp, #16]
 800c7ac:	7823      	ldrb	r3, [r4, #0]
 800c7ae:	2b2e      	cmp	r3, #46	@ 0x2e
 800c7b0:	d10a      	bne.n	800c7c8 <_svfiprintf_r+0x130>
 800c7b2:	7863      	ldrb	r3, [r4, #1]
 800c7b4:	2b2a      	cmp	r3, #42	@ 0x2a
 800c7b6:	d132      	bne.n	800c81e <_svfiprintf_r+0x186>
 800c7b8:	9b03      	ldr	r3, [sp, #12]
 800c7ba:	1d1a      	adds	r2, r3, #4
 800c7bc:	681b      	ldr	r3, [r3, #0]
 800c7be:	9203      	str	r2, [sp, #12]
 800c7c0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c7c4:	3402      	adds	r4, #2
 800c7c6:	9305      	str	r3, [sp, #20]
 800c7c8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c88c <_svfiprintf_r+0x1f4>
 800c7cc:	7821      	ldrb	r1, [r4, #0]
 800c7ce:	2203      	movs	r2, #3
 800c7d0:	4650      	mov	r0, sl
 800c7d2:	f7f3 fcfd 	bl	80001d0 <memchr>
 800c7d6:	b138      	cbz	r0, 800c7e8 <_svfiprintf_r+0x150>
 800c7d8:	9b04      	ldr	r3, [sp, #16]
 800c7da:	eba0 000a 	sub.w	r0, r0, sl
 800c7de:	2240      	movs	r2, #64	@ 0x40
 800c7e0:	4082      	lsls	r2, r0
 800c7e2:	4313      	orrs	r3, r2
 800c7e4:	3401      	adds	r4, #1
 800c7e6:	9304      	str	r3, [sp, #16]
 800c7e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c7ec:	4824      	ldr	r0, [pc, #144]	@ (800c880 <_svfiprintf_r+0x1e8>)
 800c7ee:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c7f2:	2206      	movs	r2, #6
 800c7f4:	f7f3 fcec 	bl	80001d0 <memchr>
 800c7f8:	2800      	cmp	r0, #0
 800c7fa:	d036      	beq.n	800c86a <_svfiprintf_r+0x1d2>
 800c7fc:	4b21      	ldr	r3, [pc, #132]	@ (800c884 <_svfiprintf_r+0x1ec>)
 800c7fe:	bb1b      	cbnz	r3, 800c848 <_svfiprintf_r+0x1b0>
 800c800:	9b03      	ldr	r3, [sp, #12]
 800c802:	3307      	adds	r3, #7
 800c804:	f023 0307 	bic.w	r3, r3, #7
 800c808:	3308      	adds	r3, #8
 800c80a:	9303      	str	r3, [sp, #12]
 800c80c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c80e:	4433      	add	r3, r6
 800c810:	9309      	str	r3, [sp, #36]	@ 0x24
 800c812:	e76a      	b.n	800c6ea <_svfiprintf_r+0x52>
 800c814:	fb0c 3202 	mla	r2, ip, r2, r3
 800c818:	460c      	mov	r4, r1
 800c81a:	2001      	movs	r0, #1
 800c81c:	e7a8      	b.n	800c770 <_svfiprintf_r+0xd8>
 800c81e:	2300      	movs	r3, #0
 800c820:	3401      	adds	r4, #1
 800c822:	9305      	str	r3, [sp, #20]
 800c824:	4619      	mov	r1, r3
 800c826:	f04f 0c0a 	mov.w	ip, #10
 800c82a:	4620      	mov	r0, r4
 800c82c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c830:	3a30      	subs	r2, #48	@ 0x30
 800c832:	2a09      	cmp	r2, #9
 800c834:	d903      	bls.n	800c83e <_svfiprintf_r+0x1a6>
 800c836:	2b00      	cmp	r3, #0
 800c838:	d0c6      	beq.n	800c7c8 <_svfiprintf_r+0x130>
 800c83a:	9105      	str	r1, [sp, #20]
 800c83c:	e7c4      	b.n	800c7c8 <_svfiprintf_r+0x130>
 800c83e:	fb0c 2101 	mla	r1, ip, r1, r2
 800c842:	4604      	mov	r4, r0
 800c844:	2301      	movs	r3, #1
 800c846:	e7f0      	b.n	800c82a <_svfiprintf_r+0x192>
 800c848:	ab03      	add	r3, sp, #12
 800c84a:	9300      	str	r3, [sp, #0]
 800c84c:	462a      	mov	r2, r5
 800c84e:	4b0e      	ldr	r3, [pc, #56]	@ (800c888 <_svfiprintf_r+0x1f0>)
 800c850:	a904      	add	r1, sp, #16
 800c852:	4638      	mov	r0, r7
 800c854:	f3af 8000 	nop.w
 800c858:	1c42      	adds	r2, r0, #1
 800c85a:	4606      	mov	r6, r0
 800c85c:	d1d6      	bne.n	800c80c <_svfiprintf_r+0x174>
 800c85e:	89ab      	ldrh	r3, [r5, #12]
 800c860:	065b      	lsls	r3, r3, #25
 800c862:	f53f af2d 	bmi.w	800c6c0 <_svfiprintf_r+0x28>
 800c866:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c868:	e72c      	b.n	800c6c4 <_svfiprintf_r+0x2c>
 800c86a:	ab03      	add	r3, sp, #12
 800c86c:	9300      	str	r3, [sp, #0]
 800c86e:	462a      	mov	r2, r5
 800c870:	4b05      	ldr	r3, [pc, #20]	@ (800c888 <_svfiprintf_r+0x1f0>)
 800c872:	a904      	add	r1, sp, #16
 800c874:	4638      	mov	r0, r7
 800c876:	f000 f9bb 	bl	800cbf0 <_printf_i>
 800c87a:	e7ed      	b.n	800c858 <_svfiprintf_r+0x1c0>
 800c87c:	0800d4fd 	.word	0x0800d4fd
 800c880:	0800d507 	.word	0x0800d507
 800c884:	00000000 	.word	0x00000000
 800c888:	0800c5e1 	.word	0x0800c5e1
 800c88c:	0800d503 	.word	0x0800d503

0800c890 <__sfputc_r>:
 800c890:	6893      	ldr	r3, [r2, #8]
 800c892:	3b01      	subs	r3, #1
 800c894:	2b00      	cmp	r3, #0
 800c896:	b410      	push	{r4}
 800c898:	6093      	str	r3, [r2, #8]
 800c89a:	da08      	bge.n	800c8ae <__sfputc_r+0x1e>
 800c89c:	6994      	ldr	r4, [r2, #24]
 800c89e:	42a3      	cmp	r3, r4
 800c8a0:	db01      	blt.n	800c8a6 <__sfputc_r+0x16>
 800c8a2:	290a      	cmp	r1, #10
 800c8a4:	d103      	bne.n	800c8ae <__sfputc_r+0x1e>
 800c8a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c8aa:	f7ff bc24 	b.w	800c0f6 <__swbuf_r>
 800c8ae:	6813      	ldr	r3, [r2, #0]
 800c8b0:	1c58      	adds	r0, r3, #1
 800c8b2:	6010      	str	r0, [r2, #0]
 800c8b4:	7019      	strb	r1, [r3, #0]
 800c8b6:	4608      	mov	r0, r1
 800c8b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c8bc:	4770      	bx	lr

0800c8be <__sfputs_r>:
 800c8be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8c0:	4606      	mov	r6, r0
 800c8c2:	460f      	mov	r7, r1
 800c8c4:	4614      	mov	r4, r2
 800c8c6:	18d5      	adds	r5, r2, r3
 800c8c8:	42ac      	cmp	r4, r5
 800c8ca:	d101      	bne.n	800c8d0 <__sfputs_r+0x12>
 800c8cc:	2000      	movs	r0, #0
 800c8ce:	e007      	b.n	800c8e0 <__sfputs_r+0x22>
 800c8d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c8d4:	463a      	mov	r2, r7
 800c8d6:	4630      	mov	r0, r6
 800c8d8:	f7ff ffda 	bl	800c890 <__sfputc_r>
 800c8dc:	1c43      	adds	r3, r0, #1
 800c8de:	d1f3      	bne.n	800c8c8 <__sfputs_r+0xa>
 800c8e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c8e4 <_vfiprintf_r>:
 800c8e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8e8:	460d      	mov	r5, r1
 800c8ea:	b09d      	sub	sp, #116	@ 0x74
 800c8ec:	4614      	mov	r4, r2
 800c8ee:	4698      	mov	r8, r3
 800c8f0:	4606      	mov	r6, r0
 800c8f2:	b118      	cbz	r0, 800c8fc <_vfiprintf_r+0x18>
 800c8f4:	6a03      	ldr	r3, [r0, #32]
 800c8f6:	b90b      	cbnz	r3, 800c8fc <_vfiprintf_r+0x18>
 800c8f8:	f7ff fade 	bl	800beb8 <__sinit>
 800c8fc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c8fe:	07d9      	lsls	r1, r3, #31
 800c900:	d405      	bmi.n	800c90e <_vfiprintf_r+0x2a>
 800c902:	89ab      	ldrh	r3, [r5, #12]
 800c904:	059a      	lsls	r2, r3, #22
 800c906:	d402      	bmi.n	800c90e <_vfiprintf_r+0x2a>
 800c908:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c90a:	f7ff fd60 	bl	800c3ce <__retarget_lock_acquire_recursive>
 800c90e:	89ab      	ldrh	r3, [r5, #12]
 800c910:	071b      	lsls	r3, r3, #28
 800c912:	d501      	bpl.n	800c918 <_vfiprintf_r+0x34>
 800c914:	692b      	ldr	r3, [r5, #16]
 800c916:	b99b      	cbnz	r3, 800c940 <_vfiprintf_r+0x5c>
 800c918:	4629      	mov	r1, r5
 800c91a:	4630      	mov	r0, r6
 800c91c:	f7ff fc2a 	bl	800c174 <__swsetup_r>
 800c920:	b170      	cbz	r0, 800c940 <_vfiprintf_r+0x5c>
 800c922:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c924:	07dc      	lsls	r4, r3, #31
 800c926:	d504      	bpl.n	800c932 <_vfiprintf_r+0x4e>
 800c928:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c92c:	b01d      	add	sp, #116	@ 0x74
 800c92e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c932:	89ab      	ldrh	r3, [r5, #12]
 800c934:	0598      	lsls	r0, r3, #22
 800c936:	d4f7      	bmi.n	800c928 <_vfiprintf_r+0x44>
 800c938:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c93a:	f7ff fd49 	bl	800c3d0 <__retarget_lock_release_recursive>
 800c93e:	e7f3      	b.n	800c928 <_vfiprintf_r+0x44>
 800c940:	2300      	movs	r3, #0
 800c942:	9309      	str	r3, [sp, #36]	@ 0x24
 800c944:	2320      	movs	r3, #32
 800c946:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c94a:	f8cd 800c 	str.w	r8, [sp, #12]
 800c94e:	2330      	movs	r3, #48	@ 0x30
 800c950:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800cb00 <_vfiprintf_r+0x21c>
 800c954:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c958:	f04f 0901 	mov.w	r9, #1
 800c95c:	4623      	mov	r3, r4
 800c95e:	469a      	mov	sl, r3
 800c960:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c964:	b10a      	cbz	r2, 800c96a <_vfiprintf_r+0x86>
 800c966:	2a25      	cmp	r2, #37	@ 0x25
 800c968:	d1f9      	bne.n	800c95e <_vfiprintf_r+0x7a>
 800c96a:	ebba 0b04 	subs.w	fp, sl, r4
 800c96e:	d00b      	beq.n	800c988 <_vfiprintf_r+0xa4>
 800c970:	465b      	mov	r3, fp
 800c972:	4622      	mov	r2, r4
 800c974:	4629      	mov	r1, r5
 800c976:	4630      	mov	r0, r6
 800c978:	f7ff ffa1 	bl	800c8be <__sfputs_r>
 800c97c:	3001      	adds	r0, #1
 800c97e:	f000 80a7 	beq.w	800cad0 <_vfiprintf_r+0x1ec>
 800c982:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c984:	445a      	add	r2, fp
 800c986:	9209      	str	r2, [sp, #36]	@ 0x24
 800c988:	f89a 3000 	ldrb.w	r3, [sl]
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	f000 809f 	beq.w	800cad0 <_vfiprintf_r+0x1ec>
 800c992:	2300      	movs	r3, #0
 800c994:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c998:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c99c:	f10a 0a01 	add.w	sl, sl, #1
 800c9a0:	9304      	str	r3, [sp, #16]
 800c9a2:	9307      	str	r3, [sp, #28]
 800c9a4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c9a8:	931a      	str	r3, [sp, #104]	@ 0x68
 800c9aa:	4654      	mov	r4, sl
 800c9ac:	2205      	movs	r2, #5
 800c9ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c9b2:	4853      	ldr	r0, [pc, #332]	@ (800cb00 <_vfiprintf_r+0x21c>)
 800c9b4:	f7f3 fc0c 	bl	80001d0 <memchr>
 800c9b8:	9a04      	ldr	r2, [sp, #16]
 800c9ba:	b9d8      	cbnz	r0, 800c9f4 <_vfiprintf_r+0x110>
 800c9bc:	06d1      	lsls	r1, r2, #27
 800c9be:	bf44      	itt	mi
 800c9c0:	2320      	movmi	r3, #32
 800c9c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c9c6:	0713      	lsls	r3, r2, #28
 800c9c8:	bf44      	itt	mi
 800c9ca:	232b      	movmi	r3, #43	@ 0x2b
 800c9cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c9d0:	f89a 3000 	ldrb.w	r3, [sl]
 800c9d4:	2b2a      	cmp	r3, #42	@ 0x2a
 800c9d6:	d015      	beq.n	800ca04 <_vfiprintf_r+0x120>
 800c9d8:	9a07      	ldr	r2, [sp, #28]
 800c9da:	4654      	mov	r4, sl
 800c9dc:	2000      	movs	r0, #0
 800c9de:	f04f 0c0a 	mov.w	ip, #10
 800c9e2:	4621      	mov	r1, r4
 800c9e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c9e8:	3b30      	subs	r3, #48	@ 0x30
 800c9ea:	2b09      	cmp	r3, #9
 800c9ec:	d94b      	bls.n	800ca86 <_vfiprintf_r+0x1a2>
 800c9ee:	b1b0      	cbz	r0, 800ca1e <_vfiprintf_r+0x13a>
 800c9f0:	9207      	str	r2, [sp, #28]
 800c9f2:	e014      	b.n	800ca1e <_vfiprintf_r+0x13a>
 800c9f4:	eba0 0308 	sub.w	r3, r0, r8
 800c9f8:	fa09 f303 	lsl.w	r3, r9, r3
 800c9fc:	4313      	orrs	r3, r2
 800c9fe:	9304      	str	r3, [sp, #16]
 800ca00:	46a2      	mov	sl, r4
 800ca02:	e7d2      	b.n	800c9aa <_vfiprintf_r+0xc6>
 800ca04:	9b03      	ldr	r3, [sp, #12]
 800ca06:	1d19      	adds	r1, r3, #4
 800ca08:	681b      	ldr	r3, [r3, #0]
 800ca0a:	9103      	str	r1, [sp, #12]
 800ca0c:	2b00      	cmp	r3, #0
 800ca0e:	bfbb      	ittet	lt
 800ca10:	425b      	neglt	r3, r3
 800ca12:	f042 0202 	orrlt.w	r2, r2, #2
 800ca16:	9307      	strge	r3, [sp, #28]
 800ca18:	9307      	strlt	r3, [sp, #28]
 800ca1a:	bfb8      	it	lt
 800ca1c:	9204      	strlt	r2, [sp, #16]
 800ca1e:	7823      	ldrb	r3, [r4, #0]
 800ca20:	2b2e      	cmp	r3, #46	@ 0x2e
 800ca22:	d10a      	bne.n	800ca3a <_vfiprintf_r+0x156>
 800ca24:	7863      	ldrb	r3, [r4, #1]
 800ca26:	2b2a      	cmp	r3, #42	@ 0x2a
 800ca28:	d132      	bne.n	800ca90 <_vfiprintf_r+0x1ac>
 800ca2a:	9b03      	ldr	r3, [sp, #12]
 800ca2c:	1d1a      	adds	r2, r3, #4
 800ca2e:	681b      	ldr	r3, [r3, #0]
 800ca30:	9203      	str	r2, [sp, #12]
 800ca32:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ca36:	3402      	adds	r4, #2
 800ca38:	9305      	str	r3, [sp, #20]
 800ca3a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800cb10 <_vfiprintf_r+0x22c>
 800ca3e:	7821      	ldrb	r1, [r4, #0]
 800ca40:	2203      	movs	r2, #3
 800ca42:	4650      	mov	r0, sl
 800ca44:	f7f3 fbc4 	bl	80001d0 <memchr>
 800ca48:	b138      	cbz	r0, 800ca5a <_vfiprintf_r+0x176>
 800ca4a:	9b04      	ldr	r3, [sp, #16]
 800ca4c:	eba0 000a 	sub.w	r0, r0, sl
 800ca50:	2240      	movs	r2, #64	@ 0x40
 800ca52:	4082      	lsls	r2, r0
 800ca54:	4313      	orrs	r3, r2
 800ca56:	3401      	adds	r4, #1
 800ca58:	9304      	str	r3, [sp, #16]
 800ca5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ca5e:	4829      	ldr	r0, [pc, #164]	@ (800cb04 <_vfiprintf_r+0x220>)
 800ca60:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ca64:	2206      	movs	r2, #6
 800ca66:	f7f3 fbb3 	bl	80001d0 <memchr>
 800ca6a:	2800      	cmp	r0, #0
 800ca6c:	d03f      	beq.n	800caee <_vfiprintf_r+0x20a>
 800ca6e:	4b26      	ldr	r3, [pc, #152]	@ (800cb08 <_vfiprintf_r+0x224>)
 800ca70:	bb1b      	cbnz	r3, 800caba <_vfiprintf_r+0x1d6>
 800ca72:	9b03      	ldr	r3, [sp, #12]
 800ca74:	3307      	adds	r3, #7
 800ca76:	f023 0307 	bic.w	r3, r3, #7
 800ca7a:	3308      	adds	r3, #8
 800ca7c:	9303      	str	r3, [sp, #12]
 800ca7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca80:	443b      	add	r3, r7
 800ca82:	9309      	str	r3, [sp, #36]	@ 0x24
 800ca84:	e76a      	b.n	800c95c <_vfiprintf_r+0x78>
 800ca86:	fb0c 3202 	mla	r2, ip, r2, r3
 800ca8a:	460c      	mov	r4, r1
 800ca8c:	2001      	movs	r0, #1
 800ca8e:	e7a8      	b.n	800c9e2 <_vfiprintf_r+0xfe>
 800ca90:	2300      	movs	r3, #0
 800ca92:	3401      	adds	r4, #1
 800ca94:	9305      	str	r3, [sp, #20]
 800ca96:	4619      	mov	r1, r3
 800ca98:	f04f 0c0a 	mov.w	ip, #10
 800ca9c:	4620      	mov	r0, r4
 800ca9e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800caa2:	3a30      	subs	r2, #48	@ 0x30
 800caa4:	2a09      	cmp	r2, #9
 800caa6:	d903      	bls.n	800cab0 <_vfiprintf_r+0x1cc>
 800caa8:	2b00      	cmp	r3, #0
 800caaa:	d0c6      	beq.n	800ca3a <_vfiprintf_r+0x156>
 800caac:	9105      	str	r1, [sp, #20]
 800caae:	e7c4      	b.n	800ca3a <_vfiprintf_r+0x156>
 800cab0:	fb0c 2101 	mla	r1, ip, r1, r2
 800cab4:	4604      	mov	r4, r0
 800cab6:	2301      	movs	r3, #1
 800cab8:	e7f0      	b.n	800ca9c <_vfiprintf_r+0x1b8>
 800caba:	ab03      	add	r3, sp, #12
 800cabc:	9300      	str	r3, [sp, #0]
 800cabe:	462a      	mov	r2, r5
 800cac0:	4b12      	ldr	r3, [pc, #72]	@ (800cb0c <_vfiprintf_r+0x228>)
 800cac2:	a904      	add	r1, sp, #16
 800cac4:	4630      	mov	r0, r6
 800cac6:	f3af 8000 	nop.w
 800caca:	4607      	mov	r7, r0
 800cacc:	1c78      	adds	r0, r7, #1
 800cace:	d1d6      	bne.n	800ca7e <_vfiprintf_r+0x19a>
 800cad0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cad2:	07d9      	lsls	r1, r3, #31
 800cad4:	d405      	bmi.n	800cae2 <_vfiprintf_r+0x1fe>
 800cad6:	89ab      	ldrh	r3, [r5, #12]
 800cad8:	059a      	lsls	r2, r3, #22
 800cada:	d402      	bmi.n	800cae2 <_vfiprintf_r+0x1fe>
 800cadc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cade:	f7ff fc77 	bl	800c3d0 <__retarget_lock_release_recursive>
 800cae2:	89ab      	ldrh	r3, [r5, #12]
 800cae4:	065b      	lsls	r3, r3, #25
 800cae6:	f53f af1f 	bmi.w	800c928 <_vfiprintf_r+0x44>
 800caea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800caec:	e71e      	b.n	800c92c <_vfiprintf_r+0x48>
 800caee:	ab03      	add	r3, sp, #12
 800caf0:	9300      	str	r3, [sp, #0]
 800caf2:	462a      	mov	r2, r5
 800caf4:	4b05      	ldr	r3, [pc, #20]	@ (800cb0c <_vfiprintf_r+0x228>)
 800caf6:	a904      	add	r1, sp, #16
 800caf8:	4630      	mov	r0, r6
 800cafa:	f000 f879 	bl	800cbf0 <_printf_i>
 800cafe:	e7e4      	b.n	800caca <_vfiprintf_r+0x1e6>
 800cb00:	0800d4fd 	.word	0x0800d4fd
 800cb04:	0800d507 	.word	0x0800d507
 800cb08:	00000000 	.word	0x00000000
 800cb0c:	0800c8bf 	.word	0x0800c8bf
 800cb10:	0800d503 	.word	0x0800d503

0800cb14 <_printf_common>:
 800cb14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cb18:	4616      	mov	r6, r2
 800cb1a:	4698      	mov	r8, r3
 800cb1c:	688a      	ldr	r2, [r1, #8]
 800cb1e:	690b      	ldr	r3, [r1, #16]
 800cb20:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800cb24:	4293      	cmp	r3, r2
 800cb26:	bfb8      	it	lt
 800cb28:	4613      	movlt	r3, r2
 800cb2a:	6033      	str	r3, [r6, #0]
 800cb2c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800cb30:	4607      	mov	r7, r0
 800cb32:	460c      	mov	r4, r1
 800cb34:	b10a      	cbz	r2, 800cb3a <_printf_common+0x26>
 800cb36:	3301      	adds	r3, #1
 800cb38:	6033      	str	r3, [r6, #0]
 800cb3a:	6823      	ldr	r3, [r4, #0]
 800cb3c:	0699      	lsls	r1, r3, #26
 800cb3e:	bf42      	ittt	mi
 800cb40:	6833      	ldrmi	r3, [r6, #0]
 800cb42:	3302      	addmi	r3, #2
 800cb44:	6033      	strmi	r3, [r6, #0]
 800cb46:	6825      	ldr	r5, [r4, #0]
 800cb48:	f015 0506 	ands.w	r5, r5, #6
 800cb4c:	d106      	bne.n	800cb5c <_printf_common+0x48>
 800cb4e:	f104 0a19 	add.w	sl, r4, #25
 800cb52:	68e3      	ldr	r3, [r4, #12]
 800cb54:	6832      	ldr	r2, [r6, #0]
 800cb56:	1a9b      	subs	r3, r3, r2
 800cb58:	42ab      	cmp	r3, r5
 800cb5a:	dc26      	bgt.n	800cbaa <_printf_common+0x96>
 800cb5c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800cb60:	6822      	ldr	r2, [r4, #0]
 800cb62:	3b00      	subs	r3, #0
 800cb64:	bf18      	it	ne
 800cb66:	2301      	movne	r3, #1
 800cb68:	0692      	lsls	r2, r2, #26
 800cb6a:	d42b      	bmi.n	800cbc4 <_printf_common+0xb0>
 800cb6c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800cb70:	4641      	mov	r1, r8
 800cb72:	4638      	mov	r0, r7
 800cb74:	47c8      	blx	r9
 800cb76:	3001      	adds	r0, #1
 800cb78:	d01e      	beq.n	800cbb8 <_printf_common+0xa4>
 800cb7a:	6823      	ldr	r3, [r4, #0]
 800cb7c:	6922      	ldr	r2, [r4, #16]
 800cb7e:	f003 0306 	and.w	r3, r3, #6
 800cb82:	2b04      	cmp	r3, #4
 800cb84:	bf02      	ittt	eq
 800cb86:	68e5      	ldreq	r5, [r4, #12]
 800cb88:	6833      	ldreq	r3, [r6, #0]
 800cb8a:	1aed      	subeq	r5, r5, r3
 800cb8c:	68a3      	ldr	r3, [r4, #8]
 800cb8e:	bf0c      	ite	eq
 800cb90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cb94:	2500      	movne	r5, #0
 800cb96:	4293      	cmp	r3, r2
 800cb98:	bfc4      	itt	gt
 800cb9a:	1a9b      	subgt	r3, r3, r2
 800cb9c:	18ed      	addgt	r5, r5, r3
 800cb9e:	2600      	movs	r6, #0
 800cba0:	341a      	adds	r4, #26
 800cba2:	42b5      	cmp	r5, r6
 800cba4:	d11a      	bne.n	800cbdc <_printf_common+0xc8>
 800cba6:	2000      	movs	r0, #0
 800cba8:	e008      	b.n	800cbbc <_printf_common+0xa8>
 800cbaa:	2301      	movs	r3, #1
 800cbac:	4652      	mov	r2, sl
 800cbae:	4641      	mov	r1, r8
 800cbb0:	4638      	mov	r0, r7
 800cbb2:	47c8      	blx	r9
 800cbb4:	3001      	adds	r0, #1
 800cbb6:	d103      	bne.n	800cbc0 <_printf_common+0xac>
 800cbb8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cbbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cbc0:	3501      	adds	r5, #1
 800cbc2:	e7c6      	b.n	800cb52 <_printf_common+0x3e>
 800cbc4:	18e1      	adds	r1, r4, r3
 800cbc6:	1c5a      	adds	r2, r3, #1
 800cbc8:	2030      	movs	r0, #48	@ 0x30
 800cbca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800cbce:	4422      	add	r2, r4
 800cbd0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800cbd4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800cbd8:	3302      	adds	r3, #2
 800cbda:	e7c7      	b.n	800cb6c <_printf_common+0x58>
 800cbdc:	2301      	movs	r3, #1
 800cbde:	4622      	mov	r2, r4
 800cbe0:	4641      	mov	r1, r8
 800cbe2:	4638      	mov	r0, r7
 800cbe4:	47c8      	blx	r9
 800cbe6:	3001      	adds	r0, #1
 800cbe8:	d0e6      	beq.n	800cbb8 <_printf_common+0xa4>
 800cbea:	3601      	adds	r6, #1
 800cbec:	e7d9      	b.n	800cba2 <_printf_common+0x8e>
	...

0800cbf0 <_printf_i>:
 800cbf0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cbf4:	7e0f      	ldrb	r7, [r1, #24]
 800cbf6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800cbf8:	2f78      	cmp	r7, #120	@ 0x78
 800cbfa:	4691      	mov	r9, r2
 800cbfc:	4680      	mov	r8, r0
 800cbfe:	460c      	mov	r4, r1
 800cc00:	469a      	mov	sl, r3
 800cc02:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800cc06:	d807      	bhi.n	800cc18 <_printf_i+0x28>
 800cc08:	2f62      	cmp	r7, #98	@ 0x62
 800cc0a:	d80a      	bhi.n	800cc22 <_printf_i+0x32>
 800cc0c:	2f00      	cmp	r7, #0
 800cc0e:	f000 80d1 	beq.w	800cdb4 <_printf_i+0x1c4>
 800cc12:	2f58      	cmp	r7, #88	@ 0x58
 800cc14:	f000 80b8 	beq.w	800cd88 <_printf_i+0x198>
 800cc18:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cc1c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800cc20:	e03a      	b.n	800cc98 <_printf_i+0xa8>
 800cc22:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800cc26:	2b15      	cmp	r3, #21
 800cc28:	d8f6      	bhi.n	800cc18 <_printf_i+0x28>
 800cc2a:	a101      	add	r1, pc, #4	@ (adr r1, 800cc30 <_printf_i+0x40>)
 800cc2c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800cc30:	0800cc89 	.word	0x0800cc89
 800cc34:	0800cc9d 	.word	0x0800cc9d
 800cc38:	0800cc19 	.word	0x0800cc19
 800cc3c:	0800cc19 	.word	0x0800cc19
 800cc40:	0800cc19 	.word	0x0800cc19
 800cc44:	0800cc19 	.word	0x0800cc19
 800cc48:	0800cc9d 	.word	0x0800cc9d
 800cc4c:	0800cc19 	.word	0x0800cc19
 800cc50:	0800cc19 	.word	0x0800cc19
 800cc54:	0800cc19 	.word	0x0800cc19
 800cc58:	0800cc19 	.word	0x0800cc19
 800cc5c:	0800cd9b 	.word	0x0800cd9b
 800cc60:	0800ccc7 	.word	0x0800ccc7
 800cc64:	0800cd55 	.word	0x0800cd55
 800cc68:	0800cc19 	.word	0x0800cc19
 800cc6c:	0800cc19 	.word	0x0800cc19
 800cc70:	0800cdbd 	.word	0x0800cdbd
 800cc74:	0800cc19 	.word	0x0800cc19
 800cc78:	0800ccc7 	.word	0x0800ccc7
 800cc7c:	0800cc19 	.word	0x0800cc19
 800cc80:	0800cc19 	.word	0x0800cc19
 800cc84:	0800cd5d 	.word	0x0800cd5d
 800cc88:	6833      	ldr	r3, [r6, #0]
 800cc8a:	1d1a      	adds	r2, r3, #4
 800cc8c:	681b      	ldr	r3, [r3, #0]
 800cc8e:	6032      	str	r2, [r6, #0]
 800cc90:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cc94:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800cc98:	2301      	movs	r3, #1
 800cc9a:	e09c      	b.n	800cdd6 <_printf_i+0x1e6>
 800cc9c:	6833      	ldr	r3, [r6, #0]
 800cc9e:	6820      	ldr	r0, [r4, #0]
 800cca0:	1d19      	adds	r1, r3, #4
 800cca2:	6031      	str	r1, [r6, #0]
 800cca4:	0606      	lsls	r6, r0, #24
 800cca6:	d501      	bpl.n	800ccac <_printf_i+0xbc>
 800cca8:	681d      	ldr	r5, [r3, #0]
 800ccaa:	e003      	b.n	800ccb4 <_printf_i+0xc4>
 800ccac:	0645      	lsls	r5, r0, #25
 800ccae:	d5fb      	bpl.n	800cca8 <_printf_i+0xb8>
 800ccb0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ccb4:	2d00      	cmp	r5, #0
 800ccb6:	da03      	bge.n	800ccc0 <_printf_i+0xd0>
 800ccb8:	232d      	movs	r3, #45	@ 0x2d
 800ccba:	426d      	negs	r5, r5
 800ccbc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ccc0:	4858      	ldr	r0, [pc, #352]	@ (800ce24 <_printf_i+0x234>)
 800ccc2:	230a      	movs	r3, #10
 800ccc4:	e011      	b.n	800ccea <_printf_i+0xfa>
 800ccc6:	6821      	ldr	r1, [r4, #0]
 800ccc8:	6833      	ldr	r3, [r6, #0]
 800ccca:	0608      	lsls	r0, r1, #24
 800cccc:	f853 5b04 	ldr.w	r5, [r3], #4
 800ccd0:	d402      	bmi.n	800ccd8 <_printf_i+0xe8>
 800ccd2:	0649      	lsls	r1, r1, #25
 800ccd4:	bf48      	it	mi
 800ccd6:	b2ad      	uxthmi	r5, r5
 800ccd8:	2f6f      	cmp	r7, #111	@ 0x6f
 800ccda:	4852      	ldr	r0, [pc, #328]	@ (800ce24 <_printf_i+0x234>)
 800ccdc:	6033      	str	r3, [r6, #0]
 800ccde:	bf14      	ite	ne
 800cce0:	230a      	movne	r3, #10
 800cce2:	2308      	moveq	r3, #8
 800cce4:	2100      	movs	r1, #0
 800cce6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ccea:	6866      	ldr	r6, [r4, #4]
 800ccec:	60a6      	str	r6, [r4, #8]
 800ccee:	2e00      	cmp	r6, #0
 800ccf0:	db05      	blt.n	800ccfe <_printf_i+0x10e>
 800ccf2:	6821      	ldr	r1, [r4, #0]
 800ccf4:	432e      	orrs	r6, r5
 800ccf6:	f021 0104 	bic.w	r1, r1, #4
 800ccfa:	6021      	str	r1, [r4, #0]
 800ccfc:	d04b      	beq.n	800cd96 <_printf_i+0x1a6>
 800ccfe:	4616      	mov	r6, r2
 800cd00:	fbb5 f1f3 	udiv	r1, r5, r3
 800cd04:	fb03 5711 	mls	r7, r3, r1, r5
 800cd08:	5dc7      	ldrb	r7, [r0, r7]
 800cd0a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800cd0e:	462f      	mov	r7, r5
 800cd10:	42bb      	cmp	r3, r7
 800cd12:	460d      	mov	r5, r1
 800cd14:	d9f4      	bls.n	800cd00 <_printf_i+0x110>
 800cd16:	2b08      	cmp	r3, #8
 800cd18:	d10b      	bne.n	800cd32 <_printf_i+0x142>
 800cd1a:	6823      	ldr	r3, [r4, #0]
 800cd1c:	07df      	lsls	r7, r3, #31
 800cd1e:	d508      	bpl.n	800cd32 <_printf_i+0x142>
 800cd20:	6923      	ldr	r3, [r4, #16]
 800cd22:	6861      	ldr	r1, [r4, #4]
 800cd24:	4299      	cmp	r1, r3
 800cd26:	bfde      	ittt	le
 800cd28:	2330      	movle	r3, #48	@ 0x30
 800cd2a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800cd2e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800cd32:	1b92      	subs	r2, r2, r6
 800cd34:	6122      	str	r2, [r4, #16]
 800cd36:	f8cd a000 	str.w	sl, [sp]
 800cd3a:	464b      	mov	r3, r9
 800cd3c:	aa03      	add	r2, sp, #12
 800cd3e:	4621      	mov	r1, r4
 800cd40:	4640      	mov	r0, r8
 800cd42:	f7ff fee7 	bl	800cb14 <_printf_common>
 800cd46:	3001      	adds	r0, #1
 800cd48:	d14a      	bne.n	800cde0 <_printf_i+0x1f0>
 800cd4a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cd4e:	b004      	add	sp, #16
 800cd50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cd54:	6823      	ldr	r3, [r4, #0]
 800cd56:	f043 0320 	orr.w	r3, r3, #32
 800cd5a:	6023      	str	r3, [r4, #0]
 800cd5c:	4832      	ldr	r0, [pc, #200]	@ (800ce28 <_printf_i+0x238>)
 800cd5e:	2778      	movs	r7, #120	@ 0x78
 800cd60:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800cd64:	6823      	ldr	r3, [r4, #0]
 800cd66:	6831      	ldr	r1, [r6, #0]
 800cd68:	061f      	lsls	r7, r3, #24
 800cd6a:	f851 5b04 	ldr.w	r5, [r1], #4
 800cd6e:	d402      	bmi.n	800cd76 <_printf_i+0x186>
 800cd70:	065f      	lsls	r7, r3, #25
 800cd72:	bf48      	it	mi
 800cd74:	b2ad      	uxthmi	r5, r5
 800cd76:	6031      	str	r1, [r6, #0]
 800cd78:	07d9      	lsls	r1, r3, #31
 800cd7a:	bf44      	itt	mi
 800cd7c:	f043 0320 	orrmi.w	r3, r3, #32
 800cd80:	6023      	strmi	r3, [r4, #0]
 800cd82:	b11d      	cbz	r5, 800cd8c <_printf_i+0x19c>
 800cd84:	2310      	movs	r3, #16
 800cd86:	e7ad      	b.n	800cce4 <_printf_i+0xf4>
 800cd88:	4826      	ldr	r0, [pc, #152]	@ (800ce24 <_printf_i+0x234>)
 800cd8a:	e7e9      	b.n	800cd60 <_printf_i+0x170>
 800cd8c:	6823      	ldr	r3, [r4, #0]
 800cd8e:	f023 0320 	bic.w	r3, r3, #32
 800cd92:	6023      	str	r3, [r4, #0]
 800cd94:	e7f6      	b.n	800cd84 <_printf_i+0x194>
 800cd96:	4616      	mov	r6, r2
 800cd98:	e7bd      	b.n	800cd16 <_printf_i+0x126>
 800cd9a:	6833      	ldr	r3, [r6, #0]
 800cd9c:	6825      	ldr	r5, [r4, #0]
 800cd9e:	6961      	ldr	r1, [r4, #20]
 800cda0:	1d18      	adds	r0, r3, #4
 800cda2:	6030      	str	r0, [r6, #0]
 800cda4:	062e      	lsls	r6, r5, #24
 800cda6:	681b      	ldr	r3, [r3, #0]
 800cda8:	d501      	bpl.n	800cdae <_printf_i+0x1be>
 800cdaa:	6019      	str	r1, [r3, #0]
 800cdac:	e002      	b.n	800cdb4 <_printf_i+0x1c4>
 800cdae:	0668      	lsls	r0, r5, #25
 800cdb0:	d5fb      	bpl.n	800cdaa <_printf_i+0x1ba>
 800cdb2:	8019      	strh	r1, [r3, #0]
 800cdb4:	2300      	movs	r3, #0
 800cdb6:	6123      	str	r3, [r4, #16]
 800cdb8:	4616      	mov	r6, r2
 800cdba:	e7bc      	b.n	800cd36 <_printf_i+0x146>
 800cdbc:	6833      	ldr	r3, [r6, #0]
 800cdbe:	1d1a      	adds	r2, r3, #4
 800cdc0:	6032      	str	r2, [r6, #0]
 800cdc2:	681e      	ldr	r6, [r3, #0]
 800cdc4:	6862      	ldr	r2, [r4, #4]
 800cdc6:	2100      	movs	r1, #0
 800cdc8:	4630      	mov	r0, r6
 800cdca:	f7f3 fa01 	bl	80001d0 <memchr>
 800cdce:	b108      	cbz	r0, 800cdd4 <_printf_i+0x1e4>
 800cdd0:	1b80      	subs	r0, r0, r6
 800cdd2:	6060      	str	r0, [r4, #4]
 800cdd4:	6863      	ldr	r3, [r4, #4]
 800cdd6:	6123      	str	r3, [r4, #16]
 800cdd8:	2300      	movs	r3, #0
 800cdda:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cdde:	e7aa      	b.n	800cd36 <_printf_i+0x146>
 800cde0:	6923      	ldr	r3, [r4, #16]
 800cde2:	4632      	mov	r2, r6
 800cde4:	4649      	mov	r1, r9
 800cde6:	4640      	mov	r0, r8
 800cde8:	47d0      	blx	sl
 800cdea:	3001      	adds	r0, #1
 800cdec:	d0ad      	beq.n	800cd4a <_printf_i+0x15a>
 800cdee:	6823      	ldr	r3, [r4, #0]
 800cdf0:	079b      	lsls	r3, r3, #30
 800cdf2:	d413      	bmi.n	800ce1c <_printf_i+0x22c>
 800cdf4:	68e0      	ldr	r0, [r4, #12]
 800cdf6:	9b03      	ldr	r3, [sp, #12]
 800cdf8:	4298      	cmp	r0, r3
 800cdfa:	bfb8      	it	lt
 800cdfc:	4618      	movlt	r0, r3
 800cdfe:	e7a6      	b.n	800cd4e <_printf_i+0x15e>
 800ce00:	2301      	movs	r3, #1
 800ce02:	4632      	mov	r2, r6
 800ce04:	4649      	mov	r1, r9
 800ce06:	4640      	mov	r0, r8
 800ce08:	47d0      	blx	sl
 800ce0a:	3001      	adds	r0, #1
 800ce0c:	d09d      	beq.n	800cd4a <_printf_i+0x15a>
 800ce0e:	3501      	adds	r5, #1
 800ce10:	68e3      	ldr	r3, [r4, #12]
 800ce12:	9903      	ldr	r1, [sp, #12]
 800ce14:	1a5b      	subs	r3, r3, r1
 800ce16:	42ab      	cmp	r3, r5
 800ce18:	dcf2      	bgt.n	800ce00 <_printf_i+0x210>
 800ce1a:	e7eb      	b.n	800cdf4 <_printf_i+0x204>
 800ce1c:	2500      	movs	r5, #0
 800ce1e:	f104 0619 	add.w	r6, r4, #25
 800ce22:	e7f5      	b.n	800ce10 <_printf_i+0x220>
 800ce24:	0800d50e 	.word	0x0800d50e
 800ce28:	0800d51f 	.word	0x0800d51f

0800ce2c <__sflush_r>:
 800ce2c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ce30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce34:	0716      	lsls	r6, r2, #28
 800ce36:	4605      	mov	r5, r0
 800ce38:	460c      	mov	r4, r1
 800ce3a:	d454      	bmi.n	800cee6 <__sflush_r+0xba>
 800ce3c:	684b      	ldr	r3, [r1, #4]
 800ce3e:	2b00      	cmp	r3, #0
 800ce40:	dc02      	bgt.n	800ce48 <__sflush_r+0x1c>
 800ce42:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	dd48      	ble.n	800ceda <__sflush_r+0xae>
 800ce48:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ce4a:	2e00      	cmp	r6, #0
 800ce4c:	d045      	beq.n	800ceda <__sflush_r+0xae>
 800ce4e:	2300      	movs	r3, #0
 800ce50:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ce54:	682f      	ldr	r7, [r5, #0]
 800ce56:	6a21      	ldr	r1, [r4, #32]
 800ce58:	602b      	str	r3, [r5, #0]
 800ce5a:	d030      	beq.n	800cebe <__sflush_r+0x92>
 800ce5c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ce5e:	89a3      	ldrh	r3, [r4, #12]
 800ce60:	0759      	lsls	r1, r3, #29
 800ce62:	d505      	bpl.n	800ce70 <__sflush_r+0x44>
 800ce64:	6863      	ldr	r3, [r4, #4]
 800ce66:	1ad2      	subs	r2, r2, r3
 800ce68:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ce6a:	b10b      	cbz	r3, 800ce70 <__sflush_r+0x44>
 800ce6c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ce6e:	1ad2      	subs	r2, r2, r3
 800ce70:	2300      	movs	r3, #0
 800ce72:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ce74:	6a21      	ldr	r1, [r4, #32]
 800ce76:	4628      	mov	r0, r5
 800ce78:	47b0      	blx	r6
 800ce7a:	1c43      	adds	r3, r0, #1
 800ce7c:	89a3      	ldrh	r3, [r4, #12]
 800ce7e:	d106      	bne.n	800ce8e <__sflush_r+0x62>
 800ce80:	6829      	ldr	r1, [r5, #0]
 800ce82:	291d      	cmp	r1, #29
 800ce84:	d82b      	bhi.n	800cede <__sflush_r+0xb2>
 800ce86:	4a2a      	ldr	r2, [pc, #168]	@ (800cf30 <__sflush_r+0x104>)
 800ce88:	40ca      	lsrs	r2, r1
 800ce8a:	07d6      	lsls	r6, r2, #31
 800ce8c:	d527      	bpl.n	800cede <__sflush_r+0xb2>
 800ce8e:	2200      	movs	r2, #0
 800ce90:	6062      	str	r2, [r4, #4]
 800ce92:	04d9      	lsls	r1, r3, #19
 800ce94:	6922      	ldr	r2, [r4, #16]
 800ce96:	6022      	str	r2, [r4, #0]
 800ce98:	d504      	bpl.n	800cea4 <__sflush_r+0x78>
 800ce9a:	1c42      	adds	r2, r0, #1
 800ce9c:	d101      	bne.n	800cea2 <__sflush_r+0x76>
 800ce9e:	682b      	ldr	r3, [r5, #0]
 800cea0:	b903      	cbnz	r3, 800cea4 <__sflush_r+0x78>
 800cea2:	6560      	str	r0, [r4, #84]	@ 0x54
 800cea4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cea6:	602f      	str	r7, [r5, #0]
 800cea8:	b1b9      	cbz	r1, 800ceda <__sflush_r+0xae>
 800ceaa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ceae:	4299      	cmp	r1, r3
 800ceb0:	d002      	beq.n	800ceb8 <__sflush_r+0x8c>
 800ceb2:	4628      	mov	r0, r5
 800ceb4:	f7ff fa9c 	bl	800c3f0 <_free_r>
 800ceb8:	2300      	movs	r3, #0
 800ceba:	6363      	str	r3, [r4, #52]	@ 0x34
 800cebc:	e00d      	b.n	800ceda <__sflush_r+0xae>
 800cebe:	2301      	movs	r3, #1
 800cec0:	4628      	mov	r0, r5
 800cec2:	47b0      	blx	r6
 800cec4:	4602      	mov	r2, r0
 800cec6:	1c50      	adds	r0, r2, #1
 800cec8:	d1c9      	bne.n	800ce5e <__sflush_r+0x32>
 800ceca:	682b      	ldr	r3, [r5, #0]
 800cecc:	2b00      	cmp	r3, #0
 800cece:	d0c6      	beq.n	800ce5e <__sflush_r+0x32>
 800ced0:	2b1d      	cmp	r3, #29
 800ced2:	d001      	beq.n	800ced8 <__sflush_r+0xac>
 800ced4:	2b16      	cmp	r3, #22
 800ced6:	d11e      	bne.n	800cf16 <__sflush_r+0xea>
 800ced8:	602f      	str	r7, [r5, #0]
 800ceda:	2000      	movs	r0, #0
 800cedc:	e022      	b.n	800cf24 <__sflush_r+0xf8>
 800cede:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cee2:	b21b      	sxth	r3, r3
 800cee4:	e01b      	b.n	800cf1e <__sflush_r+0xf2>
 800cee6:	690f      	ldr	r7, [r1, #16]
 800cee8:	2f00      	cmp	r7, #0
 800ceea:	d0f6      	beq.n	800ceda <__sflush_r+0xae>
 800ceec:	0793      	lsls	r3, r2, #30
 800ceee:	680e      	ldr	r6, [r1, #0]
 800cef0:	bf08      	it	eq
 800cef2:	694b      	ldreq	r3, [r1, #20]
 800cef4:	600f      	str	r7, [r1, #0]
 800cef6:	bf18      	it	ne
 800cef8:	2300      	movne	r3, #0
 800cefa:	eba6 0807 	sub.w	r8, r6, r7
 800cefe:	608b      	str	r3, [r1, #8]
 800cf00:	f1b8 0f00 	cmp.w	r8, #0
 800cf04:	dde9      	ble.n	800ceda <__sflush_r+0xae>
 800cf06:	6a21      	ldr	r1, [r4, #32]
 800cf08:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800cf0a:	4643      	mov	r3, r8
 800cf0c:	463a      	mov	r2, r7
 800cf0e:	4628      	mov	r0, r5
 800cf10:	47b0      	blx	r6
 800cf12:	2800      	cmp	r0, #0
 800cf14:	dc08      	bgt.n	800cf28 <__sflush_r+0xfc>
 800cf16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cf1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cf1e:	81a3      	strh	r3, [r4, #12]
 800cf20:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cf24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf28:	4407      	add	r7, r0
 800cf2a:	eba8 0800 	sub.w	r8, r8, r0
 800cf2e:	e7e7      	b.n	800cf00 <__sflush_r+0xd4>
 800cf30:	20400001 	.word	0x20400001

0800cf34 <_fflush_r>:
 800cf34:	b538      	push	{r3, r4, r5, lr}
 800cf36:	690b      	ldr	r3, [r1, #16]
 800cf38:	4605      	mov	r5, r0
 800cf3a:	460c      	mov	r4, r1
 800cf3c:	b913      	cbnz	r3, 800cf44 <_fflush_r+0x10>
 800cf3e:	2500      	movs	r5, #0
 800cf40:	4628      	mov	r0, r5
 800cf42:	bd38      	pop	{r3, r4, r5, pc}
 800cf44:	b118      	cbz	r0, 800cf4e <_fflush_r+0x1a>
 800cf46:	6a03      	ldr	r3, [r0, #32]
 800cf48:	b90b      	cbnz	r3, 800cf4e <_fflush_r+0x1a>
 800cf4a:	f7fe ffb5 	bl	800beb8 <__sinit>
 800cf4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	d0f3      	beq.n	800cf3e <_fflush_r+0xa>
 800cf56:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800cf58:	07d0      	lsls	r0, r2, #31
 800cf5a:	d404      	bmi.n	800cf66 <_fflush_r+0x32>
 800cf5c:	0599      	lsls	r1, r3, #22
 800cf5e:	d402      	bmi.n	800cf66 <_fflush_r+0x32>
 800cf60:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cf62:	f7ff fa34 	bl	800c3ce <__retarget_lock_acquire_recursive>
 800cf66:	4628      	mov	r0, r5
 800cf68:	4621      	mov	r1, r4
 800cf6a:	f7ff ff5f 	bl	800ce2c <__sflush_r>
 800cf6e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cf70:	07da      	lsls	r2, r3, #31
 800cf72:	4605      	mov	r5, r0
 800cf74:	d4e4      	bmi.n	800cf40 <_fflush_r+0xc>
 800cf76:	89a3      	ldrh	r3, [r4, #12]
 800cf78:	059b      	lsls	r3, r3, #22
 800cf7a:	d4e1      	bmi.n	800cf40 <_fflush_r+0xc>
 800cf7c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cf7e:	f7ff fa27 	bl	800c3d0 <__retarget_lock_release_recursive>
 800cf82:	e7dd      	b.n	800cf40 <_fflush_r+0xc>

0800cf84 <__swhatbuf_r>:
 800cf84:	b570      	push	{r4, r5, r6, lr}
 800cf86:	460c      	mov	r4, r1
 800cf88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cf8c:	2900      	cmp	r1, #0
 800cf8e:	b096      	sub	sp, #88	@ 0x58
 800cf90:	4615      	mov	r5, r2
 800cf92:	461e      	mov	r6, r3
 800cf94:	da0d      	bge.n	800cfb2 <__swhatbuf_r+0x2e>
 800cf96:	89a3      	ldrh	r3, [r4, #12]
 800cf98:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800cf9c:	f04f 0100 	mov.w	r1, #0
 800cfa0:	bf14      	ite	ne
 800cfa2:	2340      	movne	r3, #64	@ 0x40
 800cfa4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800cfa8:	2000      	movs	r0, #0
 800cfaa:	6031      	str	r1, [r6, #0]
 800cfac:	602b      	str	r3, [r5, #0]
 800cfae:	b016      	add	sp, #88	@ 0x58
 800cfb0:	bd70      	pop	{r4, r5, r6, pc}
 800cfb2:	466a      	mov	r2, sp
 800cfb4:	f000 f862 	bl	800d07c <_fstat_r>
 800cfb8:	2800      	cmp	r0, #0
 800cfba:	dbec      	blt.n	800cf96 <__swhatbuf_r+0x12>
 800cfbc:	9901      	ldr	r1, [sp, #4]
 800cfbe:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800cfc2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800cfc6:	4259      	negs	r1, r3
 800cfc8:	4159      	adcs	r1, r3
 800cfca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800cfce:	e7eb      	b.n	800cfa8 <__swhatbuf_r+0x24>

0800cfd0 <__smakebuf_r>:
 800cfd0:	898b      	ldrh	r3, [r1, #12]
 800cfd2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cfd4:	079d      	lsls	r5, r3, #30
 800cfd6:	4606      	mov	r6, r0
 800cfd8:	460c      	mov	r4, r1
 800cfda:	d507      	bpl.n	800cfec <__smakebuf_r+0x1c>
 800cfdc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800cfe0:	6023      	str	r3, [r4, #0]
 800cfe2:	6123      	str	r3, [r4, #16]
 800cfe4:	2301      	movs	r3, #1
 800cfe6:	6163      	str	r3, [r4, #20]
 800cfe8:	b003      	add	sp, #12
 800cfea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cfec:	ab01      	add	r3, sp, #4
 800cfee:	466a      	mov	r2, sp
 800cff0:	f7ff ffc8 	bl	800cf84 <__swhatbuf_r>
 800cff4:	9f00      	ldr	r7, [sp, #0]
 800cff6:	4605      	mov	r5, r0
 800cff8:	4639      	mov	r1, r7
 800cffa:	4630      	mov	r0, r6
 800cffc:	f7ff fa64 	bl	800c4c8 <_malloc_r>
 800d000:	b948      	cbnz	r0, 800d016 <__smakebuf_r+0x46>
 800d002:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d006:	059a      	lsls	r2, r3, #22
 800d008:	d4ee      	bmi.n	800cfe8 <__smakebuf_r+0x18>
 800d00a:	f023 0303 	bic.w	r3, r3, #3
 800d00e:	f043 0302 	orr.w	r3, r3, #2
 800d012:	81a3      	strh	r3, [r4, #12]
 800d014:	e7e2      	b.n	800cfdc <__smakebuf_r+0xc>
 800d016:	89a3      	ldrh	r3, [r4, #12]
 800d018:	6020      	str	r0, [r4, #0]
 800d01a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d01e:	81a3      	strh	r3, [r4, #12]
 800d020:	9b01      	ldr	r3, [sp, #4]
 800d022:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d026:	b15b      	cbz	r3, 800d040 <__smakebuf_r+0x70>
 800d028:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d02c:	4630      	mov	r0, r6
 800d02e:	f000 f837 	bl	800d0a0 <_isatty_r>
 800d032:	b128      	cbz	r0, 800d040 <__smakebuf_r+0x70>
 800d034:	89a3      	ldrh	r3, [r4, #12]
 800d036:	f023 0303 	bic.w	r3, r3, #3
 800d03a:	f043 0301 	orr.w	r3, r3, #1
 800d03e:	81a3      	strh	r3, [r4, #12]
 800d040:	89a3      	ldrh	r3, [r4, #12]
 800d042:	431d      	orrs	r5, r3
 800d044:	81a5      	strh	r5, [r4, #12]
 800d046:	e7cf      	b.n	800cfe8 <__smakebuf_r+0x18>

0800d048 <memmove>:
 800d048:	4288      	cmp	r0, r1
 800d04a:	b510      	push	{r4, lr}
 800d04c:	eb01 0402 	add.w	r4, r1, r2
 800d050:	d902      	bls.n	800d058 <memmove+0x10>
 800d052:	4284      	cmp	r4, r0
 800d054:	4623      	mov	r3, r4
 800d056:	d807      	bhi.n	800d068 <memmove+0x20>
 800d058:	1e43      	subs	r3, r0, #1
 800d05a:	42a1      	cmp	r1, r4
 800d05c:	d008      	beq.n	800d070 <memmove+0x28>
 800d05e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d062:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d066:	e7f8      	b.n	800d05a <memmove+0x12>
 800d068:	4402      	add	r2, r0
 800d06a:	4601      	mov	r1, r0
 800d06c:	428a      	cmp	r2, r1
 800d06e:	d100      	bne.n	800d072 <memmove+0x2a>
 800d070:	bd10      	pop	{r4, pc}
 800d072:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d076:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d07a:	e7f7      	b.n	800d06c <memmove+0x24>

0800d07c <_fstat_r>:
 800d07c:	b538      	push	{r3, r4, r5, lr}
 800d07e:	4d07      	ldr	r5, [pc, #28]	@ (800d09c <_fstat_r+0x20>)
 800d080:	2300      	movs	r3, #0
 800d082:	4604      	mov	r4, r0
 800d084:	4608      	mov	r0, r1
 800d086:	4611      	mov	r1, r2
 800d088:	602b      	str	r3, [r5, #0]
 800d08a:	f7f5 f824 	bl	80020d6 <_fstat>
 800d08e:	1c43      	adds	r3, r0, #1
 800d090:	d102      	bne.n	800d098 <_fstat_r+0x1c>
 800d092:	682b      	ldr	r3, [r5, #0]
 800d094:	b103      	cbz	r3, 800d098 <_fstat_r+0x1c>
 800d096:	6023      	str	r3, [r4, #0]
 800d098:	bd38      	pop	{r3, r4, r5, pc}
 800d09a:	bf00      	nop
 800d09c:	20009fa8 	.word	0x20009fa8

0800d0a0 <_isatty_r>:
 800d0a0:	b538      	push	{r3, r4, r5, lr}
 800d0a2:	4d06      	ldr	r5, [pc, #24]	@ (800d0bc <_isatty_r+0x1c>)
 800d0a4:	2300      	movs	r3, #0
 800d0a6:	4604      	mov	r4, r0
 800d0a8:	4608      	mov	r0, r1
 800d0aa:	602b      	str	r3, [r5, #0]
 800d0ac:	f7f5 f823 	bl	80020f6 <_isatty>
 800d0b0:	1c43      	adds	r3, r0, #1
 800d0b2:	d102      	bne.n	800d0ba <_isatty_r+0x1a>
 800d0b4:	682b      	ldr	r3, [r5, #0]
 800d0b6:	b103      	cbz	r3, 800d0ba <_isatty_r+0x1a>
 800d0b8:	6023      	str	r3, [r4, #0]
 800d0ba:	bd38      	pop	{r3, r4, r5, pc}
 800d0bc:	20009fa8 	.word	0x20009fa8

0800d0c0 <_sbrk_r>:
 800d0c0:	b538      	push	{r3, r4, r5, lr}
 800d0c2:	4d06      	ldr	r5, [pc, #24]	@ (800d0dc <_sbrk_r+0x1c>)
 800d0c4:	2300      	movs	r3, #0
 800d0c6:	4604      	mov	r4, r0
 800d0c8:	4608      	mov	r0, r1
 800d0ca:	602b      	str	r3, [r5, #0]
 800d0cc:	f7f5 f82c 	bl	8002128 <_sbrk>
 800d0d0:	1c43      	adds	r3, r0, #1
 800d0d2:	d102      	bne.n	800d0da <_sbrk_r+0x1a>
 800d0d4:	682b      	ldr	r3, [r5, #0]
 800d0d6:	b103      	cbz	r3, 800d0da <_sbrk_r+0x1a>
 800d0d8:	6023      	str	r3, [r4, #0]
 800d0da:	bd38      	pop	{r3, r4, r5, pc}
 800d0dc:	20009fa8 	.word	0x20009fa8

0800d0e0 <_realloc_r>:
 800d0e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d0e4:	4607      	mov	r7, r0
 800d0e6:	4614      	mov	r4, r2
 800d0e8:	460d      	mov	r5, r1
 800d0ea:	b921      	cbnz	r1, 800d0f6 <_realloc_r+0x16>
 800d0ec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d0f0:	4611      	mov	r1, r2
 800d0f2:	f7ff b9e9 	b.w	800c4c8 <_malloc_r>
 800d0f6:	b92a      	cbnz	r2, 800d104 <_realloc_r+0x24>
 800d0f8:	f7ff f97a 	bl	800c3f0 <_free_r>
 800d0fc:	4625      	mov	r5, r4
 800d0fe:	4628      	mov	r0, r5
 800d100:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d104:	f000 f81a 	bl	800d13c <_malloc_usable_size_r>
 800d108:	4284      	cmp	r4, r0
 800d10a:	4606      	mov	r6, r0
 800d10c:	d802      	bhi.n	800d114 <_realloc_r+0x34>
 800d10e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d112:	d8f4      	bhi.n	800d0fe <_realloc_r+0x1e>
 800d114:	4621      	mov	r1, r4
 800d116:	4638      	mov	r0, r7
 800d118:	f7ff f9d6 	bl	800c4c8 <_malloc_r>
 800d11c:	4680      	mov	r8, r0
 800d11e:	b908      	cbnz	r0, 800d124 <_realloc_r+0x44>
 800d120:	4645      	mov	r5, r8
 800d122:	e7ec      	b.n	800d0fe <_realloc_r+0x1e>
 800d124:	42b4      	cmp	r4, r6
 800d126:	4622      	mov	r2, r4
 800d128:	4629      	mov	r1, r5
 800d12a:	bf28      	it	cs
 800d12c:	4632      	movcs	r2, r6
 800d12e:	f7ff f950 	bl	800c3d2 <memcpy>
 800d132:	4629      	mov	r1, r5
 800d134:	4638      	mov	r0, r7
 800d136:	f7ff f95b 	bl	800c3f0 <_free_r>
 800d13a:	e7f1      	b.n	800d120 <_realloc_r+0x40>

0800d13c <_malloc_usable_size_r>:
 800d13c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d140:	1f18      	subs	r0, r3, #4
 800d142:	2b00      	cmp	r3, #0
 800d144:	bfbc      	itt	lt
 800d146:	580b      	ldrlt	r3, [r1, r0]
 800d148:	18c0      	addlt	r0, r0, r3
 800d14a:	4770      	bx	lr

0800d14c <_init>:
 800d14c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d14e:	bf00      	nop
 800d150:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d152:	bc08      	pop	{r3}
 800d154:	469e      	mov	lr, r3
 800d156:	4770      	bx	lr

0800d158 <_fini>:
 800d158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d15a:	bf00      	nop
 800d15c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d15e:	bc08      	pop	{r3}
 800d160:	469e      	mov	lr, r3
 800d162:	4770      	bx	lr
