#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Dec 29 23:51:22 2023
# Process ID: 6204
# Current directory: D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.runs/synth_1
# Command line: vivado.exe -log DemoTop.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DemoTop.tcl
# Log file: D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.runs/synth_1/DemoTop.vds
# Journal file: D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source DemoTop.tcl -notrace
Command: synth_design -top DemoTop -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26500 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 340.586 ; gain = 100.410
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DemoTop' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v:23]
INFO: [Synth 8-638] synthesizing module 'clock_frequency_divider' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/imports/new/clock_frequency_divider.v:23]
	Parameter period1 bound to: 650 - type: integer 
	Parameter period2 bound to: 10000000 - type: integer 
	Parameter period3 bound to: 500000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_frequency_divider' (1#1) [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/imports/new/clock_frequency_divider.v:23]
INFO: [Synth 8-638] synthesizing module 'modeSwitcher' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/new/modeSwitcher.v:23]
INFO: [Synth 8-256] done synthesizing module 'modeSwitcher' (2#1) [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/new/modeSwitcher.v:23]
INFO: [Synth 8-638] synthesizing module 'modeJudger' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/new/modeJudger.v:1]
	Parameter user bound to: 1'b1 
	Parameter script bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'modeJudger' (3#1) [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/new/modeJudger.v:1]
INFO: [Synth 8-638] synthesizing module 'seven_segment_tube' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/new/seven_segment_tube.v:45]
	Parameter tub1 bound to: 4'b0001 
	Parameter tub2 bound to: 4'b1000 
	Parameter tub3 bound to: 4'b0100 
	Parameter tub4 bound to: 4'b0010 
INFO: [Synth 8-155] case statement is not full and has no default [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/new/seven_segment_tube.v:65]
INFO: [Synth 8-155] case statement is not full and has no default [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/new/seven_segment_tube.v:116]
INFO: [Synth 8-256] done synthesizing module 'seven_segment_tube' (4#1) [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/new/seven_segment_tube.v:45]
INFO: [Synth 8-638] synthesizing module 'Output' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/imports/new/Output_Module.v:23]
	Parameter S_start bound to: 3'b000 
	Parameter S_end bound to: 3'b001 
	Parameter S_action bound to: 3'b010 
	Parameter S_target bound to: 3'b011 
INFO: [Synth 8-155] case statement is not full and has no default [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/imports/new/Output_Module.v:44]
WARNING: [Synth 8-567] referenced signal 'led' should be on the sensitivity list [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/imports/new/Output_Module.v:43]
INFO: [Synth 8-256] done synthesizing module 'Output' (5#1) [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/imports/new/Output_Module.v:23]
INFO: [Synth 8-638] synthesizing module 'Receiver' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/imports/new/Input_Module.v:9]
INFO: [Synth 8-638] synthesizing module 'GetInfo' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/imports/new/Input_Module.v:87]
INFO: [Synth 8-256] done synthesizing module 'GetInfo' (6#1) [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/imports/new/Input_Module.v:87]
INFO: [Synth 8-256] done synthesizing module 'Receiver' (7#1) [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/imports/new/Input_Module.v:9]
WARNING: [Synth 8-350] instance 'receiver' of module 'Receiver' requires 8 connections, but only 5 given [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v:110]
INFO: [Synth 8-638] synthesizing module 'ScriptMode' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/imports/new/ScriptMode.v:5]
WARNING: [Synth 8-350] instance 'get' of module 'Receiver' requires 8 connections, but only 6 given [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/imports/new/ScriptMode.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/imports/new/ScriptMode.v:224]
INFO: [Synth 8-155] case statement is not full and has no default [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/imports/new/ScriptMode.v:231]
INFO: [Synth 8-256] done synthesizing module 'ScriptMode' (8#1) [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/imports/new/ScriptMode.v:5]
INFO: [Synth 8-638] synthesizing module 'ScriptMem' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMem.v:23]
INFO: [Synth 8-638] synthesizing module 'inst_ram' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.runs/synth_1/.Xil/Vivado-6204-DeLiAssistant/realtime/inst_ram_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'inst_ram' (9#1) [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.runs/synth_1/.Xil/Vivado-6204-DeLiAssistant/realtime/inst_ram_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ScriptMem' (10#1) [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMem.v:23]
INFO: [Synth 8-638] synthesizing module 'UART' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/new/UART.v:128]
INFO: [Synth 8-638] synthesizing module 'UARTTransmitter' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/new/UART.v:3]
INFO: [Synth 8-256] done synthesizing module 'UARTTransmitter' (11#1) [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/new/UART.v:3]
INFO: [Synth 8-638] synthesizing module 'UARTReceiver' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/new/UART.v:46]
INFO: [Synth 8-256] done synthesizing module 'UARTReceiver' (12#1) [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/new/UART.v:46]
INFO: [Synth 8-256] done synthesizing module 'UART' (13#1) [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/new/UART.v:128]
WARNING: [Synth 8-3848] Net led2 in module/entity DemoTop does not have driver. [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v:28]
WARNING: [Synth 8-3848] Net signal in module/entity DemoTop does not have driver. [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v:54]
INFO: [Synth 8-256] done synthesizing module 'DemoTop' (14#1) [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v:23]
WARNING: [Synth 8-3331] design ScriptMem has unconnected port reset
WARNING: [Synth 8-3331] design Output has unconnected port led[2]
WARNING: [Synth 8-3331] design GetInfo has unconnected port clk
WARNING: [Synth 8-3331] design GetInfo has unconnected port dataOut_ready
WARNING: [Synth 8-3331] design ScriptMode has unconnected port dataIn_ready
WARNING: [Synth 8-3331] design ScriptMode has unconnected port size[7]
WARNING: [Synth 8-3331] design ScriptMode has unconnected port size[6]
WARNING: [Synth 8-3331] design ScriptMode has unconnected port size[5]
WARNING: [Synth 8-3331] design ScriptMode has unconnected port size[4]
WARNING: [Synth 8-3331] design ScriptMode has unconnected port size[3]
WARNING: [Synth 8-3331] design ScriptMode has unconnected port size[2]
WARNING: [Synth 8-3331] design ScriptMode has unconnected port size[1]
WARNING: [Synth 8-3331] design ScriptMode has unconnected port size[0]
WARNING: [Synth 8-3331] design DemoTop has unconnected port led2[7]
WARNING: [Synth 8-3331] design DemoTop has unconnected port led2[6]
WARNING: [Synth 8-3331] design DemoTop has unconnected port led2[5]
WARNING: [Synth 8-3331] design DemoTop has unconnected port led2[4]
WARNING: [Synth 8-3331] design DemoTop has unconnected port led2[3]
WARNING: [Synth 8-3331] design DemoTop has unconnected port led2[2]
WARNING: [Synth 8-3331] design DemoTop has unconnected port led2[1]
WARNING: [Synth 8-3331] design DemoTop has unconnected port led2[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 392.574 ; gain = 152.398
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin func:led[3] to constant 0 [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v:101]
WARNING: [Synth 8-3295] tying undriven pin func:led[1] to constant 0 [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v:101]
WARNING: [Synth 8-3295] tying undriven pin func:led[0] to constant 0 [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/new/DemoTop.v:101]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 392.574 ; gain = 152.398
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.runs/synth_1/.Xil/Vivado-6204-DeLiAssistant/dcp1/inst_ram_in_context.xdc] for cell 'script_mem_module/ram_module'
Finished Parsing XDC File [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.runs/synth_1/.Xil/Vivado-6204-DeLiAssistant/dcp1/inst_ram_in_context.xdc] for cell 'script_mem_module/ram_module'
Parsing XDC File [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DemoTop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DemoTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 727.582 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 727.582 ; gain = 487.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 727.582 ; gain = 487.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for script_mem_module/ram_module. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 727.582 ; gain = 487.406
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "uart_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "slow_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tube_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'state1_reg[3:0]' into 'state2_reg[3:0]' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/new/seven_segment_tube.v:56]
WARNING: [Synth 8-6014] Unused sequential element state1_reg was removed.  [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/new/seven_segment_tube.v:56]
INFO: [Synth 8-5587] ROM size for "tub_control1" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "tub_control1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "signal" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "clk_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "movement1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "movement1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "moveCounter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "moveCounter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "start" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "start" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "pc" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element waitingCounter_reg was removed.  [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/imports/new/ScriptMode.v:253]
INFO: [Synth 8-5544] ROM "script_size" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element script_cnt_reg was removed.  [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMem.v:36]
INFO: [Synth 8-5544] ROM "spacing" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element spacing_reg was removed.  [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/new/UART.v:59]
WARNING: [Synth 8-6014] Unused sequential element clkCnt_reg was removed.  [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/new/UART.v:143]
WARNING: [Synth 8-327] inferring latch for variable 'dataIn_bits_reg' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/imports/new/Output_Module.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'n_state_reg' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/imports/new/Output_Module.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'size_reg' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/imports/new/Input_Module.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'pc_reg' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/imports/new/ScriptMode.v:337]
WARNING: [Synth 8-327] inferring latch for variable 'place_reg' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/imports/new/ScriptMode.v:345]
WARNING: [Synth 8-327] inferring latch for variable 'movement_reg' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/imports/new/ScriptMode.v:345]
WARNING: [Synth 8-327] inferring latch for variable 'pc1_reg' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/imports/new/ScriptMode.v:138]
WARNING: [Synth 8-327] inferring latch for variable 'func_reg' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/imports/new/ScriptMode.v:86]
WARNING: [Synth 8-327] inferring latch for variable 'op_code_reg' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/imports/new/ScriptMode.v:87]
WARNING: [Synth 8-327] inferring latch for variable 'i_num_reg' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/imports/new/ScriptMode.v:88]
WARNING: [Synth 8-327] inferring latch for variable 'i_sign_reg' [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/imports/new/ScriptMode.v:89]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 727.582 ; gain = 487.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 12    
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 31    
	   4 Input      8 Bit        Muxes := 6     
	  19 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 3     
	  11 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 6     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   3 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 11    
	   4 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	  11 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 49    
	   3 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 10    
	  11 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_frequency_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module modeSwitcher 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module modeJudger 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module seven_segment_tube 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 1     
	  19 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module Output 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 2     
Module Receiver 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ScriptMode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 6     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 13    
	   4 Input      8 Bit        Muxes := 3     
	  11 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 6     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 3     
	  11 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module ScriptMem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module UARTTransmitter 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module UARTReceiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module UART 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element waitingCounter_reg was removed.  [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/imports/new/ScriptMode.v:253]
INFO: [Synth 8-5546] ROM "clock/uart_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clock/count2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock/slow_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock/count3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock/tube_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tube/tub_control1" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element script_mem_module/script_cnt_reg was removed.  [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/new/ScriptMem.v:36]
WARNING: [Synth 8-6014] Unused sequential element uart_module/rx/spacing_reg was removed.  [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/new/UART.v:59]
WARNING: [Synth 8-6014] Unused sequential element uart_module/clkCnt_reg was removed.  [D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.srcs/sources_1/new/UART.v:143]
WARNING: [Synth 8-3917] design DemoTop has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design DemoTop has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design DemoTop has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design DemoTop has port led[4] driven by constant 0
WARNING: [Synth 8-3331] design Output has unconnected port led[2]
WARNING: [Synth 8-3331] design ScriptMode has unconnected port dataIn_ready
WARNING: [Synth 8-3331] design ScriptMode has unconnected port size[7]
WARNING: [Synth 8-3331] design ScriptMode has unconnected port size[6]
WARNING: [Synth 8-3331] design ScriptMode has unconnected port size[5]
WARNING: [Synth 8-3331] design ScriptMode has unconnected port size[4]
WARNING: [Synth 8-3331] design ScriptMode has unconnected port size[3]
WARNING: [Synth 8-3331] design ScriptMode has unconnected port size[2]
WARNING: [Synth 8-3331] design ScriptMode has unconnected port size[1]
WARNING: [Synth 8-3331] design ScriptMode has unconnected port size[0]
WARNING: [Synth 8-3331] design ScriptMode has unconnected port uart_clk_16
WARNING: [Synth 8-3331] design DemoTop has unconnected port led2[7]
WARNING: [Synth 8-3331] design DemoTop has unconnected port led2[6]
WARNING: [Synth 8-3331] design DemoTop has unconnected port led2[5]
WARNING: [Synth 8-3331] design DemoTop has unconnected port led2[4]
WARNING: [Synth 8-3331] design DemoTop has unconnected port led2[3]
WARNING: [Synth 8-3331] design DemoTop has unconnected port led2[2]
WARNING: [Synth 8-3331] design DemoTop has unconnected port led2[1]
WARNING: [Synth 8-3331] design DemoTop has unconnected port led2[0]
INFO: [Synth 8-3886] merging instance 'scriptMode/judge_reg[30]' (FDRE) to 'scriptMode/judge_reg[31]'
INFO: [Synth 8-3886] merging instance 'scriptMode/judge_reg[31]' (FDRE) to 'scriptMode/judge_reg[29]'
INFO: [Synth 8-3886] merging instance 'scriptMode/judge_reg[29]' (FDRE) to 'scriptMode/judge_reg[28]'
INFO: [Synth 8-3886] merging instance 'scriptMode/judge_reg[28]' (FDRE) to 'scriptMode/judge_reg[27]'
INFO: [Synth 8-3886] merging instance 'scriptMode/judge_reg[27]' (FDRE) to 'scriptMode/judge_reg[26]'
INFO: [Synth 8-3886] merging instance 'scriptMode/judge_reg[26]' (FDRE) to 'scriptMode/judge_reg[25]'
INFO: [Synth 8-3886] merging instance 'scriptMode/judge_reg[25]' (FDRE) to 'scriptMode/judge_reg[24]'
INFO: [Synth 8-3886] merging instance 'scriptMode/judge_reg[24]' (FDRE) to 'scriptMode/judge_reg[23]'
INFO: [Synth 8-3886] merging instance 'scriptMode/judge_reg[23]' (FDRE) to 'scriptMode/judge_reg[22]'
INFO: [Synth 8-3886] merging instance 'scriptMode/judge_reg[22]' (FDRE) to 'scriptMode/judge_reg[21]'
INFO: [Synth 8-3886] merging instance 'scriptMode/judge_reg[21]' (FDRE) to 'scriptMode/judge_reg[20]'
INFO: [Synth 8-3886] merging instance 'scriptMode/judge_reg[20]' (FDRE) to 'scriptMode/judge_reg[19]'
INFO: [Synth 8-3886] merging instance 'scriptMode/judge_reg[19]' (FDRE) to 'scriptMode/judge_reg[18]'
INFO: [Synth 8-3886] merging instance 'scriptMode/judge_reg[18]' (FDRE) to 'scriptMode/judge_reg[17]'
INFO: [Synth 8-3886] merging instance 'scriptMode/judge_reg[17]' (FDRE) to 'scriptMode/judge_reg[16]'
INFO: [Synth 8-3886] merging instance 'scriptMode/judge_reg[16]' (FDRE) to 'scriptMode/judge_reg[15]'
INFO: [Synth 8-3886] merging instance 'scriptMode/judge_reg[15]' (FDRE) to 'scriptMode/judge_reg[14]'
INFO: [Synth 8-3886] merging instance 'scriptMode/judge_reg[14]' (FDRE) to 'scriptMode/judge_reg[13]'
INFO: [Synth 8-3886] merging instance 'scriptMode/judge_reg[13]' (FDRE) to 'scriptMode/judge_reg[12]'
INFO: [Synth 8-3886] merging instance 'scriptMode/judge_reg[12]' (FDRE) to 'scriptMode/judge_reg[11]'
INFO: [Synth 8-3886] merging instance 'scriptMode/judge_reg[11]' (FDRE) to 'scriptMode/judge_reg[10]'
INFO: [Synth 8-3886] merging instance 'scriptMode/judge_reg[10]' (FDRE) to 'scriptMode/judge_reg[9]'
INFO: [Synth 8-3886] merging instance 'scriptMode/judge_reg[9]' (FDRE) to 'scriptMode/judge_reg[8]'
INFO: [Synth 8-3886] merging instance 'scriptMode/judge_reg[8]' (FDRE) to 'scriptMode/judge_reg[7]'
INFO: [Synth 8-3886] merging instance 'scriptMode/judge_reg[7]' (FDRE) to 'scriptMode/judge_reg[6]'
INFO: [Synth 8-3886] merging instance 'scriptMode/judge_reg[6]' (FDRE) to 'scriptMode/judge_reg[5]'
INFO: [Synth 8-3886] merging instance 'scriptMode/judge_reg[5]' (FDRE) to 'scriptMode/judge_reg[4]'
INFO: [Synth 8-3886] merging instance 'scriptMode/judge_reg[4]' (FDRE) to 'scriptMode/judge_reg[3]'
INFO: [Synth 8-3886] merging instance 'scriptMode/judge_reg[3]' (FDRE) to 'scriptMode/judge_reg[2]'
INFO: [Synth 8-3886] merging instance 'scriptMode/judge_reg[2]' (FDRE) to 'scriptMode/judge_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scriptMode/judge_reg[1] )
INFO: [Synth 8-3886] merging instance 'scriptMode/target_prev_reg[8]' (FDRE) to 'scriptMode/target_prev_reg[9]'
INFO: [Synth 8-3886] merging instance 'scriptMode/target_prev_reg[9]' (FDRE) to 'scriptMode/target_prev_reg[10]'
INFO: [Synth 8-3886] merging instance 'scriptMode/target_prev_reg[10]' (FDRE) to 'scriptMode/target_prev_reg[11]'
INFO: [Synth 8-3886] merging instance 'scriptMode/target_prev_reg[11]' (FDRE) to 'scriptMode/target_prev_reg[12]'
INFO: [Synth 8-3886] merging instance 'scriptMode/target_prev_reg[12]' (FDRE) to 'scriptMode/target_prev_reg[13]'
INFO: [Synth 8-3886] merging instance 'scriptMode/target_prev_reg[13]' (FDRE) to 'scriptMode/target_prev_reg[14]'
INFO: [Synth 8-3886] merging instance 'scriptMode/target_prev_reg[14]' (FDRE) to 'scriptMode/target_prev_reg[15]'
INFO: [Synth 8-3886] merging instance 'scriptMode/target_prev_reg[15]' (FDRE) to 'scriptMode/target_prev_reg[16]'
INFO: [Synth 8-3886] merging instance 'scriptMode/target_prev_reg[16]' (FDRE) to 'scriptMode/target_prev_reg[17]'
INFO: [Synth 8-3886] merging instance 'scriptMode/target_prev_reg[17]' (FDRE) to 'scriptMode/target_prev_reg[18]'
INFO: [Synth 8-3886] merging instance 'scriptMode/target_prev_reg[18]' (FDRE) to 'scriptMode/target_prev_reg[19]'
INFO: [Synth 8-3886] merging instance 'scriptMode/target_prev_reg[19]' (FDRE) to 'scriptMode/target_prev_reg[20]'
INFO: [Synth 8-3886] merging instance 'scriptMode/target_prev_reg[20]' (FDRE) to 'scriptMode/target_prev_reg[21]'
INFO: [Synth 8-3886] merging instance 'scriptMode/target_prev_reg[21]' (FDRE) to 'scriptMode/target_prev_reg[22]'
INFO: [Synth 8-3886] merging instance 'scriptMode/target_prev_reg[22]' (FDRE) to 'scriptMode/target_prev_reg[23]'
INFO: [Synth 8-3886] merging instance 'scriptMode/target_prev_reg[23]' (FDRE) to 'scriptMode/target_prev_reg[24]'
INFO: [Synth 8-3886] merging instance 'scriptMode/target_prev_reg[24]' (FDRE) to 'scriptMode/target_prev_reg[25]'
INFO: [Synth 8-3886] merging instance 'scriptMode/target_prev_reg[25]' (FDRE) to 'scriptMode/target_prev_reg[26]'
INFO: [Synth 8-3886] merging instance 'scriptMode/target_prev_reg[26]' (FDRE) to 'scriptMode/target_prev_reg[27]'
INFO: [Synth 8-3886] merging instance 'scriptMode/target_prev_reg[27]' (FDRE) to 'scriptMode/target_prev_reg[28]'
INFO: [Synth 8-3886] merging instance 'scriptMode/target_prev_reg[28]' (FDRE) to 'scriptMode/target_prev_reg[29]'
INFO: [Synth 8-3886] merging instance 'scriptMode/target_prev_reg[29]' (FDRE) to 'scriptMode/target_prev_reg[30]'
INFO: [Synth 8-3886] merging instance 'scriptMode/target_prev_reg[30]' (FDRE) to 'scriptMode/target_prev_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scriptMode/target_prev_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scriptMode/out/n_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\func/n_state_reg[2] )
INFO: [Synth 8-3886] merging instance 'scriptMode/out/state_reg[2]' (FDC) to 'func/state_reg[2]'
INFO: [Synth 8-3886] merging instance 'tube/tub_control2_reg[0]' (FDE) to 'tube/tub_control1_reg[0]'
INFO: [Synth 8-3886] merging instance 'tube/tub_control2_reg[2]' (FDE) to 'tube/tub_control2_reg[3]'
INFO: [Synth 8-3886] merging instance 'tube/tub_control2_reg[5]' (FDE) to 'tube/tub_control2_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tube/tub_control2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tube/tub_control1_reg[0] )
WARNING: [Synth 8-3332] Sequential element (func/n_state_reg[2]) is unused and will be removed from module DemoTop.
WARNING: [Synth 8-3332] Sequential element (func/n_state_reg[1]) is unused and will be removed from module DemoTop.
WARNING: [Synth 8-3332] Sequential element (func/n_state_reg[0]) is unused and will be removed from module DemoTop.
WARNING: [Synth 8-3332] Sequential element (receiver/size_reg[7]) is unused and will be removed from module DemoTop.
WARNING: [Synth 8-3332] Sequential element (receiver/size_reg[6]) is unused and will be removed from module DemoTop.
WARNING: [Synth 8-3332] Sequential element (receiver/size_reg[5]) is unused and will be removed from module DemoTop.
WARNING: [Synth 8-3332] Sequential element (receiver/size_reg[4]) is unused and will be removed from module DemoTop.
WARNING: [Synth 8-3332] Sequential element (receiver/size_reg[3]) is unused and will be removed from module DemoTop.
WARNING: [Synth 8-3332] Sequential element (receiver/size_reg[2]) is unused and will be removed from module DemoTop.
WARNING: [Synth 8-3332] Sequential element (receiver/size_reg[1]) is unused and will be removed from module DemoTop.
WARNING: [Synth 8-3332] Sequential element (receiver/size_reg[0]) is unused and will be removed from module DemoTop.
WARNING: [Synth 8-3332] Sequential element (scriptMode/get/size_reg[7]) is unused and will be removed from module DemoTop.
WARNING: [Synth 8-3332] Sequential element (scriptMode/get/size_reg[6]) is unused and will be removed from module DemoTop.
WARNING: [Synth 8-3332] Sequential element (scriptMode/get/size_reg[5]) is unused and will be removed from module DemoTop.
WARNING: [Synth 8-3332] Sequential element (scriptMode/get/size_reg[4]) is unused and will be removed from module DemoTop.
WARNING: [Synth 8-3332] Sequential element (scriptMode/get/size_reg[3]) is unused and will be removed from module DemoTop.
WARNING: [Synth 8-3332] Sequential element (scriptMode/get/size_reg[2]) is unused and will be removed from module DemoTop.
WARNING: [Synth 8-3332] Sequential element (scriptMode/get/size_reg[1]) is unused and will be removed from module DemoTop.
WARNING: [Synth 8-3332] Sequential element (scriptMode/get/size_reg[0]) is unused and will be removed from module DemoTop.
WARNING: [Synth 8-3332] Sequential element (scriptMode/out/n_state_reg[2]) is unused and will be removed from module DemoTop.
WARNING: [Synth 8-3332] Sequential element (scriptMode/i_sign_reg[2]) is unused and will be removed from module DemoTop.
WARNING: [Synth 8-3332] Sequential element (scriptMode/target_prev_reg[31]) is unused and will be removed from module DemoTop.
WARNING: [Synth 8-3332] Sequential element (scriptMode/judge_reg[1]) is unused and will be removed from module DemoTop.
WARNING: [Synth 8-3332] Sequential element (scriptMode/judge_reg[0]) is unused and will be removed from module DemoTop.
WARNING: [Synth 8-3332] Sequential element (tube/tub_control2_reg[6]) is unused and will be removed from module DemoTop.
WARNING: [Synth 8-3332] Sequential element (tube/tub_control1_reg[0]) is unused and will be removed from module DemoTop.
WARNING: [Synth 8-3332] Sequential element (func/state_reg[2]) is unused and will be removed from module DemoTop.
INFO: [Synth 8-3886] merging instance 'scriptMode/get/signal_reg[2]' (FDE) to 'receiver/signal_reg[2]'
INFO: [Synth 8-3886] merging instance 'scriptMode/get/signal_reg[1]' (FDE) to 'receiver/signal_reg[1]'
INFO: [Synth 8-3886] merging instance 'scriptMode/get/signal_reg[3]' (FDE) to 'receiver/signal_reg[3]'
INFO: [Synth 8-3886] merging instance 'scriptMode/get/signal_reg[0]' (FDE) to 'receiver/signal_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\scriptMode/out/dataIn_bits_reg[7] )
WARNING: [Synth 8-3332] Sequential element (scriptMode/out/dataIn_bits_reg[7]) is unused and will be removed from module DemoTop.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 727.582 ; gain = 487.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-------------------+---------------+----------------+
|Module Name | RTL Object        | Depth x Width | Implemented As | 
+------------+-------------------+---------------+----------------+
|DemoTop     | tube/tub_control1 | 32x8          | LUT            | 
+------------+-------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 729.914 ; gain = 489.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 730.586 ; gain = 490.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 759.449 ; gain = 519.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 759.449 ; gain = 519.273
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 759.449 ; gain = 519.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 759.449 ; gain = 519.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 759.449 ; gain = 519.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 759.449 ; gain = 519.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 759.449 ; gain = 519.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |inst_ram      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |inst_ram |     1|
|2     |BUFG     |     4|
|3     |CARRY4   |    51|
|4     |LUT1     |    10|
|5     |LUT2     |    96|
|6     |LUT3     |    56|
|7     |LUT4     |    86|
|8     |LUT5     |    56|
|9     |LUT6     |   183|
|10    |FDCE     |     2|
|11    |FDPE     |     3|
|12    |FDRE     |   333|
|13    |FDSE     |     2|
|14    |LD       |    30|
|15    |LDC      |    31|
|16    |IBUF     |    16|
|17    |OBUF     |    33|
|18    |OBUFT    |     8|
+------+---------+------+

Report Instance Areas: 
+------+--------------------+------------------------+------+
|      |Instance            |Module                  |Cells |
+------+--------------------+------------------------+------+
|1     |top                 |                        |  1016|
|2     |  clock             |clock_frequency_divider |   133|
|3     |  func              |Output                  |    30|
|4     |  nolabel_line82    |modeJudger              |     7|
|5     |  receiver          |Receiver                |    12|
|6     |  scriptMode        |ScriptMode              |   548|
|7     |    out             |Output_0                |    65|
|8     |  script_mem_module |ScriptMem               |   101|
|9     |  tube              |seven_segment_tube      |    30|
|10    |  uart_module       |UART                    |    94|
|11    |    rx              |UARTReceiver            |    38|
|12    |    tx              |UARTTransmitter         |    32|
+------+--------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 759.449 ; gain = 519.273
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 71 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 759.449 ; gain = 184.266
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 759.449 ; gain = 519.273
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 128 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 61 instances were transformed.
  LD => LDCE: 30 instances
  LDC => LDCE: 31 instances

INFO: [Common 17-83] Releasing license: Synthesis
143 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 759.449 ; gain = 529.789
INFO: [Common 17-1381] The checkpoint 'D:/OWEN/Undergraduate/2Autumn/DigitalLogic/DL/HDL_Framework/GenshinKitchen.runs/synth_1/DemoTop.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DemoTop_utilization_synth.rpt -pb DemoTop_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 759.449 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec 29 23:51:59 2023...
