// Seed: 1951509006
module module_0 (
    input  wire id_0,
    output wand id_1,
    input  tri  id_2
);
endmodule
module module_1 #(
    parameter id_2 = 32'd59
) (
    input supply0 id_0,
    output supply1 id_1,
    input wire _id_2,
    input tri0 id_3
    , id_12,
    output wand id_4,
    input tri0 id_5,
    output wor id_6,
    input tri1 id_7,
    input wor id_8,
    output wand id_9,
    output tri1 id_10
);
  logic [id_2 : -1] id_13;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_8
  );
  assign modCall_1.id_0 = 0;
  parameter id_14 = 1;
  assign id_12 = -1'b0;
endmodule
