Return-Path: <stable+bounces-208340-lists+stable=lfdr.de@vger.kernel.org>
X-Original-To: lists+stable@lfdr.de
Delivered-To: lists+stable@lfdr.de
Received: from sea.lore.kernel.org (sea.lore.kernel.org [IPv6:2600:3c0a:e001:db::12fc:5321])
	by mail.lfdr.de (Postfix) with ESMTPS id A6EEFD1D99B
	for <lists+stable@lfdr.de>; Wed, 14 Jan 2026 10:38:52 +0100 (CET)
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by sea.lore.kernel.org (Postfix) with ESMTP id 5E5A33013E90
	for <lists+stable@lfdr.de>; Wed, 14 Jan 2026 09:33:33 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 03BCE3876BA;
	Wed, 14 Jan 2026 09:33:32 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (1024-bit key) header.d=uniontech.com header.i=@uniontech.com header.b="N0loMeOF"
X-Original-To: stable@vger.kernel.org
Received: from smtpbgsg1.qq.com (smtpbgsg1.qq.com [54.254.200.92])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id DEF4B36A037;
	Wed, 14 Jan 2026 09:33:28 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=54.254.200.92
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1768383211; cv=none; b=Rqp21jd27ANDu0FdmPs/pPUBCbKtaGzs7q+NShCNkeZrlYl4Y67azJcI8LIEHmoNaeokNHN1BscwozXIwGuBOw5V+hdHvMRtBk0nC1eSnATH+HLza+EraawBtNJQsXil5pBmhboXW6kk4AzsPKGme8pVFTtABvxz6rhScLsmYRI=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1768383211; c=relaxed/simple;
	bh=MsQlhrZALfGbcp76dMTKr1Ln5XiXJIPtiMEYAWnIxtg=;
	h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From:
	 In-Reply-To:Content-Type; b=Vt0IYin7KvS8605XxNAjWsi0vavFgMDia+LrDl4tadShPkz8jk85T04mXJs4BCPzeVvOxUVqC/WcofCv/80WwX35Ay16zoOq/ckPVDy2PqZ2q21UKOB4LFzGNsbwSBzfhBjZJLutpxylYPMTli41rQLonMzx0GH97YeqtS3y57M=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=uniontech.com; spf=pass smtp.mailfrom=uniontech.com; dkim=pass (1024-bit key) header.d=uniontech.com header.i=@uniontech.com header.b=N0loMeOF; arc=none smtp.client-ip=54.254.200.92
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=uniontech.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=uniontech.com
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=uniontech.com;
	s=onoh2408; t=1768383201;
	bh=CA2RHlMehdV2Z0mM+4WUwEaV48VdJ1buiG/AskLtcyI=;
	h=Message-ID:Date:MIME-Version:Subject:To:From;
	b=N0loMeOFntNZOioKPT1FutwMHvaX7vkBWC2q3Z+SiXzkhIR7G3qiVgDdMoB7FANI6
	 ooJ/xYVulPobZPQQvhNeoldfN2Cd9NcDTQjaG1MQ03fA4dVjwa7x52del4Jiy4WTJ9
	 POHvZOpGY+dB6Yl/EarDtOZ6rZn3qqUPxvr+YvYk=
X-QQ-mid: esmtpgz16t1768383059tb0e0a6e0
X-QQ-Originating-IP: OSsAxJDnBQfgvZbpiEVC0B27yjFxrlGyM41Yngjz7xY=
Received: from [192.168.15.210] ( [223.76.134.64])
	by bizesmtp.qq.com (ESMTP) with 
	id ; Wed, 14 Jan 2026 17:30:56 +0800 (CST)
X-QQ-SSF: 0000000000000000000000000000000
X-QQ-GoodBg: 1
X-BIZMAIL-ID: 15326127447143499045
EX-QQ-RecipientCnt: 20
Message-ID: <854F8049676DE623+1972dcba-7c5b-4a52-97ab-7a2f8e137671@uniontech.com>
Date: Wed, 14 Jan 2026 17:30:56 +0800
Precedence: bulk
X-Mailing-List: stable@vger.kernel.org
List-Id: <stable.vger.kernel.org>
List-Subscribe: <mailto:stable+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:stable+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH v6] PCI: loongson: Override PCIe bridge supported speeds
 for Loongson-3C6000 series
To: Manivannan Sadhasivam <mani@kernel.org>
Cc: Lorenzo Pieralisi <lpieralisi@kernel.org>,
 =?UTF-8?Q?Krzysztof_Wilczy=C5=84ski?= <kwilczynski@kernel.org>,
 Rob Herring <robh@kernel.org>, Bjorn Helgaas <bhelgaas@google.com>,
 niecheng1@uniontech.com, zhanjun@uniontech.com, guanwentao@uniontech.com,
 Kexy Biscuit <kexybiscuit@aosc.io>, linux-pci@vger.kernel.org,
 linux-kernel@vger.kernel.org, loongarch@lists.linux.dev,
 kernel@uniontech.com, =?UTF-8?Q?Ilpo_J=C3=A4rvinen?=
 <ilpo.jarvinen@linux.intel.com>, Lain Fearyncess Yang <fsf@live.com>,
 Ayden Meng <aydenmeng@yeah.net>, Mingcong Bai <jeffbai@aosc.io>,
 Xi Ruoyao <xry111@xry111.site>, stable@vger.kernel.org,
 Huacai Chen <chenhuacai@kernel.org>
References: <20260114-loongson-pci1-v6-1-ee8a18f5d242@uniontech.com>
 <vebnovol2s7cqigr3vq5kvapjsy7qiiusbtxqlq6qduxs4xxhk@afsqi4v3ur55>
Content-Language: en-US
From: Ziyao <liziyao@uniontech.com>
In-Reply-To: <vebnovol2s7cqigr3vq5kvapjsy7qiiusbtxqlq6qduxs4xxhk@afsqi4v3ur55>
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 7bit
X-QQ-SENDSIZE: 520
Feedback-ID: esmtpgz:uniontech.com:qybglogicsvrgz:qybglogicsvrgz6b-0
X-QQ-XMAILINFO: NC73hw1j+RKzHmY+hLAb14SnUGk8Cy+lh/I4M4Fljl72KepeGKnlzaXK
	x9dEhVt5pOEZgbjIkqG/fCVaYNGJujwj800vRbPzFCXcDWmSXCGmgkncPYIAXizHaOazONW
	8jIi0WRMrSd44jGqNxcDmFpZd0NxtmQmJ31lt+aLv2Dham8pAoTh9VTbtutkZzHKhccv68S
	/hUUkOv1EkokUpmruN5WMbedKQi2IEx8hW7GGv8OGS93BqrQp1OWKbRmQJU77hRufva0JXy
	3ZQRJDitrV8xd58Qqqj4pjcTYpgzEKu9gmBqLjib1330XdB/qm78sK3a6SBlF5FP4II7FDA
	9g+plYwiEwq80rfcO2/MbehRJWtGdzV3V/VW9H3kM2QCUCnkfbYYXZVycxGbUFDo+RVwbIC
	J+sJmR/EPdOPiYr+yIsvsUB6LARD+AguG1acxpNUbZ+6gLKRx3LEaU2YEfpLeACOj/873rq
	1Vqzc1artYUnqPZbcVK7j9rkmKwsXp+/5zoxGV5aba/i53sbevzf9s9ipnQXZjftd3KjnxU
	99kDNcRa1+Hhs7TEK+jbK01Qnz/1w9d2YQGOIjQ3RiZL31Wn/CXqzucx18DIehinrN11/lT
	imWqGOO9naZ4a/lpf8MfVmKfU33cbDnrozr+WxefXBv53Qoa7ZEpzpMsf+OlDpf/6rcwyVp
	qZ6o4RH4hQany7Tuu4r/mMML/pM899/BQ7h+H6h9vZ5Z9rPF0YxgAQi66uu49uS1BOiLwmB
	hSXJigIm4Yk+roh8erN3GSN7D3AThrj0nfttXekbeoi2+UKXUxgPFHYi3kT3qK1WZfivJcU
	H55FOfOFNiT4ehKF+HE4Tu5qMvdIwc6vD8NFvkiOr9yRbthH4F4IY11/GKFImffeSvwzgsJ
	jlkTmQY/Xm6Yj/0U7y8Ai4ZSPSxjhx05SDHUM5B2s9cWJbFbW16edOh3Afg1CnvgiTPS+uh
	6RjGnkNlZz04VcdRVPZXX4XovYYXzC0CGd2PJTlODWmg2XqKqCYL5Sih5NqfE9mXM2JCAgK
	NqQzRtGsyfKxVwLBIxhWszOFnyBTcsNYGHiGhWRvw1YjbdyPxv8pTOWx2cFquEL5NK6zNr6
	zJZz5T7k3z1rg/qdKyRVDI432cPgfUFbxt3AYdvgICI/oz1QOOVQHiJRjf3PEAmRGQhht1G
	LXGGDH2snKGIeiY=
X-QQ-XMRINFO: Mp0Kj//9VHAxzExpfF+O8yhSrljjwrznVg==
X-QQ-RECHKSPAM: 0



On 1/14/26 16:12, Manivannan Sadhasivam wrote:
> On Wed, Jan 14, 2026 at 10:05:45AM +0800, Ziyao Li via B4 Relay wrote:
>> From: Ziyao Li <liziyao@uniontech.com>
>>
>> Older steppings of the Loongson-3C6000 series incorrectly report the
>> supported link speeds on their PCIe bridges (device IDs 0x3c19, 0x3c29)
>> as only 2.5 GT/s, despite the upstream bus supporting speeds from
>> 2.5 GT/s up to 16 GT/s.
>>
>> As a result, since commit 774c71c52aa4 ("PCI/bwctrl: Enable only if more
>> than one speed is supported"), bwctrl will be disabled if there's only
>> one 2.5 GT/s value in vector `supported_speeds`.
>>
>> Also, the amdgpu driver reads the value by pcie_get_speed_cap() in
>> amdgpu_device_partner_bandwidth(), for its dynamic adjustment of PCIe
>> clocks and lanes in power management. We hope this can prevent similar
>> problems in future driver changes (similar checks may be implemented
>> in other GPU, storage controller, NIC, etc. drivers).
>>
>> Manually override the `supported_speeds` field for affected PCIe bridges
>> with those found on the upstream bus to correctly reflect the supported
>> link speeds.
>>
>> This patch was originally found from AOSC OS[1].
>>
>> Link: https://github.com/AOSC-Tracking/linux/pull/2 #1
>> Tested-by: Lain Fearyncess Yang <fsf@live.com>
>> Tested-by: Ayden Meng <aydenmeng@yeah.net>
>> Signed-off-by: Ayden Meng <aydenmeng@yeah.net>
>> Signed-off-by: Mingcong Bai <jeffbai@aosc.io>
>> [Xi Ruoyao: Fix falling through logic and add kernel log output.]
>> Signed-off-by: Xi Ruoyao <xry111@xry111.site>
>> Link: https://github.com/AOSC-Tracking/linux/commit/4392f441363abdf6fa0a0433d73175a17f493454
>> [Ziyao Li: move from drivers/pci/quirks.c to drivers/pci/controller/pci-loongson.c]
>> Signed-off-by: Ziyao Li <liziyao@uniontech.com>
>> Tested-by: Mingcong Bai <jeffbai@aosc.io>
>> Cc: stable@vger.kernel.org
>> Reviewed-by: Huacai Chen <chenhuacai@loongson.cn>
>> ---
>> Changes in v6:
>> - adjust commit message
>> - Link to v5: https://lore.kernel.org/r/20260113-loongson-pci1-v5-1-264c9b4a90ab@uniontech.com
>>
>> Changes in v5:
>> - style adjust
>> - Link to v4: https://lore.kernel.org/r/20260113-loongson-pci1-v4-1-1921d6479fe4@uniontech.com
>>
>> Changes in v4:
>> - rename subject
>> - use 0x3c19/0x3c29 instead of 3c19/3c29
>> - Link to v3: https://lore.kernel.org/r/20260109-loongson-pci1-v3-1-5ddc5ae3ba93@uniontech.com
>>
>> Changes in v3:
>> - Adjust commit message
>> - Make the program flow more intuitive
>> - Link to v2: https://lore.kernel.org/r/20260104-loongson-pci1-v2-1-d151e57b6ef8@uniontech.com
>>
>> Changes in v2:
>> - Link to v1: https://lore.kernel.org/r/20250822-loongson-pci1-v1-1-39aabbd11fbd@uniontech.com
>> - Move from arch/loongarch/pci/pci.c to drivers/pci/controller/pci-loongson.c
>> - Fix falling through logic and add kernel log output by Xi Ruoyao
>> ---
>>  drivers/pci/controller/pci-loongson.c | 36 +++++++++++++++++++++++++++++++++++
>>  1 file changed, 36 insertions(+)
>>
>> diff --git a/drivers/pci/controller/pci-loongson.c b/drivers/pci/controller/pci-loongson.c
>> index bc630ab8a283..a4250d7af1bf 100644
>> --- a/drivers/pci/controller/pci-loongson.c
>> +++ b/drivers/pci/controller/pci-loongson.c
>> @@ -176,6 +176,42 @@ static void loongson_pci_msi_quirk(struct pci_dev *dev)
>>  }
>>  DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_LOONGSON, DEV_LS7A_PCIE_PORT5, loongson_pci_msi_quirk);
>>  
>> +/*
>> + * Older steppings of the Loongson-3C6000 series incorrectly report the
>> + * supported link speeds on their PCIe bridges (device IDs 0x3c19,
>> + * 0x3c29) as only 2.5 GT/s, despite the upstream bus supporting speeds
>> + * from 2.5 GT/s up to 16 GT/s.
>> + */
>> +static void loongson_pci_bridge_speed_quirk(struct pci_dev *pdev)
>> +{
>> +	u8 old_supported_speeds = pdev->supported_speeds;
>> +
>> +	switch (pdev->bus->max_bus_speed) {
>> +	case PCIE_SPEED_16_0GT:
>> +		pdev->supported_speeds |= PCI_EXP_LNKCAP2_SLS_16_0GB;
>> +		fallthrough;
>> +	case PCIE_SPEED_8_0GT:
>> +		pdev->supported_speeds |= PCI_EXP_LNKCAP2_SLS_8_0GB;
>> +		fallthrough;
>> +	case PCIE_SPEED_5_0GT:
>> +		pdev->supported_speeds |= PCI_EXP_LNKCAP2_SLS_5_0GB;
>> +		fallthrough;
>> +	case PCIE_SPEED_2_5GT:
>> +		pdev->supported_speeds |= PCI_EXP_LNKCAP2_SLS_2_5GB;
>> +		break;
>> +	default:
>> +		pci_warn(pdev, "unexpected max bus speed");
> 
> Dumb question: Why can't you just copy the Root Port's 'supported_speeds'
> directly:
> 
> 	pdev->supported_speeds = pdev->bus->self->supported_speeds;
> 
> - Mani
> 

Although just copying pdev->bus->self->supported_speeds would be simpler.
We're concerned that this approach assumes the upstream port reports the
same capabilities as bridge, which may not always be the case in future
silicon revisions.

Our current conservative approach ensures we only enable speeds that are
physically supported by checking the actual max_bus_speed. For example,
if there's a future Loongson-3C7800 where the virtual bridge reports Gen4
support (16 GT/s) but the physical bridge only supports Gen3 (8 GT/s)

In this scenario, directly copying the upstream port's supported_speeds
would incorrectly report Gen4 support for the downstream bridge. The
current patch ensures we only set speed bits up to what the hardware
actually supports, based on the measured max_bus_speed. This seems
safer for future silicon.

>> +
>> +		return;
>> +	}
>> +
>> +	if (pdev->supported_speeds != old_supported_speeds)
>> +		pci_info(pdev, "fixing up supported link speeds: 0x%x => 0x%x",
>> +			 old_supported_speeds, pdev->supported_speeds);
>> +}
>> +DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_LOONGSON, 0x3c19, loongson_pci_bridge_speed_quirk);
>> +DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_LOONGSON, 0x3c29, loongson_pci_bridge_speed_quirk);
>> +
>>  static struct loongson_pci *pci_bus_to_loongson_pci(struct pci_bus *bus)
>>  {
>>  	struct pci_config_window *cfg;
>>
>> ---
>> base-commit: ea1013c1539270e372fc99854bc6e4d94eaeff66
>> change-id: 20250822-loongson-pci1-4ded0d78f1bb
>>
>> Best regards,
>> -- 
>> Ziyao Li <liziyao@uniontech.com>
>>
>>
> 



