m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dE:/Exercise/FPGA/v3edu/test05_ddr_user_ctrl/design/ddr3_hdmi.sim/sim_1/behav/modelsim
