#ifndef PANEL_AC264_P_3_A0004_T1_H
#define PANEL_AC264_P_3_A0004_T1_H

#define REGFLAG_CMD				0xFFFA
#define REGFLAG_DELAY			0xFFFC
#define REGFLAG_UDELAY			0xFFFB
#define REGFLAG_END_OF_TABLE	0xFFFD

/* Mode Config */
#define MODE_NUM                    3
#define RES_NUM                     (2)
#define MODE_MAPPING_RULE(x)        ((x) % (MODE_NUM))
static enum RES_SWITCH_TYPE res_switch_type = RES_SWITCH_NO_USE;

enum MODE_ID {
	FHD_SDC60 = 0,
	FHD_SDC90 = 1,
	FHD_SDC120 = 2,
};
enum SEED_MODE_ID {
	VIVID = 100,
	EXPERT = 101,
	NATURAL = 102,
};

struct LCM_setting_table {
	unsigned int cmd;
	unsigned int count;
	unsigned char para_list[256];
};

struct LCM_setting_table init_setting_60Hz[] = {
	// spr code
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x14}},
	{REGFLAG_CMD, 9, {0xA4,0x00,0x04,0x00,0x00,0x04,0x00,0x40,0x1A}},
	// ESD CHECK
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2, {0xC8,0x62}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x06}},
	{REGFLAG_CMD, 2, {0xA0,0x00}},
	// 1 Bit ESD Check-Burn Code
	{REGFLAG_CMD, 2, {0xC6,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2, {0xD2,0x05}},
	// DISABLE Gamma Page
	{REGFLAG_CMD, 9, {0xED,0xFF,0xFF,0xFF,0xF7,0xFF,0xFF,0xBF,0xFF}},
	{REGFLAG_CMD, 9, {0xEE,0xFE,0xEF,0xC1,0xE0,0x00,0xC0,0x01,0x00}},
	//1.Normal mode 1 60hz
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2, {0x81,0x02}},
	// corner on
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x17}},
	{REGFLAG_CMD, 2, {0xA0,0xCC}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4E}},
	{REGFLAG_CMD, 2, {0xB1,0x04}},

	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x07}},
	{REGFLAG_CMD, 2, {0x8A,0x01}},
	{REGFLAG_CMD, 3, {0x8B,0x11,0xE0}},
	{REGFLAG_CMD, 100, {0x81,0x00,0x00,0x00,0x00,0x00,0x11,0x00,0x00,0xab,
						0x30,0x80,0x0a,0xc8,0x04,0xe8,0x00,0x14,0x02,0x74,
						0x02,0x74,0x02,0x00,0x02,0x3b,0x00,0x20,0x01,0xcc,
						0x00,0x08,0x00,0x0c,0x05,0x0e,0x04,0x64,0x18,0x00,
						0x11,0x00,0x07,0x10,0x20,0x00,0x06,0x0f,0x0f,0x33,
						0x0e,0x1c,0x2a,0x38,0x46,0x54,0x62,0x69,0x70,0x77,
						0x79,0x7b,0x7d,0x7e,0x02,0x02,0x22,0x00,0x2a,0x40,
						0x2a,0xbe,0x3a,0xfc,0x3a,0xfa,0x3a,0xf8,0x3b,0x38,
						0x3b,0x78,0x3b,0xb6,0x4b,0xf6,0x4c,0x34,0x4c,0x74,
						0x5c,0x74,0x8c,0xf4,0x00,0x00,0x00,0x00,0x00,0x00}},

	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x12}},
	{REGFLAG_CMD, 3, {0x93,0x22,0x27}},

	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x35,0x00}},
	{REGFLAG_CMD, 2, {0x53,0x20}},

	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x24}},
	{REGFLAG_CMD, 2, {0x80,0x05}},
	{REGFLAG_CMD, 2, {0x81,0x1C}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1E}},
	{REGFLAG_CMD, 39, {0xC5,0x44,0x00,0x00,0x22,0xE9,0x20,0x11,0x82,
				0x83,0x10,0x09,0xA1,0x00,0x80,0x63,0x04,
				0x50,0x00,0x04,0x00,0x44,0x00,0x00,0x44,
				0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,
				0x44,0x00,0x00,0x44,0x00,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},

	{REGFLAG_CMD, 1, {0x11}},
	{REGFLAG_DELAY, 120, {} },
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x96,0x09}},
	{REGFLAG_CMD, 2, {0x97,0xCC}},
	{REGFLAG_CMD, 2, {0x98,0x02}},
	{REGFLAG_CMD, 2, {0x99,0x74}},
	{REGFLAG_CMD, 1, {0x29}},
};

struct LCM_setting_table init_setting_90Hz[] = {
	// spr code
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x14}},
	{REGFLAG_CMD, 9, {0xA4,0x00,0x04,0x00,0x00,0x04,0x00,0x40,0x1A}},
	// ESD CHECK
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2, {0xC8,0x62}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x06}},
	{REGFLAG_CMD, 2, {0xA0,0x00}},
	// 1 Bit ESD Check-Burn Code
	{REGFLAG_CMD, 2, {0xC6,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2, {0xD2,0x05}},
	// DISABLE Gamma Page
	{REGFLAG_CMD, 9, {0xED,0xFF,0xFF,0xFF,0xF7,0xFF,0xFF,0xBF,0xFF}},
	{REGFLAG_CMD, 9, {0xEE,0xFE,0xEF,0xC1,0xE0,0x00,0xC0,0x01,0x00}},
	//1.Normal mode 1 90hz
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2, {0x81,0x01}},
	// corner on
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x17}},
	{REGFLAG_CMD, 2, {0xA0,0xCC}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4E}},
	{REGFLAG_CMD, 2, {0xB1,0x04}},

	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x07}},
	{REGFLAG_CMD, 2, {0x8A,0x01}},
	{REGFLAG_CMD, 3, {0x8B,0x11,0xE0}},
	{REGFLAG_CMD, 100, {0x81,0x00,0x00,0x00,0x00,0x00,0x11,0x00,0x00,0xab,
						0x30,0x80,0x0a,0xc8,0x04,0xe8,0x00,0x14,0x02,0x74,
						0x02,0x74,0x02,0x00,0x02,0x3b,0x00,0x20,0x01,0xcc,
						0x00,0x08,0x00,0x0c,0x05,0x0e,0x04,0x64,0x18,0x00,
						0x11,0x00,0x07,0x10,0x20,0x00,0x06,0x0f,0x0f,0x33,
						0x0e,0x1c,0x2a,0x38,0x46,0x54,0x62,0x69,0x70,0x77,
						0x79,0x7b,0x7d,0x7e,0x02,0x02,0x22,0x00,0x2a,0x40,
						0x2a,0xbe,0x3a,0xfc,0x3a,0xfa,0x3a,0xf8,0x3b,0x38,
						0x3b,0x78,0x3b,0xb6,0x4b,0xf6,0x4c,0x34,0x4c,0x74,
						0x5c,0x74,0x8c,0xf4,0x00,0x00,0x00,0x00,0x00,0x00}},

	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x12}},
	{REGFLAG_CMD, 3, {0x93,0x22,0x27}},

	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x35,0x00}},
	{REGFLAG_CMD, 2, {0x53,0x20}},

	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x24}},
	{REGFLAG_CMD, 2, {0x80,0x05}},
	{REGFLAG_CMD, 2, {0x81,0x1C}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1E}},
	{REGFLAG_CMD, 39, {0xC5,0x44,0x00,0x00,0x22,0xE9,0x20,0x11,0x82,
				0x83,0x10,0x09,0xA1,0x00,0x80,0x63,0x04,
				0x50,0x00,0x04,0x00,0x44,0x00,0x00,0x44,
				0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,
				0x44,0x00,0x00,0x44,0x00,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},

	{REGFLAG_CMD, 1, {0x11}},
	{REGFLAG_DELAY, 120, {} },
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x96,0x09}},
	{REGFLAG_CMD, 2, {0x97,0xCC}},
	{REGFLAG_CMD, 2, {0x98,0x02}},
	{REGFLAG_CMD, 2, {0x99,0x74}},
	{REGFLAG_CMD, 1, {0x29}},
};

struct LCM_setting_table init_setting_120Hz[] = {
	// spr code
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x14}},
	{REGFLAG_CMD, 9, {0xA4,0x00,0x04,0x00,0x00,0x04,0x00,0x40,0x1A}},
	// ESD CHECK
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2, {0xC8,0x62}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x06}},
	{REGFLAG_CMD, 2, {0xA0,0x00}},
	// 1 Bit ESD Check-Burn Code
	{REGFLAG_CMD, 2, {0xC6,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x08}},
	{REGFLAG_CMD, 2, {0xD2,0x05}},
	// DISABLE Gamma Page
	{REGFLAG_CMD, 9, {0xED,0xFF,0xFF,0xFF,0xF7,0xFF,0xFF,0xBF,0xFF}},
	{REGFLAG_CMD, 9, {0xEE,0xFE,0xEF,0xC1,0xE0,0x00,0xC0,0x01,0x00}},
	//1.Normal mode 1 120hz
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2, {0x81,0x00}},
	// corner on
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x17}},
	{REGFLAG_CMD, 2, {0xA0,0xCC}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x4E}},
	{REGFLAG_CMD, 2, {0xB1,0x04}},

	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x07}},
	{REGFLAG_CMD, 2, {0x8A,0x01}},
	{REGFLAG_CMD, 3, {0x8B,0x11,0xE0}},
	{REGFLAG_CMD, 100, {0x81,0x00,0x00,0x00,0x00,0x00,0x11,0x00,0x00,0xab,
						0x30,0x80,0x0a,0xc8,0x04,0xe8,0x00,0x14,0x02,0x74,
						0x02,0x74,0x02,0x00,0x02,0x3b,0x00,0x20,0x01,0xcc,
						0x00,0x08,0x00,0x0c,0x05,0x0e,0x04,0x64,0x18,0x00,
						0x11,0x00,0x07,0x10,0x20,0x00,0x06,0x0f,0x0f,0x33,
						0x0e,0x1c,0x2a,0x38,0x46,0x54,0x62,0x69,0x70,0x77,
						0x79,0x7b,0x7d,0x7e,0x02,0x02,0x22,0x00,0x2a,0x40,
						0x2a,0xbe,0x3a,0xfc,0x3a,0xfa,0x3a,0xf8,0x3b,0x38,
						0x3b,0x78,0x3b,0xb6,0x4b,0xf6,0x4c,0x34,0x4c,0x74,
						0x5c,0x74,0x8c,0xf4,0x00,0x00,0x00,0x00,0x00,0x00}},

	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x12}},
	{REGFLAG_CMD, 3, {0x93,0x22,0x27}},

	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x35,0x00}},
	{REGFLAG_CMD, 2, {0x53,0x20}},

	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x24}},
	{REGFLAG_CMD, 2, {0x80,0x05}},
	{REGFLAG_CMD, 2, {0x81,0x1C}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x1E}},
	{REGFLAG_CMD, 39, {0xC5,0x44,0x00,0x00,0x22,0xE9,0x20,0x11,0x82,
				0x83,0x10,0x09,0xA1,0x00,0x80,0x63,0x04,
				0x50,0x00,0x04,0x00,0x44,0x00,0x00,0x44,
				0x00,0x00,0x44,0x00,0x00,0x44,0x00,0x00,
				0x44,0x00,0x00,0x44,0x00,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},

	{REGFLAG_CMD, 1, {0x11}},
	{REGFLAG_DELAY, 120, {} },
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x96,0x09}},
	{REGFLAG_CMD, 2, {0x97,0xCC}},
	{REGFLAG_CMD, 2, {0x98,0x02}},
	{REGFLAG_CMD, 2, {0x99,0x74}},
	{REGFLAG_CMD, 1, {0x29}},
};

#ifdef OPLUS_FEATURE_DISPLAY_ONSCREENFINGERPRINT
/* aod/fod command */
struct LCM_setting_table aod_on_cmd[] = {
	/* AOD Mode ON */
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 5, {0x51, 0x00, 0x00, 0x0F, 0xFE}},
	{REGFLAG_CMD, 1, {0x39}},
};

struct LCM_setting_table aod_off_cmd[] = {
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 1, {0x38}},
	{REGFLAG_CMD, 5, {0x51, 0x00, 0x00, 0x00, 0x00}},
};

struct LCM_setting_table aod_high_mode[] = {
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 5, {0x51,0x00,0x00,0x0F,0xFE}},
};

struct LCM_setting_table aod_low_mode[] = {
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 5, {0x51,0x00,0x00,0x0D,0xBB}},
};

struct LCM_setting_table hbm_on_cmd[] = {
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x51,0x0E,0xF0}},
};

struct LCM_setting_table hbm_off_cmd[] = {
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x51,0x0E,0xFC}},
};

struct LCM_setting_table lhbm_pressed_icon_gamma_cmd[] = {

};

struct LCM_setting_table lhbm_pressed_icon_grayscale_cmd[] = {

};

struct LCM_setting_table lhbm_pressed_icon_on_cmd[] = {
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x95,0x13}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x96,0x09}},
	{REGFLAG_CMD, 2, {0x97,0xCC}},
	{REGFLAG_CMD, 2, {0x98,0x02}},
	{REGFLAG_CMD, 2, {0x99,0x74}},
};


struct LCM_setting_table lhbm_pressed_icon_off_cmd[] = {
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x95,0x10}},

};
#endif /* OPLUS_FEATURE_DISPLAY_ONSCREENFINGERPRINT */

struct LCM_setting_table mode_switch_to_60[] = {
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2, {0x81,0x02}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
};

struct LCM_setting_table mode_switch_to_90[] = {
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2, {0x81,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
};

struct LCM_setting_table mode_switch_to_120[] = {
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x2D}},
	{REGFLAG_CMD, 2, {0x81,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
};

struct LCM_setting_table dsi_set_backlight[] = {
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
	{REGFLAG_CMD, 3, {0x51,0x00,0x00}},
};

/* ---------------panel seed setting --------------- */
/* ---------------Loading on 110% --------------- */
struct LCM_setting_table dsi_set_seed_natural[] = {
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 17, {0x95,0xFC,0xFC,0xEA,0xD8,0xC6,0xB5,0xA3,0x91,0x7F,0x6D,0x5C,0x4A,0x38,0x26,0x14,0x01}},
	{REGFLAG_CMD, 21, {0x96,0xFF,0x88,0x8B,0x8E,0x91,0xFF,0x94,0x97,0x9A,0x9D,0xFF,0xA0,0xA3,0xA6,0xA9,0xFF,0xAC,0xAF,0xB2,0xB5}},
	{REGFLAG_CMD, 17, {0x97,0xFF,0xED,0xDB,0xC9,0xB7,0xA5,0x93,0x81,0x6F,0x5D,0x4B,0x39,0x27,0x15,0x01,0x00}},
	{REGFLAG_CMD, 2, {0x90,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
};
/* ---------------Loading off 100% --------------- */
struct LCM_setting_table dsi_set_seed_expert[] = {
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 2, {0x90,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
};
/* ---------------Loading on 130% --------------- */
struct LCM_setting_table dsi_set_seed_vivid[] = {
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x63}},
	{REGFLAG_CMD, 17, {0x95,0xFC,0xFC,0xEA,0xD8,0xC6,0xB5,0xA3,0x91,0x7F,0x6D,0x5C,0x4A,0x38,0x26,0x14,0x01}},
	{REGFLAG_CMD, 21, {0x96,0xFF,0x88,0x8F,0x97,0x9E,0xFF,0xA6,0xAE,0xB5,0xBD,0xFF,0xC4,0xCC,0xD4,0xDB,0xFF,0xE3,0xEA,0xF2,0xFA}},
	{REGFLAG_CMD, 17, {0x97,0xFF,0xED,0xDB,0xC9,0xB7,0xA5,0x93,0x81,0x6F,0x5D,0x4B,0x39,0x27,0x15,0x01,0x00}},
	{REGFLAG_CMD, 2, {0x90,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x08,0x38,0x00}},
};
struct LCM_setting_table dsi_switch_hbm_apl_on[] = {

};

struct LCM_setting_table dsi_switch_hbm_apl_off[] = {

};
#endif

static unsigned int ili7838e_buf_thresh[14] ={896, 1792, 2688, 3584, 4480,
	5376, 6272, 6720, 7168, 7616, 7744, 7872, 8000, 8064};
static unsigned int ili7838e_range_min_qp[15] ={0, 4, 5, 5, 7, 7, 7, 7, 7,
	7, 9, 9, 9, 11, 17};
static unsigned int ili7838e_range_max_qp[15] ={8, 8, 9, 10, 11, 11, 11,
	12, 13, 14, 15, 16, 17, 17, 19};
static int ili7838e_range_bpg_ofs[15] ={2, 0, 0, -2, -4, -6, -8, -8, -8,
	-10, -10, -12, -12, -12, -12};
