#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Wed Jan 31 14:29:41 2018
# Process ID: 3970
# Log file: /media/rharish/822A-B6CA/CS220Labs/Lab2_1/seven_bit_adder/planAhead_run_1/planAhead.log
# Journal file: /media/rharish/822A-B6CA/CS220Labs/Lab2_1/seven_bit_adder/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source /media/rharish/822A-B6CA/CS220Labs/Lab2_1/seven_bit_adder/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin F9 [get_ports carry]
endgroup
set_property iostandard LVTTL [get_ports [list carry]]
set_property drive 8 [get_ports [list carry]]
set_property iostandard LVTTL [get_ports [list {sum[6]} {sum[5]} {sum[4]} {sum[3]} {sum[2]} {sum[1]} {sum[0]}]]
set_property pulltype PULLUP [get_ports [list {sum[6]} {sum[5]} {sum[4]} {sum[3]} {sum[2]} {sum[1]} {sum[0]}]]
set_property pulltype NONE [get_ports [list {sum[6]} {sum[5]} {sum[4]} {sum[3]} {sum[2]} {sum[1]} {sum[0]}]]
set_property drive 8 [get_ports [list {sum[6]} {sum[5]} {sum[4]} {sum[3]} {sum[2]} {sum[1]} {sum[0]}]]
startgroup
set_property package_pin F12 [get_ports {sum[0]}]
endgroup
startgroup
set_property package_pin E12 [get_ports {sum[1]}]
endgroup
startgroup
set_property package_pin E11 [get_ports {sum[2]}]
endgroup
startgroup
set_property package_pin F11 [get_ports {sum[3]}]
endgroup
startgroup
set_property package_pin C11 [get_ports {sum[4]}]
endgroup
startgroup
set_property package_pin D11 [get_ports {sum[5]}]
endgroup
startgroup
set_property package_pin E9 [get_ports {sum[6]}]
endgroup
set_property iostandard LVTTL [get_ports [list {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]}]]
save_constraints
