and r0, r1, r2, lsl 1
mvn r1, r0
add r3, r1, r1, lsl 12
