
Learning.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b1b0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000148  0800b340  0800b340  0001b340  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b488  0800b488  00020090  2**0
                  CONTENTS
  4 .ARM          00000008  0800b488  0800b488  0001b488  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b490  0800b490  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b490  0800b490  0001b490  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b494  0800b494  0001b494  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  0800b498  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020090  2**0
                  CONTENTS
 10 .bss          00000848  20000090  20000090  00020090  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200008d8  200008d8  00020090  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018407  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000035ee  00000000  00000000  000384c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000012c8  00000000  00000000  0003bab8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001198  00000000  00000000  0003cd80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002445c  00000000  00000000  0003df18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018886  00000000  00000000  00062374  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ce159  00000000  00000000  0007abfa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00148d53  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000055f4  00000000  00000000  00148da4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000090 	.word	0x20000090
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b328 	.word	0x0800b328

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000094 	.word	0x20000094
 80001cc:	0800b328 	.word	0x0800b328

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2iz>:
 8000a1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a20:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a24:	d215      	bcs.n	8000a52 <__aeabi_d2iz+0x36>
 8000a26:	d511      	bpl.n	8000a4c <__aeabi_d2iz+0x30>
 8000a28:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a30:	d912      	bls.n	8000a58 <__aeabi_d2iz+0x3c>
 8000a32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a3e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a42:	fa23 f002 	lsr.w	r0, r3, r2
 8000a46:	bf18      	it	ne
 8000a48:	4240      	negne	r0, r0
 8000a4a:	4770      	bx	lr
 8000a4c:	f04f 0000 	mov.w	r0, #0
 8000a50:	4770      	bx	lr
 8000a52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a56:	d105      	bne.n	8000a64 <__aeabi_d2iz+0x48>
 8000a58:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a5c:	bf08      	it	eq
 8000a5e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a62:	4770      	bx	lr
 8000a64:	f04f 0000 	mov.w	r0, #0
 8000a68:	4770      	bx	lr
 8000a6a:	bf00      	nop

08000a6c <__aeabi_uldivmod>:
 8000a6c:	b953      	cbnz	r3, 8000a84 <__aeabi_uldivmod+0x18>
 8000a6e:	b94a      	cbnz	r2, 8000a84 <__aeabi_uldivmod+0x18>
 8000a70:	2900      	cmp	r1, #0
 8000a72:	bf08      	it	eq
 8000a74:	2800      	cmpeq	r0, #0
 8000a76:	bf1c      	itt	ne
 8000a78:	f04f 31ff 	movne.w	r1, #4294967295
 8000a7c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a80:	f000 b9aa 	b.w	8000dd8 <__aeabi_idiv0>
 8000a84:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a88:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a8c:	f000 f83c 	bl	8000b08 <__udivmoddi4>
 8000a90:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a98:	b004      	add	sp, #16
 8000a9a:	4770      	bx	lr

08000a9c <__aeabi_d2lz>:
 8000a9c:	b538      	push	{r3, r4, r5, lr}
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	4604      	mov	r4, r0
 8000aa4:	460d      	mov	r5, r1
 8000aa6:	f000 f9f9 	bl	8000e9c <__aeabi_dcmplt>
 8000aaa:	b928      	cbnz	r0, 8000ab8 <__aeabi_d2lz+0x1c>
 8000aac:	4620      	mov	r0, r4
 8000aae:	4629      	mov	r1, r5
 8000ab0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ab4:	f000 b80a 	b.w	8000acc <__aeabi_d2ulz>
 8000ab8:	4620      	mov	r0, r4
 8000aba:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000abe:	f000 f805 	bl	8000acc <__aeabi_d2ulz>
 8000ac2:	4240      	negs	r0, r0
 8000ac4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ac8:	bd38      	pop	{r3, r4, r5, pc}
 8000aca:	bf00      	nop

08000acc <__aeabi_d2ulz>:
 8000acc:	b5d0      	push	{r4, r6, r7, lr}
 8000ace:	4b0c      	ldr	r3, [pc, #48]	; (8000b00 <__aeabi_d2ulz+0x34>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	4606      	mov	r6, r0
 8000ad4:	460f      	mov	r7, r1
 8000ad6:	f7ff fd8f 	bl	80005f8 <__aeabi_dmul>
 8000ada:	f000 fa07 	bl	8000eec <__aeabi_d2uiz>
 8000ade:	4604      	mov	r4, r0
 8000ae0:	f7ff fd10 	bl	8000504 <__aeabi_ui2d>
 8000ae4:	4b07      	ldr	r3, [pc, #28]	; (8000b04 <__aeabi_d2ulz+0x38>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	f7ff fd86 	bl	80005f8 <__aeabi_dmul>
 8000aec:	4602      	mov	r2, r0
 8000aee:	460b      	mov	r3, r1
 8000af0:	4630      	mov	r0, r6
 8000af2:	4639      	mov	r1, r7
 8000af4:	f7ff fbc8 	bl	8000288 <__aeabi_dsub>
 8000af8:	f000 f9f8 	bl	8000eec <__aeabi_d2uiz>
 8000afc:	4621      	mov	r1, r4
 8000afe:	bdd0      	pop	{r4, r6, r7, pc}
 8000b00:	3df00000 	.word	0x3df00000
 8000b04:	41f00000 	.word	0x41f00000

08000b08 <__udivmoddi4>:
 8000b08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b0c:	9d08      	ldr	r5, [sp, #32]
 8000b0e:	4604      	mov	r4, r0
 8000b10:	468e      	mov	lr, r1
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d14d      	bne.n	8000bb2 <__udivmoddi4+0xaa>
 8000b16:	428a      	cmp	r2, r1
 8000b18:	4694      	mov	ip, r2
 8000b1a:	d969      	bls.n	8000bf0 <__udivmoddi4+0xe8>
 8000b1c:	fab2 f282 	clz	r2, r2
 8000b20:	b152      	cbz	r2, 8000b38 <__udivmoddi4+0x30>
 8000b22:	fa01 f302 	lsl.w	r3, r1, r2
 8000b26:	f1c2 0120 	rsb	r1, r2, #32
 8000b2a:	fa20 f101 	lsr.w	r1, r0, r1
 8000b2e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b32:	ea41 0e03 	orr.w	lr, r1, r3
 8000b36:	4094      	lsls	r4, r2
 8000b38:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b3c:	0c21      	lsrs	r1, r4, #16
 8000b3e:	fbbe f6f8 	udiv	r6, lr, r8
 8000b42:	fa1f f78c 	uxth.w	r7, ip
 8000b46:	fb08 e316 	mls	r3, r8, r6, lr
 8000b4a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000b4e:	fb06 f107 	mul.w	r1, r6, r7
 8000b52:	4299      	cmp	r1, r3
 8000b54:	d90a      	bls.n	8000b6c <__udivmoddi4+0x64>
 8000b56:	eb1c 0303 	adds.w	r3, ip, r3
 8000b5a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000b5e:	f080 811f 	bcs.w	8000da0 <__udivmoddi4+0x298>
 8000b62:	4299      	cmp	r1, r3
 8000b64:	f240 811c 	bls.w	8000da0 <__udivmoddi4+0x298>
 8000b68:	3e02      	subs	r6, #2
 8000b6a:	4463      	add	r3, ip
 8000b6c:	1a5b      	subs	r3, r3, r1
 8000b6e:	b2a4      	uxth	r4, r4
 8000b70:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b74:	fb08 3310 	mls	r3, r8, r0, r3
 8000b78:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b7c:	fb00 f707 	mul.w	r7, r0, r7
 8000b80:	42a7      	cmp	r7, r4
 8000b82:	d90a      	bls.n	8000b9a <__udivmoddi4+0x92>
 8000b84:	eb1c 0404 	adds.w	r4, ip, r4
 8000b88:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b8c:	f080 810a 	bcs.w	8000da4 <__udivmoddi4+0x29c>
 8000b90:	42a7      	cmp	r7, r4
 8000b92:	f240 8107 	bls.w	8000da4 <__udivmoddi4+0x29c>
 8000b96:	4464      	add	r4, ip
 8000b98:	3802      	subs	r0, #2
 8000b9a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b9e:	1be4      	subs	r4, r4, r7
 8000ba0:	2600      	movs	r6, #0
 8000ba2:	b11d      	cbz	r5, 8000bac <__udivmoddi4+0xa4>
 8000ba4:	40d4      	lsrs	r4, r2
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	e9c5 4300 	strd	r4, r3, [r5]
 8000bac:	4631      	mov	r1, r6
 8000bae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bb2:	428b      	cmp	r3, r1
 8000bb4:	d909      	bls.n	8000bca <__udivmoddi4+0xc2>
 8000bb6:	2d00      	cmp	r5, #0
 8000bb8:	f000 80ef 	beq.w	8000d9a <__udivmoddi4+0x292>
 8000bbc:	2600      	movs	r6, #0
 8000bbe:	e9c5 0100 	strd	r0, r1, [r5]
 8000bc2:	4630      	mov	r0, r6
 8000bc4:	4631      	mov	r1, r6
 8000bc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bca:	fab3 f683 	clz	r6, r3
 8000bce:	2e00      	cmp	r6, #0
 8000bd0:	d14a      	bne.n	8000c68 <__udivmoddi4+0x160>
 8000bd2:	428b      	cmp	r3, r1
 8000bd4:	d302      	bcc.n	8000bdc <__udivmoddi4+0xd4>
 8000bd6:	4282      	cmp	r2, r0
 8000bd8:	f200 80f9 	bhi.w	8000dce <__udivmoddi4+0x2c6>
 8000bdc:	1a84      	subs	r4, r0, r2
 8000bde:	eb61 0303 	sbc.w	r3, r1, r3
 8000be2:	2001      	movs	r0, #1
 8000be4:	469e      	mov	lr, r3
 8000be6:	2d00      	cmp	r5, #0
 8000be8:	d0e0      	beq.n	8000bac <__udivmoddi4+0xa4>
 8000bea:	e9c5 4e00 	strd	r4, lr, [r5]
 8000bee:	e7dd      	b.n	8000bac <__udivmoddi4+0xa4>
 8000bf0:	b902      	cbnz	r2, 8000bf4 <__udivmoddi4+0xec>
 8000bf2:	deff      	udf	#255	; 0xff
 8000bf4:	fab2 f282 	clz	r2, r2
 8000bf8:	2a00      	cmp	r2, #0
 8000bfa:	f040 8092 	bne.w	8000d22 <__udivmoddi4+0x21a>
 8000bfe:	eba1 010c 	sub.w	r1, r1, ip
 8000c02:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c06:	fa1f fe8c 	uxth.w	lr, ip
 8000c0a:	2601      	movs	r6, #1
 8000c0c:	0c20      	lsrs	r0, r4, #16
 8000c0e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000c12:	fb07 1113 	mls	r1, r7, r3, r1
 8000c16:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c1a:	fb0e f003 	mul.w	r0, lr, r3
 8000c1e:	4288      	cmp	r0, r1
 8000c20:	d908      	bls.n	8000c34 <__udivmoddi4+0x12c>
 8000c22:	eb1c 0101 	adds.w	r1, ip, r1
 8000c26:	f103 38ff 	add.w	r8, r3, #4294967295
 8000c2a:	d202      	bcs.n	8000c32 <__udivmoddi4+0x12a>
 8000c2c:	4288      	cmp	r0, r1
 8000c2e:	f200 80cb 	bhi.w	8000dc8 <__udivmoddi4+0x2c0>
 8000c32:	4643      	mov	r3, r8
 8000c34:	1a09      	subs	r1, r1, r0
 8000c36:	b2a4      	uxth	r4, r4
 8000c38:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c3c:	fb07 1110 	mls	r1, r7, r0, r1
 8000c40:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000c44:	fb0e fe00 	mul.w	lr, lr, r0
 8000c48:	45a6      	cmp	lr, r4
 8000c4a:	d908      	bls.n	8000c5e <__udivmoddi4+0x156>
 8000c4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000c50:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c54:	d202      	bcs.n	8000c5c <__udivmoddi4+0x154>
 8000c56:	45a6      	cmp	lr, r4
 8000c58:	f200 80bb 	bhi.w	8000dd2 <__udivmoddi4+0x2ca>
 8000c5c:	4608      	mov	r0, r1
 8000c5e:	eba4 040e 	sub.w	r4, r4, lr
 8000c62:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000c66:	e79c      	b.n	8000ba2 <__udivmoddi4+0x9a>
 8000c68:	f1c6 0720 	rsb	r7, r6, #32
 8000c6c:	40b3      	lsls	r3, r6
 8000c6e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c72:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c76:	fa20 f407 	lsr.w	r4, r0, r7
 8000c7a:	fa01 f306 	lsl.w	r3, r1, r6
 8000c7e:	431c      	orrs	r4, r3
 8000c80:	40f9      	lsrs	r1, r7
 8000c82:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c86:	fa00 f306 	lsl.w	r3, r0, r6
 8000c8a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000c8e:	0c20      	lsrs	r0, r4, #16
 8000c90:	fa1f fe8c 	uxth.w	lr, ip
 8000c94:	fb09 1118 	mls	r1, r9, r8, r1
 8000c98:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c9c:	fb08 f00e 	mul.w	r0, r8, lr
 8000ca0:	4288      	cmp	r0, r1
 8000ca2:	fa02 f206 	lsl.w	r2, r2, r6
 8000ca6:	d90b      	bls.n	8000cc0 <__udivmoddi4+0x1b8>
 8000ca8:	eb1c 0101 	adds.w	r1, ip, r1
 8000cac:	f108 3aff 	add.w	sl, r8, #4294967295
 8000cb0:	f080 8088 	bcs.w	8000dc4 <__udivmoddi4+0x2bc>
 8000cb4:	4288      	cmp	r0, r1
 8000cb6:	f240 8085 	bls.w	8000dc4 <__udivmoddi4+0x2bc>
 8000cba:	f1a8 0802 	sub.w	r8, r8, #2
 8000cbe:	4461      	add	r1, ip
 8000cc0:	1a09      	subs	r1, r1, r0
 8000cc2:	b2a4      	uxth	r4, r4
 8000cc4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000cc8:	fb09 1110 	mls	r1, r9, r0, r1
 8000ccc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000cd0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cd4:	458e      	cmp	lr, r1
 8000cd6:	d908      	bls.n	8000cea <__udivmoddi4+0x1e2>
 8000cd8:	eb1c 0101 	adds.w	r1, ip, r1
 8000cdc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ce0:	d26c      	bcs.n	8000dbc <__udivmoddi4+0x2b4>
 8000ce2:	458e      	cmp	lr, r1
 8000ce4:	d96a      	bls.n	8000dbc <__udivmoddi4+0x2b4>
 8000ce6:	3802      	subs	r0, #2
 8000ce8:	4461      	add	r1, ip
 8000cea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000cee:	fba0 9402 	umull	r9, r4, r0, r2
 8000cf2:	eba1 010e 	sub.w	r1, r1, lr
 8000cf6:	42a1      	cmp	r1, r4
 8000cf8:	46c8      	mov	r8, r9
 8000cfa:	46a6      	mov	lr, r4
 8000cfc:	d356      	bcc.n	8000dac <__udivmoddi4+0x2a4>
 8000cfe:	d053      	beq.n	8000da8 <__udivmoddi4+0x2a0>
 8000d00:	b15d      	cbz	r5, 8000d1a <__udivmoddi4+0x212>
 8000d02:	ebb3 0208 	subs.w	r2, r3, r8
 8000d06:	eb61 010e 	sbc.w	r1, r1, lr
 8000d0a:	fa01 f707 	lsl.w	r7, r1, r7
 8000d0e:	fa22 f306 	lsr.w	r3, r2, r6
 8000d12:	40f1      	lsrs	r1, r6
 8000d14:	431f      	orrs	r7, r3
 8000d16:	e9c5 7100 	strd	r7, r1, [r5]
 8000d1a:	2600      	movs	r6, #0
 8000d1c:	4631      	mov	r1, r6
 8000d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d22:	f1c2 0320 	rsb	r3, r2, #32
 8000d26:	40d8      	lsrs	r0, r3
 8000d28:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d2c:	fa21 f303 	lsr.w	r3, r1, r3
 8000d30:	4091      	lsls	r1, r2
 8000d32:	4301      	orrs	r1, r0
 8000d34:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d38:	fa1f fe8c 	uxth.w	lr, ip
 8000d3c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000d40:	fb07 3610 	mls	r6, r7, r0, r3
 8000d44:	0c0b      	lsrs	r3, r1, #16
 8000d46:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000d4a:	fb00 f60e 	mul.w	r6, r0, lr
 8000d4e:	429e      	cmp	r6, r3
 8000d50:	fa04 f402 	lsl.w	r4, r4, r2
 8000d54:	d908      	bls.n	8000d68 <__udivmoddi4+0x260>
 8000d56:	eb1c 0303 	adds.w	r3, ip, r3
 8000d5a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000d5e:	d22f      	bcs.n	8000dc0 <__udivmoddi4+0x2b8>
 8000d60:	429e      	cmp	r6, r3
 8000d62:	d92d      	bls.n	8000dc0 <__udivmoddi4+0x2b8>
 8000d64:	3802      	subs	r0, #2
 8000d66:	4463      	add	r3, ip
 8000d68:	1b9b      	subs	r3, r3, r6
 8000d6a:	b289      	uxth	r1, r1
 8000d6c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000d70:	fb07 3316 	mls	r3, r7, r6, r3
 8000d74:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d78:	fb06 f30e 	mul.w	r3, r6, lr
 8000d7c:	428b      	cmp	r3, r1
 8000d7e:	d908      	bls.n	8000d92 <__udivmoddi4+0x28a>
 8000d80:	eb1c 0101 	adds.w	r1, ip, r1
 8000d84:	f106 38ff 	add.w	r8, r6, #4294967295
 8000d88:	d216      	bcs.n	8000db8 <__udivmoddi4+0x2b0>
 8000d8a:	428b      	cmp	r3, r1
 8000d8c:	d914      	bls.n	8000db8 <__udivmoddi4+0x2b0>
 8000d8e:	3e02      	subs	r6, #2
 8000d90:	4461      	add	r1, ip
 8000d92:	1ac9      	subs	r1, r1, r3
 8000d94:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000d98:	e738      	b.n	8000c0c <__udivmoddi4+0x104>
 8000d9a:	462e      	mov	r6, r5
 8000d9c:	4628      	mov	r0, r5
 8000d9e:	e705      	b.n	8000bac <__udivmoddi4+0xa4>
 8000da0:	4606      	mov	r6, r0
 8000da2:	e6e3      	b.n	8000b6c <__udivmoddi4+0x64>
 8000da4:	4618      	mov	r0, r3
 8000da6:	e6f8      	b.n	8000b9a <__udivmoddi4+0x92>
 8000da8:	454b      	cmp	r3, r9
 8000daa:	d2a9      	bcs.n	8000d00 <__udivmoddi4+0x1f8>
 8000dac:	ebb9 0802 	subs.w	r8, r9, r2
 8000db0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000db4:	3801      	subs	r0, #1
 8000db6:	e7a3      	b.n	8000d00 <__udivmoddi4+0x1f8>
 8000db8:	4646      	mov	r6, r8
 8000dba:	e7ea      	b.n	8000d92 <__udivmoddi4+0x28a>
 8000dbc:	4620      	mov	r0, r4
 8000dbe:	e794      	b.n	8000cea <__udivmoddi4+0x1e2>
 8000dc0:	4640      	mov	r0, r8
 8000dc2:	e7d1      	b.n	8000d68 <__udivmoddi4+0x260>
 8000dc4:	46d0      	mov	r8, sl
 8000dc6:	e77b      	b.n	8000cc0 <__udivmoddi4+0x1b8>
 8000dc8:	3b02      	subs	r3, #2
 8000dca:	4461      	add	r1, ip
 8000dcc:	e732      	b.n	8000c34 <__udivmoddi4+0x12c>
 8000dce:	4630      	mov	r0, r6
 8000dd0:	e709      	b.n	8000be6 <__udivmoddi4+0xde>
 8000dd2:	4464      	add	r4, ip
 8000dd4:	3802      	subs	r0, #2
 8000dd6:	e742      	b.n	8000c5e <__udivmoddi4+0x156>

08000dd8 <__aeabi_idiv0>:
 8000dd8:	4770      	bx	lr
 8000dda:	bf00      	nop

08000ddc <__gedf2>:
 8000ddc:	f04f 3cff 	mov.w	ip, #4294967295
 8000de0:	e006      	b.n	8000df0 <__cmpdf2+0x4>
 8000de2:	bf00      	nop

08000de4 <__ledf2>:
 8000de4:	f04f 0c01 	mov.w	ip, #1
 8000de8:	e002      	b.n	8000df0 <__cmpdf2+0x4>
 8000dea:	bf00      	nop

08000dec <__cmpdf2>:
 8000dec:	f04f 0c01 	mov.w	ip, #1
 8000df0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000df4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000df8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000dfc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000e00:	bf18      	it	ne
 8000e02:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000e06:	d01b      	beq.n	8000e40 <__cmpdf2+0x54>
 8000e08:	b001      	add	sp, #4
 8000e0a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000e0e:	bf0c      	ite	eq
 8000e10:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000e14:	ea91 0f03 	teqne	r1, r3
 8000e18:	bf02      	ittt	eq
 8000e1a:	ea90 0f02 	teqeq	r0, r2
 8000e1e:	2000      	moveq	r0, #0
 8000e20:	4770      	bxeq	lr
 8000e22:	f110 0f00 	cmn.w	r0, #0
 8000e26:	ea91 0f03 	teq	r1, r3
 8000e2a:	bf58      	it	pl
 8000e2c:	4299      	cmppl	r1, r3
 8000e2e:	bf08      	it	eq
 8000e30:	4290      	cmpeq	r0, r2
 8000e32:	bf2c      	ite	cs
 8000e34:	17d8      	asrcs	r0, r3, #31
 8000e36:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000e3a:	f040 0001 	orr.w	r0, r0, #1
 8000e3e:	4770      	bx	lr
 8000e40:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000e44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000e48:	d102      	bne.n	8000e50 <__cmpdf2+0x64>
 8000e4a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000e4e:	d107      	bne.n	8000e60 <__cmpdf2+0x74>
 8000e50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000e54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000e58:	d1d6      	bne.n	8000e08 <__cmpdf2+0x1c>
 8000e5a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000e5e:	d0d3      	beq.n	8000e08 <__cmpdf2+0x1c>
 8000e60:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000e64:	4770      	bx	lr
 8000e66:	bf00      	nop

08000e68 <__aeabi_cdrcmple>:
 8000e68:	4684      	mov	ip, r0
 8000e6a:	4610      	mov	r0, r2
 8000e6c:	4662      	mov	r2, ip
 8000e6e:	468c      	mov	ip, r1
 8000e70:	4619      	mov	r1, r3
 8000e72:	4663      	mov	r3, ip
 8000e74:	e000      	b.n	8000e78 <__aeabi_cdcmpeq>
 8000e76:	bf00      	nop

08000e78 <__aeabi_cdcmpeq>:
 8000e78:	b501      	push	{r0, lr}
 8000e7a:	f7ff ffb7 	bl	8000dec <__cmpdf2>
 8000e7e:	2800      	cmp	r0, #0
 8000e80:	bf48      	it	mi
 8000e82:	f110 0f00 	cmnmi.w	r0, #0
 8000e86:	bd01      	pop	{r0, pc}

08000e88 <__aeabi_dcmpeq>:
 8000e88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e8c:	f7ff fff4 	bl	8000e78 <__aeabi_cdcmpeq>
 8000e90:	bf0c      	ite	eq
 8000e92:	2001      	moveq	r0, #1
 8000e94:	2000      	movne	r0, #0
 8000e96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e9a:	bf00      	nop

08000e9c <__aeabi_dcmplt>:
 8000e9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ea0:	f7ff ffea 	bl	8000e78 <__aeabi_cdcmpeq>
 8000ea4:	bf34      	ite	cc
 8000ea6:	2001      	movcc	r0, #1
 8000ea8:	2000      	movcs	r0, #0
 8000eaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000eae:	bf00      	nop

08000eb0 <__aeabi_dcmple>:
 8000eb0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000eb4:	f7ff ffe0 	bl	8000e78 <__aeabi_cdcmpeq>
 8000eb8:	bf94      	ite	ls
 8000eba:	2001      	movls	r0, #1
 8000ebc:	2000      	movhi	r0, #0
 8000ebe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ec2:	bf00      	nop

08000ec4 <__aeabi_dcmpge>:
 8000ec4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ec8:	f7ff ffce 	bl	8000e68 <__aeabi_cdrcmple>
 8000ecc:	bf94      	ite	ls
 8000ece:	2001      	movls	r0, #1
 8000ed0:	2000      	movhi	r0, #0
 8000ed2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ed6:	bf00      	nop

08000ed8 <__aeabi_dcmpgt>:
 8000ed8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000edc:	f7ff ffc4 	bl	8000e68 <__aeabi_cdrcmple>
 8000ee0:	bf34      	ite	cc
 8000ee2:	2001      	movcc	r0, #1
 8000ee4:	2000      	movcs	r0, #0
 8000ee6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000eea:	bf00      	nop

08000eec <__aeabi_d2uiz>:
 8000eec:	004a      	lsls	r2, r1, #1
 8000eee:	d211      	bcs.n	8000f14 <__aeabi_d2uiz+0x28>
 8000ef0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ef4:	d211      	bcs.n	8000f1a <__aeabi_d2uiz+0x2e>
 8000ef6:	d50d      	bpl.n	8000f14 <__aeabi_d2uiz+0x28>
 8000ef8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000efc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000f00:	d40e      	bmi.n	8000f20 <__aeabi_d2uiz+0x34>
 8000f02:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000f06:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000f0a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000f0e:	fa23 f002 	lsr.w	r0, r3, r2
 8000f12:	4770      	bx	lr
 8000f14:	f04f 0000 	mov.w	r0, #0
 8000f18:	4770      	bx	lr
 8000f1a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000f1e:	d102      	bne.n	8000f26 <__aeabi_d2uiz+0x3a>
 8000f20:	f04f 30ff 	mov.w	r0, #4294967295
 8000f24:	4770      	bx	lr
 8000f26:	f04f 0000 	mov.w	r0, #0
 8000f2a:	4770      	bx	lr

08000f2c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000f30:	b0ad      	sub	sp, #180	; 0xb4
 8000f32:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	HAL_StatusTypeDef ret;
	uint8_t buf[16];
	char usart_buf[82];
	uint16_t C1 = 1, C2 = 1, C3 = 1, C4 = 1, C5 = 1, C6 = 1;
 8000f34:	2301      	movs	r3, #1
 8000f36:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
 8000f40:	2301      	movs	r3, #1
 8000f42:	f8a7 30a2 	strh.w	r3, [r7, #162]	; 0xa2
 8000f46:	2301      	movs	r3, #1
 8000f48:	f8a7 30a0 	strh.w	r3, [r7, #160]	; 0xa0
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
 8000f52:	2301      	movs	r3, #1
 8000f54:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
	int accel_x = 1;
 8000f58:	2301      	movs	r3, #1
 8000f5a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	uint32_t pressure = 0, temp = 0;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8000f64:	2300      	movs	r3, #0
 8000f66:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	int32_t dT = 0, TEMP, P;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	int64_t OFF = 0, SENS = 0;
 8000f70:	f04f 0200 	mov.w	r2, #0
 8000f74:	f04f 0300 	mov.w	r3, #0
 8000f78:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
 8000f7c:	f04f 0200 	mov.w	r2, #0
 8000f80:	f04f 0300 	mov.w	r3, #0
 8000f84:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f88:	f001 f9d4 	bl	8002334 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f8c:	f000 fd56 	bl	8001a3c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f90:	f000 fe78 	bl	8001c84 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000f94:	f000 fdbc 	bl	8001b10 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000f98:	f000 fde8 	bl	8001b6c <MX_SPI1_Init>
  MX_USB_HOST_Init();
 8000f9c:	f009 fa0c 	bl	800a3b8 <MX_USB_HOST_Init>
  MX_USART2_Init();
 8000fa0:	f000 fe1a 	bl	8001bd8 <MX_USART2_Init>
  MX_USART3_UART_Init();
 8000fa4:	f000 fe44 	bl	8001c30 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8000fa8:	2201      	movs	r2, #1
 8000faa:	2110      	movs	r1, #16
 8000fac:	48b9      	ldr	r0, [pc, #740]	; (8001294 <main+0x368>)
 8000fae:	f001 fd05 	bl	80029bc <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000fb2:	2064      	movs	r0, #100	; 0x64
 8000fb4:	f001 fa30 	bl	8002418 <HAL_Delay>

	// Send reset command to baro sensor on initialization
	buf[0] = BARO_RESET;
 8000fb8:	231e      	movs	r3, #30
 8000fba:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
	ret = HAL_I2C_Master_Transmit(&hi2c1, BARO_ADDR, buf, 1, HAL_MAX_DELAY);
 8000fbe:	23ee      	movs	r3, #238	; 0xee
 8000fc0:	b299      	uxth	r1, r3
 8000fc2:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8000fc6:	f04f 33ff 	mov.w	r3, #4294967295
 8000fca:	9300      	str	r3, [sp, #0]
 8000fcc:	2301      	movs	r3, #1
 8000fce:	48b2      	ldr	r0, [pc, #712]	; (8001298 <main+0x36c>)
 8000fd0:	f003 fa5c 	bl	800448c <HAL_I2C_Master_Transmit>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	if (ret != HAL_OK){
 8000fda:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d007      	beq.n	8000ff2 <main+0xc6>
		strcpy((char*)buf, "Error TX_1\r\n");
 8000fe2:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000fe6:	4aad      	ldr	r2, [pc, #692]	; (800129c <main+0x370>)
 8000fe8:	461e      	mov	r6, r3
 8000fea:	4613      	mov	r3, r2
 8000fec:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000fee:	c607      	stmia	r6!, {r0, r1, r2}
 8000ff0:	7033      	strb	r3, [r6, #0]
	}
	HAL_Delay(50);
 8000ff2:	2032      	movs	r0, #50	; 0x32
 8000ff4:	f001 fa10 	bl	8002418 <HAL_Delay>

	buf[0] = BARO_PROM_ADDR | BARO_C1;
 8000ff8:	22a0      	movs	r2, #160	; 0xa0
 8000ffa:	2302      	movs	r3, #2
 8000ffc:	4313      	orrs	r3, r2
 8000ffe:	b2db      	uxtb	r3, r3
 8001000:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
	ret = HAL_I2C_Master_Transmit(&hi2c1, BARO_ADDR, buf, 1, HAL_MAX_DELAY);
 8001004:	23ee      	movs	r3, #238	; 0xee
 8001006:	b299      	uxth	r1, r3
 8001008:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 800100c:	f04f 33ff 	mov.w	r3, #4294967295
 8001010:	9300      	str	r3, [sp, #0]
 8001012:	2301      	movs	r3, #1
 8001014:	48a0      	ldr	r0, [pc, #640]	; (8001298 <main+0x36c>)
 8001016:	f003 fa39 	bl	800448c <HAL_I2C_Master_Transmit>
 800101a:	4603      	mov	r3, r0
 800101c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	if (ret != HAL_OK){
 8001020:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8001024:	2b00      	cmp	r3, #0
 8001026:	d008      	beq.n	800103a <main+0x10e>
		strcpy((char*)buf, "Error TX_1a\r\n");
 8001028:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800102c:	4a9c      	ldr	r2, [pc, #624]	; (80012a0 <main+0x374>)
 800102e:	461e      	mov	r6, r3
 8001030:	4613      	mov	r3, r2
 8001032:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001034:	c607      	stmia	r6!, {r0, r1, r2}
 8001036:	8033      	strh	r3, [r6, #0]
 8001038:	e026      	b.n	8001088 <main+0x15c>
	}else{
		  ret = HAL_I2C_Master_Receive(&hi2c1, BARO_ADDR, buf, 2, HAL_MAX_DELAY);
 800103a:	23ee      	movs	r3, #238	; 0xee
 800103c:	b299      	uxth	r1, r3
 800103e:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8001042:	f04f 33ff 	mov.w	r3, #4294967295
 8001046:	9300      	str	r3, [sp, #0]
 8001048:	2302      	movs	r3, #2
 800104a:	4893      	ldr	r0, [pc, #588]	; (8001298 <main+0x36c>)
 800104c:	f003 fb1c 	bl	8004688 <HAL_I2C_Master_Receive>
 8001050:	4603      	mov	r3, r0
 8001052:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		  if (ret != HAL_OK){
 8001056:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800105a:	2b00      	cmp	r3, #0
 800105c:	d009      	beq.n	8001072 <main+0x146>
			  strcpy((char*)buf, "Error Rx\r\n");
 800105e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001062:	4a90      	ldr	r2, [pc, #576]	; (80012a4 <main+0x378>)
 8001064:	ca07      	ldmia	r2, {r0, r1, r2}
 8001066:	c303      	stmia	r3!, {r0, r1}
 8001068:	801a      	strh	r2, [r3, #0]
 800106a:	3302      	adds	r3, #2
 800106c:	0c12      	lsrs	r2, r2, #16
 800106e:	701a      	strb	r2, [r3, #0]
 8001070:	e00a      	b.n	8001088 <main+0x15c>
		  } else {
			  C1 = ((buf[0] << 8) | buf[1]);
 8001072:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8001076:	021b      	lsls	r3, r3, #8
 8001078:	b21a      	sxth	r2, r3
 800107a:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 800107e:	b21b      	sxth	r3, r3
 8001080:	4313      	orrs	r3, r2
 8001082:	b21b      	sxth	r3, r3
 8001084:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
		  }
	}
	HAL_Delay(50);
 8001088:	2032      	movs	r0, #50	; 0x32
 800108a:	f001 f9c5 	bl	8002418 <HAL_Delay>

	buf[0] = BARO_PROM_ADDR | BARO_C2;
 800108e:	22a0      	movs	r2, #160	; 0xa0
 8001090:	2304      	movs	r3, #4
 8001092:	4313      	orrs	r3, r2
 8001094:	b2db      	uxtb	r3, r3
 8001096:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
	ret = HAL_I2C_Master_Transmit(&hi2c1, BARO_ADDR, buf, 1, HAL_MAX_DELAY);
 800109a:	23ee      	movs	r3, #238	; 0xee
 800109c:	b299      	uxth	r1, r3
 800109e:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 80010a2:	f04f 33ff 	mov.w	r3, #4294967295
 80010a6:	9300      	str	r3, [sp, #0]
 80010a8:	2301      	movs	r3, #1
 80010aa:	487b      	ldr	r0, [pc, #492]	; (8001298 <main+0x36c>)
 80010ac:	f003 f9ee 	bl	800448c <HAL_I2C_Master_Transmit>
 80010b0:	4603      	mov	r3, r0
 80010b2:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	if (ret != HAL_OK){
 80010b6:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d008      	beq.n	80010d0 <main+0x1a4>
		strcpy((char*)buf, "Error TX_1b\r\n");
 80010be:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80010c2:	4a79      	ldr	r2, [pc, #484]	; (80012a8 <main+0x37c>)
 80010c4:	461e      	mov	r6, r3
 80010c6:	4613      	mov	r3, r2
 80010c8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80010ca:	c607      	stmia	r6!, {r0, r1, r2}
 80010cc:	8033      	strh	r3, [r6, #0]
 80010ce:	e026      	b.n	800111e <main+0x1f2>
	}else{
		  ret = HAL_I2C_Master_Receive(&hi2c1, BARO_ADDR, buf, 2, HAL_MAX_DELAY);
 80010d0:	23ee      	movs	r3, #238	; 0xee
 80010d2:	b299      	uxth	r1, r3
 80010d4:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 80010d8:	f04f 33ff 	mov.w	r3, #4294967295
 80010dc:	9300      	str	r3, [sp, #0]
 80010de:	2302      	movs	r3, #2
 80010e0:	486d      	ldr	r0, [pc, #436]	; (8001298 <main+0x36c>)
 80010e2:	f003 fad1 	bl	8004688 <HAL_I2C_Master_Receive>
 80010e6:	4603      	mov	r3, r0
 80010e8:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		  if (ret != HAL_OK){
 80010ec:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d009      	beq.n	8001108 <main+0x1dc>
			  strcpy((char*)buf, "Error Rx\r\n");
 80010f4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80010f8:	4a6a      	ldr	r2, [pc, #424]	; (80012a4 <main+0x378>)
 80010fa:	ca07      	ldmia	r2, {r0, r1, r2}
 80010fc:	c303      	stmia	r3!, {r0, r1}
 80010fe:	801a      	strh	r2, [r3, #0]
 8001100:	3302      	adds	r3, #2
 8001102:	0c12      	lsrs	r2, r2, #16
 8001104:	701a      	strb	r2, [r3, #0]
 8001106:	e00a      	b.n	800111e <main+0x1f2>
		  } else {
			  C2 = ((buf[0] << 8) | buf[1]);
 8001108:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 800110c:	021b      	lsls	r3, r3, #8
 800110e:	b21a      	sxth	r2, r3
 8001110:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 8001114:	b21b      	sxth	r3, r3
 8001116:	4313      	orrs	r3, r2
 8001118:	b21b      	sxth	r3, r3
 800111a:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
		  }
	}
	HAL_Delay(50);
 800111e:	2032      	movs	r0, #50	; 0x32
 8001120:	f001 f97a 	bl	8002418 <HAL_Delay>

	buf[0] = BARO_PROM_ADDR | BARO_C3;
 8001124:	22a0      	movs	r2, #160	; 0xa0
 8001126:	2306      	movs	r3, #6
 8001128:	4313      	orrs	r3, r2
 800112a:	b2db      	uxtb	r3, r3
 800112c:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
	ret = HAL_I2C_Master_Transmit(&hi2c1, BARO_ADDR, buf, 1, HAL_MAX_DELAY);
 8001130:	23ee      	movs	r3, #238	; 0xee
 8001132:	b299      	uxth	r1, r3
 8001134:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8001138:	f04f 33ff 	mov.w	r3, #4294967295
 800113c:	9300      	str	r3, [sp, #0]
 800113e:	2301      	movs	r3, #1
 8001140:	4855      	ldr	r0, [pc, #340]	; (8001298 <main+0x36c>)
 8001142:	f003 f9a3 	bl	800448c <HAL_I2C_Master_Transmit>
 8001146:	4603      	mov	r3, r0
 8001148:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	if (ret != HAL_OK){
 800114c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8001150:	2b00      	cmp	r3, #0
 8001152:	d008      	beq.n	8001166 <main+0x23a>
		strcpy((char*)buf, "Error TX_1c\r\n");
 8001154:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001158:	4a54      	ldr	r2, [pc, #336]	; (80012ac <main+0x380>)
 800115a:	461e      	mov	r6, r3
 800115c:	4613      	mov	r3, r2
 800115e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001160:	c607      	stmia	r6!, {r0, r1, r2}
 8001162:	8033      	strh	r3, [r6, #0]
 8001164:	e026      	b.n	80011b4 <main+0x288>
	}else{
		  ret = HAL_I2C_Master_Receive(&hi2c1, BARO_ADDR, buf, 2, HAL_MAX_DELAY);
 8001166:	23ee      	movs	r3, #238	; 0xee
 8001168:	b299      	uxth	r1, r3
 800116a:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 800116e:	f04f 33ff 	mov.w	r3, #4294967295
 8001172:	9300      	str	r3, [sp, #0]
 8001174:	2302      	movs	r3, #2
 8001176:	4848      	ldr	r0, [pc, #288]	; (8001298 <main+0x36c>)
 8001178:	f003 fa86 	bl	8004688 <HAL_I2C_Master_Receive>
 800117c:	4603      	mov	r3, r0
 800117e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		  if (ret != HAL_OK){
 8001182:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8001186:	2b00      	cmp	r3, #0
 8001188:	d009      	beq.n	800119e <main+0x272>
			  strcpy((char*)buf, "Error Rx\r\n");
 800118a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800118e:	4a45      	ldr	r2, [pc, #276]	; (80012a4 <main+0x378>)
 8001190:	ca07      	ldmia	r2, {r0, r1, r2}
 8001192:	c303      	stmia	r3!, {r0, r1}
 8001194:	801a      	strh	r2, [r3, #0]
 8001196:	3302      	adds	r3, #2
 8001198:	0c12      	lsrs	r2, r2, #16
 800119a:	701a      	strb	r2, [r3, #0]
 800119c:	e00a      	b.n	80011b4 <main+0x288>
		  } else {
			  C3 = ((buf[0] << 8) | buf[1]);
 800119e:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 80011a2:	021b      	lsls	r3, r3, #8
 80011a4:	b21a      	sxth	r2, r3
 80011a6:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 80011aa:	b21b      	sxth	r3, r3
 80011ac:	4313      	orrs	r3, r2
 80011ae:	b21b      	sxth	r3, r3
 80011b0:	f8a7 30a2 	strh.w	r3, [r7, #162]	; 0xa2
		  }
	}
	HAL_Delay(50);
 80011b4:	2032      	movs	r0, #50	; 0x32
 80011b6:	f001 f92f 	bl	8002418 <HAL_Delay>

	buf[0] = BARO_PROM_ADDR | BARO_C4;
 80011ba:	22a0      	movs	r2, #160	; 0xa0
 80011bc:	2308      	movs	r3, #8
 80011be:	4313      	orrs	r3, r2
 80011c0:	b2db      	uxtb	r3, r3
 80011c2:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
	ret = HAL_I2C_Master_Transmit(&hi2c1, BARO_ADDR, buf, 1, HAL_MAX_DELAY);
 80011c6:	23ee      	movs	r3, #238	; 0xee
 80011c8:	b299      	uxth	r1, r3
 80011ca:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 80011ce:	f04f 33ff 	mov.w	r3, #4294967295
 80011d2:	9300      	str	r3, [sp, #0]
 80011d4:	2301      	movs	r3, #1
 80011d6:	4830      	ldr	r0, [pc, #192]	; (8001298 <main+0x36c>)
 80011d8:	f003 f958 	bl	800448c <HAL_I2C_Master_Transmit>
 80011dc:	4603      	mov	r3, r0
 80011de:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	if (ret != HAL_OK){
 80011e2:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d008      	beq.n	80011fc <main+0x2d0>
		strcpy((char*)buf, "Error TX_1d\r\n");
 80011ea:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80011ee:	4a30      	ldr	r2, [pc, #192]	; (80012b0 <main+0x384>)
 80011f0:	461e      	mov	r6, r3
 80011f2:	4613      	mov	r3, r2
 80011f4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80011f6:	c607      	stmia	r6!, {r0, r1, r2}
 80011f8:	8033      	strh	r3, [r6, #0]
 80011fa:	e026      	b.n	800124a <main+0x31e>
	}else{
		  ret = HAL_I2C_Master_Receive(&hi2c1, BARO_ADDR, buf, 2, HAL_MAX_DELAY);
 80011fc:	23ee      	movs	r3, #238	; 0xee
 80011fe:	b299      	uxth	r1, r3
 8001200:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8001204:	f04f 33ff 	mov.w	r3, #4294967295
 8001208:	9300      	str	r3, [sp, #0]
 800120a:	2302      	movs	r3, #2
 800120c:	4822      	ldr	r0, [pc, #136]	; (8001298 <main+0x36c>)
 800120e:	f003 fa3b 	bl	8004688 <HAL_I2C_Master_Receive>
 8001212:	4603      	mov	r3, r0
 8001214:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		  if (ret != HAL_OK){
 8001218:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800121c:	2b00      	cmp	r3, #0
 800121e:	d009      	beq.n	8001234 <main+0x308>
			  strcpy((char*)buf, "Error Rx\r\n");
 8001220:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001224:	4a1f      	ldr	r2, [pc, #124]	; (80012a4 <main+0x378>)
 8001226:	ca07      	ldmia	r2, {r0, r1, r2}
 8001228:	c303      	stmia	r3!, {r0, r1}
 800122a:	801a      	strh	r2, [r3, #0]
 800122c:	3302      	adds	r3, #2
 800122e:	0c12      	lsrs	r2, r2, #16
 8001230:	701a      	strb	r2, [r3, #0]
 8001232:	e00a      	b.n	800124a <main+0x31e>
		  } else {
			  C4 = ((buf[0] << 8) | buf[1]);
 8001234:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8001238:	021b      	lsls	r3, r3, #8
 800123a:	b21a      	sxth	r2, r3
 800123c:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 8001240:	b21b      	sxth	r3, r3
 8001242:	4313      	orrs	r3, r2
 8001244:	b21b      	sxth	r3, r3
 8001246:	f8a7 30a0 	strh.w	r3, [r7, #160]	; 0xa0
		  }
	}
	HAL_Delay(50);
 800124a:	2032      	movs	r0, #50	; 0x32
 800124c:	f001 f8e4 	bl	8002418 <HAL_Delay>

	buf[0] = BARO_PROM_ADDR | BARO_C5;
 8001250:	22a0      	movs	r2, #160	; 0xa0
 8001252:	230a      	movs	r3, #10
 8001254:	4313      	orrs	r3, r2
 8001256:	b2db      	uxtb	r3, r3
 8001258:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
	ret = HAL_I2C_Master_Transmit(&hi2c1, BARO_ADDR, buf, 1, HAL_MAX_DELAY);
 800125c:	23ee      	movs	r3, #238	; 0xee
 800125e:	b299      	uxth	r1, r3
 8001260:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8001264:	f04f 33ff 	mov.w	r3, #4294967295
 8001268:	9300      	str	r3, [sp, #0]
 800126a:	2301      	movs	r3, #1
 800126c:	480a      	ldr	r0, [pc, #40]	; (8001298 <main+0x36c>)
 800126e:	f003 f90d 	bl	800448c <HAL_I2C_Master_Transmit>
 8001272:	4603      	mov	r3, r0
 8001274:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	if (ret != HAL_OK){
 8001278:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800127c:	2b00      	cmp	r3, #0
 800127e:	d01b      	beq.n	80012b8 <main+0x38c>
		strcpy((char*)buf, "Error TX_1e\r\n");
 8001280:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001284:	4a0b      	ldr	r2, [pc, #44]	; (80012b4 <main+0x388>)
 8001286:	461e      	mov	r6, r3
 8001288:	4613      	mov	r3, r2
 800128a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800128c:	c607      	stmia	r6!, {r0, r1, r2}
 800128e:	8033      	strh	r3, [r6, #0]
 8001290:	e039      	b.n	8001306 <main+0x3da>
 8001292:	bf00      	nop
 8001294:	40020000 	.word	0x40020000
 8001298:	200000ac 	.word	0x200000ac
 800129c:	0800b340 	.word	0x0800b340
 80012a0:	0800b350 	.word	0x0800b350
 80012a4:	0800b360 	.word	0x0800b360
 80012a8:	0800b36c 	.word	0x0800b36c
 80012ac:	0800b37c 	.word	0x0800b37c
 80012b0:	0800b38c 	.word	0x0800b38c
 80012b4:	0800b39c 	.word	0x0800b39c
	}else{
		  ret = HAL_I2C_Master_Receive(&hi2c1, BARO_ADDR, buf, 2, HAL_MAX_DELAY);
 80012b8:	23ee      	movs	r3, #238	; 0xee
 80012ba:	b299      	uxth	r1, r3
 80012bc:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 80012c0:	f04f 33ff 	mov.w	r3, #4294967295
 80012c4:	9300      	str	r3, [sp, #0]
 80012c6:	2302      	movs	r3, #2
 80012c8:	4896      	ldr	r0, [pc, #600]	; (8001524 <main+0x5f8>)
 80012ca:	f003 f9dd 	bl	8004688 <HAL_I2C_Master_Receive>
 80012ce:	4603      	mov	r3, r0
 80012d0:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		  if (ret != HAL_OK){
 80012d4:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d009      	beq.n	80012f0 <main+0x3c4>
			  strcpy((char*)buf, "Error Rx\r\n");
 80012dc:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80012e0:	4a91      	ldr	r2, [pc, #580]	; (8001528 <main+0x5fc>)
 80012e2:	ca07      	ldmia	r2, {r0, r1, r2}
 80012e4:	c303      	stmia	r3!, {r0, r1}
 80012e6:	801a      	strh	r2, [r3, #0]
 80012e8:	3302      	adds	r3, #2
 80012ea:	0c12      	lsrs	r2, r2, #16
 80012ec:	701a      	strb	r2, [r3, #0]
 80012ee:	e00a      	b.n	8001306 <main+0x3da>
		  } else {
			  C5 = ((buf[0] << 8) | buf[1]);
 80012f0:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 80012f4:	021b      	lsls	r3, r3, #8
 80012f6:	b21a      	sxth	r2, r3
 80012f8:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 80012fc:	b21b      	sxth	r3, r3
 80012fe:	4313      	orrs	r3, r2
 8001300:	b21b      	sxth	r3, r3
 8001302:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
		  }
	}
	HAL_Delay(50);
 8001306:	2032      	movs	r0, #50	; 0x32
 8001308:	f001 f886 	bl	8002418 <HAL_Delay>

	buf[0] = BARO_PROM_ADDR | BARO_C6;
 800130c:	22a0      	movs	r2, #160	; 0xa0
 800130e:	230c      	movs	r3, #12
 8001310:	4313      	orrs	r3, r2
 8001312:	b2db      	uxtb	r3, r3
 8001314:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
	ret = HAL_I2C_Master_Transmit(&hi2c1, BARO_ADDR, buf, 1, HAL_MAX_DELAY);
 8001318:	23ee      	movs	r3, #238	; 0xee
 800131a:	b299      	uxth	r1, r3
 800131c:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8001320:	f04f 33ff 	mov.w	r3, #4294967295
 8001324:	9300      	str	r3, [sp, #0]
 8001326:	2301      	movs	r3, #1
 8001328:	487e      	ldr	r0, [pc, #504]	; (8001524 <main+0x5f8>)
 800132a:	f003 f8af 	bl	800448c <HAL_I2C_Master_Transmit>
 800132e:	4603      	mov	r3, r0
 8001330:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	if (ret != HAL_OK){
 8001334:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8001338:	2b00      	cmp	r3, #0
 800133a:	d008      	beq.n	800134e <main+0x422>
		strcpy((char*)buf, "Error TX_1f\r\n");
 800133c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001340:	4a7a      	ldr	r2, [pc, #488]	; (800152c <main+0x600>)
 8001342:	461e      	mov	r6, r3
 8001344:	4613      	mov	r3, r2
 8001346:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001348:	c607      	stmia	r6!, {r0, r1, r2}
 800134a:	8033      	strh	r3, [r6, #0]
 800134c:	e026      	b.n	800139c <main+0x470>
	}else{
		  ret = HAL_I2C_Master_Receive(&hi2c1, BARO_ADDR, buf, 2, HAL_MAX_DELAY);
 800134e:	23ee      	movs	r3, #238	; 0xee
 8001350:	b299      	uxth	r1, r3
 8001352:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8001356:	f04f 33ff 	mov.w	r3, #4294967295
 800135a:	9300      	str	r3, [sp, #0]
 800135c:	2302      	movs	r3, #2
 800135e:	4871      	ldr	r0, [pc, #452]	; (8001524 <main+0x5f8>)
 8001360:	f003 f992 	bl	8004688 <HAL_I2C_Master_Receive>
 8001364:	4603      	mov	r3, r0
 8001366:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		  if (ret != HAL_OK){
 800136a:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800136e:	2b00      	cmp	r3, #0
 8001370:	d009      	beq.n	8001386 <main+0x45a>
			  strcpy((char*)buf, "Error Rx\r\n");
 8001372:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001376:	4a6c      	ldr	r2, [pc, #432]	; (8001528 <main+0x5fc>)
 8001378:	ca07      	ldmia	r2, {r0, r1, r2}
 800137a:	c303      	stmia	r3!, {r0, r1}
 800137c:	801a      	strh	r2, [r3, #0]
 800137e:	3302      	adds	r3, #2
 8001380:	0c12      	lsrs	r2, r2, #16
 8001382:	701a      	strb	r2, [r3, #0]
 8001384:	e00a      	b.n	800139c <main+0x470>
		  } else {
			  C6 = ((buf[0] << 8) | buf[1]);
 8001386:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 800138a:	021b      	lsls	r3, r3, #8
 800138c:	b21a      	sxth	r2, r3
 800138e:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 8001392:	b21b      	sxth	r3, r3
 8001394:	4313      	orrs	r3, r2
 8001396:	b21b      	sxth	r3, r3
 8001398:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
		  }
	}
	HAL_Delay(50);
 800139c:	2032      	movs	r0, #50	; 0x32
 800139e:	f001 f83b 	bl	8002418 <HAL_Delay>
  while (1)
  {

	  // Convert to reading pressure values

	  buf[0] = BARO_CONVERT_PRESSURE;
 80013a2:	2348      	movs	r3, #72	; 0x48
 80013a4:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
	  ret = HAL_I2C_Master_Transmit(&hi2c1, BARO_ADDR, buf, 1, HAL_MAX_DELAY);
 80013a8:	23ee      	movs	r3, #238	; 0xee
 80013aa:	b299      	uxth	r1, r3
 80013ac:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 80013b0:	f04f 33ff 	mov.w	r3, #4294967295
 80013b4:	9300      	str	r3, [sp, #0]
 80013b6:	2301      	movs	r3, #1
 80013b8:	485a      	ldr	r0, [pc, #360]	; (8001524 <main+0x5f8>)
 80013ba:	f003 f867 	bl	800448c <HAL_I2C_Master_Transmit>
 80013be:	4603      	mov	r3, r0
 80013c0:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	  if (ret != HAL_OK){
 80013c4:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d007      	beq.n	80013dc <main+0x4b0>
		  strcpy((char*)buf, "Error TX_2\r\n");
 80013cc:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80013d0:	4a57      	ldr	r2, [pc, #348]	; (8001530 <main+0x604>)
 80013d2:	461e      	mov	r6, r3
 80013d4:	4613      	mov	r3, r2
 80013d6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80013d8:	c607      	stmia	r6!, {r0, r1, r2}
 80013da:	7033      	strb	r3, [r6, #0]
	  }

	  HAL_Delay(15);
 80013dc:	200f      	movs	r0, #15
 80013de:	f001 f81b 	bl	8002418 <HAL_Delay>

	  // Read Pressure value

	  buf[0] = ADC_BARO_READ_ADDR;
 80013e2:	2300      	movs	r3, #0
 80013e4:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
	  ret = HAL_I2C_Master_Transmit(&hi2c1, BARO_ADDR, buf, 1, HAL_MAX_DELAY);
 80013e8:	23ee      	movs	r3, #238	; 0xee
 80013ea:	b299      	uxth	r1, r3
 80013ec:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 80013f0:	f04f 33ff 	mov.w	r3, #4294967295
 80013f4:	9300      	str	r3, [sp, #0]
 80013f6:	2301      	movs	r3, #1
 80013f8:	484a      	ldr	r0, [pc, #296]	; (8001524 <main+0x5f8>)
 80013fa:	f003 f847 	bl	800448c <HAL_I2C_Master_Transmit>
 80013fe:	4603      	mov	r3, r0
 8001400:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	  if (ret != HAL_OK){
 8001404:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8001408:	2b00      	cmp	r3, #0
 800140a:	d008      	beq.n	800141e <main+0x4f2>
		  strcpy((char*)buf, "Error TX_3\r\n");
 800140c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001410:	4a48      	ldr	r2, [pc, #288]	; (8001534 <main+0x608>)
 8001412:	461e      	mov	r6, r3
 8001414:	4613      	mov	r3, r2
 8001416:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001418:	c607      	stmia	r6!, {r0, r1, r2}
 800141a:	7033      	strb	r3, [r6, #0]
 800141c:	e027      	b.n	800146e <main+0x542>
	  } else{
		  ret = HAL_I2C_Master_Receive(&hi2c1, BARO_ADDR, buf, 3, HAL_MAX_DELAY);
 800141e:	23ee      	movs	r3, #238	; 0xee
 8001420:	b299      	uxth	r1, r3
 8001422:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8001426:	f04f 33ff 	mov.w	r3, #4294967295
 800142a:	9300      	str	r3, [sp, #0]
 800142c:	2303      	movs	r3, #3
 800142e:	483d      	ldr	r0, [pc, #244]	; (8001524 <main+0x5f8>)
 8001430:	f003 f92a 	bl	8004688 <HAL_I2C_Master_Receive>
 8001434:	4603      	mov	r3, r0
 8001436:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		  if (ret != HAL_OK){
 800143a:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800143e:	2b00      	cmp	r3, #0
 8001440:	d009      	beq.n	8001456 <main+0x52a>
			  strcpy((char*)buf, "Error Rx\r\n");
 8001442:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001446:	4a38      	ldr	r2, [pc, #224]	; (8001528 <main+0x5fc>)
 8001448:	ca07      	ldmia	r2, {r0, r1, r2}
 800144a:	c303      	stmia	r3!, {r0, r1}
 800144c:	801a      	strh	r2, [r3, #0]
 800144e:	3302      	adds	r3, #2
 8001450:	0c12      	lsrs	r2, r2, #16
 8001452:	701a      	strb	r2, [r3, #0]
 8001454:	e00b      	b.n	800146e <main+0x542>
		  } else {
			  pressure = ((0x00 << 24) | (buf[0] << 16) | (buf[1] << 8) | buf[2]);
 8001456:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 800145a:	041a      	lsls	r2, r3, #16
 800145c:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 8001460:	021b      	lsls	r3, r3, #8
 8001462:	4313      	orrs	r3, r2
 8001464:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 8001468:	4313      	orrs	r3, r2
 800146a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		  }
	  }

	  //Convert to reading temperature value

	  buf[0] = BARO_CONVERT_TEMP;
 800146e:	2358      	movs	r3, #88	; 0x58
 8001470:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
	 	  ret = HAL_I2C_Master_Transmit(&hi2c1, BARO_ADDR, buf, 1, HAL_MAX_DELAY);
 8001474:	23ee      	movs	r3, #238	; 0xee
 8001476:	b299      	uxth	r1, r3
 8001478:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 800147c:	f04f 33ff 	mov.w	r3, #4294967295
 8001480:	9300      	str	r3, [sp, #0]
 8001482:	2301      	movs	r3, #1
 8001484:	4827      	ldr	r0, [pc, #156]	; (8001524 <main+0x5f8>)
 8001486:	f003 f801 	bl	800448c <HAL_I2C_Master_Transmit>
 800148a:	4603      	mov	r3, r0
 800148c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	 	  if (ret != HAL_OK){
 8001490:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8001494:	2b00      	cmp	r3, #0
 8001496:	d007      	beq.n	80014a8 <main+0x57c>
	 		  strcpy((char*)buf, "Error TX_2\r\n");
 8001498:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800149c:	4a24      	ldr	r2, [pc, #144]	; (8001530 <main+0x604>)
 800149e:	461e      	mov	r6, r3
 80014a0:	4613      	mov	r3, r2
 80014a2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80014a4:	c607      	stmia	r6!, {r0, r1, r2}
 80014a6:	7033      	strb	r3, [r6, #0]
	 	  }

	  HAL_Delay(15);
 80014a8:	200f      	movs	r0, #15
 80014aa:	f000 ffb5 	bl	8002418 <HAL_Delay>

	  // Read temperature value

	  buf[0] = ADC_BARO_READ_ADDR;
 80014ae:	2300      	movs	r3, #0
 80014b0:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
	  ret = HAL_I2C_Master_Transmit(&hi2c1, BARO_ADDR, buf, 1, HAL_MAX_DELAY);
 80014b4:	23ee      	movs	r3, #238	; 0xee
 80014b6:	b299      	uxth	r1, r3
 80014b8:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 80014bc:	f04f 33ff 	mov.w	r3, #4294967295
 80014c0:	9300      	str	r3, [sp, #0]
 80014c2:	2301      	movs	r3, #1
 80014c4:	4817      	ldr	r0, [pc, #92]	; (8001524 <main+0x5f8>)
 80014c6:	f002 ffe1 	bl	800448c <HAL_I2C_Master_Transmit>
 80014ca:	4603      	mov	r3, r0
 80014cc:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	  if (ret != HAL_OK){
 80014d0:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d008      	beq.n	80014ea <main+0x5be>
		  strcpy((char*)buf, "Error TX_3\r\n");
 80014d8:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80014dc:	4a15      	ldr	r2, [pc, #84]	; (8001534 <main+0x608>)
 80014de:	461e      	mov	r6, r3
 80014e0:	4613      	mov	r3, r2
 80014e2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80014e4:	c607      	stmia	r6!, {r0, r1, r2}
 80014e6:	7033      	strb	r3, [r6, #0]
 80014e8:	e032      	b.n	8001550 <main+0x624>
	  } else{
		  ret = HAL_I2C_Master_Receive(&hi2c1, BARO_ADDR, buf, 3, HAL_MAX_DELAY);
 80014ea:	23ee      	movs	r3, #238	; 0xee
 80014ec:	b299      	uxth	r1, r3
 80014ee:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 80014f2:	f04f 33ff 	mov.w	r3, #4294967295
 80014f6:	9300      	str	r3, [sp, #0]
 80014f8:	2303      	movs	r3, #3
 80014fa:	480a      	ldr	r0, [pc, #40]	; (8001524 <main+0x5f8>)
 80014fc:	f003 f8c4 	bl	8004688 <HAL_I2C_Master_Receive>
 8001500:	4603      	mov	r3, r0
 8001502:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		  if (ret != HAL_OK){
 8001506:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800150a:	2b00      	cmp	r3, #0
 800150c:	d014      	beq.n	8001538 <main+0x60c>
			  strcpy((char*)buf, "Error Rx\r\n");
 800150e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001512:	4a05      	ldr	r2, [pc, #20]	; (8001528 <main+0x5fc>)
 8001514:	ca07      	ldmia	r2, {r0, r1, r2}
 8001516:	c303      	stmia	r3!, {r0, r1}
 8001518:	801a      	strh	r2, [r3, #0]
 800151a:	3302      	adds	r3, #2
 800151c:	0c12      	lsrs	r2, r2, #16
 800151e:	701a      	strb	r2, [r3, #0]
 8001520:	e016      	b.n	8001550 <main+0x624>
 8001522:	bf00      	nop
 8001524:	200000ac 	.word	0x200000ac
 8001528:	0800b360 	.word	0x0800b360
 800152c:	0800b3ac 	.word	0x0800b3ac
 8001530:	0800b3bc 	.word	0x0800b3bc
 8001534:	0800b3cc 	.word	0x0800b3cc
		  } else {
			  temp = ((0x00 << 24) | (buf[0] << 16) | (buf[1] << 8) | buf[2]);
 8001538:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 800153c:	041a      	lsls	r2, r3, #16
 800153e:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 8001542:	021b      	lsls	r3, r3, #8
 8001544:	4313      	orrs	r3, r2
 8001546:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 800154a:	4313      	orrs	r3, r2
 800154c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
		  }
	  }

	  dT = temp - C5*pow(2,8);
 8001550:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 8001554:	f7fe ffd6 	bl	8000504 <__aeabi_ui2d>
 8001558:	4682      	mov	sl, r0
 800155a:	468b      	mov	fp, r1
 800155c:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 8001560:	4618      	mov	r0, r3
 8001562:	f7fe ffdf 	bl	8000524 <__aeabi_i2d>
 8001566:	f04f 0200 	mov.w	r2, #0
 800156a:	4bd5      	ldr	r3, [pc, #852]	; (80018c0 <main+0x994>)
 800156c:	f7ff f844 	bl	80005f8 <__aeabi_dmul>
 8001570:	4602      	mov	r2, r0
 8001572:	460b      	mov	r3, r1
 8001574:	4650      	mov	r0, sl
 8001576:	4659      	mov	r1, fp
 8001578:	f7fe fe86 	bl	8000288 <__aeabi_dsub>
 800157c:	4602      	mov	r2, r0
 800157e:	460b      	mov	r3, r1
 8001580:	4610      	mov	r0, r2
 8001582:	4619      	mov	r1, r3
 8001584:	f7ff fa4a 	bl	8000a1c <__aeabi_d2iz>
 8001588:	4603      	mov	r3, r0
 800158a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	  TEMP = 2000 + dT*C6/pow(2,23);
 800158e:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8001592:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8001596:	fb02 f303 	mul.w	r3, r2, r3
 800159a:	4618      	mov	r0, r3
 800159c:	f7fe ffc2 	bl	8000524 <__aeabi_i2d>
 80015a0:	f04f 0200 	mov.w	r2, #0
 80015a4:	4bc7      	ldr	r3, [pc, #796]	; (80018c4 <main+0x998>)
 80015a6:	f7ff f951 	bl	800084c <__aeabi_ddiv>
 80015aa:	4602      	mov	r2, r0
 80015ac:	460b      	mov	r3, r1
 80015ae:	4610      	mov	r0, r2
 80015b0:	4619      	mov	r1, r3
 80015b2:	f04f 0200 	mov.w	r2, #0
 80015b6:	4bc4      	ldr	r3, [pc, #784]	; (80018c8 <main+0x99c>)
 80015b8:	f7fe fe68 	bl	800028c <__adddf3>
 80015bc:	4602      	mov	r2, r0
 80015be:	460b      	mov	r3, r1
 80015c0:	4610      	mov	r0, r2
 80015c2:	4619      	mov	r1, r3
 80015c4:	f7ff fa2a 	bl	8000a1c <__aeabi_d2iz>
 80015c8:	4603      	mov	r3, r0
 80015ca:	673b      	str	r3, [r7, #112]	; 0x70
	  strcpy((char*)buf, "Temperature: ");
 80015cc:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80015d0:	4abe      	ldr	r2, [pc, #760]	; (80018cc <main+0x9a0>)
 80015d2:	461e      	mov	r6, r3
 80015d4:	4613      	mov	r3, r2
 80015d6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80015d8:	c607      	stmia	r6!, {r0, r1, r2}
 80015da:	8033      	strh	r3, [r6, #0]
	  HAL_USART_Transmit(&husart2, buf, strlen((char*)buf), HAL_MAX_DELAY);
 80015dc:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80015e0:	4618      	mov	r0, r3
 80015e2:	f7fe fdf5 	bl	80001d0 <strlen>
 80015e6:	4603      	mov	r3, r0
 80015e8:	b29a      	uxth	r2, r3
 80015ea:	f107 015c 	add.w	r1, r7, #92	; 0x5c
 80015ee:	f04f 33ff 	mov.w	r3, #4294967295
 80015f2:	48b7      	ldr	r0, [pc, #732]	; (80018d0 <main+0x9a4>)
 80015f4:	f005 fadf 	bl	8006bb6 <HAL_USART_Transmit>
	  sprintf((char*)buf, "%i.%02u C\r\n", (int)TEMP/100, (unsigned int)TEMP%100);
 80015f8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80015fa:	4ab6      	ldr	r2, [pc, #728]	; (80018d4 <main+0x9a8>)
 80015fc:	fb82 1203 	smull	r1, r2, r2, r3
 8001600:	1152      	asrs	r2, r2, #5
 8001602:	17db      	asrs	r3, r3, #31
 8001604:	1ad1      	subs	r1, r2, r3
 8001606:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8001608:	4bb2      	ldr	r3, [pc, #712]	; (80018d4 <main+0x9a8>)
 800160a:	fba3 0302 	umull	r0, r3, r3, r2
 800160e:	095b      	lsrs	r3, r3, #5
 8001610:	2064      	movs	r0, #100	; 0x64
 8001612:	fb00 f303 	mul.w	r3, r0, r3
 8001616:	1ad3      	subs	r3, r2, r3
 8001618:	f107 005c 	add.w	r0, r7, #92	; 0x5c
 800161c:	460a      	mov	r2, r1
 800161e:	49ae      	ldr	r1, [pc, #696]	; (80018d8 <main+0x9ac>)
 8001620:	f009 fb04 	bl	800ac2c <siprintf>
	  HAL_USART_Transmit(&husart2, buf, strlen((char*)buf), HAL_MAX_DELAY);
 8001624:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001628:	4618      	mov	r0, r3
 800162a:	f7fe fdd1 	bl	80001d0 <strlen>
 800162e:	4603      	mov	r3, r0
 8001630:	b29a      	uxth	r2, r3
 8001632:	f107 015c 	add.w	r1, r7, #92	; 0x5c
 8001636:	f04f 33ff 	mov.w	r3, #4294967295
 800163a:	48a5      	ldr	r0, [pc, #660]	; (80018d0 <main+0x9a4>)
 800163c:	f005 fabb 	bl	8006bb6 <HAL_USART_Transmit>

	  OFF = C2*pow(2,16) + (C4*dT)/pow(2,7);
 8001640:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 8001644:	4618      	mov	r0, r3
 8001646:	f7fe ff6d 	bl	8000524 <__aeabi_i2d>
 800164a:	f04f 0200 	mov.w	r2, #0
 800164e:	4ba3      	ldr	r3, [pc, #652]	; (80018dc <main+0x9b0>)
 8001650:	f7fe ffd2 	bl	80005f8 <__aeabi_dmul>
 8001654:	4602      	mov	r2, r0
 8001656:	460b      	mov	r3, r1
 8001658:	4692      	mov	sl, r2
 800165a:	469b      	mov	fp, r3
 800165c:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	; 0xa0
 8001660:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8001664:	fb02 f303 	mul.w	r3, r2, r3
 8001668:	4618      	mov	r0, r3
 800166a:	f7fe ff5b 	bl	8000524 <__aeabi_i2d>
 800166e:	f04f 0200 	mov.w	r2, #0
 8001672:	4b9b      	ldr	r3, [pc, #620]	; (80018e0 <main+0x9b4>)
 8001674:	f7ff f8ea 	bl	800084c <__aeabi_ddiv>
 8001678:	4602      	mov	r2, r0
 800167a:	460b      	mov	r3, r1
 800167c:	4650      	mov	r0, sl
 800167e:	4659      	mov	r1, fp
 8001680:	f7fe fe04 	bl	800028c <__adddf3>
 8001684:	4602      	mov	r2, r0
 8001686:	460b      	mov	r3, r1
 8001688:	4610      	mov	r0, r2
 800168a:	4619      	mov	r1, r3
 800168c:	f7ff fa06 	bl	8000a9c <__aeabi_d2lz>
 8001690:	4602      	mov	r2, r0
 8001692:	460b      	mov	r3, r1
 8001694:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
	  SENS = C1*pow(2,15) + (C3*dT)/pow(2,8);
 8001698:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 800169c:	4618      	mov	r0, r3
 800169e:	f7fe ff41 	bl	8000524 <__aeabi_i2d>
 80016a2:	f04f 0200 	mov.w	r2, #0
 80016a6:	4b8f      	ldr	r3, [pc, #572]	; (80018e4 <main+0x9b8>)
 80016a8:	f7fe ffa6 	bl	80005f8 <__aeabi_dmul>
 80016ac:	4602      	mov	r2, r0
 80016ae:	460b      	mov	r3, r1
 80016b0:	4692      	mov	sl, r2
 80016b2:	469b      	mov	fp, r3
 80016b4:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	; 0xa2
 80016b8:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 80016bc:	fb02 f303 	mul.w	r3, r2, r3
 80016c0:	4618      	mov	r0, r3
 80016c2:	f7fe ff2f 	bl	8000524 <__aeabi_i2d>
 80016c6:	f04f 0200 	mov.w	r2, #0
 80016ca:	4b7d      	ldr	r3, [pc, #500]	; (80018c0 <main+0x994>)
 80016cc:	f7ff f8be 	bl	800084c <__aeabi_ddiv>
 80016d0:	4602      	mov	r2, r0
 80016d2:	460b      	mov	r3, r1
 80016d4:	4650      	mov	r0, sl
 80016d6:	4659      	mov	r1, fp
 80016d8:	f7fe fdd8 	bl	800028c <__adddf3>
 80016dc:	4602      	mov	r2, r0
 80016de:	460b      	mov	r3, r1
 80016e0:	4610      	mov	r0, r2
 80016e2:	4619      	mov	r1, r3
 80016e4:	f7ff f9da 	bl	8000a9c <__aeabi_d2lz>
 80016e8:	4602      	mov	r2, r0
 80016ea:	460b      	mov	r3, r1
 80016ec:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
	  P = (pressure*SENS/pow(2,21) - OFF)/pow(2,15);
 80016f0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80016f4:	2200      	movs	r2, #0
 80016f6:	4698      	mov	r8, r3
 80016f8:	4691      	mov	r9, r2
 80016fa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80016fc:	fb09 f203 	mul.w	r2, r9, r3
 8001700:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001702:	fb08 f303 	mul.w	r3, r8, r3
 8001706:	4413      	add	r3, r2
 8001708:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800170a:	fba2 4508 	umull	r4, r5, r2, r8
 800170e:	442b      	add	r3, r5
 8001710:	461d      	mov	r5, r3
 8001712:	4620      	mov	r0, r4
 8001714:	4629      	mov	r1, r5
 8001716:	f7fe ff41 	bl	800059c <__aeabi_l2d>
 800171a:	f04f 0200 	mov.w	r2, #0
 800171e:	4b72      	ldr	r3, [pc, #456]	; (80018e8 <main+0x9bc>)
 8001720:	f7ff f894 	bl	800084c <__aeabi_ddiv>
 8001724:	4602      	mov	r2, r0
 8001726:	460b      	mov	r3, r1
 8001728:	4692      	mov	sl, r2
 800172a:	469b      	mov	fp, r3
 800172c:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8001730:	f7fe ff34 	bl	800059c <__aeabi_l2d>
 8001734:	4602      	mov	r2, r0
 8001736:	460b      	mov	r3, r1
 8001738:	4650      	mov	r0, sl
 800173a:	4659      	mov	r1, fp
 800173c:	f7fe fda4 	bl	8000288 <__aeabi_dsub>
 8001740:	4602      	mov	r2, r0
 8001742:	460b      	mov	r3, r1
 8001744:	4610      	mov	r0, r2
 8001746:	4619      	mov	r1, r3
 8001748:	f04f 0200 	mov.w	r2, #0
 800174c:	4b65      	ldr	r3, [pc, #404]	; (80018e4 <main+0x9b8>)
 800174e:	f7ff f87d 	bl	800084c <__aeabi_ddiv>
 8001752:	4602      	mov	r2, r0
 8001754:	460b      	mov	r3, r1
 8001756:	4610      	mov	r0, r2
 8001758:	4619      	mov	r1, r3
 800175a:	f7ff f95f 	bl	8000a1c <__aeabi_d2iz>
 800175e:	4603      	mov	r3, r0
 8001760:	66fb      	str	r3, [r7, #108]	; 0x6c

	  strcpy((char*)buf, "Pressure: ");
 8001762:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001766:	4a61      	ldr	r2, [pc, #388]	; (80018ec <main+0x9c0>)
 8001768:	ca07      	ldmia	r2, {r0, r1, r2}
 800176a:	c303      	stmia	r3!, {r0, r1}
 800176c:	801a      	strh	r2, [r3, #0]
 800176e:	3302      	adds	r3, #2
 8001770:	0c12      	lsrs	r2, r2, #16
 8001772:	701a      	strb	r2, [r3, #0]
	  HAL_USART_Transmit(&husart2, buf, strlen((char*)buf), HAL_MAX_DELAY);
 8001774:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001778:	4618      	mov	r0, r3
 800177a:	f7fe fd29 	bl	80001d0 <strlen>
 800177e:	4603      	mov	r3, r0
 8001780:	b29a      	uxth	r2, r3
 8001782:	f107 015c 	add.w	r1, r7, #92	; 0x5c
 8001786:	f04f 33ff 	mov.w	r3, #4294967295
 800178a:	4851      	ldr	r0, [pc, #324]	; (80018d0 <main+0x9a4>)
 800178c:	f005 fa13 	bl	8006bb6 <HAL_USART_Transmit>
	  sprintf((char*)buf, "%i.%02u Pa\r\n", (int)P/100, (unsigned int)P % 100 );
 8001790:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001792:	4a50      	ldr	r2, [pc, #320]	; (80018d4 <main+0x9a8>)
 8001794:	fb82 1203 	smull	r1, r2, r2, r3
 8001798:	1152      	asrs	r2, r2, #5
 800179a:	17db      	asrs	r3, r3, #31
 800179c:	1ad1      	subs	r1, r2, r3
 800179e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80017a0:	4b4c      	ldr	r3, [pc, #304]	; (80018d4 <main+0x9a8>)
 80017a2:	fba3 0302 	umull	r0, r3, r3, r2
 80017a6:	095b      	lsrs	r3, r3, #5
 80017a8:	2064      	movs	r0, #100	; 0x64
 80017aa:	fb00 f303 	mul.w	r3, r0, r3
 80017ae:	1ad3      	subs	r3, r2, r3
 80017b0:	f107 005c 	add.w	r0, r7, #92	; 0x5c
 80017b4:	460a      	mov	r2, r1
 80017b6:	494e      	ldr	r1, [pc, #312]	; (80018f0 <main+0x9c4>)
 80017b8:	f009 fa38 	bl	800ac2c <siprintf>
	  HAL_USART_Transmit(&husart2, buf, strlen((char*)buf), HAL_MAX_DELAY);
 80017bc:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80017c0:	4618      	mov	r0, r3
 80017c2:	f7fe fd05 	bl	80001d0 <strlen>
 80017c6:	4603      	mov	r3, r0
 80017c8:	b29a      	uxth	r2, r3
 80017ca:	f107 015c 	add.w	r1, r7, #92	; 0x5c
 80017ce:	f04f 33ff 	mov.w	r3, #4294967295
 80017d2:	483f      	ldr	r0, [pc, #252]	; (80018d0 <main+0x9a4>)
 80017d4:	f005 f9ef 	bl	8006bb6 <HAL_USART_Transmit>

	  HAL_Delay(500);
 80017d8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80017dc:	f000 fe1c 	bl	8002418 <HAL_Delay>

	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80017e0:	2200      	movs	r2, #0
 80017e2:	2110      	movs	r1, #16
 80017e4:	4843      	ldr	r0, [pc, #268]	; (80018f4 <main+0x9c8>)
 80017e6:	f001 f8e9 	bl	80029bc <HAL_GPIO_WritePin>
	  ret = HAL_SPI_Transmit(&hspi1, (uint8_t *)&ACCEL_XOUT_H, 1, 100);
 80017ea:	2364      	movs	r3, #100	; 0x64
 80017ec:	2201      	movs	r2, #1
 80017ee:	4942      	ldr	r1, [pc, #264]	; (80018f8 <main+0x9cc>)
 80017f0:	4842      	ldr	r0, [pc, #264]	; (80018fc <main+0x9d0>)
 80017f2:	f004 f9be 	bl	8005b72 <HAL_SPI_Transmit>
 80017f6:	4603      	mov	r3, r0
 80017f8:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	  if (ret != HAL_OK){
 80017fc:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8001800:	2b00      	cmp	r3, #0
 8001802:	d008      	beq.n	8001816 <main+0x8ea>
		  strcpy((char*)buf, "Error TX_3\r\n");
 8001804:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001808:	4a3d      	ldr	r2, [pc, #244]	; (8001900 <main+0x9d4>)
 800180a:	461e      	mov	r6, r3
 800180c:	4613      	mov	r3, r2
 800180e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001810:	c607      	stmia	r6!, {r0, r1, r2}
 8001812:	7033      	strb	r3, [r6, #0]
 8001814:	e01a      	b.n	800184c <main+0x920>
	  } else{
		  ret = HAL_SPI_Receive(&hspi1, (uint8_t *)spi_buf, 1, 100);
 8001816:	1d39      	adds	r1, r7, #4
 8001818:	2364      	movs	r3, #100	; 0x64
 800181a:	2201      	movs	r2, #1
 800181c:	4837      	ldr	r0, [pc, #220]	; (80018fc <main+0x9d0>)
 800181e:	f004 fae4 	bl	8005dea <HAL_SPI_Receive>
 8001822:	4603      	mov	r3, r0
 8001824:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		  if (ret != HAL_OK){
 8001828:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800182c:	2b00      	cmp	r3, #0
 800182e:	d009      	beq.n	8001844 <main+0x918>
			  strcpy((char*)buf, "Error Rx\r\n");
 8001830:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001834:	4a33      	ldr	r2, [pc, #204]	; (8001904 <main+0x9d8>)
 8001836:	ca07      	ldmia	r2, {r0, r1, r2}
 8001838:	c303      	stmia	r3!, {r0, r1}
 800183a:	801a      	strh	r2, [r3, #0]
 800183c:	3302      	adds	r3, #2
 800183e:	0c12      	lsrs	r2, r2, #16
 8001840:	701a      	strb	r2, [r3, #0]
 8001842:	e003      	b.n	800184c <main+0x920>
		  } else {
			  accel_x = (spi_buf[0]<<8);
 8001844:	793b      	ldrb	r3, [r7, #4]
 8001846:	021b      	lsls	r3, r3, #8
 8001848:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		  }
	  }
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 800184c:	2201      	movs	r2, #1
 800184e:	2110      	movs	r1, #16
 8001850:	4828      	ldr	r0, [pc, #160]	; (80018f4 <main+0x9c8>)
 8001852:	f001 f8b3 	bl	80029bc <HAL_GPIO_WritePin>
	  HAL_Delay(10);
 8001856:	200a      	movs	r0, #10
 8001858:	f000 fdde 	bl	8002418 <HAL_Delay>

	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 800185c:	2200      	movs	r2, #0
 800185e:	2110      	movs	r1, #16
 8001860:	4824      	ldr	r0, [pc, #144]	; (80018f4 <main+0x9c8>)
 8001862:	f001 f8ab 	bl	80029bc <HAL_GPIO_WritePin>
	  ret = HAL_SPI_Transmit(&hspi1, (uint8_t *)&ACCEL_XOUT_L, 1, 100);
 8001866:	2364      	movs	r3, #100	; 0x64
 8001868:	2201      	movs	r2, #1
 800186a:	4927      	ldr	r1, [pc, #156]	; (8001908 <main+0x9dc>)
 800186c:	4823      	ldr	r0, [pc, #140]	; (80018fc <main+0x9d0>)
 800186e:	f004 f980 	bl	8005b72 <HAL_SPI_Transmit>
 8001872:	4603      	mov	r3, r0
 8001874:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	  if (ret != HAL_OK){
 8001878:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800187c:	2b00      	cmp	r3, #0
 800187e:	d008      	beq.n	8001892 <main+0x966>
		  strcpy((char*)buf, "Error TX_3\r\n");
 8001880:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001884:	4a1e      	ldr	r2, [pc, #120]	; (8001900 <main+0x9d4>)
 8001886:	461e      	mov	r6, r3
 8001888:	4613      	mov	r3, r2
 800188a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800188c:	c607      	stmia	r6!, {r0, r1, r2}
 800188e:	7033      	strb	r3, [r6, #0]
 8001890:	e043      	b.n	800191a <main+0x9ee>
	  } else{
		  ret = HAL_SPI_Receive(&hspi1, (uint8_t *)spi_buf, 1, 100);
 8001892:	1d39      	adds	r1, r7, #4
 8001894:	2364      	movs	r3, #100	; 0x64
 8001896:	2201      	movs	r2, #1
 8001898:	4818      	ldr	r0, [pc, #96]	; (80018fc <main+0x9d0>)
 800189a:	f004 faa6 	bl	8005dea <HAL_SPI_Receive>
 800189e:	4603      	mov	r3, r0
 80018a0:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		  if (ret != HAL_OK){
 80018a4:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d02f      	beq.n	800190c <main+0x9e0>
			  strcpy((char*)buf, "Error Rx\r\n");
 80018ac:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80018b0:	4a14      	ldr	r2, [pc, #80]	; (8001904 <main+0x9d8>)
 80018b2:	ca07      	ldmia	r2, {r0, r1, r2}
 80018b4:	c303      	stmia	r3!, {r0, r1}
 80018b6:	801a      	strh	r2, [r3, #0]
 80018b8:	3302      	adds	r3, #2
 80018ba:	0c12      	lsrs	r2, r2, #16
 80018bc:	701a      	strb	r2, [r3, #0]
 80018be:	e02c      	b.n	800191a <main+0x9ee>
 80018c0:	40700000 	.word	0x40700000
 80018c4:	41600000 	.word	0x41600000
 80018c8:	409f4000 	.word	0x409f4000
 80018cc:	0800b3dc 	.word	0x0800b3dc
 80018d0:	20000158 	.word	0x20000158
 80018d4:	51eb851f 	.word	0x51eb851f
 80018d8:	0800b3ec 	.word	0x0800b3ec
 80018dc:	40f00000 	.word	0x40f00000
 80018e0:	40600000 	.word	0x40600000
 80018e4:	40e00000 	.word	0x40e00000
 80018e8:	41400000 	.word	0x41400000
 80018ec:	0800b3f8 	.word	0x0800b3f8
 80018f0:	0800b404 	.word	0x0800b404
 80018f4:	40020000 	.word	0x40020000
 80018f8:	0800b438 	.word	0x0800b438
 80018fc:	20000100 	.word	0x20000100
 8001900:	0800b3cc 	.word	0x0800b3cc
 8001904:	0800b360 	.word	0x0800b360
 8001908:	0800b439 	.word	0x0800b439
		  } else {
			  accel_x |= spi_buf[0];
 800190c:	793b      	ldrb	r3, [r7, #4]
 800190e:	461a      	mov	r2, r3
 8001910:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001914:	4313      	orrs	r3, r2
 8001916:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		  }
	  }
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 800191a:	2201      	movs	r2, #1
 800191c:	2110      	movs	r1, #16
 800191e:	4840      	ldr	r0, [pc, #256]	; (8001a20 <main+0xaf4>)
 8001920:	f001 f84c 	bl	80029bc <HAL_GPIO_WritePin>

	  strcpy((char*)buf, "Accel X: ");
 8001924:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001928:	4a3e      	ldr	r2, [pc, #248]	; (8001a24 <main+0xaf8>)
 800192a:	ca07      	ldmia	r2, {r0, r1, r2}
 800192c:	c303      	stmia	r3!, {r0, r1}
 800192e:	801a      	strh	r2, [r3, #0]
	  HAL_USART_Transmit(&husart2, buf, strlen((char*)buf), HAL_MAX_DELAY);
 8001930:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001934:	4618      	mov	r0, r3
 8001936:	f7fe fc4b 	bl	80001d0 <strlen>
 800193a:	4603      	mov	r3, r0
 800193c:	b29a      	uxth	r2, r3
 800193e:	f107 015c 	add.w	r1, r7, #92	; 0x5c
 8001942:	f04f 33ff 	mov.w	r3, #4294967295
 8001946:	4838      	ldr	r0, [pc, #224]	; (8001a28 <main+0xafc>)
 8001948:	f005 f935 	bl	8006bb6 <HAL_USART_Transmit>
	  sprintf((char*)buf, "%i\r\n", (int)accel_x);
 800194c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001950:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8001954:	4935      	ldr	r1, [pc, #212]	; (8001a2c <main+0xb00>)
 8001956:	4618      	mov	r0, r3
 8001958:	f009 f968 	bl	800ac2c <siprintf>
	  HAL_USART_Transmit(&husart2, buf, strlen((char*)buf), HAL_MAX_DELAY);
 800195c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001960:	4618      	mov	r0, r3
 8001962:	f7fe fc35 	bl	80001d0 <strlen>
 8001966:	4603      	mov	r3, r0
 8001968:	b29a      	uxth	r2, r3
 800196a:	f107 015c 	add.w	r1, r7, #92	; 0x5c
 800196e:	f04f 33ff 	mov.w	r3, #4294967295
 8001972:	482d      	ldr	r0, [pc, #180]	; (8001a28 <main+0xafc>)
 8001974:	f005 f91f 	bl	8006bb6 <HAL_USART_Transmit>

	  HAL_Delay(10);
 8001978:	200a      	movs	r0, #10
 800197a:	f000 fd4d 	bl	8002418 <HAL_Delay>

	  HAL_USART_Receive(&huart3, usart_buf, strlen((char*)usart_buf), 5000);
 800197e:	f107 0308 	add.w	r3, r7, #8
 8001982:	4618      	mov	r0, r3
 8001984:	f7fe fc24 	bl	80001d0 <strlen>
 8001988:	4603      	mov	r3, r0
 800198a:	b29a      	uxth	r2, r3
 800198c:	f107 0108 	add.w	r1, r7, #8
 8001990:	f241 3388 	movw	r3, #5000	; 0x1388
 8001994:	4826      	ldr	r0, [pc, #152]	; (8001a30 <main+0xb04>)
 8001996:	f005 f99e 	bl	8006cd6 <HAL_USART_Receive>

	  strcpy((char*)buf, "GPS: ");
 800199a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800199e:	4a25      	ldr	r2, [pc, #148]	; (8001a34 <main+0xb08>)
 80019a0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80019a4:	6018      	str	r0, [r3, #0]
 80019a6:	3304      	adds	r3, #4
 80019a8:	8019      	strh	r1, [r3, #0]
	  HAL_USART_Transmit(&husart2, buf, strlen((char*)buf), HAL_MAX_DELAY);
 80019aa:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80019ae:	4618      	mov	r0, r3
 80019b0:	f7fe fc0e 	bl	80001d0 <strlen>
 80019b4:	4603      	mov	r3, r0
 80019b6:	b29a      	uxth	r2, r3
 80019b8:	f107 015c 	add.w	r1, r7, #92	; 0x5c
 80019bc:	f04f 33ff 	mov.w	r3, #4294967295
 80019c0:	4819      	ldr	r0, [pc, #100]	; (8001a28 <main+0xafc>)
 80019c2:	f005 f8f8 	bl	8006bb6 <HAL_USART_Transmit>
	  HAL_USART_Transmit(&husart2, (char*)usart_buf, strlen((char*)usart_buf), HAL_MAX_DELAY);
 80019c6:	f107 0308 	add.w	r3, r7, #8
 80019ca:	4618      	mov	r0, r3
 80019cc:	f7fe fc00 	bl	80001d0 <strlen>
 80019d0:	4603      	mov	r3, r0
 80019d2:	b29a      	uxth	r2, r3
 80019d4:	f107 0108 	add.w	r1, r7, #8
 80019d8:	f04f 33ff 	mov.w	r3, #4294967295
 80019dc:	4812      	ldr	r0, [pc, #72]	; (8001a28 <main+0xafc>)
 80019de:	f005 f8ea 	bl	8006bb6 <HAL_USART_Transmit>
	  strcpy((char*)buf, "\r\n");
 80019e2:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80019e6:	4a14      	ldr	r2, [pc, #80]	; (8001a38 <main+0xb0c>)
 80019e8:	6812      	ldr	r2, [r2, #0]
 80019ea:	4611      	mov	r1, r2
 80019ec:	8019      	strh	r1, [r3, #0]
 80019ee:	3302      	adds	r3, #2
 80019f0:	0c12      	lsrs	r2, r2, #16
 80019f2:	701a      	strb	r2, [r3, #0]
	  HAL_USART_Transmit(&husart2, buf, strlen((char*)buf), HAL_MAX_DELAY);
 80019f4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80019f8:	4618      	mov	r0, r3
 80019fa:	f7fe fbe9 	bl	80001d0 <strlen>
 80019fe:	4603      	mov	r3, r0
 8001a00:	b29a      	uxth	r2, r3
 8001a02:	f107 015c 	add.w	r1, r7, #92	; 0x5c
 8001a06:	f04f 33ff 	mov.w	r3, #4294967295
 8001a0a:	4807      	ldr	r0, [pc, #28]	; (8001a28 <main+0xafc>)
 8001a0c:	f005 f8d3 	bl	8006bb6 <HAL_USART_Transmit>

	  HAL_Delay(500);
 8001a10:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001a14:	f000 fd00 	bl	8002418 <HAL_Delay>

    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8001a18:	f008 fcf4 	bl	800a404 <MX_USB_HOST_Process>
	  buf[0] = BARO_CONVERT_PRESSURE;
 8001a1c:	e4c1      	b.n	80013a2 <main+0x476>
 8001a1e:	bf00      	nop
 8001a20:	40020000 	.word	0x40020000
 8001a24:	0800b414 	.word	0x0800b414
 8001a28:	20000158 	.word	0x20000158
 8001a2c:	0800b420 	.word	0x0800b420
 8001a30:	2000019c 	.word	0x2000019c
 8001a34:	0800b428 	.word	0x0800b428
 8001a38:	0800b430 	.word	0x0800b430

08001a3c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b094      	sub	sp, #80	; 0x50
 8001a40:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a42:	f107 0320 	add.w	r3, r7, #32
 8001a46:	2230      	movs	r2, #48	; 0x30
 8001a48:	2100      	movs	r1, #0
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f008 fff6 	bl	800aa3c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a50:	f107 030c 	add.w	r3, r7, #12
 8001a54:	2200      	movs	r2, #0
 8001a56:	601a      	str	r2, [r3, #0]
 8001a58:	605a      	str	r2, [r3, #4]
 8001a5a:	609a      	str	r2, [r3, #8]
 8001a5c:	60da      	str	r2, [r3, #12]
 8001a5e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a60:	2300      	movs	r3, #0
 8001a62:	60bb      	str	r3, [r7, #8]
 8001a64:	4b28      	ldr	r3, [pc, #160]	; (8001b08 <SystemClock_Config+0xcc>)
 8001a66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a68:	4a27      	ldr	r2, [pc, #156]	; (8001b08 <SystemClock_Config+0xcc>)
 8001a6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a6e:	6413      	str	r3, [r2, #64]	; 0x40
 8001a70:	4b25      	ldr	r3, [pc, #148]	; (8001b08 <SystemClock_Config+0xcc>)
 8001a72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a78:	60bb      	str	r3, [r7, #8]
 8001a7a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	607b      	str	r3, [r7, #4]
 8001a80:	4b22      	ldr	r3, [pc, #136]	; (8001b0c <SystemClock_Config+0xd0>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a21      	ldr	r2, [pc, #132]	; (8001b0c <SystemClock_Config+0xd0>)
 8001a86:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a8a:	6013      	str	r3, [r2, #0]
 8001a8c:	4b1f      	ldr	r3, [pc, #124]	; (8001b0c <SystemClock_Config+0xd0>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a94:	607b      	str	r3, [r7, #4]
 8001a96:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001a98:	2301      	movs	r3, #1
 8001a9a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a9c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001aa0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001aa2:	2302      	movs	r3, #2
 8001aa4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001aa6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001aaa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001aac:	2308      	movs	r3, #8
 8001aae:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001ab0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001ab4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001ab6:	2302      	movs	r3, #2
 8001ab8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001aba:	2307      	movs	r3, #7
 8001abc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001abe:	f107 0320 	add.w	r3, r7, #32
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f003 fb34 	bl	8005130 <HAL_RCC_OscConfig>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d001      	beq.n	8001ad2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001ace:	f000 f9fb 	bl	8001ec8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ad2:	230f      	movs	r3, #15
 8001ad4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ad6:	2302      	movs	r3, #2
 8001ad8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ada:	2300      	movs	r3, #0
 8001adc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001ade:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001ae2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001ae4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ae8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001aea:	f107 030c 	add.w	r3, r7, #12
 8001aee:	2105      	movs	r1, #5
 8001af0:	4618      	mov	r0, r3
 8001af2:	f003 fd95 	bl	8005620 <HAL_RCC_ClockConfig>
 8001af6:	4603      	mov	r3, r0
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d001      	beq.n	8001b00 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001afc:	f000 f9e4 	bl	8001ec8 <Error_Handler>
  }
}
 8001b00:	bf00      	nop
 8001b02:	3750      	adds	r7, #80	; 0x50
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	40023800 	.word	0x40023800
 8001b0c:	40007000 	.word	0x40007000

08001b10 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001b14:	4b12      	ldr	r3, [pc, #72]	; (8001b60 <MX_I2C1_Init+0x50>)
 8001b16:	4a13      	ldr	r2, [pc, #76]	; (8001b64 <MX_I2C1_Init+0x54>)
 8001b18:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001b1a:	4b11      	ldr	r3, [pc, #68]	; (8001b60 <MX_I2C1_Init+0x50>)
 8001b1c:	4a12      	ldr	r2, [pc, #72]	; (8001b68 <MX_I2C1_Init+0x58>)
 8001b1e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001b20:	4b0f      	ldr	r3, [pc, #60]	; (8001b60 <MX_I2C1_Init+0x50>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001b26:	4b0e      	ldr	r3, [pc, #56]	; (8001b60 <MX_I2C1_Init+0x50>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b2c:	4b0c      	ldr	r3, [pc, #48]	; (8001b60 <MX_I2C1_Init+0x50>)
 8001b2e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001b32:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b34:	4b0a      	ldr	r3, [pc, #40]	; (8001b60 <MX_I2C1_Init+0x50>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001b3a:	4b09      	ldr	r3, [pc, #36]	; (8001b60 <MX_I2C1_Init+0x50>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b40:	4b07      	ldr	r3, [pc, #28]	; (8001b60 <MX_I2C1_Init+0x50>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b46:	4b06      	ldr	r3, [pc, #24]	; (8001b60 <MX_I2C1_Init+0x50>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001b4c:	4804      	ldr	r0, [pc, #16]	; (8001b60 <MX_I2C1_Init+0x50>)
 8001b4e:	f002 fb59 	bl	8004204 <HAL_I2C_Init>
 8001b52:	4603      	mov	r3, r0
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d001      	beq.n	8001b5c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001b58:	f000 f9b6 	bl	8001ec8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001b5c:	bf00      	nop
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	200000ac 	.word	0x200000ac
 8001b64:	40005400 	.word	0x40005400
 8001b68:	000186a0 	.word	0x000186a0

08001b6c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001b70:	4b17      	ldr	r3, [pc, #92]	; (8001bd0 <MX_SPI1_Init+0x64>)
 8001b72:	4a18      	ldr	r2, [pc, #96]	; (8001bd4 <MX_SPI1_Init+0x68>)
 8001b74:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001b76:	4b16      	ldr	r3, [pc, #88]	; (8001bd0 <MX_SPI1_Init+0x64>)
 8001b78:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001b7c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001b7e:	4b14      	ldr	r3, [pc, #80]	; (8001bd0 <MX_SPI1_Init+0x64>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b84:	4b12      	ldr	r3, [pc, #72]	; (8001bd0 <MX_SPI1_Init+0x64>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001b8a:	4b11      	ldr	r3, [pc, #68]	; (8001bd0 <MX_SPI1_Init+0x64>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001b90:	4b0f      	ldr	r3, [pc, #60]	; (8001bd0 <MX_SPI1_Init+0x64>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001b96:	4b0e      	ldr	r3, [pc, #56]	; (8001bd0 <MX_SPI1_Init+0x64>)
 8001b98:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001b9c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001b9e:	4b0c      	ldr	r3, [pc, #48]	; (8001bd0 <MX_SPI1_Init+0x64>)
 8001ba0:	2230      	movs	r2, #48	; 0x30
 8001ba2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001ba4:	4b0a      	ldr	r3, [pc, #40]	; (8001bd0 <MX_SPI1_Init+0x64>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001baa:	4b09      	ldr	r3, [pc, #36]	; (8001bd0 <MX_SPI1_Init+0x64>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001bb0:	4b07      	ldr	r3, [pc, #28]	; (8001bd0 <MX_SPI1_Init+0x64>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001bb6:	4b06      	ldr	r3, [pc, #24]	; (8001bd0 <MX_SPI1_Init+0x64>)
 8001bb8:	220a      	movs	r2, #10
 8001bba:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001bbc:	4804      	ldr	r0, [pc, #16]	; (8001bd0 <MX_SPI1_Init+0x64>)
 8001bbe:	f003 ff4f 	bl	8005a60 <HAL_SPI_Init>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d001      	beq.n	8001bcc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001bc8:	f000 f97e 	bl	8001ec8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001bcc:	bf00      	nop
 8001bce:	bd80      	pop	{r7, pc}
 8001bd0:	20000100 	.word	0x20000100
 8001bd4:	40013000 	.word	0x40013000

08001bd8 <MX_USART2_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_Init(void)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  husart2.Instance = USART2;
 8001bdc:	4b12      	ldr	r3, [pc, #72]	; (8001c28 <MX_USART2_Init+0x50>)
 8001bde:	4a13      	ldr	r2, [pc, #76]	; (8001c2c <MX_USART2_Init+0x54>)
 8001be0:	601a      	str	r2, [r3, #0]
  husart2.Init.BaudRate = 115200;
 8001be2:	4b11      	ldr	r3, [pc, #68]	; (8001c28 <MX_USART2_Init+0x50>)
 8001be4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001be8:	605a      	str	r2, [r3, #4]
  husart2.Init.WordLength = USART_WORDLENGTH_8B;
 8001bea:	4b0f      	ldr	r3, [pc, #60]	; (8001c28 <MX_USART2_Init+0x50>)
 8001bec:	2200      	movs	r2, #0
 8001bee:	609a      	str	r2, [r3, #8]
  husart2.Init.StopBits = USART_STOPBITS_1;
 8001bf0:	4b0d      	ldr	r3, [pc, #52]	; (8001c28 <MX_USART2_Init+0x50>)
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	60da      	str	r2, [r3, #12]
  husart2.Init.Parity = USART_PARITY_NONE;
 8001bf6:	4b0c      	ldr	r3, [pc, #48]	; (8001c28 <MX_USART2_Init+0x50>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	611a      	str	r2, [r3, #16]
  husart2.Init.Mode = USART_MODE_TX_RX;
 8001bfc:	4b0a      	ldr	r3, [pc, #40]	; (8001c28 <MX_USART2_Init+0x50>)
 8001bfe:	220c      	movs	r2, #12
 8001c00:	615a      	str	r2, [r3, #20]
  husart2.Init.CLKPolarity = USART_POLARITY_LOW;
 8001c02:	4b09      	ldr	r3, [pc, #36]	; (8001c28 <MX_USART2_Init+0x50>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	619a      	str	r2, [r3, #24]
  husart2.Init.CLKPhase = USART_PHASE_1EDGE;
 8001c08:	4b07      	ldr	r3, [pc, #28]	; (8001c28 <MX_USART2_Init+0x50>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	61da      	str	r2, [r3, #28]
  husart2.Init.CLKLastBit = USART_LASTBIT_DISABLE;
 8001c0e:	4b06      	ldr	r3, [pc, #24]	; (8001c28 <MX_USART2_Init+0x50>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	621a      	str	r2, [r3, #32]
  if (HAL_USART_Init(&husart2) != HAL_OK)
 8001c14:	4804      	ldr	r0, [pc, #16]	; (8001c28 <MX_USART2_Init+0x50>)
 8001c16:	f004 ff8d 	bl	8006b34 <HAL_USART_Init>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d001      	beq.n	8001c24 <MX_USART2_Init+0x4c>
  {
    Error_Handler();
 8001c20:	f000 f952 	bl	8001ec8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001c24:	bf00      	nop
 8001c26:	bd80      	pop	{r7, pc}
 8001c28:	20000158 	.word	0x20000158
 8001c2c:	40004400 	.word	0x40004400

08001c30 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001c34:	4b11      	ldr	r3, [pc, #68]	; (8001c7c <MX_USART3_UART_Init+0x4c>)
 8001c36:	4a12      	ldr	r2, [pc, #72]	; (8001c80 <MX_USART3_UART_Init+0x50>)
 8001c38:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001c3a:	4b10      	ldr	r3, [pc, #64]	; (8001c7c <MX_USART3_UART_Init+0x4c>)
 8001c3c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001c40:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001c42:	4b0e      	ldr	r3, [pc, #56]	; (8001c7c <MX_USART3_UART_Init+0x4c>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001c48:	4b0c      	ldr	r3, [pc, #48]	; (8001c7c <MX_USART3_UART_Init+0x4c>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001c4e:	4b0b      	ldr	r3, [pc, #44]	; (8001c7c <MX_USART3_UART_Init+0x4c>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001c54:	4b09      	ldr	r3, [pc, #36]	; (8001c7c <MX_USART3_UART_Init+0x4c>)
 8001c56:	220c      	movs	r2, #12
 8001c58:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c5a:	4b08      	ldr	r3, [pc, #32]	; (8001c7c <MX_USART3_UART_Init+0x4c>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c60:	4b06      	ldr	r3, [pc, #24]	; (8001c7c <MX_USART3_UART_Init+0x4c>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001c66:	4805      	ldr	r0, [pc, #20]	; (8001c7c <MX_USART3_UART_Init+0x4c>)
 8001c68:	f004 fca2 	bl	80065b0 <HAL_UART_Init>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d001      	beq.n	8001c76 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001c72:	f000 f929 	bl	8001ec8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001c76:	bf00      	nop
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	2000019c 	.word	0x2000019c
 8001c80:	40004800 	.word	0x40004800

08001c84 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b08c      	sub	sp, #48	; 0x30
 8001c88:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c8a:	f107 031c 	add.w	r3, r7, #28
 8001c8e:	2200      	movs	r2, #0
 8001c90:	601a      	str	r2, [r3, #0]
 8001c92:	605a      	str	r2, [r3, #4]
 8001c94:	609a      	str	r2, [r3, #8]
 8001c96:	60da      	str	r2, [r3, #12]
 8001c98:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	61bb      	str	r3, [r7, #24]
 8001c9e:	4b84      	ldr	r3, [pc, #528]	; (8001eb0 <MX_GPIO_Init+0x22c>)
 8001ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ca2:	4a83      	ldr	r2, [pc, #524]	; (8001eb0 <MX_GPIO_Init+0x22c>)
 8001ca4:	f043 0310 	orr.w	r3, r3, #16
 8001ca8:	6313      	str	r3, [r2, #48]	; 0x30
 8001caa:	4b81      	ldr	r3, [pc, #516]	; (8001eb0 <MX_GPIO_Init+0x22c>)
 8001cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cae:	f003 0310 	and.w	r3, r3, #16
 8001cb2:	61bb      	str	r3, [r7, #24]
 8001cb4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	617b      	str	r3, [r7, #20]
 8001cba:	4b7d      	ldr	r3, [pc, #500]	; (8001eb0 <MX_GPIO_Init+0x22c>)
 8001cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cbe:	4a7c      	ldr	r2, [pc, #496]	; (8001eb0 <MX_GPIO_Init+0x22c>)
 8001cc0:	f043 0304 	orr.w	r3, r3, #4
 8001cc4:	6313      	str	r3, [r2, #48]	; 0x30
 8001cc6:	4b7a      	ldr	r3, [pc, #488]	; (8001eb0 <MX_GPIO_Init+0x22c>)
 8001cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cca:	f003 0304 	and.w	r3, r3, #4
 8001cce:	617b      	str	r3, [r7, #20]
 8001cd0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	613b      	str	r3, [r7, #16]
 8001cd6:	4b76      	ldr	r3, [pc, #472]	; (8001eb0 <MX_GPIO_Init+0x22c>)
 8001cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cda:	4a75      	ldr	r2, [pc, #468]	; (8001eb0 <MX_GPIO_Init+0x22c>)
 8001cdc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ce0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ce2:	4b73      	ldr	r3, [pc, #460]	; (8001eb0 <MX_GPIO_Init+0x22c>)
 8001ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cea:	613b      	str	r3, [r7, #16]
 8001cec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cee:	2300      	movs	r3, #0
 8001cf0:	60fb      	str	r3, [r7, #12]
 8001cf2:	4b6f      	ldr	r3, [pc, #444]	; (8001eb0 <MX_GPIO_Init+0x22c>)
 8001cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cf6:	4a6e      	ldr	r2, [pc, #440]	; (8001eb0 <MX_GPIO_Init+0x22c>)
 8001cf8:	f043 0301 	orr.w	r3, r3, #1
 8001cfc:	6313      	str	r3, [r2, #48]	; 0x30
 8001cfe:	4b6c      	ldr	r3, [pc, #432]	; (8001eb0 <MX_GPIO_Init+0x22c>)
 8001d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d02:	f003 0301 	and.w	r3, r3, #1
 8001d06:	60fb      	str	r3, [r7, #12]
 8001d08:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	60bb      	str	r3, [r7, #8]
 8001d0e:	4b68      	ldr	r3, [pc, #416]	; (8001eb0 <MX_GPIO_Init+0x22c>)
 8001d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d12:	4a67      	ldr	r2, [pc, #412]	; (8001eb0 <MX_GPIO_Init+0x22c>)
 8001d14:	f043 0302 	orr.w	r3, r3, #2
 8001d18:	6313      	str	r3, [r2, #48]	; 0x30
 8001d1a:	4b65      	ldr	r3, [pc, #404]	; (8001eb0 <MX_GPIO_Init+0x22c>)
 8001d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d1e:	f003 0302 	and.w	r3, r3, #2
 8001d22:	60bb      	str	r3, [r7, #8]
 8001d24:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d26:	2300      	movs	r3, #0
 8001d28:	607b      	str	r3, [r7, #4]
 8001d2a:	4b61      	ldr	r3, [pc, #388]	; (8001eb0 <MX_GPIO_Init+0x22c>)
 8001d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d2e:	4a60      	ldr	r2, [pc, #384]	; (8001eb0 <MX_GPIO_Init+0x22c>)
 8001d30:	f043 0308 	orr.w	r3, r3, #8
 8001d34:	6313      	str	r3, [r2, #48]	; 0x30
 8001d36:	4b5e      	ldr	r3, [pc, #376]	; (8001eb0 <MX_GPIO_Init+0x22c>)
 8001d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d3a:	f003 0308 	and.w	r3, r3, #8
 8001d3e:	607b      	str	r3, [r7, #4]
 8001d40:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8001d42:	2200      	movs	r2, #0
 8001d44:	2108      	movs	r1, #8
 8001d46:	485b      	ldr	r0, [pc, #364]	; (8001eb4 <MX_GPIO_Init+0x230>)
 8001d48:	f000 fe38 	bl	80029bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001d4c:	2201      	movs	r2, #1
 8001d4e:	2101      	movs	r1, #1
 8001d50:	4859      	ldr	r0, [pc, #356]	; (8001eb8 <MX_GPIO_Init+0x234>)
 8001d52:	f000 fe33 	bl	80029bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(IMU_CS_GPIO_Port, IMU_CS_Pin, GPIO_PIN_RESET);
 8001d56:	2200      	movs	r2, #0
 8001d58:	2110      	movs	r1, #16
 8001d5a:	4858      	ldr	r0, [pc, #352]	; (8001ebc <MX_GPIO_Init+0x238>)
 8001d5c:	f000 fe2e 	bl	80029bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001d60:	2200      	movs	r2, #0
 8001d62:	f24f 0110 	movw	r1, #61456	; 0xf010
 8001d66:	4856      	ldr	r0, [pc, #344]	; (8001ec0 <MX_GPIO_Init+0x23c>)
 8001d68:	f000 fe28 	bl	80029bc <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8001d6c:	2308      	movs	r3, #8
 8001d6e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d70:	2301      	movs	r3, #1
 8001d72:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d74:	2300      	movs	r3, #0
 8001d76:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8001d7c:	f107 031c 	add.w	r3, r7, #28
 8001d80:	4619      	mov	r1, r3
 8001d82:	484c      	ldr	r0, [pc, #304]	; (8001eb4 <MX_GPIO_Init+0x230>)
 8001d84:	f000 fc7e 	bl	8002684 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001d88:	2301      	movs	r3, #1
 8001d8a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d90:	2300      	movs	r3, #0
 8001d92:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d94:	2300      	movs	r3, #0
 8001d96:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001d98:	f107 031c 	add.w	r3, r7, #28
 8001d9c:	4619      	mov	r1, r3
 8001d9e:	4846      	ldr	r0, [pc, #280]	; (8001eb8 <MX_GPIO_Init+0x234>)
 8001da0:	f000 fc70 	bl	8002684 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8001da4:	2308      	movs	r3, #8
 8001da6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001da8:	2302      	movs	r3, #2
 8001daa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dac:	2300      	movs	r3, #0
 8001dae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001db0:	2300      	movs	r3, #0
 8001db2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001db4:	2305      	movs	r3, #5
 8001db6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001db8:	f107 031c 	add.w	r3, r7, #28
 8001dbc:	4619      	mov	r1, r3
 8001dbe:	483e      	ldr	r0, [pc, #248]	; (8001eb8 <MX_GPIO_Init+0x234>)
 8001dc0:	f000 fc60 	bl	8002684 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001dc8:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001dcc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001dd2:	f107 031c 	add.w	r3, r7, #28
 8001dd6:	4619      	mov	r1, r3
 8001dd8:	4838      	ldr	r0, [pc, #224]	; (8001ebc <MX_GPIO_Init+0x238>)
 8001dda:	f000 fc53 	bl	8002684 <HAL_GPIO_Init>

  /*Configure GPIO pin : IMU_CS_Pin */
  GPIO_InitStruct.Pin = IMU_CS_Pin;
 8001dde:	2310      	movs	r3, #16
 8001de0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001de2:	2301      	movs	r3, #1
 8001de4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de6:	2300      	movs	r3, #0
 8001de8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dea:	2300      	movs	r3, #0
 8001dec:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(IMU_CS_GPIO_Port, &GPIO_InitStruct);
 8001dee:	f107 031c 	add.w	r3, r7, #28
 8001df2:	4619      	mov	r1, r3
 8001df4:	4831      	ldr	r0, [pc, #196]	; (8001ebc <MX_GPIO_Init+0x238>)
 8001df6:	f000 fc45 	bl	8002684 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001dfa:	2304      	movs	r3, #4
 8001dfc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e02:	2300      	movs	r3, #0
 8001e04:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001e06:	f107 031c 	add.w	r3, r7, #28
 8001e0a:	4619      	mov	r1, r3
 8001e0c:	482d      	ldr	r0, [pc, #180]	; (8001ec4 <MX_GPIO_Init+0x240>)
 8001e0e:	f000 fc39 	bl	8002684 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8001e12:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e18:	2302      	movs	r3, #2
 8001e1a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e20:	2300      	movs	r3, #0
 8001e22:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001e24:	2305      	movs	r3, #5
 8001e26:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8001e28:	f107 031c 	add.w	r3, r7, #28
 8001e2c:	4619      	mov	r1, r3
 8001e2e:	4825      	ldr	r0, [pc, #148]	; (8001ec4 <MX_GPIO_Init+0x240>)
 8001e30:	f000 fc28 	bl	8002684 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001e34:	f24f 0310 	movw	r3, #61456	; 0xf010
 8001e38:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e42:	2300      	movs	r3, #0
 8001e44:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e46:	f107 031c 	add.w	r3, r7, #28
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	481c      	ldr	r0, [pc, #112]	; (8001ec0 <MX_GPIO_Init+0x23c>)
 8001e4e:	f000 fc19 	bl	8002684 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8001e52:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8001e56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e58:	2302      	movs	r3, #2
 8001e5a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e60:	2300      	movs	r3, #0
 8001e62:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001e64:	2306      	movs	r3, #6
 8001e66:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e68:	f107 031c 	add.w	r3, r7, #28
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	4812      	ldr	r0, [pc, #72]	; (8001eb8 <MX_GPIO_Init+0x234>)
 8001e70:	f000 fc08 	bl	8002684 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001e74:	2320      	movs	r3, #32
 8001e76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001e80:	f107 031c 	add.w	r3, r7, #28
 8001e84:	4619      	mov	r1, r3
 8001e86:	480e      	ldr	r0, [pc, #56]	; (8001ec0 <MX_GPIO_Init+0x23c>)
 8001e88:	f000 fbfc 	bl	8002684 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8001e8c:	2302      	movs	r3, #2
 8001e8e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001e90:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001e94:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e96:	2300      	movs	r3, #0
 8001e98:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8001e9a:	f107 031c 	add.w	r3, r7, #28
 8001e9e:	4619      	mov	r1, r3
 8001ea0:	4804      	ldr	r0, [pc, #16]	; (8001eb4 <MX_GPIO_Init+0x230>)
 8001ea2:	f000 fbef 	bl	8002684 <HAL_GPIO_Init>

}
 8001ea6:	bf00      	nop
 8001ea8:	3730      	adds	r7, #48	; 0x30
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	40023800 	.word	0x40023800
 8001eb4:	40021000 	.word	0x40021000
 8001eb8:	40020800 	.word	0x40020800
 8001ebc:	40020000 	.word	0x40020000
 8001ec0:	40020c00 	.word	0x40020c00
 8001ec4:	40020400 	.word	0x40020400

08001ec8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ecc:	b672      	cpsid	i
}
 8001ece:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ed0:	e7fe      	b.n	8001ed0 <Error_Handler+0x8>
	...

08001ed4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b082      	sub	sp, #8
 8001ed8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001eda:	2300      	movs	r3, #0
 8001edc:	607b      	str	r3, [r7, #4]
 8001ede:	4b10      	ldr	r3, [pc, #64]	; (8001f20 <HAL_MspInit+0x4c>)
 8001ee0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ee2:	4a0f      	ldr	r2, [pc, #60]	; (8001f20 <HAL_MspInit+0x4c>)
 8001ee4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ee8:	6453      	str	r3, [r2, #68]	; 0x44
 8001eea:	4b0d      	ldr	r3, [pc, #52]	; (8001f20 <HAL_MspInit+0x4c>)
 8001eec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ef2:	607b      	str	r3, [r7, #4]
 8001ef4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	603b      	str	r3, [r7, #0]
 8001efa:	4b09      	ldr	r3, [pc, #36]	; (8001f20 <HAL_MspInit+0x4c>)
 8001efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001efe:	4a08      	ldr	r2, [pc, #32]	; (8001f20 <HAL_MspInit+0x4c>)
 8001f00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f04:	6413      	str	r3, [r2, #64]	; 0x40
 8001f06:	4b06      	ldr	r3, [pc, #24]	; (8001f20 <HAL_MspInit+0x4c>)
 8001f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f0e:	603b      	str	r3, [r7, #0]
 8001f10:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001f12:	2007      	movs	r0, #7
 8001f14:	f000 fb74 	bl	8002600 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f18:	bf00      	nop
 8001f1a:	3708      	adds	r7, #8
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bd80      	pop	{r7, pc}
 8001f20:	40023800 	.word	0x40023800

08001f24 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b08a      	sub	sp, #40	; 0x28
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f2c:	f107 0314 	add.w	r3, r7, #20
 8001f30:	2200      	movs	r2, #0
 8001f32:	601a      	str	r2, [r3, #0]
 8001f34:	605a      	str	r2, [r3, #4]
 8001f36:	609a      	str	r2, [r3, #8]
 8001f38:	60da      	str	r2, [r3, #12]
 8001f3a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	4a19      	ldr	r2, [pc, #100]	; (8001fa8 <HAL_I2C_MspInit+0x84>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d12c      	bne.n	8001fa0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f46:	2300      	movs	r3, #0
 8001f48:	613b      	str	r3, [r7, #16]
 8001f4a:	4b18      	ldr	r3, [pc, #96]	; (8001fac <HAL_I2C_MspInit+0x88>)
 8001f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f4e:	4a17      	ldr	r2, [pc, #92]	; (8001fac <HAL_I2C_MspInit+0x88>)
 8001f50:	f043 0302 	orr.w	r3, r3, #2
 8001f54:	6313      	str	r3, [r2, #48]	; 0x30
 8001f56:	4b15      	ldr	r3, [pc, #84]	; (8001fac <HAL_I2C_MspInit+0x88>)
 8001f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f5a:	f003 0302 	and.w	r3, r3, #2
 8001f5e:	613b      	str	r3, [r7, #16]
 8001f60:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8001f62:	f44f 7310 	mov.w	r3, #576	; 0x240
 8001f66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f68:	2312      	movs	r3, #18
 8001f6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f70:	2300      	movs	r3, #0
 8001f72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001f74:	2304      	movs	r3, #4
 8001f76:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f78:	f107 0314 	add.w	r3, r7, #20
 8001f7c:	4619      	mov	r1, r3
 8001f7e:	480c      	ldr	r0, [pc, #48]	; (8001fb0 <HAL_I2C_MspInit+0x8c>)
 8001f80:	f000 fb80 	bl	8002684 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001f84:	2300      	movs	r3, #0
 8001f86:	60fb      	str	r3, [r7, #12]
 8001f88:	4b08      	ldr	r3, [pc, #32]	; (8001fac <HAL_I2C_MspInit+0x88>)
 8001f8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f8c:	4a07      	ldr	r2, [pc, #28]	; (8001fac <HAL_I2C_MspInit+0x88>)
 8001f8e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001f92:	6413      	str	r3, [r2, #64]	; 0x40
 8001f94:	4b05      	ldr	r3, [pc, #20]	; (8001fac <HAL_I2C_MspInit+0x88>)
 8001f96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f9c:	60fb      	str	r3, [r7, #12]
 8001f9e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001fa0:	bf00      	nop
 8001fa2:	3728      	adds	r7, #40	; 0x28
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	40005400 	.word	0x40005400
 8001fac:	40023800 	.word	0x40023800
 8001fb0:	40020400 	.word	0x40020400

08001fb4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b08a      	sub	sp, #40	; 0x28
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fbc:	f107 0314 	add.w	r3, r7, #20
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	601a      	str	r2, [r3, #0]
 8001fc4:	605a      	str	r2, [r3, #4]
 8001fc6:	609a      	str	r2, [r3, #8]
 8001fc8:	60da      	str	r2, [r3, #12]
 8001fca:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a19      	ldr	r2, [pc, #100]	; (8002038 <HAL_SPI_MspInit+0x84>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d12b      	bne.n	800202e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	613b      	str	r3, [r7, #16]
 8001fda:	4b18      	ldr	r3, [pc, #96]	; (800203c <HAL_SPI_MspInit+0x88>)
 8001fdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fde:	4a17      	ldr	r2, [pc, #92]	; (800203c <HAL_SPI_MspInit+0x88>)
 8001fe0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001fe4:	6453      	str	r3, [r2, #68]	; 0x44
 8001fe6:	4b15      	ldr	r3, [pc, #84]	; (800203c <HAL_SPI_MspInit+0x88>)
 8001fe8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001fee:	613b      	str	r3, [r7, #16]
 8001ff0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	60fb      	str	r3, [r7, #12]
 8001ff6:	4b11      	ldr	r3, [pc, #68]	; (800203c <HAL_SPI_MspInit+0x88>)
 8001ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ffa:	4a10      	ldr	r2, [pc, #64]	; (800203c <HAL_SPI_MspInit+0x88>)
 8001ffc:	f043 0301 	orr.w	r3, r3, #1
 8002000:	6313      	str	r3, [r2, #48]	; 0x30
 8002002:	4b0e      	ldr	r3, [pc, #56]	; (800203c <HAL_SPI_MspInit+0x88>)
 8002004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002006:	f003 0301 	and.w	r3, r3, #1
 800200a:	60fb      	str	r3, [r7, #12]
 800200c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800200e:	23e0      	movs	r3, #224	; 0xe0
 8002010:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002012:	2302      	movs	r3, #2
 8002014:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002016:	2300      	movs	r3, #0
 8002018:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800201a:	2300      	movs	r3, #0
 800201c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800201e:	2305      	movs	r3, #5
 8002020:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002022:	f107 0314 	add.w	r3, r7, #20
 8002026:	4619      	mov	r1, r3
 8002028:	4805      	ldr	r0, [pc, #20]	; (8002040 <HAL_SPI_MspInit+0x8c>)
 800202a:	f000 fb2b 	bl	8002684 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800202e:	bf00      	nop
 8002030:	3728      	adds	r7, #40	; 0x28
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	40013000 	.word	0x40013000
 800203c:	40023800 	.word	0x40023800
 8002040:	40020000 	.word	0x40020000

08002044 <HAL_USART_MspInit>:
* This function configures the hardware resources used in this example
* @param husart: USART handle pointer
* @retval None
*/
void HAL_USART_MspInit(USART_HandleTypeDef* husart)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b08a      	sub	sp, #40	; 0x28
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800204c:	f107 0314 	add.w	r3, r7, #20
 8002050:	2200      	movs	r2, #0
 8002052:	601a      	str	r2, [r3, #0]
 8002054:	605a      	str	r2, [r3, #4]
 8002056:	609a      	str	r2, [r3, #8]
 8002058:	60da      	str	r2, [r3, #12]
 800205a:	611a      	str	r2, [r3, #16]
  if(husart->Instance==USART2)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	4a28      	ldr	r2, [pc, #160]	; (8002104 <HAL_USART_MspInit+0xc0>)
 8002062:	4293      	cmp	r3, r2
 8002064:	d149      	bne.n	80020fa <HAL_USART_MspInit+0xb6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002066:	2300      	movs	r3, #0
 8002068:	613b      	str	r3, [r7, #16]
 800206a:	4b27      	ldr	r3, [pc, #156]	; (8002108 <HAL_USART_MspInit+0xc4>)
 800206c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800206e:	4a26      	ldr	r2, [pc, #152]	; (8002108 <HAL_USART_MspInit+0xc4>)
 8002070:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002074:	6413      	str	r3, [r2, #64]	; 0x40
 8002076:	4b24      	ldr	r3, [pc, #144]	; (8002108 <HAL_USART_MspInit+0xc4>)
 8002078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800207a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800207e:	613b      	str	r3, [r7, #16]
 8002080:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002082:	2300      	movs	r3, #0
 8002084:	60fb      	str	r3, [r7, #12]
 8002086:	4b20      	ldr	r3, [pc, #128]	; (8002108 <HAL_USART_MspInit+0xc4>)
 8002088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800208a:	4a1f      	ldr	r2, [pc, #124]	; (8002108 <HAL_USART_MspInit+0xc4>)
 800208c:	f043 0301 	orr.w	r3, r3, #1
 8002090:	6313      	str	r3, [r2, #48]	; 0x30
 8002092:	4b1d      	ldr	r3, [pc, #116]	; (8002108 <HAL_USART_MspInit+0xc4>)
 8002094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002096:	f003 0301 	and.w	r3, r3, #1
 800209a:	60fb      	str	r3, [r7, #12]
 800209c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800209e:	2300      	movs	r3, #0
 80020a0:	60bb      	str	r3, [r7, #8]
 80020a2:	4b19      	ldr	r3, [pc, #100]	; (8002108 <HAL_USART_MspInit+0xc4>)
 80020a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020a6:	4a18      	ldr	r2, [pc, #96]	; (8002108 <HAL_USART_MspInit+0xc4>)
 80020a8:	f043 0308 	orr.w	r3, r3, #8
 80020ac:	6313      	str	r3, [r2, #48]	; 0x30
 80020ae:	4b16      	ldr	r3, [pc, #88]	; (8002108 <HAL_USART_MspInit+0xc4>)
 80020b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020b2:	f003 0308 	and.w	r3, r3, #8
 80020b6:	60bb      	str	r3, [r7, #8]
 80020b8:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    PD7     ------> USART2_CK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80020ba:	230c      	movs	r3, #12
 80020bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020be:	2302      	movs	r3, #2
 80020c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c2:	2300      	movs	r3, #0
 80020c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020c6:	2303      	movs	r3, #3
 80020c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80020ca:	2307      	movs	r3, #7
 80020cc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020ce:	f107 0314 	add.w	r3, r7, #20
 80020d2:	4619      	mov	r1, r3
 80020d4:	480d      	ldr	r0, [pc, #52]	; (800210c <HAL_USART_MspInit+0xc8>)
 80020d6:	f000 fad5 	bl	8002684 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80020da:	2380      	movs	r3, #128	; 0x80
 80020dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020de:	2302      	movs	r3, #2
 80020e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e2:	2300      	movs	r3, #0
 80020e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020e6:	2303      	movs	r3, #3
 80020e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80020ea:	2307      	movs	r3, #7
 80020ec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020ee:	f107 0314 	add.w	r3, r7, #20
 80020f2:	4619      	mov	r1, r3
 80020f4:	4806      	ldr	r0, [pc, #24]	; (8002110 <HAL_USART_MspInit+0xcc>)
 80020f6:	f000 fac5 	bl	8002684 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80020fa:	bf00      	nop
 80020fc:	3728      	adds	r7, #40	; 0x28
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	40004400 	.word	0x40004400
 8002108:	40023800 	.word	0x40023800
 800210c:	40020000 	.word	0x40020000
 8002110:	40020c00 	.word	0x40020c00

08002114 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b08a      	sub	sp, #40	; 0x28
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800211c:	f107 0314 	add.w	r3, r7, #20
 8002120:	2200      	movs	r2, #0
 8002122:	601a      	str	r2, [r3, #0]
 8002124:	605a      	str	r2, [r3, #4]
 8002126:	609a      	str	r2, [r3, #8]
 8002128:	60da      	str	r2, [r3, #12]
 800212a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a29      	ldr	r2, [pc, #164]	; (80021d8 <HAL_UART_MspInit+0xc4>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d14b      	bne.n	80021ce <HAL_UART_MspInit+0xba>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002136:	2300      	movs	r3, #0
 8002138:	613b      	str	r3, [r7, #16]
 800213a:	4b28      	ldr	r3, [pc, #160]	; (80021dc <HAL_UART_MspInit+0xc8>)
 800213c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800213e:	4a27      	ldr	r2, [pc, #156]	; (80021dc <HAL_UART_MspInit+0xc8>)
 8002140:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002144:	6413      	str	r3, [r2, #64]	; 0x40
 8002146:	4b25      	ldr	r3, [pc, #148]	; (80021dc <HAL_UART_MspInit+0xc8>)
 8002148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800214a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800214e:	613b      	str	r3, [r7, #16]
 8002150:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002152:	2300      	movs	r3, #0
 8002154:	60fb      	str	r3, [r7, #12]
 8002156:	4b21      	ldr	r3, [pc, #132]	; (80021dc <HAL_UART_MspInit+0xc8>)
 8002158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800215a:	4a20      	ldr	r2, [pc, #128]	; (80021dc <HAL_UART_MspInit+0xc8>)
 800215c:	f043 0302 	orr.w	r3, r3, #2
 8002160:	6313      	str	r3, [r2, #48]	; 0x30
 8002162:	4b1e      	ldr	r3, [pc, #120]	; (80021dc <HAL_UART_MspInit+0xc8>)
 8002164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002166:	f003 0302 	and.w	r3, r3, #2
 800216a:	60fb      	str	r3, [r7, #12]
 800216c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800216e:	2300      	movs	r3, #0
 8002170:	60bb      	str	r3, [r7, #8]
 8002172:	4b1a      	ldr	r3, [pc, #104]	; (80021dc <HAL_UART_MspInit+0xc8>)
 8002174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002176:	4a19      	ldr	r2, [pc, #100]	; (80021dc <HAL_UART_MspInit+0xc8>)
 8002178:	f043 0308 	orr.w	r3, r3, #8
 800217c:	6313      	str	r3, [r2, #48]	; 0x30
 800217e:	4b17      	ldr	r3, [pc, #92]	; (80021dc <HAL_UART_MspInit+0xc8>)
 8002180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002182:	f003 0308 	and.w	r3, r3, #8
 8002186:	60bb      	str	r3, [r7, #8]
 8002188:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB11     ------> USART3_RX
    PD8     ------> USART3_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800218a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800218e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002190:	2302      	movs	r3, #2
 8002192:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002194:	2300      	movs	r3, #0
 8002196:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002198:	2303      	movs	r3, #3
 800219a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800219c:	2307      	movs	r3, #7
 800219e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021a0:	f107 0314 	add.w	r3, r7, #20
 80021a4:	4619      	mov	r1, r3
 80021a6:	480e      	ldr	r0, [pc, #56]	; (80021e0 <HAL_UART_MspInit+0xcc>)
 80021a8:	f000 fa6c 	bl	8002684 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80021ac:	f44f 7380 	mov.w	r3, #256	; 0x100
 80021b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021b2:	2302      	movs	r3, #2
 80021b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b6:	2300      	movs	r3, #0
 80021b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021ba:	2303      	movs	r3, #3
 80021bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80021be:	2307      	movs	r3, #7
 80021c0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021c2:	f107 0314 	add.w	r3, r7, #20
 80021c6:	4619      	mov	r1, r3
 80021c8:	4806      	ldr	r0, [pc, #24]	; (80021e4 <HAL_UART_MspInit+0xd0>)
 80021ca:	f000 fa5b 	bl	8002684 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80021ce:	bf00      	nop
 80021d0:	3728      	adds	r7, #40	; 0x28
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop
 80021d8:	40004800 	.word	0x40004800
 80021dc:	40023800 	.word	0x40023800
 80021e0:	40020400 	.word	0x40020400
 80021e4:	40020c00 	.word	0x40020c00

080021e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021e8:	b480      	push	{r7}
 80021ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80021ec:	e7fe      	b.n	80021ec <NMI_Handler+0x4>

080021ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021ee:	b480      	push	{r7}
 80021f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021f2:	e7fe      	b.n	80021f2 <HardFault_Handler+0x4>

080021f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021f4:	b480      	push	{r7}
 80021f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021f8:	e7fe      	b.n	80021f8 <MemManage_Handler+0x4>

080021fa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021fa:	b480      	push	{r7}
 80021fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021fe:	e7fe      	b.n	80021fe <BusFault_Handler+0x4>

08002200 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002200:	b480      	push	{r7}
 8002202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002204:	e7fe      	b.n	8002204 <UsageFault_Handler+0x4>

08002206 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002206:	b480      	push	{r7}
 8002208:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800220a:	bf00      	nop
 800220c:	46bd      	mov	sp, r7
 800220e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002212:	4770      	bx	lr

08002214 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002214:	b480      	push	{r7}
 8002216:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002218:	bf00      	nop
 800221a:	46bd      	mov	sp, r7
 800221c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002220:	4770      	bx	lr

08002222 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002222:	b480      	push	{r7}
 8002224:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002226:	bf00      	nop
 8002228:	46bd      	mov	sp, r7
 800222a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222e:	4770      	bx	lr

08002230 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002234:	f000 f8d0 	bl	80023d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002238:	bf00      	nop
 800223a:	bd80      	pop	{r7, pc}

0800223c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8002240:	4802      	ldr	r0, [pc, #8]	; (800224c <OTG_FS_IRQHandler+0x10>)
 8002242:	f000 fe3f 	bl	8002ec4 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002246:	bf00      	nop
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	200005c4 	.word	0x200005c4

08002250 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b086      	sub	sp, #24
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002258:	4a14      	ldr	r2, [pc, #80]	; (80022ac <_sbrk+0x5c>)
 800225a:	4b15      	ldr	r3, [pc, #84]	; (80022b0 <_sbrk+0x60>)
 800225c:	1ad3      	subs	r3, r2, r3
 800225e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002260:	697b      	ldr	r3, [r7, #20]
 8002262:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002264:	4b13      	ldr	r3, [pc, #76]	; (80022b4 <_sbrk+0x64>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d102      	bne.n	8002272 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800226c:	4b11      	ldr	r3, [pc, #68]	; (80022b4 <_sbrk+0x64>)
 800226e:	4a12      	ldr	r2, [pc, #72]	; (80022b8 <_sbrk+0x68>)
 8002270:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002272:	4b10      	ldr	r3, [pc, #64]	; (80022b4 <_sbrk+0x64>)
 8002274:	681a      	ldr	r2, [r3, #0]
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	4413      	add	r3, r2
 800227a:	693a      	ldr	r2, [r7, #16]
 800227c:	429a      	cmp	r2, r3
 800227e:	d207      	bcs.n	8002290 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002280:	f008 fba2 	bl	800a9c8 <__errno>
 8002284:	4603      	mov	r3, r0
 8002286:	220c      	movs	r2, #12
 8002288:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800228a:	f04f 33ff 	mov.w	r3, #4294967295
 800228e:	e009      	b.n	80022a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002290:	4b08      	ldr	r3, [pc, #32]	; (80022b4 <_sbrk+0x64>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002296:	4b07      	ldr	r3, [pc, #28]	; (80022b4 <_sbrk+0x64>)
 8002298:	681a      	ldr	r2, [r3, #0]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	4413      	add	r3, r2
 800229e:	4a05      	ldr	r2, [pc, #20]	; (80022b4 <_sbrk+0x64>)
 80022a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80022a2:	68fb      	ldr	r3, [r7, #12]
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	3718      	adds	r7, #24
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bd80      	pop	{r7, pc}
 80022ac:	20020000 	.word	0x20020000
 80022b0:	00000400 	.word	0x00000400
 80022b4:	200001e0 	.word	0x200001e0
 80022b8:	200008d8 	.word	0x200008d8

080022bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80022bc:	b480      	push	{r7}
 80022be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80022c0:	4b06      	ldr	r3, [pc, #24]	; (80022dc <SystemInit+0x20>)
 80022c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022c6:	4a05      	ldr	r2, [pc, #20]	; (80022dc <SystemInit+0x20>)
 80022c8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80022cc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022d0:	bf00      	nop
 80022d2:	46bd      	mov	sp, r7
 80022d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d8:	4770      	bx	lr
 80022da:	bf00      	nop
 80022dc:	e000ed00 	.word	0xe000ed00

080022e0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80022e0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002318 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80022e4:	480d      	ldr	r0, [pc, #52]	; (800231c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80022e6:	490e      	ldr	r1, [pc, #56]	; (8002320 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80022e8:	4a0e      	ldr	r2, [pc, #56]	; (8002324 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80022ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022ec:	e002      	b.n	80022f4 <LoopCopyDataInit>

080022ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022f2:	3304      	adds	r3, #4

080022f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022f8:	d3f9      	bcc.n	80022ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022fa:	4a0b      	ldr	r2, [pc, #44]	; (8002328 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80022fc:	4c0b      	ldr	r4, [pc, #44]	; (800232c <LoopFillZerobss+0x26>)
  movs r3, #0
 80022fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002300:	e001      	b.n	8002306 <LoopFillZerobss>

08002302 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002302:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002304:	3204      	adds	r2, #4

08002306 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002306:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002308:	d3fb      	bcc.n	8002302 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800230a:	f7ff ffd7 	bl	80022bc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800230e:	f008 fb61 	bl	800a9d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002312:	f7fe fe0b 	bl	8000f2c <main>
  bx  lr    
 8002316:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002318:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800231c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002320:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8002324:	0800b498 	.word	0x0800b498
  ldr r2, =_sbss
 8002328:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 800232c:	200008d8 	.word	0x200008d8

08002330 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002330:	e7fe      	b.n	8002330 <ADC_IRQHandler>
	...

08002334 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002338:	4b0e      	ldr	r3, [pc, #56]	; (8002374 <HAL_Init+0x40>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4a0d      	ldr	r2, [pc, #52]	; (8002374 <HAL_Init+0x40>)
 800233e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002342:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002344:	4b0b      	ldr	r3, [pc, #44]	; (8002374 <HAL_Init+0x40>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a0a      	ldr	r2, [pc, #40]	; (8002374 <HAL_Init+0x40>)
 800234a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800234e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002350:	4b08      	ldr	r3, [pc, #32]	; (8002374 <HAL_Init+0x40>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a07      	ldr	r2, [pc, #28]	; (8002374 <HAL_Init+0x40>)
 8002356:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800235a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800235c:	2003      	movs	r0, #3
 800235e:	f000 f94f 	bl	8002600 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002362:	2000      	movs	r0, #0
 8002364:	f000 f808 	bl	8002378 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002368:	f7ff fdb4 	bl	8001ed4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800236c:	2300      	movs	r3, #0
}
 800236e:	4618      	mov	r0, r3
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	40023c00 	.word	0x40023c00

08002378 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b082      	sub	sp, #8
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002380:	4b12      	ldr	r3, [pc, #72]	; (80023cc <HAL_InitTick+0x54>)
 8002382:	681a      	ldr	r2, [r3, #0]
 8002384:	4b12      	ldr	r3, [pc, #72]	; (80023d0 <HAL_InitTick+0x58>)
 8002386:	781b      	ldrb	r3, [r3, #0]
 8002388:	4619      	mov	r1, r3
 800238a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800238e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002392:	fbb2 f3f3 	udiv	r3, r2, r3
 8002396:	4618      	mov	r0, r3
 8002398:	f000 f967 	bl	800266a <HAL_SYSTICK_Config>
 800239c:	4603      	mov	r3, r0
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d001      	beq.n	80023a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80023a2:	2301      	movs	r3, #1
 80023a4:	e00e      	b.n	80023c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	2b0f      	cmp	r3, #15
 80023aa:	d80a      	bhi.n	80023c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023ac:	2200      	movs	r2, #0
 80023ae:	6879      	ldr	r1, [r7, #4]
 80023b0:	f04f 30ff 	mov.w	r0, #4294967295
 80023b4:	f000 f92f 	bl	8002616 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80023b8:	4a06      	ldr	r2, [pc, #24]	; (80023d4 <HAL_InitTick+0x5c>)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80023be:	2300      	movs	r3, #0
 80023c0:	e000      	b.n	80023c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80023c2:	2301      	movs	r3, #1
}
 80023c4:	4618      	mov	r0, r3
 80023c6:	3708      	adds	r7, #8
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bd80      	pop	{r7, pc}
 80023cc:	20000000 	.word	0x20000000
 80023d0:	20000008 	.word	0x20000008
 80023d4:	20000004 	.word	0x20000004

080023d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023d8:	b480      	push	{r7}
 80023da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023dc:	4b06      	ldr	r3, [pc, #24]	; (80023f8 <HAL_IncTick+0x20>)
 80023de:	781b      	ldrb	r3, [r3, #0]
 80023e0:	461a      	mov	r2, r3
 80023e2:	4b06      	ldr	r3, [pc, #24]	; (80023fc <HAL_IncTick+0x24>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	4413      	add	r3, r2
 80023e8:	4a04      	ldr	r2, [pc, #16]	; (80023fc <HAL_IncTick+0x24>)
 80023ea:	6013      	str	r3, [r2, #0]
}
 80023ec:	bf00      	nop
 80023ee:	46bd      	mov	sp, r7
 80023f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f4:	4770      	bx	lr
 80023f6:	bf00      	nop
 80023f8:	20000008 	.word	0x20000008
 80023fc:	200001e4 	.word	0x200001e4

08002400 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002400:	b480      	push	{r7}
 8002402:	af00      	add	r7, sp, #0
  return uwTick;
 8002404:	4b03      	ldr	r3, [pc, #12]	; (8002414 <HAL_GetTick+0x14>)
 8002406:	681b      	ldr	r3, [r3, #0]
}
 8002408:	4618      	mov	r0, r3
 800240a:	46bd      	mov	sp, r7
 800240c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002410:	4770      	bx	lr
 8002412:	bf00      	nop
 8002414:	200001e4 	.word	0x200001e4

08002418 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b084      	sub	sp, #16
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002420:	f7ff ffee 	bl	8002400 <HAL_GetTick>
 8002424:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002430:	d005      	beq.n	800243e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002432:	4b0a      	ldr	r3, [pc, #40]	; (800245c <HAL_Delay+0x44>)
 8002434:	781b      	ldrb	r3, [r3, #0]
 8002436:	461a      	mov	r2, r3
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	4413      	add	r3, r2
 800243c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800243e:	bf00      	nop
 8002440:	f7ff ffde 	bl	8002400 <HAL_GetTick>
 8002444:	4602      	mov	r2, r0
 8002446:	68bb      	ldr	r3, [r7, #8]
 8002448:	1ad3      	subs	r3, r2, r3
 800244a:	68fa      	ldr	r2, [r7, #12]
 800244c:	429a      	cmp	r2, r3
 800244e:	d8f7      	bhi.n	8002440 <HAL_Delay+0x28>
  {
  }
}
 8002450:	bf00      	nop
 8002452:	bf00      	nop
 8002454:	3710      	adds	r7, #16
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}
 800245a:	bf00      	nop
 800245c:	20000008 	.word	0x20000008

08002460 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002460:	b480      	push	{r7}
 8002462:	b085      	sub	sp, #20
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	f003 0307 	and.w	r3, r3, #7
 800246e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002470:	4b0c      	ldr	r3, [pc, #48]	; (80024a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002472:	68db      	ldr	r3, [r3, #12]
 8002474:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002476:	68ba      	ldr	r2, [r7, #8]
 8002478:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800247c:	4013      	ands	r3, r2
 800247e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002484:	68bb      	ldr	r3, [r7, #8]
 8002486:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002488:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800248c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002490:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002492:	4a04      	ldr	r2, [pc, #16]	; (80024a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002494:	68bb      	ldr	r3, [r7, #8]
 8002496:	60d3      	str	r3, [r2, #12]
}
 8002498:	bf00      	nop
 800249a:	3714      	adds	r7, #20
 800249c:	46bd      	mov	sp, r7
 800249e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a2:	4770      	bx	lr
 80024a4:	e000ed00 	.word	0xe000ed00

080024a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024a8:	b480      	push	{r7}
 80024aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024ac:	4b04      	ldr	r3, [pc, #16]	; (80024c0 <__NVIC_GetPriorityGrouping+0x18>)
 80024ae:	68db      	ldr	r3, [r3, #12]
 80024b0:	0a1b      	lsrs	r3, r3, #8
 80024b2:	f003 0307 	and.w	r3, r3, #7
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	46bd      	mov	sp, r7
 80024ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024be:	4770      	bx	lr
 80024c0:	e000ed00 	.word	0xe000ed00

080024c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024c4:	b480      	push	{r7}
 80024c6:	b083      	sub	sp, #12
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	4603      	mov	r3, r0
 80024cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	db0b      	blt.n	80024ee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024d6:	79fb      	ldrb	r3, [r7, #7]
 80024d8:	f003 021f 	and.w	r2, r3, #31
 80024dc:	4907      	ldr	r1, [pc, #28]	; (80024fc <__NVIC_EnableIRQ+0x38>)
 80024de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024e2:	095b      	lsrs	r3, r3, #5
 80024e4:	2001      	movs	r0, #1
 80024e6:	fa00 f202 	lsl.w	r2, r0, r2
 80024ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80024ee:	bf00      	nop
 80024f0:	370c      	adds	r7, #12
 80024f2:	46bd      	mov	sp, r7
 80024f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f8:	4770      	bx	lr
 80024fa:	bf00      	nop
 80024fc:	e000e100 	.word	0xe000e100

08002500 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002500:	b480      	push	{r7}
 8002502:	b083      	sub	sp, #12
 8002504:	af00      	add	r7, sp, #0
 8002506:	4603      	mov	r3, r0
 8002508:	6039      	str	r1, [r7, #0]
 800250a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800250c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002510:	2b00      	cmp	r3, #0
 8002512:	db0a      	blt.n	800252a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	b2da      	uxtb	r2, r3
 8002518:	490c      	ldr	r1, [pc, #48]	; (800254c <__NVIC_SetPriority+0x4c>)
 800251a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800251e:	0112      	lsls	r2, r2, #4
 8002520:	b2d2      	uxtb	r2, r2
 8002522:	440b      	add	r3, r1
 8002524:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002528:	e00a      	b.n	8002540 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	b2da      	uxtb	r2, r3
 800252e:	4908      	ldr	r1, [pc, #32]	; (8002550 <__NVIC_SetPriority+0x50>)
 8002530:	79fb      	ldrb	r3, [r7, #7]
 8002532:	f003 030f 	and.w	r3, r3, #15
 8002536:	3b04      	subs	r3, #4
 8002538:	0112      	lsls	r2, r2, #4
 800253a:	b2d2      	uxtb	r2, r2
 800253c:	440b      	add	r3, r1
 800253e:	761a      	strb	r2, [r3, #24]
}
 8002540:	bf00      	nop
 8002542:	370c      	adds	r7, #12
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr
 800254c:	e000e100 	.word	0xe000e100
 8002550:	e000ed00 	.word	0xe000ed00

08002554 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002554:	b480      	push	{r7}
 8002556:	b089      	sub	sp, #36	; 0x24
 8002558:	af00      	add	r7, sp, #0
 800255a:	60f8      	str	r0, [r7, #12]
 800255c:	60b9      	str	r1, [r7, #8]
 800255e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	f003 0307 	and.w	r3, r3, #7
 8002566:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002568:	69fb      	ldr	r3, [r7, #28]
 800256a:	f1c3 0307 	rsb	r3, r3, #7
 800256e:	2b04      	cmp	r3, #4
 8002570:	bf28      	it	cs
 8002572:	2304      	movcs	r3, #4
 8002574:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002576:	69fb      	ldr	r3, [r7, #28]
 8002578:	3304      	adds	r3, #4
 800257a:	2b06      	cmp	r3, #6
 800257c:	d902      	bls.n	8002584 <NVIC_EncodePriority+0x30>
 800257e:	69fb      	ldr	r3, [r7, #28]
 8002580:	3b03      	subs	r3, #3
 8002582:	e000      	b.n	8002586 <NVIC_EncodePriority+0x32>
 8002584:	2300      	movs	r3, #0
 8002586:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002588:	f04f 32ff 	mov.w	r2, #4294967295
 800258c:	69bb      	ldr	r3, [r7, #24]
 800258e:	fa02 f303 	lsl.w	r3, r2, r3
 8002592:	43da      	mvns	r2, r3
 8002594:	68bb      	ldr	r3, [r7, #8]
 8002596:	401a      	ands	r2, r3
 8002598:	697b      	ldr	r3, [r7, #20]
 800259a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800259c:	f04f 31ff 	mov.w	r1, #4294967295
 80025a0:	697b      	ldr	r3, [r7, #20]
 80025a2:	fa01 f303 	lsl.w	r3, r1, r3
 80025a6:	43d9      	mvns	r1, r3
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025ac:	4313      	orrs	r3, r2
         );
}
 80025ae:	4618      	mov	r0, r3
 80025b0:	3724      	adds	r7, #36	; 0x24
 80025b2:	46bd      	mov	sp, r7
 80025b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b8:	4770      	bx	lr
	...

080025bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b082      	sub	sp, #8
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	3b01      	subs	r3, #1
 80025c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80025cc:	d301      	bcc.n	80025d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025ce:	2301      	movs	r3, #1
 80025d0:	e00f      	b.n	80025f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025d2:	4a0a      	ldr	r2, [pc, #40]	; (80025fc <SysTick_Config+0x40>)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	3b01      	subs	r3, #1
 80025d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025da:	210f      	movs	r1, #15
 80025dc:	f04f 30ff 	mov.w	r0, #4294967295
 80025e0:	f7ff ff8e 	bl	8002500 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025e4:	4b05      	ldr	r3, [pc, #20]	; (80025fc <SysTick_Config+0x40>)
 80025e6:	2200      	movs	r2, #0
 80025e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025ea:	4b04      	ldr	r3, [pc, #16]	; (80025fc <SysTick_Config+0x40>)
 80025ec:	2207      	movs	r2, #7
 80025ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025f0:	2300      	movs	r3, #0
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	3708      	adds	r7, #8
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	e000e010 	.word	0xe000e010

08002600 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b082      	sub	sp, #8
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002608:	6878      	ldr	r0, [r7, #4]
 800260a:	f7ff ff29 	bl	8002460 <__NVIC_SetPriorityGrouping>
}
 800260e:	bf00      	nop
 8002610:	3708      	adds	r7, #8
 8002612:	46bd      	mov	sp, r7
 8002614:	bd80      	pop	{r7, pc}

08002616 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002616:	b580      	push	{r7, lr}
 8002618:	b086      	sub	sp, #24
 800261a:	af00      	add	r7, sp, #0
 800261c:	4603      	mov	r3, r0
 800261e:	60b9      	str	r1, [r7, #8]
 8002620:	607a      	str	r2, [r7, #4]
 8002622:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002624:	2300      	movs	r3, #0
 8002626:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002628:	f7ff ff3e 	bl	80024a8 <__NVIC_GetPriorityGrouping>
 800262c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800262e:	687a      	ldr	r2, [r7, #4]
 8002630:	68b9      	ldr	r1, [r7, #8]
 8002632:	6978      	ldr	r0, [r7, #20]
 8002634:	f7ff ff8e 	bl	8002554 <NVIC_EncodePriority>
 8002638:	4602      	mov	r2, r0
 800263a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800263e:	4611      	mov	r1, r2
 8002640:	4618      	mov	r0, r3
 8002642:	f7ff ff5d 	bl	8002500 <__NVIC_SetPriority>
}
 8002646:	bf00      	nop
 8002648:	3718      	adds	r7, #24
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}

0800264e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800264e:	b580      	push	{r7, lr}
 8002650:	b082      	sub	sp, #8
 8002652:	af00      	add	r7, sp, #0
 8002654:	4603      	mov	r3, r0
 8002656:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002658:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800265c:	4618      	mov	r0, r3
 800265e:	f7ff ff31 	bl	80024c4 <__NVIC_EnableIRQ>
}
 8002662:	bf00      	nop
 8002664:	3708      	adds	r7, #8
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}

0800266a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800266a:	b580      	push	{r7, lr}
 800266c:	b082      	sub	sp, #8
 800266e:	af00      	add	r7, sp, #0
 8002670:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002672:	6878      	ldr	r0, [r7, #4]
 8002674:	f7ff ffa2 	bl	80025bc <SysTick_Config>
 8002678:	4603      	mov	r3, r0
}
 800267a:	4618      	mov	r0, r3
 800267c:	3708      	adds	r7, #8
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}
	...

08002684 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002684:	b480      	push	{r7}
 8002686:	b089      	sub	sp, #36	; 0x24
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
 800268c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800268e:	2300      	movs	r3, #0
 8002690:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002692:	2300      	movs	r3, #0
 8002694:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002696:	2300      	movs	r3, #0
 8002698:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800269a:	2300      	movs	r3, #0
 800269c:	61fb      	str	r3, [r7, #28]
 800269e:	e16b      	b.n	8002978 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80026a0:	2201      	movs	r2, #1
 80026a2:	69fb      	ldr	r3, [r7, #28]
 80026a4:	fa02 f303 	lsl.w	r3, r2, r3
 80026a8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	697a      	ldr	r2, [r7, #20]
 80026b0:	4013      	ands	r3, r2
 80026b2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80026b4:	693a      	ldr	r2, [r7, #16]
 80026b6:	697b      	ldr	r3, [r7, #20]
 80026b8:	429a      	cmp	r2, r3
 80026ba:	f040 815a 	bne.w	8002972 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	685b      	ldr	r3, [r3, #4]
 80026c2:	f003 0303 	and.w	r3, r3, #3
 80026c6:	2b01      	cmp	r3, #1
 80026c8:	d005      	beq.n	80026d6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026d2:	2b02      	cmp	r3, #2
 80026d4:	d130      	bne.n	8002738 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	689b      	ldr	r3, [r3, #8]
 80026da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80026dc:	69fb      	ldr	r3, [r7, #28]
 80026de:	005b      	lsls	r3, r3, #1
 80026e0:	2203      	movs	r2, #3
 80026e2:	fa02 f303 	lsl.w	r3, r2, r3
 80026e6:	43db      	mvns	r3, r3
 80026e8:	69ba      	ldr	r2, [r7, #24]
 80026ea:	4013      	ands	r3, r2
 80026ec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	68da      	ldr	r2, [r3, #12]
 80026f2:	69fb      	ldr	r3, [r7, #28]
 80026f4:	005b      	lsls	r3, r3, #1
 80026f6:	fa02 f303 	lsl.w	r3, r2, r3
 80026fa:	69ba      	ldr	r2, [r7, #24]
 80026fc:	4313      	orrs	r3, r2
 80026fe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	69ba      	ldr	r2, [r7, #24]
 8002704:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800270c:	2201      	movs	r2, #1
 800270e:	69fb      	ldr	r3, [r7, #28]
 8002710:	fa02 f303 	lsl.w	r3, r2, r3
 8002714:	43db      	mvns	r3, r3
 8002716:	69ba      	ldr	r2, [r7, #24]
 8002718:	4013      	ands	r3, r2
 800271a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	091b      	lsrs	r3, r3, #4
 8002722:	f003 0201 	and.w	r2, r3, #1
 8002726:	69fb      	ldr	r3, [r7, #28]
 8002728:	fa02 f303 	lsl.w	r3, r2, r3
 800272c:	69ba      	ldr	r2, [r7, #24]
 800272e:	4313      	orrs	r3, r2
 8002730:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	69ba      	ldr	r2, [r7, #24]
 8002736:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	f003 0303 	and.w	r3, r3, #3
 8002740:	2b03      	cmp	r3, #3
 8002742:	d017      	beq.n	8002774 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	68db      	ldr	r3, [r3, #12]
 8002748:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800274a:	69fb      	ldr	r3, [r7, #28]
 800274c:	005b      	lsls	r3, r3, #1
 800274e:	2203      	movs	r2, #3
 8002750:	fa02 f303 	lsl.w	r3, r2, r3
 8002754:	43db      	mvns	r3, r3
 8002756:	69ba      	ldr	r2, [r7, #24]
 8002758:	4013      	ands	r3, r2
 800275a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	689a      	ldr	r2, [r3, #8]
 8002760:	69fb      	ldr	r3, [r7, #28]
 8002762:	005b      	lsls	r3, r3, #1
 8002764:	fa02 f303 	lsl.w	r3, r2, r3
 8002768:	69ba      	ldr	r2, [r7, #24]
 800276a:	4313      	orrs	r3, r2
 800276c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	69ba      	ldr	r2, [r7, #24]
 8002772:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	f003 0303 	and.w	r3, r3, #3
 800277c:	2b02      	cmp	r3, #2
 800277e:	d123      	bne.n	80027c8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002780:	69fb      	ldr	r3, [r7, #28]
 8002782:	08da      	lsrs	r2, r3, #3
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	3208      	adds	r2, #8
 8002788:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800278c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800278e:	69fb      	ldr	r3, [r7, #28]
 8002790:	f003 0307 	and.w	r3, r3, #7
 8002794:	009b      	lsls	r3, r3, #2
 8002796:	220f      	movs	r2, #15
 8002798:	fa02 f303 	lsl.w	r3, r2, r3
 800279c:	43db      	mvns	r3, r3
 800279e:	69ba      	ldr	r2, [r7, #24]
 80027a0:	4013      	ands	r3, r2
 80027a2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	691a      	ldr	r2, [r3, #16]
 80027a8:	69fb      	ldr	r3, [r7, #28]
 80027aa:	f003 0307 	and.w	r3, r3, #7
 80027ae:	009b      	lsls	r3, r3, #2
 80027b0:	fa02 f303 	lsl.w	r3, r2, r3
 80027b4:	69ba      	ldr	r2, [r7, #24]
 80027b6:	4313      	orrs	r3, r2
 80027b8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80027ba:	69fb      	ldr	r3, [r7, #28]
 80027bc:	08da      	lsrs	r2, r3, #3
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	3208      	adds	r2, #8
 80027c2:	69b9      	ldr	r1, [r7, #24]
 80027c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80027ce:	69fb      	ldr	r3, [r7, #28]
 80027d0:	005b      	lsls	r3, r3, #1
 80027d2:	2203      	movs	r2, #3
 80027d4:	fa02 f303 	lsl.w	r3, r2, r3
 80027d8:	43db      	mvns	r3, r3
 80027da:	69ba      	ldr	r2, [r7, #24]
 80027dc:	4013      	ands	r3, r2
 80027de:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	f003 0203 	and.w	r2, r3, #3
 80027e8:	69fb      	ldr	r3, [r7, #28]
 80027ea:	005b      	lsls	r3, r3, #1
 80027ec:	fa02 f303 	lsl.w	r3, r2, r3
 80027f0:	69ba      	ldr	r2, [r7, #24]
 80027f2:	4313      	orrs	r3, r2
 80027f4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	69ba      	ldr	r2, [r7, #24]
 80027fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002804:	2b00      	cmp	r3, #0
 8002806:	f000 80b4 	beq.w	8002972 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800280a:	2300      	movs	r3, #0
 800280c:	60fb      	str	r3, [r7, #12]
 800280e:	4b60      	ldr	r3, [pc, #384]	; (8002990 <HAL_GPIO_Init+0x30c>)
 8002810:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002812:	4a5f      	ldr	r2, [pc, #380]	; (8002990 <HAL_GPIO_Init+0x30c>)
 8002814:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002818:	6453      	str	r3, [r2, #68]	; 0x44
 800281a:	4b5d      	ldr	r3, [pc, #372]	; (8002990 <HAL_GPIO_Init+0x30c>)
 800281c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800281e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002822:	60fb      	str	r3, [r7, #12]
 8002824:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002826:	4a5b      	ldr	r2, [pc, #364]	; (8002994 <HAL_GPIO_Init+0x310>)
 8002828:	69fb      	ldr	r3, [r7, #28]
 800282a:	089b      	lsrs	r3, r3, #2
 800282c:	3302      	adds	r3, #2
 800282e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002832:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002834:	69fb      	ldr	r3, [r7, #28]
 8002836:	f003 0303 	and.w	r3, r3, #3
 800283a:	009b      	lsls	r3, r3, #2
 800283c:	220f      	movs	r2, #15
 800283e:	fa02 f303 	lsl.w	r3, r2, r3
 8002842:	43db      	mvns	r3, r3
 8002844:	69ba      	ldr	r2, [r7, #24]
 8002846:	4013      	ands	r3, r2
 8002848:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	4a52      	ldr	r2, [pc, #328]	; (8002998 <HAL_GPIO_Init+0x314>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d02b      	beq.n	80028aa <HAL_GPIO_Init+0x226>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	4a51      	ldr	r2, [pc, #324]	; (800299c <HAL_GPIO_Init+0x318>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d025      	beq.n	80028a6 <HAL_GPIO_Init+0x222>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	4a50      	ldr	r2, [pc, #320]	; (80029a0 <HAL_GPIO_Init+0x31c>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d01f      	beq.n	80028a2 <HAL_GPIO_Init+0x21e>
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	4a4f      	ldr	r2, [pc, #316]	; (80029a4 <HAL_GPIO_Init+0x320>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d019      	beq.n	800289e <HAL_GPIO_Init+0x21a>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	4a4e      	ldr	r2, [pc, #312]	; (80029a8 <HAL_GPIO_Init+0x324>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d013      	beq.n	800289a <HAL_GPIO_Init+0x216>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	4a4d      	ldr	r2, [pc, #308]	; (80029ac <HAL_GPIO_Init+0x328>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d00d      	beq.n	8002896 <HAL_GPIO_Init+0x212>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	4a4c      	ldr	r2, [pc, #304]	; (80029b0 <HAL_GPIO_Init+0x32c>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d007      	beq.n	8002892 <HAL_GPIO_Init+0x20e>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	4a4b      	ldr	r2, [pc, #300]	; (80029b4 <HAL_GPIO_Init+0x330>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d101      	bne.n	800288e <HAL_GPIO_Init+0x20a>
 800288a:	2307      	movs	r3, #7
 800288c:	e00e      	b.n	80028ac <HAL_GPIO_Init+0x228>
 800288e:	2308      	movs	r3, #8
 8002890:	e00c      	b.n	80028ac <HAL_GPIO_Init+0x228>
 8002892:	2306      	movs	r3, #6
 8002894:	e00a      	b.n	80028ac <HAL_GPIO_Init+0x228>
 8002896:	2305      	movs	r3, #5
 8002898:	e008      	b.n	80028ac <HAL_GPIO_Init+0x228>
 800289a:	2304      	movs	r3, #4
 800289c:	e006      	b.n	80028ac <HAL_GPIO_Init+0x228>
 800289e:	2303      	movs	r3, #3
 80028a0:	e004      	b.n	80028ac <HAL_GPIO_Init+0x228>
 80028a2:	2302      	movs	r3, #2
 80028a4:	e002      	b.n	80028ac <HAL_GPIO_Init+0x228>
 80028a6:	2301      	movs	r3, #1
 80028a8:	e000      	b.n	80028ac <HAL_GPIO_Init+0x228>
 80028aa:	2300      	movs	r3, #0
 80028ac:	69fa      	ldr	r2, [r7, #28]
 80028ae:	f002 0203 	and.w	r2, r2, #3
 80028b2:	0092      	lsls	r2, r2, #2
 80028b4:	4093      	lsls	r3, r2
 80028b6:	69ba      	ldr	r2, [r7, #24]
 80028b8:	4313      	orrs	r3, r2
 80028ba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80028bc:	4935      	ldr	r1, [pc, #212]	; (8002994 <HAL_GPIO_Init+0x310>)
 80028be:	69fb      	ldr	r3, [r7, #28]
 80028c0:	089b      	lsrs	r3, r3, #2
 80028c2:	3302      	adds	r3, #2
 80028c4:	69ba      	ldr	r2, [r7, #24]
 80028c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80028ca:	4b3b      	ldr	r3, [pc, #236]	; (80029b8 <HAL_GPIO_Init+0x334>)
 80028cc:	689b      	ldr	r3, [r3, #8]
 80028ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028d0:	693b      	ldr	r3, [r7, #16]
 80028d2:	43db      	mvns	r3, r3
 80028d4:	69ba      	ldr	r2, [r7, #24]
 80028d6:	4013      	ands	r3, r2
 80028d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d003      	beq.n	80028ee <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80028e6:	69ba      	ldr	r2, [r7, #24]
 80028e8:	693b      	ldr	r3, [r7, #16]
 80028ea:	4313      	orrs	r3, r2
 80028ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80028ee:	4a32      	ldr	r2, [pc, #200]	; (80029b8 <HAL_GPIO_Init+0x334>)
 80028f0:	69bb      	ldr	r3, [r7, #24]
 80028f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80028f4:	4b30      	ldr	r3, [pc, #192]	; (80029b8 <HAL_GPIO_Init+0x334>)
 80028f6:	68db      	ldr	r3, [r3, #12]
 80028f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028fa:	693b      	ldr	r3, [r7, #16]
 80028fc:	43db      	mvns	r3, r3
 80028fe:	69ba      	ldr	r2, [r7, #24]
 8002900:	4013      	ands	r3, r2
 8002902:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800290c:	2b00      	cmp	r3, #0
 800290e:	d003      	beq.n	8002918 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002910:	69ba      	ldr	r2, [r7, #24]
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	4313      	orrs	r3, r2
 8002916:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002918:	4a27      	ldr	r2, [pc, #156]	; (80029b8 <HAL_GPIO_Init+0x334>)
 800291a:	69bb      	ldr	r3, [r7, #24]
 800291c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800291e:	4b26      	ldr	r3, [pc, #152]	; (80029b8 <HAL_GPIO_Init+0x334>)
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002924:	693b      	ldr	r3, [r7, #16]
 8002926:	43db      	mvns	r3, r3
 8002928:	69ba      	ldr	r2, [r7, #24]
 800292a:	4013      	ands	r3, r2
 800292c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002936:	2b00      	cmp	r3, #0
 8002938:	d003      	beq.n	8002942 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800293a:	69ba      	ldr	r2, [r7, #24]
 800293c:	693b      	ldr	r3, [r7, #16]
 800293e:	4313      	orrs	r3, r2
 8002940:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002942:	4a1d      	ldr	r2, [pc, #116]	; (80029b8 <HAL_GPIO_Init+0x334>)
 8002944:	69bb      	ldr	r3, [r7, #24]
 8002946:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002948:	4b1b      	ldr	r3, [pc, #108]	; (80029b8 <HAL_GPIO_Init+0x334>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800294e:	693b      	ldr	r3, [r7, #16]
 8002950:	43db      	mvns	r3, r3
 8002952:	69ba      	ldr	r2, [r7, #24]
 8002954:	4013      	ands	r3, r2
 8002956:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002960:	2b00      	cmp	r3, #0
 8002962:	d003      	beq.n	800296c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002964:	69ba      	ldr	r2, [r7, #24]
 8002966:	693b      	ldr	r3, [r7, #16]
 8002968:	4313      	orrs	r3, r2
 800296a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800296c:	4a12      	ldr	r2, [pc, #72]	; (80029b8 <HAL_GPIO_Init+0x334>)
 800296e:	69bb      	ldr	r3, [r7, #24]
 8002970:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002972:	69fb      	ldr	r3, [r7, #28]
 8002974:	3301      	adds	r3, #1
 8002976:	61fb      	str	r3, [r7, #28]
 8002978:	69fb      	ldr	r3, [r7, #28]
 800297a:	2b0f      	cmp	r3, #15
 800297c:	f67f ae90 	bls.w	80026a0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002980:	bf00      	nop
 8002982:	bf00      	nop
 8002984:	3724      	adds	r7, #36	; 0x24
 8002986:	46bd      	mov	sp, r7
 8002988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298c:	4770      	bx	lr
 800298e:	bf00      	nop
 8002990:	40023800 	.word	0x40023800
 8002994:	40013800 	.word	0x40013800
 8002998:	40020000 	.word	0x40020000
 800299c:	40020400 	.word	0x40020400
 80029a0:	40020800 	.word	0x40020800
 80029a4:	40020c00 	.word	0x40020c00
 80029a8:	40021000 	.word	0x40021000
 80029ac:	40021400 	.word	0x40021400
 80029b0:	40021800 	.word	0x40021800
 80029b4:	40021c00 	.word	0x40021c00
 80029b8:	40013c00 	.word	0x40013c00

080029bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029bc:	b480      	push	{r7}
 80029be:	b083      	sub	sp, #12
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
 80029c4:	460b      	mov	r3, r1
 80029c6:	807b      	strh	r3, [r7, #2]
 80029c8:	4613      	mov	r3, r2
 80029ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80029cc:	787b      	ldrb	r3, [r7, #1]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d003      	beq.n	80029da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80029d2:	887a      	ldrh	r2, [r7, #2]
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80029d8:	e003      	b.n	80029e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80029da:	887b      	ldrh	r3, [r7, #2]
 80029dc:	041a      	lsls	r2, r3, #16
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	619a      	str	r2, [r3, #24]
}
 80029e2:	bf00      	nop
 80029e4:	370c      	adds	r7, #12
 80029e6:	46bd      	mov	sp, r7
 80029e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ec:	4770      	bx	lr

080029ee <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80029ee:	b5f0      	push	{r4, r5, r6, r7, lr}
 80029f0:	b08f      	sub	sp, #60	; 0x3c
 80029f2:	af0a      	add	r7, sp, #40	; 0x28
 80029f4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d101      	bne.n	8002a00 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80029fc:	2301      	movs	r3, #1
 80029fe:	e054      	b.n	8002aaa <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8002a0c:	b2db      	uxtb	r3, r3
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d106      	bne.n	8002a20 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2200      	movs	r2, #0
 8002a16:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002a1a:	6878      	ldr	r0, [r7, #4]
 8002a1c:	f007 fd2a 	bl	800a474 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2203      	movs	r2, #3
 8002a24:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d102      	bne.n	8002a3a <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2200      	movs	r2, #0
 8002a38:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4618      	mov	r0, r3
 8002a40:	f004 fd58 	bl	80074f4 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	603b      	str	r3, [r7, #0]
 8002a4a:	687e      	ldr	r6, [r7, #4]
 8002a4c:	466d      	mov	r5, sp
 8002a4e:	f106 0410 	add.w	r4, r6, #16
 8002a52:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a54:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a56:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a58:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a5a:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002a5e:	e885 0003 	stmia.w	r5, {r0, r1}
 8002a62:	1d33      	adds	r3, r6, #4
 8002a64:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002a66:	6838      	ldr	r0, [r7, #0]
 8002a68:	f004 fcd2 	bl	8007410 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	2101      	movs	r1, #1
 8002a72:	4618      	mov	r0, r3
 8002a74:	f004 fd4f 	bl	8007516 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	603b      	str	r3, [r7, #0]
 8002a7e:	687e      	ldr	r6, [r7, #4]
 8002a80:	466d      	mov	r5, sp
 8002a82:	f106 0410 	add.w	r4, r6, #16
 8002a86:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a88:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a8a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a8c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a8e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002a92:	e885 0003 	stmia.w	r5, {r0, r1}
 8002a96:	1d33      	adds	r3, r6, #4
 8002a98:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002a9a:	6838      	ldr	r0, [r7, #0]
 8002a9c:	f004 fed8 	bl	8007850 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2201      	movs	r2, #1
 8002aa4:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8002aa8:	2300      	movs	r3, #0
}
 8002aaa:	4618      	mov	r0, r3
 8002aac:	3714      	adds	r7, #20
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002ab2 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8002ab2:	b590      	push	{r4, r7, lr}
 8002ab4:	b089      	sub	sp, #36	; 0x24
 8002ab6:	af04      	add	r7, sp, #16
 8002ab8:	6078      	str	r0, [r7, #4]
 8002aba:	4608      	mov	r0, r1
 8002abc:	4611      	mov	r1, r2
 8002abe:	461a      	mov	r2, r3
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	70fb      	strb	r3, [r7, #3]
 8002ac4:	460b      	mov	r3, r1
 8002ac6:	70bb      	strb	r3, [r7, #2]
 8002ac8:	4613      	mov	r3, r2
 8002aca:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8002ad2:	2b01      	cmp	r3, #1
 8002ad4:	d101      	bne.n	8002ada <HAL_HCD_HC_Init+0x28>
 8002ad6:	2302      	movs	r3, #2
 8002ad8:	e076      	b.n	8002bc8 <HAL_HCD_HC_Init+0x116>
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2201      	movs	r2, #1
 8002ade:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 8002ae2:	78fb      	ldrb	r3, [r7, #3]
 8002ae4:	687a      	ldr	r2, [r7, #4]
 8002ae6:	212c      	movs	r1, #44	; 0x2c
 8002ae8:	fb01 f303 	mul.w	r3, r1, r3
 8002aec:	4413      	add	r3, r2
 8002aee:	333d      	adds	r3, #61	; 0x3d
 8002af0:	2200      	movs	r2, #0
 8002af2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002af4:	78fb      	ldrb	r3, [r7, #3]
 8002af6:	687a      	ldr	r2, [r7, #4]
 8002af8:	212c      	movs	r1, #44	; 0x2c
 8002afa:	fb01 f303 	mul.w	r3, r1, r3
 8002afe:	4413      	add	r3, r2
 8002b00:	3338      	adds	r3, #56	; 0x38
 8002b02:	787a      	ldrb	r2, [r7, #1]
 8002b04:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8002b06:	78fb      	ldrb	r3, [r7, #3]
 8002b08:	687a      	ldr	r2, [r7, #4]
 8002b0a:	212c      	movs	r1, #44	; 0x2c
 8002b0c:	fb01 f303 	mul.w	r3, r1, r3
 8002b10:	4413      	add	r3, r2
 8002b12:	3340      	adds	r3, #64	; 0x40
 8002b14:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8002b16:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002b18:	78fb      	ldrb	r3, [r7, #3]
 8002b1a:	687a      	ldr	r2, [r7, #4]
 8002b1c:	212c      	movs	r1, #44	; 0x2c
 8002b1e:	fb01 f303 	mul.w	r3, r1, r3
 8002b22:	4413      	add	r3, r2
 8002b24:	3339      	adds	r3, #57	; 0x39
 8002b26:	78fa      	ldrb	r2, [r7, #3]
 8002b28:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8002b2a:	78fb      	ldrb	r3, [r7, #3]
 8002b2c:	687a      	ldr	r2, [r7, #4]
 8002b2e:	212c      	movs	r1, #44	; 0x2c
 8002b30:	fb01 f303 	mul.w	r3, r1, r3
 8002b34:	4413      	add	r3, r2
 8002b36:	333f      	adds	r3, #63	; 0x3f
 8002b38:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8002b3c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8002b3e:	78fb      	ldrb	r3, [r7, #3]
 8002b40:	78ba      	ldrb	r2, [r7, #2]
 8002b42:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002b46:	b2d0      	uxtb	r0, r2
 8002b48:	687a      	ldr	r2, [r7, #4]
 8002b4a:	212c      	movs	r1, #44	; 0x2c
 8002b4c:	fb01 f303 	mul.w	r3, r1, r3
 8002b50:	4413      	add	r3, r2
 8002b52:	333a      	adds	r3, #58	; 0x3a
 8002b54:	4602      	mov	r2, r0
 8002b56:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8002b58:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	da09      	bge.n	8002b74 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8002b60:	78fb      	ldrb	r3, [r7, #3]
 8002b62:	687a      	ldr	r2, [r7, #4]
 8002b64:	212c      	movs	r1, #44	; 0x2c
 8002b66:	fb01 f303 	mul.w	r3, r1, r3
 8002b6a:	4413      	add	r3, r2
 8002b6c:	333b      	adds	r3, #59	; 0x3b
 8002b6e:	2201      	movs	r2, #1
 8002b70:	701a      	strb	r2, [r3, #0]
 8002b72:	e008      	b.n	8002b86 <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8002b74:	78fb      	ldrb	r3, [r7, #3]
 8002b76:	687a      	ldr	r2, [r7, #4]
 8002b78:	212c      	movs	r1, #44	; 0x2c
 8002b7a:	fb01 f303 	mul.w	r3, r1, r3
 8002b7e:	4413      	add	r3, r2
 8002b80:	333b      	adds	r3, #59	; 0x3b
 8002b82:	2200      	movs	r2, #0
 8002b84:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8002b86:	78fb      	ldrb	r3, [r7, #3]
 8002b88:	687a      	ldr	r2, [r7, #4]
 8002b8a:	212c      	movs	r1, #44	; 0x2c
 8002b8c:	fb01 f303 	mul.w	r3, r1, r3
 8002b90:	4413      	add	r3, r2
 8002b92:	333c      	adds	r3, #60	; 0x3c
 8002b94:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002b98:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6818      	ldr	r0, [r3, #0]
 8002b9e:	787c      	ldrb	r4, [r7, #1]
 8002ba0:	78ba      	ldrb	r2, [r7, #2]
 8002ba2:	78f9      	ldrb	r1, [r7, #3]
 8002ba4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002ba6:	9302      	str	r3, [sp, #8]
 8002ba8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002bac:	9301      	str	r3, [sp, #4]
 8002bae:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002bb2:	9300      	str	r3, [sp, #0]
 8002bb4:	4623      	mov	r3, r4
 8002bb6:	f004 ffd1 	bl	8007b5c <USB_HC_Init>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8002bc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bc8:	4618      	mov	r0, r3
 8002bca:	3714      	adds	r7, #20
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bd90      	pop	{r4, r7, pc}

08002bd0 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b084      	sub	sp, #16
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
 8002bd8:	460b      	mov	r3, r1
 8002bda:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8002be6:	2b01      	cmp	r3, #1
 8002be8:	d101      	bne.n	8002bee <HAL_HCD_HC_Halt+0x1e>
 8002bea:	2302      	movs	r3, #2
 8002bec:	e00f      	b.n	8002c0e <HAL_HCD_HC_Halt+0x3e>
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2201      	movs	r2, #1
 8002bf2:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	78fa      	ldrb	r2, [r7, #3]
 8002bfc:	4611      	mov	r1, r2
 8002bfe:	4618      	mov	r0, r3
 8002c00:	f005 fa21 	bl	8008046 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2200      	movs	r2, #0
 8002c08:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8002c0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	3710      	adds	r7, #16
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}
	...

08002c18 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b082      	sub	sp, #8
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
 8002c20:	4608      	mov	r0, r1
 8002c22:	4611      	mov	r1, r2
 8002c24:	461a      	mov	r2, r3
 8002c26:	4603      	mov	r3, r0
 8002c28:	70fb      	strb	r3, [r7, #3]
 8002c2a:	460b      	mov	r3, r1
 8002c2c:	70bb      	strb	r3, [r7, #2]
 8002c2e:	4613      	mov	r3, r2
 8002c30:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8002c32:	78fb      	ldrb	r3, [r7, #3]
 8002c34:	687a      	ldr	r2, [r7, #4]
 8002c36:	212c      	movs	r1, #44	; 0x2c
 8002c38:	fb01 f303 	mul.w	r3, r1, r3
 8002c3c:	4413      	add	r3, r2
 8002c3e:	333b      	adds	r3, #59	; 0x3b
 8002c40:	78ba      	ldrb	r2, [r7, #2]
 8002c42:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8002c44:	78fb      	ldrb	r3, [r7, #3]
 8002c46:	687a      	ldr	r2, [r7, #4]
 8002c48:	212c      	movs	r1, #44	; 0x2c
 8002c4a:	fb01 f303 	mul.w	r3, r1, r3
 8002c4e:	4413      	add	r3, r2
 8002c50:	333f      	adds	r3, #63	; 0x3f
 8002c52:	787a      	ldrb	r2, [r7, #1]
 8002c54:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8002c56:	7c3b      	ldrb	r3, [r7, #16]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d112      	bne.n	8002c82 <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8002c5c:	78fb      	ldrb	r3, [r7, #3]
 8002c5e:	687a      	ldr	r2, [r7, #4]
 8002c60:	212c      	movs	r1, #44	; 0x2c
 8002c62:	fb01 f303 	mul.w	r3, r1, r3
 8002c66:	4413      	add	r3, r2
 8002c68:	3342      	adds	r3, #66	; 0x42
 8002c6a:	2203      	movs	r2, #3
 8002c6c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8002c6e:	78fb      	ldrb	r3, [r7, #3]
 8002c70:	687a      	ldr	r2, [r7, #4]
 8002c72:	212c      	movs	r1, #44	; 0x2c
 8002c74:	fb01 f303 	mul.w	r3, r1, r3
 8002c78:	4413      	add	r3, r2
 8002c7a:	333d      	adds	r3, #61	; 0x3d
 8002c7c:	7f3a      	ldrb	r2, [r7, #28]
 8002c7e:	701a      	strb	r2, [r3, #0]
 8002c80:	e008      	b.n	8002c94 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002c82:	78fb      	ldrb	r3, [r7, #3]
 8002c84:	687a      	ldr	r2, [r7, #4]
 8002c86:	212c      	movs	r1, #44	; 0x2c
 8002c88:	fb01 f303 	mul.w	r3, r1, r3
 8002c8c:	4413      	add	r3, r2
 8002c8e:	3342      	adds	r3, #66	; 0x42
 8002c90:	2202      	movs	r2, #2
 8002c92:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8002c94:	787b      	ldrb	r3, [r7, #1]
 8002c96:	2b03      	cmp	r3, #3
 8002c98:	f200 80c6 	bhi.w	8002e28 <HAL_HCD_HC_SubmitRequest+0x210>
 8002c9c:	a201      	add	r2, pc, #4	; (adr r2, 8002ca4 <HAL_HCD_HC_SubmitRequest+0x8c>)
 8002c9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ca2:	bf00      	nop
 8002ca4:	08002cb5 	.word	0x08002cb5
 8002ca8:	08002e15 	.word	0x08002e15
 8002cac:	08002d19 	.word	0x08002d19
 8002cb0:	08002d97 	.word	0x08002d97
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8002cb4:	7c3b      	ldrb	r3, [r7, #16]
 8002cb6:	2b01      	cmp	r3, #1
 8002cb8:	f040 80b8 	bne.w	8002e2c <HAL_HCD_HC_SubmitRequest+0x214>
 8002cbc:	78bb      	ldrb	r3, [r7, #2]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	f040 80b4 	bne.w	8002e2c <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8002cc4:	8b3b      	ldrh	r3, [r7, #24]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d108      	bne.n	8002cdc <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8002cca:	78fb      	ldrb	r3, [r7, #3]
 8002ccc:	687a      	ldr	r2, [r7, #4]
 8002cce:	212c      	movs	r1, #44	; 0x2c
 8002cd0:	fb01 f303 	mul.w	r3, r1, r3
 8002cd4:	4413      	add	r3, r2
 8002cd6:	3355      	adds	r3, #85	; 0x55
 8002cd8:	2201      	movs	r2, #1
 8002cda:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002cdc:	78fb      	ldrb	r3, [r7, #3]
 8002cde:	687a      	ldr	r2, [r7, #4]
 8002ce0:	212c      	movs	r1, #44	; 0x2c
 8002ce2:	fb01 f303 	mul.w	r3, r1, r3
 8002ce6:	4413      	add	r3, r2
 8002ce8:	3355      	adds	r3, #85	; 0x55
 8002cea:	781b      	ldrb	r3, [r3, #0]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d109      	bne.n	8002d04 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002cf0:	78fb      	ldrb	r3, [r7, #3]
 8002cf2:	687a      	ldr	r2, [r7, #4]
 8002cf4:	212c      	movs	r1, #44	; 0x2c
 8002cf6:	fb01 f303 	mul.w	r3, r1, r3
 8002cfa:	4413      	add	r3, r2
 8002cfc:	3342      	adds	r3, #66	; 0x42
 8002cfe:	2200      	movs	r2, #0
 8002d00:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002d02:	e093      	b.n	8002e2c <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002d04:	78fb      	ldrb	r3, [r7, #3]
 8002d06:	687a      	ldr	r2, [r7, #4]
 8002d08:	212c      	movs	r1, #44	; 0x2c
 8002d0a:	fb01 f303 	mul.w	r3, r1, r3
 8002d0e:	4413      	add	r3, r2
 8002d10:	3342      	adds	r3, #66	; 0x42
 8002d12:	2202      	movs	r2, #2
 8002d14:	701a      	strb	r2, [r3, #0]
      break;
 8002d16:	e089      	b.n	8002e2c <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8002d18:	78bb      	ldrb	r3, [r7, #2]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d11d      	bne.n	8002d5a <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002d1e:	78fb      	ldrb	r3, [r7, #3]
 8002d20:	687a      	ldr	r2, [r7, #4]
 8002d22:	212c      	movs	r1, #44	; 0x2c
 8002d24:	fb01 f303 	mul.w	r3, r1, r3
 8002d28:	4413      	add	r3, r2
 8002d2a:	3355      	adds	r3, #85	; 0x55
 8002d2c:	781b      	ldrb	r3, [r3, #0]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d109      	bne.n	8002d46 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002d32:	78fb      	ldrb	r3, [r7, #3]
 8002d34:	687a      	ldr	r2, [r7, #4]
 8002d36:	212c      	movs	r1, #44	; 0x2c
 8002d38:	fb01 f303 	mul.w	r3, r1, r3
 8002d3c:	4413      	add	r3, r2
 8002d3e:	3342      	adds	r3, #66	; 0x42
 8002d40:	2200      	movs	r2, #0
 8002d42:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8002d44:	e073      	b.n	8002e2e <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002d46:	78fb      	ldrb	r3, [r7, #3]
 8002d48:	687a      	ldr	r2, [r7, #4]
 8002d4a:	212c      	movs	r1, #44	; 0x2c
 8002d4c:	fb01 f303 	mul.w	r3, r1, r3
 8002d50:	4413      	add	r3, r2
 8002d52:	3342      	adds	r3, #66	; 0x42
 8002d54:	2202      	movs	r2, #2
 8002d56:	701a      	strb	r2, [r3, #0]
      break;
 8002d58:	e069      	b.n	8002e2e <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002d5a:	78fb      	ldrb	r3, [r7, #3]
 8002d5c:	687a      	ldr	r2, [r7, #4]
 8002d5e:	212c      	movs	r1, #44	; 0x2c
 8002d60:	fb01 f303 	mul.w	r3, r1, r3
 8002d64:	4413      	add	r3, r2
 8002d66:	3354      	adds	r3, #84	; 0x54
 8002d68:	781b      	ldrb	r3, [r3, #0]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d109      	bne.n	8002d82 <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002d6e:	78fb      	ldrb	r3, [r7, #3]
 8002d70:	687a      	ldr	r2, [r7, #4]
 8002d72:	212c      	movs	r1, #44	; 0x2c
 8002d74:	fb01 f303 	mul.w	r3, r1, r3
 8002d78:	4413      	add	r3, r2
 8002d7a:	3342      	adds	r3, #66	; 0x42
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	701a      	strb	r2, [r3, #0]
      break;
 8002d80:	e055      	b.n	8002e2e <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002d82:	78fb      	ldrb	r3, [r7, #3]
 8002d84:	687a      	ldr	r2, [r7, #4]
 8002d86:	212c      	movs	r1, #44	; 0x2c
 8002d88:	fb01 f303 	mul.w	r3, r1, r3
 8002d8c:	4413      	add	r3, r2
 8002d8e:	3342      	adds	r3, #66	; 0x42
 8002d90:	2202      	movs	r2, #2
 8002d92:	701a      	strb	r2, [r3, #0]
      break;
 8002d94:	e04b      	b.n	8002e2e <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8002d96:	78bb      	ldrb	r3, [r7, #2]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d11d      	bne.n	8002dd8 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002d9c:	78fb      	ldrb	r3, [r7, #3]
 8002d9e:	687a      	ldr	r2, [r7, #4]
 8002da0:	212c      	movs	r1, #44	; 0x2c
 8002da2:	fb01 f303 	mul.w	r3, r1, r3
 8002da6:	4413      	add	r3, r2
 8002da8:	3355      	adds	r3, #85	; 0x55
 8002daa:	781b      	ldrb	r3, [r3, #0]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d109      	bne.n	8002dc4 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002db0:	78fb      	ldrb	r3, [r7, #3]
 8002db2:	687a      	ldr	r2, [r7, #4]
 8002db4:	212c      	movs	r1, #44	; 0x2c
 8002db6:	fb01 f303 	mul.w	r3, r1, r3
 8002dba:	4413      	add	r3, r2
 8002dbc:	3342      	adds	r3, #66	; 0x42
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002dc2:	e034      	b.n	8002e2e <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002dc4:	78fb      	ldrb	r3, [r7, #3]
 8002dc6:	687a      	ldr	r2, [r7, #4]
 8002dc8:	212c      	movs	r1, #44	; 0x2c
 8002dca:	fb01 f303 	mul.w	r3, r1, r3
 8002dce:	4413      	add	r3, r2
 8002dd0:	3342      	adds	r3, #66	; 0x42
 8002dd2:	2202      	movs	r2, #2
 8002dd4:	701a      	strb	r2, [r3, #0]
      break;
 8002dd6:	e02a      	b.n	8002e2e <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002dd8:	78fb      	ldrb	r3, [r7, #3]
 8002dda:	687a      	ldr	r2, [r7, #4]
 8002ddc:	212c      	movs	r1, #44	; 0x2c
 8002dde:	fb01 f303 	mul.w	r3, r1, r3
 8002de2:	4413      	add	r3, r2
 8002de4:	3354      	adds	r3, #84	; 0x54
 8002de6:	781b      	ldrb	r3, [r3, #0]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d109      	bne.n	8002e00 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002dec:	78fb      	ldrb	r3, [r7, #3]
 8002dee:	687a      	ldr	r2, [r7, #4]
 8002df0:	212c      	movs	r1, #44	; 0x2c
 8002df2:	fb01 f303 	mul.w	r3, r1, r3
 8002df6:	4413      	add	r3, r2
 8002df8:	3342      	adds	r3, #66	; 0x42
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	701a      	strb	r2, [r3, #0]
      break;
 8002dfe:	e016      	b.n	8002e2e <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002e00:	78fb      	ldrb	r3, [r7, #3]
 8002e02:	687a      	ldr	r2, [r7, #4]
 8002e04:	212c      	movs	r1, #44	; 0x2c
 8002e06:	fb01 f303 	mul.w	r3, r1, r3
 8002e0a:	4413      	add	r3, r2
 8002e0c:	3342      	adds	r3, #66	; 0x42
 8002e0e:	2202      	movs	r2, #2
 8002e10:	701a      	strb	r2, [r3, #0]
      break;
 8002e12:	e00c      	b.n	8002e2e <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002e14:	78fb      	ldrb	r3, [r7, #3]
 8002e16:	687a      	ldr	r2, [r7, #4]
 8002e18:	212c      	movs	r1, #44	; 0x2c
 8002e1a:	fb01 f303 	mul.w	r3, r1, r3
 8002e1e:	4413      	add	r3, r2
 8002e20:	3342      	adds	r3, #66	; 0x42
 8002e22:	2200      	movs	r2, #0
 8002e24:	701a      	strb	r2, [r3, #0]
      break;
 8002e26:	e002      	b.n	8002e2e <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8002e28:	bf00      	nop
 8002e2a:	e000      	b.n	8002e2e <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8002e2c:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8002e2e:	78fb      	ldrb	r3, [r7, #3]
 8002e30:	687a      	ldr	r2, [r7, #4]
 8002e32:	212c      	movs	r1, #44	; 0x2c
 8002e34:	fb01 f303 	mul.w	r3, r1, r3
 8002e38:	4413      	add	r3, r2
 8002e3a:	3344      	adds	r3, #68	; 0x44
 8002e3c:	697a      	ldr	r2, [r7, #20]
 8002e3e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8002e40:	78fb      	ldrb	r3, [r7, #3]
 8002e42:	8b3a      	ldrh	r2, [r7, #24]
 8002e44:	6879      	ldr	r1, [r7, #4]
 8002e46:	202c      	movs	r0, #44	; 0x2c
 8002e48:	fb00 f303 	mul.w	r3, r0, r3
 8002e4c:	440b      	add	r3, r1
 8002e4e:	334c      	adds	r3, #76	; 0x4c
 8002e50:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8002e52:	78fb      	ldrb	r3, [r7, #3]
 8002e54:	687a      	ldr	r2, [r7, #4]
 8002e56:	212c      	movs	r1, #44	; 0x2c
 8002e58:	fb01 f303 	mul.w	r3, r1, r3
 8002e5c:	4413      	add	r3, r2
 8002e5e:	3360      	adds	r3, #96	; 0x60
 8002e60:	2200      	movs	r2, #0
 8002e62:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8002e64:	78fb      	ldrb	r3, [r7, #3]
 8002e66:	687a      	ldr	r2, [r7, #4]
 8002e68:	212c      	movs	r1, #44	; 0x2c
 8002e6a:	fb01 f303 	mul.w	r3, r1, r3
 8002e6e:	4413      	add	r3, r2
 8002e70:	3350      	adds	r3, #80	; 0x50
 8002e72:	2200      	movs	r2, #0
 8002e74:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002e76:	78fb      	ldrb	r3, [r7, #3]
 8002e78:	687a      	ldr	r2, [r7, #4]
 8002e7a:	212c      	movs	r1, #44	; 0x2c
 8002e7c:	fb01 f303 	mul.w	r3, r1, r3
 8002e80:	4413      	add	r3, r2
 8002e82:	3339      	adds	r3, #57	; 0x39
 8002e84:	78fa      	ldrb	r2, [r7, #3]
 8002e86:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8002e88:	78fb      	ldrb	r3, [r7, #3]
 8002e8a:	687a      	ldr	r2, [r7, #4]
 8002e8c:	212c      	movs	r1, #44	; 0x2c
 8002e8e:	fb01 f303 	mul.w	r3, r1, r3
 8002e92:	4413      	add	r3, r2
 8002e94:	3361      	adds	r3, #97	; 0x61
 8002e96:	2200      	movs	r2, #0
 8002e98:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6818      	ldr	r0, [r3, #0]
 8002e9e:	78fb      	ldrb	r3, [r7, #3]
 8002ea0:	222c      	movs	r2, #44	; 0x2c
 8002ea2:	fb02 f303 	mul.w	r3, r2, r3
 8002ea6:	3338      	adds	r3, #56	; 0x38
 8002ea8:	687a      	ldr	r2, [r7, #4]
 8002eaa:	18d1      	adds	r1, r2, r3
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	691b      	ldr	r3, [r3, #16]
 8002eb0:	b2db      	uxtb	r3, r3
 8002eb2:	461a      	mov	r2, r3
 8002eb4:	f004 ff74 	bl	8007da0 <USB_HC_StartXfer>
 8002eb8:	4603      	mov	r3, r0
}
 8002eba:	4618      	mov	r0, r3
 8002ebc:	3708      	adds	r7, #8
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}
 8002ec2:	bf00      	nop

08002ec4 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b086      	sub	sp, #24
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002ed2:	693b      	ldr	r3, [r7, #16]
 8002ed4:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	4618      	mov	r0, r3
 8002edc:	f004 fc75 	bl	80077ca <USB_GetMode>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	2b01      	cmp	r3, #1
 8002ee4:	f040 80f6 	bne.w	80030d4 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4618      	mov	r0, r3
 8002eee:	f004 fc59 	bl	80077a4 <USB_ReadInterrupts>
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	f000 80ec 	beq.w	80030d2 <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4618      	mov	r0, r3
 8002f00:	f004 fc50 	bl	80077a4 <USB_ReadInterrupts>
 8002f04:	4603      	mov	r3, r0
 8002f06:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f0a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002f0e:	d104      	bne.n	8002f1a <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002f18:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4618      	mov	r0, r3
 8002f20:	f004 fc40 	bl	80077a4 <USB_ReadInterrupts>
 8002f24:	4603      	mov	r3, r0
 8002f26:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f2a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002f2e:	d104      	bne.n	8002f3a <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002f38:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4618      	mov	r0, r3
 8002f40:	f004 fc30 	bl	80077a4 <USB_ReadInterrupts>
 8002f44:	4603      	mov	r3, r0
 8002f46:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002f4a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002f4e:	d104      	bne.n	8002f5a <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002f58:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4618      	mov	r0, r3
 8002f60:	f004 fc20 	bl	80077a4 <USB_ReadInterrupts>
 8002f64:	4603      	mov	r3, r0
 8002f66:	f003 0302 	and.w	r3, r3, #2
 8002f6a:	2b02      	cmp	r3, #2
 8002f6c:	d103      	bne.n	8002f76 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	2202      	movs	r2, #2
 8002f74:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	f004 fc12 	bl	80077a4 <USB_ReadInterrupts>
 8002f80:	4603      	mov	r3, r0
 8002f82:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002f86:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002f8a:	d11c      	bne.n	8002fc6 <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8002f94:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f003 0301 	and.w	r3, r3, #1
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d10f      	bne.n	8002fc6 <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8002fa6:	2110      	movs	r1, #16
 8002fa8:	6938      	ldr	r0, [r7, #16]
 8002faa:	f004 fb01 	bl	80075b0 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8002fae:	6938      	ldr	r0, [r7, #16]
 8002fb0:	f004 fb32 	bl	8007618 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	2101      	movs	r1, #1
 8002fba:	4618      	mov	r0, r3
 8002fbc:	f004 fd08 	bl	80079d0 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8002fc0:	6878      	ldr	r0, [r7, #4]
 8002fc2:	f007 fad5 	bl	800a570 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4618      	mov	r0, r3
 8002fcc:	f004 fbea 	bl	80077a4 <USB_ReadInterrupts>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002fd6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002fda:	d102      	bne.n	8002fe2 <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 8002fdc:	6878      	ldr	r0, [r7, #4]
 8002fde:	f001 f89e 	bl	800411e <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	f004 fbdc 	bl	80077a4 <USB_ReadInterrupts>
 8002fec:	4603      	mov	r3, r0
 8002fee:	f003 0308 	and.w	r3, r3, #8
 8002ff2:	2b08      	cmp	r3, #8
 8002ff4:	d106      	bne.n	8003004 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8002ff6:	6878      	ldr	r0, [r7, #4]
 8002ff8:	f007 fa9e 	bl	800a538 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	2208      	movs	r2, #8
 8003002:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	4618      	mov	r0, r3
 800300a:	f004 fbcb 	bl	80077a4 <USB_ReadInterrupts>
 800300e:	4603      	mov	r3, r0
 8003010:	f003 0310 	and.w	r3, r3, #16
 8003014:	2b10      	cmp	r3, #16
 8003016:	d101      	bne.n	800301c <HAL_HCD_IRQHandler+0x158>
 8003018:	2301      	movs	r3, #1
 800301a:	e000      	b.n	800301e <HAL_HCD_IRQHandler+0x15a>
 800301c:	2300      	movs	r3, #0
 800301e:	2b00      	cmp	r3, #0
 8003020:	d012      	beq.n	8003048 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	699a      	ldr	r2, [r3, #24]
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f022 0210 	bic.w	r2, r2, #16
 8003030:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8003032:	6878      	ldr	r0, [r7, #4]
 8003034:	f000 ffa1 	bl	8003f7a <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	699a      	ldr	r2, [r3, #24]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f042 0210 	orr.w	r2, r2, #16
 8003046:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4618      	mov	r0, r3
 800304e:	f004 fba9 	bl	80077a4 <USB_ReadInterrupts>
 8003052:	4603      	mov	r3, r0
 8003054:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003058:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800305c:	d13a      	bne.n	80030d4 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	4618      	mov	r0, r3
 8003064:	f004 ffde 	bl	8008024 <USB_HC_ReadInterrupt>
 8003068:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800306a:	2300      	movs	r3, #0
 800306c:	617b      	str	r3, [r7, #20]
 800306e:	e025      	b.n	80030bc <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8003070:	697b      	ldr	r3, [r7, #20]
 8003072:	f003 030f 	and.w	r3, r3, #15
 8003076:	68ba      	ldr	r2, [r7, #8]
 8003078:	fa22 f303 	lsr.w	r3, r2, r3
 800307c:	f003 0301 	and.w	r3, r3, #1
 8003080:	2b00      	cmp	r3, #0
 8003082:	d018      	beq.n	80030b6 <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8003084:	697b      	ldr	r3, [r7, #20]
 8003086:	015a      	lsls	r2, r3, #5
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	4413      	add	r3, r2
 800308c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003096:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800309a:	d106      	bne.n	80030aa <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 800309c:	697b      	ldr	r3, [r7, #20]
 800309e:	b2db      	uxtb	r3, r3
 80030a0:	4619      	mov	r1, r3
 80030a2:	6878      	ldr	r0, [r7, #4]
 80030a4:	f000 f8ab 	bl	80031fe <HCD_HC_IN_IRQHandler>
 80030a8:	e005      	b.n	80030b6 <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80030aa:	697b      	ldr	r3, [r7, #20]
 80030ac:	b2db      	uxtb	r3, r3
 80030ae:	4619      	mov	r1, r3
 80030b0:	6878      	ldr	r0, [r7, #4]
 80030b2:	f000 fbf9 	bl	80038a8 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80030b6:	697b      	ldr	r3, [r7, #20]
 80030b8:	3301      	adds	r3, #1
 80030ba:	617b      	str	r3, [r7, #20]
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	689b      	ldr	r3, [r3, #8]
 80030c0:	697a      	ldr	r2, [r7, #20]
 80030c2:	429a      	cmp	r2, r3
 80030c4:	d3d4      	bcc.n	8003070 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80030ce:	615a      	str	r2, [r3, #20]
 80030d0:	e000      	b.n	80030d4 <HAL_HCD_IRQHandler+0x210>
      return;
 80030d2:	bf00      	nop
    }
  }
}
 80030d4:	3718      	adds	r7, #24
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bd80      	pop	{r7, pc}

080030da <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80030da:	b580      	push	{r7, lr}
 80030dc:	b082      	sub	sp, #8
 80030de:	af00      	add	r7, sp, #0
 80030e0:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80030e8:	2b01      	cmp	r3, #1
 80030ea:	d101      	bne.n	80030f0 <HAL_HCD_Start+0x16>
 80030ec:	2302      	movs	r3, #2
 80030ee:	e013      	b.n	8003118 <HAL_HCD_Start+0x3e>
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2201      	movs	r2, #1
 80030f4:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	2101      	movs	r1, #1
 80030fe:	4618      	mov	r0, r3
 8003100:	f004 fcca 	bl	8007a98 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4618      	mov	r0, r3
 800310a:	f004 f9e2 	bl	80074d2 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2200      	movs	r2, #0
 8003112:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8003116:	2300      	movs	r3, #0
}
 8003118:	4618      	mov	r0, r3
 800311a:	3708      	adds	r7, #8
 800311c:	46bd      	mov	sp, r7
 800311e:	bd80      	pop	{r7, pc}

08003120 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b082      	sub	sp, #8
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800312e:	2b01      	cmp	r3, #1
 8003130:	d101      	bne.n	8003136 <HAL_HCD_Stop+0x16>
 8003132:	2302      	movs	r3, #2
 8003134:	e00d      	b.n	8003152 <HAL_HCD_Stop+0x32>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2201      	movs	r2, #1
 800313a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4618      	mov	r0, r3
 8003144:	f005 f8b8 	bl	80082b8 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2200      	movs	r2, #0
 800314c:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8003150:	2300      	movs	r3, #0
}
 8003152:	4618      	mov	r0, r3
 8003154:	3708      	adds	r7, #8
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}

0800315a <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 800315a:	b580      	push	{r7, lr}
 800315c:	b082      	sub	sp, #8
 800315e:	af00      	add	r7, sp, #0
 8003160:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4618      	mov	r0, r3
 8003168:	f004 fc6c 	bl	8007a44 <USB_ResetPort>
 800316c:	4603      	mov	r3, r0
}
 800316e:	4618      	mov	r0, r3
 8003170:	3708      	adds	r7, #8
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}

08003176 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003176:	b480      	push	{r7}
 8003178:	b083      	sub	sp, #12
 800317a:	af00      	add	r7, sp, #0
 800317c:	6078      	str	r0, [r7, #4]
 800317e:	460b      	mov	r3, r1
 8003180:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8003182:	78fb      	ldrb	r3, [r7, #3]
 8003184:	687a      	ldr	r2, [r7, #4]
 8003186:	212c      	movs	r1, #44	; 0x2c
 8003188:	fb01 f303 	mul.w	r3, r1, r3
 800318c:	4413      	add	r3, r2
 800318e:	3360      	adds	r3, #96	; 0x60
 8003190:	781b      	ldrb	r3, [r3, #0]
}
 8003192:	4618      	mov	r0, r3
 8003194:	370c      	adds	r7, #12
 8003196:	46bd      	mov	sp, r7
 8003198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319c:	4770      	bx	lr

0800319e <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800319e:	b480      	push	{r7}
 80031a0:	b083      	sub	sp, #12
 80031a2:	af00      	add	r7, sp, #0
 80031a4:	6078      	str	r0, [r7, #4]
 80031a6:	460b      	mov	r3, r1
 80031a8:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 80031aa:	78fb      	ldrb	r3, [r7, #3]
 80031ac:	687a      	ldr	r2, [r7, #4]
 80031ae:	212c      	movs	r1, #44	; 0x2c
 80031b0:	fb01 f303 	mul.w	r3, r1, r3
 80031b4:	4413      	add	r3, r2
 80031b6:	3350      	adds	r3, #80	; 0x50
 80031b8:	681b      	ldr	r3, [r3, #0]
}
 80031ba:	4618      	mov	r0, r3
 80031bc:	370c      	adds	r7, #12
 80031be:	46bd      	mov	sp, r7
 80031c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c4:	4770      	bx	lr

080031c6 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80031c6:	b580      	push	{r7, lr}
 80031c8:	b082      	sub	sp, #8
 80031ca:	af00      	add	r7, sp, #0
 80031cc:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4618      	mov	r0, r3
 80031d4:	f004 fcb0 	bl	8007b38 <USB_GetCurrentFrame>
 80031d8:	4603      	mov	r3, r0
}
 80031da:	4618      	mov	r0, r3
 80031dc:	3708      	adds	r7, #8
 80031de:	46bd      	mov	sp, r7
 80031e0:	bd80      	pop	{r7, pc}

080031e2 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80031e2:	b580      	push	{r7, lr}
 80031e4:	b082      	sub	sp, #8
 80031e6:	af00      	add	r7, sp, #0
 80031e8:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4618      	mov	r0, r3
 80031f0:	f004 fc8b 	bl	8007b0a <USB_GetHostSpeed>
 80031f4:	4603      	mov	r3, r0
}
 80031f6:	4618      	mov	r0, r3
 80031f8:	3708      	adds	r7, #8
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bd80      	pop	{r7, pc}

080031fe <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80031fe:	b580      	push	{r7, lr}
 8003200:	b086      	sub	sp, #24
 8003202:	af00      	add	r7, sp, #0
 8003204:	6078      	str	r0, [r7, #4]
 8003206:	460b      	mov	r3, r1
 8003208:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003210:	697b      	ldr	r3, [r7, #20]
 8003212:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8003214:	78fb      	ldrb	r3, [r7, #3]
 8003216:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	015a      	lsls	r2, r3, #5
 800321c:	693b      	ldr	r3, [r7, #16]
 800321e:	4413      	add	r3, r2
 8003220:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003224:	689b      	ldr	r3, [r3, #8]
 8003226:	f003 0304 	and.w	r3, r3, #4
 800322a:	2b04      	cmp	r3, #4
 800322c:	d11a      	bne.n	8003264 <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	015a      	lsls	r2, r3, #5
 8003232:	693b      	ldr	r3, [r7, #16]
 8003234:	4413      	add	r3, r2
 8003236:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800323a:	461a      	mov	r2, r3
 800323c:	2304      	movs	r3, #4
 800323e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8003240:	687a      	ldr	r2, [r7, #4]
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	212c      	movs	r1, #44	; 0x2c
 8003246:	fb01 f303 	mul.w	r3, r1, r3
 800324a:	4413      	add	r3, r2
 800324c:	3361      	adds	r3, #97	; 0x61
 800324e:	2206      	movs	r2, #6
 8003250:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	68fa      	ldr	r2, [r7, #12]
 8003258:	b2d2      	uxtb	r2, r2
 800325a:	4611      	mov	r1, r2
 800325c:	4618      	mov	r0, r3
 800325e:	f004 fef2 	bl	8008046 <USB_HC_Halt>
 8003262:	e0af      	b.n	80033c4 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	015a      	lsls	r2, r3, #5
 8003268:	693b      	ldr	r3, [r7, #16]
 800326a:	4413      	add	r3, r2
 800326c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003270:	689b      	ldr	r3, [r3, #8]
 8003272:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003276:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800327a:	d11b      	bne.n	80032b4 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	015a      	lsls	r2, r3, #5
 8003280:	693b      	ldr	r3, [r7, #16]
 8003282:	4413      	add	r3, r2
 8003284:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003288:	461a      	mov	r2, r3
 800328a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800328e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8003290:	687a      	ldr	r2, [r7, #4]
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	212c      	movs	r1, #44	; 0x2c
 8003296:	fb01 f303 	mul.w	r3, r1, r3
 800329a:	4413      	add	r3, r2
 800329c:	3361      	adds	r3, #97	; 0x61
 800329e:	2207      	movs	r2, #7
 80032a0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	68fa      	ldr	r2, [r7, #12]
 80032a8:	b2d2      	uxtb	r2, r2
 80032aa:	4611      	mov	r1, r2
 80032ac:	4618      	mov	r0, r3
 80032ae:	f004 feca 	bl	8008046 <USB_HC_Halt>
 80032b2:	e087      	b.n	80033c4 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	015a      	lsls	r2, r3, #5
 80032b8:	693b      	ldr	r3, [r7, #16]
 80032ba:	4413      	add	r3, r2
 80032bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80032c0:	689b      	ldr	r3, [r3, #8]
 80032c2:	f003 0320 	and.w	r3, r3, #32
 80032c6:	2b20      	cmp	r3, #32
 80032c8:	d109      	bne.n	80032de <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	015a      	lsls	r2, r3, #5
 80032ce:	693b      	ldr	r3, [r7, #16]
 80032d0:	4413      	add	r3, r2
 80032d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80032d6:	461a      	mov	r2, r3
 80032d8:	2320      	movs	r3, #32
 80032da:	6093      	str	r3, [r2, #8]
 80032dc:	e072      	b.n	80033c4 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	015a      	lsls	r2, r3, #5
 80032e2:	693b      	ldr	r3, [r7, #16]
 80032e4:	4413      	add	r3, r2
 80032e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80032ea:	689b      	ldr	r3, [r3, #8]
 80032ec:	f003 0308 	and.w	r3, r3, #8
 80032f0:	2b08      	cmp	r3, #8
 80032f2:	d11a      	bne.n	800332a <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	015a      	lsls	r2, r3, #5
 80032f8:	693b      	ldr	r3, [r7, #16]
 80032fa:	4413      	add	r3, r2
 80032fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003300:	461a      	mov	r2, r3
 8003302:	2308      	movs	r3, #8
 8003304:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8003306:	687a      	ldr	r2, [r7, #4]
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	212c      	movs	r1, #44	; 0x2c
 800330c:	fb01 f303 	mul.w	r3, r1, r3
 8003310:	4413      	add	r3, r2
 8003312:	3361      	adds	r3, #97	; 0x61
 8003314:	2205      	movs	r2, #5
 8003316:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	68fa      	ldr	r2, [r7, #12]
 800331e:	b2d2      	uxtb	r2, r2
 8003320:	4611      	mov	r1, r2
 8003322:	4618      	mov	r0, r3
 8003324:	f004 fe8f 	bl	8008046 <USB_HC_Halt>
 8003328:	e04c      	b.n	80033c4 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	015a      	lsls	r2, r3, #5
 800332e:	693b      	ldr	r3, [r7, #16]
 8003330:	4413      	add	r3, r2
 8003332:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003336:	689b      	ldr	r3, [r3, #8]
 8003338:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800333c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003340:	d11b      	bne.n	800337a <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	015a      	lsls	r2, r3, #5
 8003346:	693b      	ldr	r3, [r7, #16]
 8003348:	4413      	add	r3, r2
 800334a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800334e:	461a      	mov	r2, r3
 8003350:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003354:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8003356:	687a      	ldr	r2, [r7, #4]
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	212c      	movs	r1, #44	; 0x2c
 800335c:	fb01 f303 	mul.w	r3, r1, r3
 8003360:	4413      	add	r3, r2
 8003362:	3361      	adds	r3, #97	; 0x61
 8003364:	2208      	movs	r2, #8
 8003366:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	68fa      	ldr	r2, [r7, #12]
 800336e:	b2d2      	uxtb	r2, r2
 8003370:	4611      	mov	r1, r2
 8003372:	4618      	mov	r0, r3
 8003374:	f004 fe67 	bl	8008046 <USB_HC_Halt>
 8003378:	e024      	b.n	80033c4 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	015a      	lsls	r2, r3, #5
 800337e:	693b      	ldr	r3, [r7, #16]
 8003380:	4413      	add	r3, r2
 8003382:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003386:	689b      	ldr	r3, [r3, #8]
 8003388:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800338c:	2b80      	cmp	r3, #128	; 0x80
 800338e:	d119      	bne.n	80033c4 <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	015a      	lsls	r2, r3, #5
 8003394:	693b      	ldr	r3, [r7, #16]
 8003396:	4413      	add	r3, r2
 8003398:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800339c:	461a      	mov	r2, r3
 800339e:	2380      	movs	r3, #128	; 0x80
 80033a0:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80033a2:	687a      	ldr	r2, [r7, #4]
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	212c      	movs	r1, #44	; 0x2c
 80033a8:	fb01 f303 	mul.w	r3, r1, r3
 80033ac:	4413      	add	r3, r2
 80033ae:	3361      	adds	r3, #97	; 0x61
 80033b0:	2206      	movs	r2, #6
 80033b2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	68fa      	ldr	r2, [r7, #12]
 80033ba:	b2d2      	uxtb	r2, r2
 80033bc:	4611      	mov	r1, r2
 80033be:	4618      	mov	r0, r3
 80033c0:	f004 fe41 	bl	8008046 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	015a      	lsls	r2, r3, #5
 80033c8:	693b      	ldr	r3, [r7, #16]
 80033ca:	4413      	add	r3, r2
 80033cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033d0:	689b      	ldr	r3, [r3, #8]
 80033d2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80033d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80033da:	d112      	bne.n	8003402 <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	68fa      	ldr	r2, [r7, #12]
 80033e2:	b2d2      	uxtb	r2, r2
 80033e4:	4611      	mov	r1, r2
 80033e6:	4618      	mov	r0, r3
 80033e8:	f004 fe2d 	bl	8008046 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	015a      	lsls	r2, r3, #5
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	4413      	add	r3, r2
 80033f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033f8:	461a      	mov	r2, r3
 80033fa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80033fe:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8003400:	e24e      	b.n	80038a0 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	015a      	lsls	r2, r3, #5
 8003406:	693b      	ldr	r3, [r7, #16]
 8003408:	4413      	add	r3, r2
 800340a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800340e:	689b      	ldr	r3, [r3, #8]
 8003410:	f003 0301 	and.w	r3, r3, #1
 8003414:	2b01      	cmp	r3, #1
 8003416:	f040 80df 	bne.w	80035d8 <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	691b      	ldr	r3, [r3, #16]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d019      	beq.n	8003456 <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8003422:	687a      	ldr	r2, [r7, #4]
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	212c      	movs	r1, #44	; 0x2c
 8003428:	fb01 f303 	mul.w	r3, r1, r3
 800342c:	4413      	add	r3, r2
 800342e:	3348      	adds	r3, #72	; 0x48
 8003430:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	0159      	lsls	r1, r3, #5
 8003436:	693b      	ldr	r3, [r7, #16]
 8003438:	440b      	add	r3, r1
 800343a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800343e:	691b      	ldr	r3, [r3, #16]
 8003440:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8003444:	1ad2      	subs	r2, r2, r3
 8003446:	6879      	ldr	r1, [r7, #4]
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	202c      	movs	r0, #44	; 0x2c
 800344c:	fb00 f303 	mul.w	r3, r0, r3
 8003450:	440b      	add	r3, r1
 8003452:	3350      	adds	r3, #80	; 0x50
 8003454:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8003456:	687a      	ldr	r2, [r7, #4]
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	212c      	movs	r1, #44	; 0x2c
 800345c:	fb01 f303 	mul.w	r3, r1, r3
 8003460:	4413      	add	r3, r2
 8003462:	3361      	adds	r3, #97	; 0x61
 8003464:	2201      	movs	r2, #1
 8003466:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003468:	687a      	ldr	r2, [r7, #4]
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	212c      	movs	r1, #44	; 0x2c
 800346e:	fb01 f303 	mul.w	r3, r1, r3
 8003472:	4413      	add	r3, r2
 8003474:	335c      	adds	r3, #92	; 0x5c
 8003476:	2200      	movs	r2, #0
 8003478:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	015a      	lsls	r2, r3, #5
 800347e:	693b      	ldr	r3, [r7, #16]
 8003480:	4413      	add	r3, r2
 8003482:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003486:	461a      	mov	r2, r3
 8003488:	2301      	movs	r3, #1
 800348a:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800348c:	687a      	ldr	r2, [r7, #4]
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	212c      	movs	r1, #44	; 0x2c
 8003492:	fb01 f303 	mul.w	r3, r1, r3
 8003496:	4413      	add	r3, r2
 8003498:	333f      	adds	r3, #63	; 0x3f
 800349a:	781b      	ldrb	r3, [r3, #0]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d009      	beq.n	80034b4 <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80034a0:	687a      	ldr	r2, [r7, #4]
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	212c      	movs	r1, #44	; 0x2c
 80034a6:	fb01 f303 	mul.w	r3, r1, r3
 80034aa:	4413      	add	r3, r2
 80034ac:	333f      	adds	r3, #63	; 0x3f
 80034ae:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80034b0:	2b02      	cmp	r3, #2
 80034b2:	d111      	bne.n	80034d8 <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	68fa      	ldr	r2, [r7, #12]
 80034ba:	b2d2      	uxtb	r2, r2
 80034bc:	4611      	mov	r1, r2
 80034be:	4618      	mov	r0, r3
 80034c0:	f004 fdc1 	bl	8008046 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	015a      	lsls	r2, r3, #5
 80034c8:	693b      	ldr	r3, [r7, #16]
 80034ca:	4413      	add	r3, r2
 80034cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034d0:	461a      	mov	r2, r3
 80034d2:	2310      	movs	r3, #16
 80034d4:	6093      	str	r3, [r2, #8]
 80034d6:	e03a      	b.n	800354e <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 80034d8:	687a      	ldr	r2, [r7, #4]
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	212c      	movs	r1, #44	; 0x2c
 80034de:	fb01 f303 	mul.w	r3, r1, r3
 80034e2:	4413      	add	r3, r2
 80034e4:	333f      	adds	r3, #63	; 0x3f
 80034e6:	781b      	ldrb	r3, [r3, #0]
 80034e8:	2b03      	cmp	r3, #3
 80034ea:	d009      	beq.n	8003500 <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 80034ec:	687a      	ldr	r2, [r7, #4]
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	212c      	movs	r1, #44	; 0x2c
 80034f2:	fb01 f303 	mul.w	r3, r1, r3
 80034f6:	4413      	add	r3, r2
 80034f8:	333f      	adds	r3, #63	; 0x3f
 80034fa:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 80034fc:	2b01      	cmp	r3, #1
 80034fe:	d126      	bne.n	800354e <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	015a      	lsls	r2, r3, #5
 8003504:	693b      	ldr	r3, [r7, #16]
 8003506:	4413      	add	r3, r2
 8003508:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	68fa      	ldr	r2, [r7, #12]
 8003510:	0151      	lsls	r1, r2, #5
 8003512:	693a      	ldr	r2, [r7, #16]
 8003514:	440a      	add	r2, r1
 8003516:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800351a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800351e:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8003520:	687a      	ldr	r2, [r7, #4]
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	212c      	movs	r1, #44	; 0x2c
 8003526:	fb01 f303 	mul.w	r3, r1, r3
 800352a:	4413      	add	r3, r2
 800352c:	3360      	adds	r3, #96	; 0x60
 800352e:	2201      	movs	r2, #1
 8003530:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	b2d9      	uxtb	r1, r3
 8003536:	687a      	ldr	r2, [r7, #4]
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	202c      	movs	r0, #44	; 0x2c
 800353c:	fb00 f303 	mul.w	r3, r0, r3
 8003540:	4413      	add	r3, r2
 8003542:	3360      	adds	r3, #96	; 0x60
 8003544:	781b      	ldrb	r3, [r3, #0]
 8003546:	461a      	mov	r2, r3
 8003548:	6878      	ldr	r0, [r7, #4]
 800354a:	f007 f81f 	bl	800a58c <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	691b      	ldr	r3, [r3, #16]
 8003552:	2b01      	cmp	r3, #1
 8003554:	d12b      	bne.n	80035ae <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8003556:	687a      	ldr	r2, [r7, #4]
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	212c      	movs	r1, #44	; 0x2c
 800355c:	fb01 f303 	mul.w	r3, r1, r3
 8003560:	4413      	add	r3, r2
 8003562:	3348      	adds	r3, #72	; 0x48
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	6879      	ldr	r1, [r7, #4]
 8003568:	68fa      	ldr	r2, [r7, #12]
 800356a:	202c      	movs	r0, #44	; 0x2c
 800356c:	fb00 f202 	mul.w	r2, r0, r2
 8003570:	440a      	add	r2, r1
 8003572:	3240      	adds	r2, #64	; 0x40
 8003574:	8812      	ldrh	r2, [r2, #0]
 8003576:	fbb3 f3f2 	udiv	r3, r3, r2
 800357a:	f003 0301 	and.w	r3, r3, #1
 800357e:	2b00      	cmp	r3, #0
 8003580:	f000 818e 	beq.w	80038a0 <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8003584:	687a      	ldr	r2, [r7, #4]
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	212c      	movs	r1, #44	; 0x2c
 800358a:	fb01 f303 	mul.w	r3, r1, r3
 800358e:	4413      	add	r3, r2
 8003590:	3354      	adds	r3, #84	; 0x54
 8003592:	781b      	ldrb	r3, [r3, #0]
 8003594:	f083 0301 	eor.w	r3, r3, #1
 8003598:	b2d8      	uxtb	r0, r3
 800359a:	687a      	ldr	r2, [r7, #4]
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	212c      	movs	r1, #44	; 0x2c
 80035a0:	fb01 f303 	mul.w	r3, r1, r3
 80035a4:	4413      	add	r3, r2
 80035a6:	3354      	adds	r3, #84	; 0x54
 80035a8:	4602      	mov	r2, r0
 80035aa:	701a      	strb	r2, [r3, #0]
}
 80035ac:	e178      	b.n	80038a0 <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 80035ae:	687a      	ldr	r2, [r7, #4]
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	212c      	movs	r1, #44	; 0x2c
 80035b4:	fb01 f303 	mul.w	r3, r1, r3
 80035b8:	4413      	add	r3, r2
 80035ba:	3354      	adds	r3, #84	; 0x54
 80035bc:	781b      	ldrb	r3, [r3, #0]
 80035be:	f083 0301 	eor.w	r3, r3, #1
 80035c2:	b2d8      	uxtb	r0, r3
 80035c4:	687a      	ldr	r2, [r7, #4]
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	212c      	movs	r1, #44	; 0x2c
 80035ca:	fb01 f303 	mul.w	r3, r1, r3
 80035ce:	4413      	add	r3, r2
 80035d0:	3354      	adds	r3, #84	; 0x54
 80035d2:	4602      	mov	r2, r0
 80035d4:	701a      	strb	r2, [r3, #0]
}
 80035d6:	e163      	b.n	80038a0 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	015a      	lsls	r2, r3, #5
 80035dc:	693b      	ldr	r3, [r7, #16]
 80035de:	4413      	add	r3, r2
 80035e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80035e4:	689b      	ldr	r3, [r3, #8]
 80035e6:	f003 0302 	and.w	r3, r3, #2
 80035ea:	2b02      	cmp	r3, #2
 80035ec:	f040 80f6 	bne.w	80037dc <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80035f0:	687a      	ldr	r2, [r7, #4]
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	212c      	movs	r1, #44	; 0x2c
 80035f6:	fb01 f303 	mul.w	r3, r1, r3
 80035fa:	4413      	add	r3, r2
 80035fc:	3361      	adds	r3, #97	; 0x61
 80035fe:	781b      	ldrb	r3, [r3, #0]
 8003600:	2b01      	cmp	r3, #1
 8003602:	d109      	bne.n	8003618 <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8003604:	687a      	ldr	r2, [r7, #4]
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	212c      	movs	r1, #44	; 0x2c
 800360a:	fb01 f303 	mul.w	r3, r1, r3
 800360e:	4413      	add	r3, r2
 8003610:	3360      	adds	r3, #96	; 0x60
 8003612:	2201      	movs	r2, #1
 8003614:	701a      	strb	r2, [r3, #0]
 8003616:	e0c9      	b.n	80037ac <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8003618:	687a      	ldr	r2, [r7, #4]
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	212c      	movs	r1, #44	; 0x2c
 800361e:	fb01 f303 	mul.w	r3, r1, r3
 8003622:	4413      	add	r3, r2
 8003624:	3361      	adds	r3, #97	; 0x61
 8003626:	781b      	ldrb	r3, [r3, #0]
 8003628:	2b05      	cmp	r3, #5
 800362a:	d109      	bne.n	8003640 <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 800362c:	687a      	ldr	r2, [r7, #4]
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	212c      	movs	r1, #44	; 0x2c
 8003632:	fb01 f303 	mul.w	r3, r1, r3
 8003636:	4413      	add	r3, r2
 8003638:	3360      	adds	r3, #96	; 0x60
 800363a:	2205      	movs	r2, #5
 800363c:	701a      	strb	r2, [r3, #0]
 800363e:	e0b5      	b.n	80037ac <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003640:	687a      	ldr	r2, [r7, #4]
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	212c      	movs	r1, #44	; 0x2c
 8003646:	fb01 f303 	mul.w	r3, r1, r3
 800364a:	4413      	add	r3, r2
 800364c:	3361      	adds	r3, #97	; 0x61
 800364e:	781b      	ldrb	r3, [r3, #0]
 8003650:	2b06      	cmp	r3, #6
 8003652:	d009      	beq.n	8003668 <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8003654:	687a      	ldr	r2, [r7, #4]
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	212c      	movs	r1, #44	; 0x2c
 800365a:	fb01 f303 	mul.w	r3, r1, r3
 800365e:	4413      	add	r3, r2
 8003660:	3361      	adds	r3, #97	; 0x61
 8003662:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003664:	2b08      	cmp	r3, #8
 8003666:	d150      	bne.n	800370a <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 8003668:	687a      	ldr	r2, [r7, #4]
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	212c      	movs	r1, #44	; 0x2c
 800366e:	fb01 f303 	mul.w	r3, r1, r3
 8003672:	4413      	add	r3, r2
 8003674:	335c      	adds	r3, #92	; 0x5c
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	1c5a      	adds	r2, r3, #1
 800367a:	6879      	ldr	r1, [r7, #4]
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	202c      	movs	r0, #44	; 0x2c
 8003680:	fb00 f303 	mul.w	r3, r0, r3
 8003684:	440b      	add	r3, r1
 8003686:	335c      	adds	r3, #92	; 0x5c
 8003688:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800368a:	687a      	ldr	r2, [r7, #4]
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	212c      	movs	r1, #44	; 0x2c
 8003690:	fb01 f303 	mul.w	r3, r1, r3
 8003694:	4413      	add	r3, r2
 8003696:	335c      	adds	r3, #92	; 0x5c
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	2b02      	cmp	r3, #2
 800369c:	d912      	bls.n	80036c4 <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800369e:	687a      	ldr	r2, [r7, #4]
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	212c      	movs	r1, #44	; 0x2c
 80036a4:	fb01 f303 	mul.w	r3, r1, r3
 80036a8:	4413      	add	r3, r2
 80036aa:	335c      	adds	r3, #92	; 0x5c
 80036ac:	2200      	movs	r2, #0
 80036ae:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80036b0:	687a      	ldr	r2, [r7, #4]
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	212c      	movs	r1, #44	; 0x2c
 80036b6:	fb01 f303 	mul.w	r3, r1, r3
 80036ba:	4413      	add	r3, r2
 80036bc:	3360      	adds	r3, #96	; 0x60
 80036be:	2204      	movs	r2, #4
 80036c0:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80036c2:	e073      	b.n	80037ac <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80036c4:	687a      	ldr	r2, [r7, #4]
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	212c      	movs	r1, #44	; 0x2c
 80036ca:	fb01 f303 	mul.w	r3, r1, r3
 80036ce:	4413      	add	r3, r2
 80036d0:	3360      	adds	r3, #96	; 0x60
 80036d2:	2202      	movs	r2, #2
 80036d4:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	015a      	lsls	r2, r3, #5
 80036da:	693b      	ldr	r3, [r7, #16]
 80036dc:	4413      	add	r3, r2
 80036de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80036e6:	68bb      	ldr	r3, [r7, #8]
 80036e8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80036ec:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80036ee:	68bb      	ldr	r3, [r7, #8]
 80036f0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80036f4:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	015a      	lsls	r2, r3, #5
 80036fa:	693b      	ldr	r3, [r7, #16]
 80036fc:	4413      	add	r3, r2
 80036fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003702:	461a      	mov	r2, r3
 8003704:	68bb      	ldr	r3, [r7, #8]
 8003706:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003708:	e050      	b.n	80037ac <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 800370a:	687a      	ldr	r2, [r7, #4]
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	212c      	movs	r1, #44	; 0x2c
 8003710:	fb01 f303 	mul.w	r3, r1, r3
 8003714:	4413      	add	r3, r2
 8003716:	3361      	adds	r3, #97	; 0x61
 8003718:	781b      	ldrb	r3, [r3, #0]
 800371a:	2b03      	cmp	r3, #3
 800371c:	d122      	bne.n	8003764 <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 800371e:	687a      	ldr	r2, [r7, #4]
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	212c      	movs	r1, #44	; 0x2c
 8003724:	fb01 f303 	mul.w	r3, r1, r3
 8003728:	4413      	add	r3, r2
 800372a:	3360      	adds	r3, #96	; 0x60
 800372c:	2202      	movs	r2, #2
 800372e:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	015a      	lsls	r2, r3, #5
 8003734:	693b      	ldr	r3, [r7, #16]
 8003736:	4413      	add	r3, r2
 8003738:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003746:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003748:	68bb      	ldr	r3, [r7, #8]
 800374a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800374e:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	015a      	lsls	r2, r3, #5
 8003754:	693b      	ldr	r3, [r7, #16]
 8003756:	4413      	add	r3, r2
 8003758:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800375c:	461a      	mov	r2, r3
 800375e:	68bb      	ldr	r3, [r7, #8]
 8003760:	6013      	str	r3, [r2, #0]
 8003762:	e023      	b.n	80037ac <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8003764:	687a      	ldr	r2, [r7, #4]
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	212c      	movs	r1, #44	; 0x2c
 800376a:	fb01 f303 	mul.w	r3, r1, r3
 800376e:	4413      	add	r3, r2
 8003770:	3361      	adds	r3, #97	; 0x61
 8003772:	781b      	ldrb	r3, [r3, #0]
 8003774:	2b07      	cmp	r3, #7
 8003776:	d119      	bne.n	80037ac <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 8003778:	687a      	ldr	r2, [r7, #4]
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	212c      	movs	r1, #44	; 0x2c
 800377e:	fb01 f303 	mul.w	r3, r1, r3
 8003782:	4413      	add	r3, r2
 8003784:	335c      	adds	r3, #92	; 0x5c
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	1c5a      	adds	r2, r3, #1
 800378a:	6879      	ldr	r1, [r7, #4]
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	202c      	movs	r0, #44	; 0x2c
 8003790:	fb00 f303 	mul.w	r3, r0, r3
 8003794:	440b      	add	r3, r1
 8003796:	335c      	adds	r3, #92	; 0x5c
 8003798:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 800379a:	687a      	ldr	r2, [r7, #4]
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	212c      	movs	r1, #44	; 0x2c
 80037a0:	fb01 f303 	mul.w	r3, r1, r3
 80037a4:	4413      	add	r3, r2
 80037a6:	3360      	adds	r3, #96	; 0x60
 80037a8:	2204      	movs	r2, #4
 80037aa:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	015a      	lsls	r2, r3, #5
 80037b0:	693b      	ldr	r3, [r7, #16]
 80037b2:	4413      	add	r3, r2
 80037b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80037b8:	461a      	mov	r2, r3
 80037ba:	2302      	movs	r3, #2
 80037bc:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	b2d9      	uxtb	r1, r3
 80037c2:	687a      	ldr	r2, [r7, #4]
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	202c      	movs	r0, #44	; 0x2c
 80037c8:	fb00 f303 	mul.w	r3, r0, r3
 80037cc:	4413      	add	r3, r2
 80037ce:	3360      	adds	r3, #96	; 0x60
 80037d0:	781b      	ldrb	r3, [r3, #0]
 80037d2:	461a      	mov	r2, r3
 80037d4:	6878      	ldr	r0, [r7, #4]
 80037d6:	f006 fed9 	bl	800a58c <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80037da:	e061      	b.n	80038a0 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	015a      	lsls	r2, r3, #5
 80037e0:	693b      	ldr	r3, [r7, #16]
 80037e2:	4413      	add	r3, r2
 80037e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80037e8:	689b      	ldr	r3, [r3, #8]
 80037ea:	f003 0310 	and.w	r3, r3, #16
 80037ee:	2b10      	cmp	r3, #16
 80037f0:	d156      	bne.n	80038a0 <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80037f2:	687a      	ldr	r2, [r7, #4]
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	212c      	movs	r1, #44	; 0x2c
 80037f8:	fb01 f303 	mul.w	r3, r1, r3
 80037fc:	4413      	add	r3, r2
 80037fe:	333f      	adds	r3, #63	; 0x3f
 8003800:	781b      	ldrb	r3, [r3, #0]
 8003802:	2b03      	cmp	r3, #3
 8003804:	d111      	bne.n	800382a <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8003806:	687a      	ldr	r2, [r7, #4]
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	212c      	movs	r1, #44	; 0x2c
 800380c:	fb01 f303 	mul.w	r3, r1, r3
 8003810:	4413      	add	r3, r2
 8003812:	335c      	adds	r3, #92	; 0x5c
 8003814:	2200      	movs	r2, #0
 8003816:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	68fa      	ldr	r2, [r7, #12]
 800381e:	b2d2      	uxtb	r2, r2
 8003820:	4611      	mov	r1, r2
 8003822:	4618      	mov	r0, r3
 8003824:	f004 fc0f 	bl	8008046 <USB_HC_Halt>
 8003828:	e031      	b.n	800388e <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800382a:	687a      	ldr	r2, [r7, #4]
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	212c      	movs	r1, #44	; 0x2c
 8003830:	fb01 f303 	mul.w	r3, r1, r3
 8003834:	4413      	add	r3, r2
 8003836:	333f      	adds	r3, #63	; 0x3f
 8003838:	781b      	ldrb	r3, [r3, #0]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d009      	beq.n	8003852 <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 800383e:	687a      	ldr	r2, [r7, #4]
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	212c      	movs	r1, #44	; 0x2c
 8003844:	fb01 f303 	mul.w	r3, r1, r3
 8003848:	4413      	add	r3, r2
 800384a:	333f      	adds	r3, #63	; 0x3f
 800384c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800384e:	2b02      	cmp	r3, #2
 8003850:	d11d      	bne.n	800388e <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8003852:	687a      	ldr	r2, [r7, #4]
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	212c      	movs	r1, #44	; 0x2c
 8003858:	fb01 f303 	mul.w	r3, r1, r3
 800385c:	4413      	add	r3, r2
 800385e:	335c      	adds	r3, #92	; 0x5c
 8003860:	2200      	movs	r2, #0
 8003862:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	691b      	ldr	r3, [r3, #16]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d110      	bne.n	800388e <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 800386c:	687a      	ldr	r2, [r7, #4]
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	212c      	movs	r1, #44	; 0x2c
 8003872:	fb01 f303 	mul.w	r3, r1, r3
 8003876:	4413      	add	r3, r2
 8003878:	3361      	adds	r3, #97	; 0x61
 800387a:	2203      	movs	r2, #3
 800387c:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	68fa      	ldr	r2, [r7, #12]
 8003884:	b2d2      	uxtb	r2, r2
 8003886:	4611      	mov	r1, r2
 8003888:	4618      	mov	r0, r3
 800388a:	f004 fbdc 	bl	8008046 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	015a      	lsls	r2, r3, #5
 8003892:	693b      	ldr	r3, [r7, #16]
 8003894:	4413      	add	r3, r2
 8003896:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800389a:	461a      	mov	r2, r3
 800389c:	2310      	movs	r3, #16
 800389e:	6093      	str	r3, [r2, #8]
}
 80038a0:	bf00      	nop
 80038a2:	3718      	adds	r7, #24
 80038a4:	46bd      	mov	sp, r7
 80038a6:	bd80      	pop	{r7, pc}

080038a8 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b088      	sub	sp, #32
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
 80038b0:	460b      	mov	r3, r1
 80038b2:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80038ba:	69fb      	ldr	r3, [r7, #28]
 80038bc:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 80038be:	78fb      	ldrb	r3, [r7, #3]
 80038c0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80038c2:	697b      	ldr	r3, [r7, #20]
 80038c4:	015a      	lsls	r2, r3, #5
 80038c6:	69bb      	ldr	r3, [r7, #24]
 80038c8:	4413      	add	r3, r2
 80038ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038ce:	689b      	ldr	r3, [r3, #8]
 80038d0:	f003 0304 	and.w	r3, r3, #4
 80038d4:	2b04      	cmp	r3, #4
 80038d6:	d11a      	bne.n	800390e <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	015a      	lsls	r2, r3, #5
 80038dc:	69bb      	ldr	r3, [r7, #24]
 80038de:	4413      	add	r3, r2
 80038e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038e4:	461a      	mov	r2, r3
 80038e6:	2304      	movs	r3, #4
 80038e8:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80038ea:	687a      	ldr	r2, [r7, #4]
 80038ec:	697b      	ldr	r3, [r7, #20]
 80038ee:	212c      	movs	r1, #44	; 0x2c
 80038f0:	fb01 f303 	mul.w	r3, r1, r3
 80038f4:	4413      	add	r3, r2
 80038f6:	3361      	adds	r3, #97	; 0x61
 80038f8:	2206      	movs	r2, #6
 80038fa:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	697a      	ldr	r2, [r7, #20]
 8003902:	b2d2      	uxtb	r2, r2
 8003904:	4611      	mov	r1, r2
 8003906:	4618      	mov	r0, r3
 8003908:	f004 fb9d 	bl	8008046 <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 800390c:	e331      	b.n	8003f72 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 800390e:	697b      	ldr	r3, [r7, #20]
 8003910:	015a      	lsls	r2, r3, #5
 8003912:	69bb      	ldr	r3, [r7, #24]
 8003914:	4413      	add	r3, r2
 8003916:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800391a:	689b      	ldr	r3, [r3, #8]
 800391c:	f003 0320 	and.w	r3, r3, #32
 8003920:	2b20      	cmp	r3, #32
 8003922:	d12e      	bne.n	8003982 <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8003924:	697b      	ldr	r3, [r7, #20]
 8003926:	015a      	lsls	r2, r3, #5
 8003928:	69bb      	ldr	r3, [r7, #24]
 800392a:	4413      	add	r3, r2
 800392c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003930:	461a      	mov	r2, r3
 8003932:	2320      	movs	r3, #32
 8003934:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8003936:	687a      	ldr	r2, [r7, #4]
 8003938:	697b      	ldr	r3, [r7, #20]
 800393a:	212c      	movs	r1, #44	; 0x2c
 800393c:	fb01 f303 	mul.w	r3, r1, r3
 8003940:	4413      	add	r3, r2
 8003942:	333d      	adds	r3, #61	; 0x3d
 8003944:	781b      	ldrb	r3, [r3, #0]
 8003946:	2b01      	cmp	r3, #1
 8003948:	f040 8313 	bne.w	8003f72 <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 800394c:	687a      	ldr	r2, [r7, #4]
 800394e:	697b      	ldr	r3, [r7, #20]
 8003950:	212c      	movs	r1, #44	; 0x2c
 8003952:	fb01 f303 	mul.w	r3, r1, r3
 8003956:	4413      	add	r3, r2
 8003958:	333d      	adds	r3, #61	; 0x3d
 800395a:	2200      	movs	r2, #0
 800395c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800395e:	687a      	ldr	r2, [r7, #4]
 8003960:	697b      	ldr	r3, [r7, #20]
 8003962:	212c      	movs	r1, #44	; 0x2c
 8003964:	fb01 f303 	mul.w	r3, r1, r3
 8003968:	4413      	add	r3, r2
 800396a:	3360      	adds	r3, #96	; 0x60
 800396c:	2202      	movs	r2, #2
 800396e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	697a      	ldr	r2, [r7, #20]
 8003976:	b2d2      	uxtb	r2, r2
 8003978:	4611      	mov	r1, r2
 800397a:	4618      	mov	r0, r3
 800397c:	f004 fb63 	bl	8008046 <USB_HC_Halt>
}
 8003980:	e2f7      	b.n	8003f72 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8003982:	697b      	ldr	r3, [r7, #20]
 8003984:	015a      	lsls	r2, r3, #5
 8003986:	69bb      	ldr	r3, [r7, #24]
 8003988:	4413      	add	r3, r2
 800398a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800398e:	689b      	ldr	r3, [r3, #8]
 8003990:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003994:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003998:	d112      	bne.n	80039c0 <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800399a:	697b      	ldr	r3, [r7, #20]
 800399c:	015a      	lsls	r2, r3, #5
 800399e:	69bb      	ldr	r3, [r7, #24]
 80039a0:	4413      	add	r3, r2
 80039a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80039a6:	461a      	mov	r2, r3
 80039a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80039ac:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	697a      	ldr	r2, [r7, #20]
 80039b4:	b2d2      	uxtb	r2, r2
 80039b6:	4611      	mov	r1, r2
 80039b8:	4618      	mov	r0, r3
 80039ba:	f004 fb44 	bl	8008046 <USB_HC_Halt>
}
 80039be:	e2d8      	b.n	8003f72 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80039c0:	697b      	ldr	r3, [r7, #20]
 80039c2:	015a      	lsls	r2, r3, #5
 80039c4:	69bb      	ldr	r3, [r7, #24]
 80039c6:	4413      	add	r3, r2
 80039c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80039cc:	689b      	ldr	r3, [r3, #8]
 80039ce:	f003 0301 	and.w	r3, r3, #1
 80039d2:	2b01      	cmp	r3, #1
 80039d4:	d140      	bne.n	8003a58 <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80039d6:	687a      	ldr	r2, [r7, #4]
 80039d8:	697b      	ldr	r3, [r7, #20]
 80039da:	212c      	movs	r1, #44	; 0x2c
 80039dc:	fb01 f303 	mul.w	r3, r1, r3
 80039e0:	4413      	add	r3, r2
 80039e2:	335c      	adds	r3, #92	; 0x5c
 80039e4:	2200      	movs	r2, #0
 80039e6:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80039e8:	697b      	ldr	r3, [r7, #20]
 80039ea:	015a      	lsls	r2, r3, #5
 80039ec:	69bb      	ldr	r3, [r7, #24]
 80039ee:	4413      	add	r3, r2
 80039f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80039f4:	689b      	ldr	r3, [r3, #8]
 80039f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039fa:	2b40      	cmp	r3, #64	; 0x40
 80039fc:	d111      	bne.n	8003a22 <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 80039fe:	687a      	ldr	r2, [r7, #4]
 8003a00:	697b      	ldr	r3, [r7, #20]
 8003a02:	212c      	movs	r1, #44	; 0x2c
 8003a04:	fb01 f303 	mul.w	r3, r1, r3
 8003a08:	4413      	add	r3, r2
 8003a0a:	333d      	adds	r3, #61	; 0x3d
 8003a0c:	2201      	movs	r2, #1
 8003a0e:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8003a10:	697b      	ldr	r3, [r7, #20]
 8003a12:	015a      	lsls	r2, r3, #5
 8003a14:	69bb      	ldr	r3, [r7, #24]
 8003a16:	4413      	add	r3, r2
 8003a18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a1c:	461a      	mov	r2, r3
 8003a1e:	2340      	movs	r3, #64	; 0x40
 8003a20:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8003a22:	697b      	ldr	r3, [r7, #20]
 8003a24:	015a      	lsls	r2, r3, #5
 8003a26:	69bb      	ldr	r3, [r7, #24]
 8003a28:	4413      	add	r3, r2
 8003a2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a2e:	461a      	mov	r2, r3
 8003a30:	2301      	movs	r3, #1
 8003a32:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8003a34:	687a      	ldr	r2, [r7, #4]
 8003a36:	697b      	ldr	r3, [r7, #20]
 8003a38:	212c      	movs	r1, #44	; 0x2c
 8003a3a:	fb01 f303 	mul.w	r3, r1, r3
 8003a3e:	4413      	add	r3, r2
 8003a40:	3361      	adds	r3, #97	; 0x61
 8003a42:	2201      	movs	r2, #1
 8003a44:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	697a      	ldr	r2, [r7, #20]
 8003a4c:	b2d2      	uxtb	r2, r2
 8003a4e:	4611      	mov	r1, r2
 8003a50:	4618      	mov	r0, r3
 8003a52:	f004 faf8 	bl	8008046 <USB_HC_Halt>
}
 8003a56:	e28c      	b.n	8003f72 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8003a58:	697b      	ldr	r3, [r7, #20]
 8003a5a:	015a      	lsls	r2, r3, #5
 8003a5c:	69bb      	ldr	r3, [r7, #24]
 8003a5e:	4413      	add	r3, r2
 8003a60:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a64:	689b      	ldr	r3, [r3, #8]
 8003a66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a6a:	2b40      	cmp	r3, #64	; 0x40
 8003a6c:	d12c      	bne.n	8003ac8 <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 8003a6e:	687a      	ldr	r2, [r7, #4]
 8003a70:	697b      	ldr	r3, [r7, #20]
 8003a72:	212c      	movs	r1, #44	; 0x2c
 8003a74:	fb01 f303 	mul.w	r3, r1, r3
 8003a78:	4413      	add	r3, r2
 8003a7a:	3361      	adds	r3, #97	; 0x61
 8003a7c:	2204      	movs	r2, #4
 8003a7e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8003a80:	687a      	ldr	r2, [r7, #4]
 8003a82:	697b      	ldr	r3, [r7, #20]
 8003a84:	212c      	movs	r1, #44	; 0x2c
 8003a86:	fb01 f303 	mul.w	r3, r1, r3
 8003a8a:	4413      	add	r3, r2
 8003a8c:	333d      	adds	r3, #61	; 0x3d
 8003a8e:	2201      	movs	r2, #1
 8003a90:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003a92:	687a      	ldr	r2, [r7, #4]
 8003a94:	697b      	ldr	r3, [r7, #20]
 8003a96:	212c      	movs	r1, #44	; 0x2c
 8003a98:	fb01 f303 	mul.w	r3, r1, r3
 8003a9c:	4413      	add	r3, r2
 8003a9e:	335c      	adds	r3, #92	; 0x5c
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	697a      	ldr	r2, [r7, #20]
 8003aaa:	b2d2      	uxtb	r2, r2
 8003aac:	4611      	mov	r1, r2
 8003aae:	4618      	mov	r0, r3
 8003ab0:	f004 fac9 	bl	8008046 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8003ab4:	697b      	ldr	r3, [r7, #20]
 8003ab6:	015a      	lsls	r2, r3, #5
 8003ab8:	69bb      	ldr	r3, [r7, #24]
 8003aba:	4413      	add	r3, r2
 8003abc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ac0:	461a      	mov	r2, r3
 8003ac2:	2340      	movs	r3, #64	; 0x40
 8003ac4:	6093      	str	r3, [r2, #8]
}
 8003ac6:	e254      	b.n	8003f72 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8003ac8:	697b      	ldr	r3, [r7, #20]
 8003aca:	015a      	lsls	r2, r3, #5
 8003acc:	69bb      	ldr	r3, [r7, #24]
 8003ace:	4413      	add	r3, r2
 8003ad0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ad4:	689b      	ldr	r3, [r3, #8]
 8003ad6:	f003 0308 	and.w	r3, r3, #8
 8003ada:	2b08      	cmp	r3, #8
 8003adc:	d11a      	bne.n	8003b14 <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8003ade:	697b      	ldr	r3, [r7, #20]
 8003ae0:	015a      	lsls	r2, r3, #5
 8003ae2:	69bb      	ldr	r3, [r7, #24]
 8003ae4:	4413      	add	r3, r2
 8003ae6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003aea:	461a      	mov	r2, r3
 8003aec:	2308      	movs	r3, #8
 8003aee:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8003af0:	687a      	ldr	r2, [r7, #4]
 8003af2:	697b      	ldr	r3, [r7, #20]
 8003af4:	212c      	movs	r1, #44	; 0x2c
 8003af6:	fb01 f303 	mul.w	r3, r1, r3
 8003afa:	4413      	add	r3, r2
 8003afc:	3361      	adds	r3, #97	; 0x61
 8003afe:	2205      	movs	r2, #5
 8003b00:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	697a      	ldr	r2, [r7, #20]
 8003b08:	b2d2      	uxtb	r2, r2
 8003b0a:	4611      	mov	r1, r2
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	f004 fa9a 	bl	8008046 <USB_HC_Halt>
}
 8003b12:	e22e      	b.n	8003f72 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	015a      	lsls	r2, r3, #5
 8003b18:	69bb      	ldr	r3, [r7, #24]
 8003b1a:	4413      	add	r3, r2
 8003b1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b20:	689b      	ldr	r3, [r3, #8]
 8003b22:	f003 0310 	and.w	r3, r3, #16
 8003b26:	2b10      	cmp	r3, #16
 8003b28:	d140      	bne.n	8003bac <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003b2a:	687a      	ldr	r2, [r7, #4]
 8003b2c:	697b      	ldr	r3, [r7, #20]
 8003b2e:	212c      	movs	r1, #44	; 0x2c
 8003b30:	fb01 f303 	mul.w	r3, r1, r3
 8003b34:	4413      	add	r3, r2
 8003b36:	335c      	adds	r3, #92	; 0x5c
 8003b38:	2200      	movs	r2, #0
 8003b3a:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8003b3c:	687a      	ldr	r2, [r7, #4]
 8003b3e:	697b      	ldr	r3, [r7, #20]
 8003b40:	212c      	movs	r1, #44	; 0x2c
 8003b42:	fb01 f303 	mul.w	r3, r1, r3
 8003b46:	4413      	add	r3, r2
 8003b48:	3361      	adds	r3, #97	; 0x61
 8003b4a:	2203      	movs	r2, #3
 8003b4c:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8003b4e:	687a      	ldr	r2, [r7, #4]
 8003b50:	697b      	ldr	r3, [r7, #20]
 8003b52:	212c      	movs	r1, #44	; 0x2c
 8003b54:	fb01 f303 	mul.w	r3, r1, r3
 8003b58:	4413      	add	r3, r2
 8003b5a:	333d      	adds	r3, #61	; 0x3d
 8003b5c:	781b      	ldrb	r3, [r3, #0]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d112      	bne.n	8003b88 <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8003b62:	687a      	ldr	r2, [r7, #4]
 8003b64:	697b      	ldr	r3, [r7, #20]
 8003b66:	212c      	movs	r1, #44	; 0x2c
 8003b68:	fb01 f303 	mul.w	r3, r1, r3
 8003b6c:	4413      	add	r3, r2
 8003b6e:	333c      	adds	r3, #60	; 0x3c
 8003b70:	781b      	ldrb	r3, [r3, #0]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d108      	bne.n	8003b88 <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 8003b76:	687a      	ldr	r2, [r7, #4]
 8003b78:	697b      	ldr	r3, [r7, #20]
 8003b7a:	212c      	movs	r1, #44	; 0x2c
 8003b7c:	fb01 f303 	mul.w	r3, r1, r3
 8003b80:	4413      	add	r3, r2
 8003b82:	333d      	adds	r3, #61	; 0x3d
 8003b84:	2201      	movs	r2, #1
 8003b86:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	697a      	ldr	r2, [r7, #20]
 8003b8e:	b2d2      	uxtb	r2, r2
 8003b90:	4611      	mov	r1, r2
 8003b92:	4618      	mov	r0, r3
 8003b94:	f004 fa57 	bl	8008046 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003b98:	697b      	ldr	r3, [r7, #20]
 8003b9a:	015a      	lsls	r2, r3, #5
 8003b9c:	69bb      	ldr	r3, [r7, #24]
 8003b9e:	4413      	add	r3, r2
 8003ba0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ba4:	461a      	mov	r2, r3
 8003ba6:	2310      	movs	r3, #16
 8003ba8:	6093      	str	r3, [r2, #8]
}
 8003baa:	e1e2      	b.n	8003f72 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8003bac:	697b      	ldr	r3, [r7, #20]
 8003bae:	015a      	lsls	r2, r3, #5
 8003bb0:	69bb      	ldr	r3, [r7, #24]
 8003bb2:	4413      	add	r3, r2
 8003bb4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bb8:	689b      	ldr	r3, [r3, #8]
 8003bba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bbe:	2b80      	cmp	r3, #128	; 0x80
 8003bc0:	d164      	bne.n	8003c8c <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	691b      	ldr	r3, [r3, #16]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d111      	bne.n	8003bee <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 8003bca:	687a      	ldr	r2, [r7, #4]
 8003bcc:	697b      	ldr	r3, [r7, #20]
 8003bce:	212c      	movs	r1, #44	; 0x2c
 8003bd0:	fb01 f303 	mul.w	r3, r1, r3
 8003bd4:	4413      	add	r3, r2
 8003bd6:	3361      	adds	r3, #97	; 0x61
 8003bd8:	2206      	movs	r2, #6
 8003bda:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	697a      	ldr	r2, [r7, #20]
 8003be2:	b2d2      	uxtb	r2, r2
 8003be4:	4611      	mov	r1, r2
 8003be6:	4618      	mov	r0, r3
 8003be8:	f004 fa2d 	bl	8008046 <USB_HC_Halt>
 8003bec:	e044      	b.n	8003c78 <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 8003bee:	687a      	ldr	r2, [r7, #4]
 8003bf0:	697b      	ldr	r3, [r7, #20]
 8003bf2:	212c      	movs	r1, #44	; 0x2c
 8003bf4:	fb01 f303 	mul.w	r3, r1, r3
 8003bf8:	4413      	add	r3, r2
 8003bfa:	335c      	adds	r3, #92	; 0x5c
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	1c5a      	adds	r2, r3, #1
 8003c00:	6879      	ldr	r1, [r7, #4]
 8003c02:	697b      	ldr	r3, [r7, #20]
 8003c04:	202c      	movs	r0, #44	; 0x2c
 8003c06:	fb00 f303 	mul.w	r3, r0, r3
 8003c0a:	440b      	add	r3, r1
 8003c0c:	335c      	adds	r3, #92	; 0x5c
 8003c0e:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003c10:	687a      	ldr	r2, [r7, #4]
 8003c12:	697b      	ldr	r3, [r7, #20]
 8003c14:	212c      	movs	r1, #44	; 0x2c
 8003c16:	fb01 f303 	mul.w	r3, r1, r3
 8003c1a:	4413      	add	r3, r2
 8003c1c:	335c      	adds	r3, #92	; 0x5c
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	2b02      	cmp	r3, #2
 8003c22:	d920      	bls.n	8003c66 <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8003c24:	687a      	ldr	r2, [r7, #4]
 8003c26:	697b      	ldr	r3, [r7, #20]
 8003c28:	212c      	movs	r1, #44	; 0x2c
 8003c2a:	fb01 f303 	mul.w	r3, r1, r3
 8003c2e:	4413      	add	r3, r2
 8003c30:	335c      	adds	r3, #92	; 0x5c
 8003c32:	2200      	movs	r2, #0
 8003c34:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003c36:	687a      	ldr	r2, [r7, #4]
 8003c38:	697b      	ldr	r3, [r7, #20]
 8003c3a:	212c      	movs	r1, #44	; 0x2c
 8003c3c:	fb01 f303 	mul.w	r3, r1, r3
 8003c40:	4413      	add	r3, r2
 8003c42:	3360      	adds	r3, #96	; 0x60
 8003c44:	2204      	movs	r2, #4
 8003c46:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003c48:	697b      	ldr	r3, [r7, #20]
 8003c4a:	b2d9      	uxtb	r1, r3
 8003c4c:	687a      	ldr	r2, [r7, #4]
 8003c4e:	697b      	ldr	r3, [r7, #20]
 8003c50:	202c      	movs	r0, #44	; 0x2c
 8003c52:	fb00 f303 	mul.w	r3, r0, r3
 8003c56:	4413      	add	r3, r2
 8003c58:	3360      	adds	r3, #96	; 0x60
 8003c5a:	781b      	ldrb	r3, [r3, #0]
 8003c5c:	461a      	mov	r2, r3
 8003c5e:	6878      	ldr	r0, [r7, #4]
 8003c60:	f006 fc94 	bl	800a58c <HAL_HCD_HC_NotifyURBChange_Callback>
 8003c64:	e008      	b.n	8003c78 <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003c66:	687a      	ldr	r2, [r7, #4]
 8003c68:	697b      	ldr	r3, [r7, #20]
 8003c6a:	212c      	movs	r1, #44	; 0x2c
 8003c6c:	fb01 f303 	mul.w	r3, r1, r3
 8003c70:	4413      	add	r3, r2
 8003c72:	3360      	adds	r3, #96	; 0x60
 8003c74:	2202      	movs	r2, #2
 8003c76:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8003c78:	697b      	ldr	r3, [r7, #20]
 8003c7a:	015a      	lsls	r2, r3, #5
 8003c7c:	69bb      	ldr	r3, [r7, #24]
 8003c7e:	4413      	add	r3, r2
 8003c80:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c84:	461a      	mov	r2, r3
 8003c86:	2380      	movs	r3, #128	; 0x80
 8003c88:	6093      	str	r3, [r2, #8]
}
 8003c8a:	e172      	b.n	8003f72 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8003c8c:	697b      	ldr	r3, [r7, #20]
 8003c8e:	015a      	lsls	r2, r3, #5
 8003c90:	69bb      	ldr	r3, [r7, #24]
 8003c92:	4413      	add	r3, r2
 8003c94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c98:	689b      	ldr	r3, [r3, #8]
 8003c9a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c9e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ca2:	d11b      	bne.n	8003cdc <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8003ca4:	687a      	ldr	r2, [r7, #4]
 8003ca6:	697b      	ldr	r3, [r7, #20]
 8003ca8:	212c      	movs	r1, #44	; 0x2c
 8003caa:	fb01 f303 	mul.w	r3, r1, r3
 8003cae:	4413      	add	r3, r2
 8003cb0:	3361      	adds	r3, #97	; 0x61
 8003cb2:	2208      	movs	r2, #8
 8003cb4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	697a      	ldr	r2, [r7, #20]
 8003cbc:	b2d2      	uxtb	r2, r2
 8003cbe:	4611      	mov	r1, r2
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	f004 f9c0 	bl	8008046 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8003cc6:	697b      	ldr	r3, [r7, #20]
 8003cc8:	015a      	lsls	r2, r3, #5
 8003cca:	69bb      	ldr	r3, [r7, #24]
 8003ccc:	4413      	add	r3, r2
 8003cce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003cd2:	461a      	mov	r2, r3
 8003cd4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003cd8:	6093      	str	r3, [r2, #8]
}
 8003cda:	e14a      	b.n	8003f72 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8003cdc:	697b      	ldr	r3, [r7, #20]
 8003cde:	015a      	lsls	r2, r3, #5
 8003ce0:	69bb      	ldr	r3, [r7, #24]
 8003ce2:	4413      	add	r3, r2
 8003ce4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ce8:	689b      	ldr	r3, [r3, #8]
 8003cea:	f003 0302 	and.w	r3, r3, #2
 8003cee:	2b02      	cmp	r3, #2
 8003cf0:	f040 813f 	bne.w	8003f72 <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8003cf4:	687a      	ldr	r2, [r7, #4]
 8003cf6:	697b      	ldr	r3, [r7, #20]
 8003cf8:	212c      	movs	r1, #44	; 0x2c
 8003cfa:	fb01 f303 	mul.w	r3, r1, r3
 8003cfe:	4413      	add	r3, r2
 8003d00:	3361      	adds	r3, #97	; 0x61
 8003d02:	781b      	ldrb	r3, [r3, #0]
 8003d04:	2b01      	cmp	r3, #1
 8003d06:	d17d      	bne.n	8003e04 <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8003d08:	687a      	ldr	r2, [r7, #4]
 8003d0a:	697b      	ldr	r3, [r7, #20]
 8003d0c:	212c      	movs	r1, #44	; 0x2c
 8003d0e:	fb01 f303 	mul.w	r3, r1, r3
 8003d12:	4413      	add	r3, r2
 8003d14:	3360      	adds	r3, #96	; 0x60
 8003d16:	2201      	movs	r2, #1
 8003d18:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8003d1a:	687a      	ldr	r2, [r7, #4]
 8003d1c:	697b      	ldr	r3, [r7, #20]
 8003d1e:	212c      	movs	r1, #44	; 0x2c
 8003d20:	fb01 f303 	mul.w	r3, r1, r3
 8003d24:	4413      	add	r3, r2
 8003d26:	333f      	adds	r3, #63	; 0x3f
 8003d28:	781b      	ldrb	r3, [r3, #0]
 8003d2a:	2b02      	cmp	r3, #2
 8003d2c:	d00a      	beq.n	8003d44 <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8003d2e:	687a      	ldr	r2, [r7, #4]
 8003d30:	697b      	ldr	r3, [r7, #20]
 8003d32:	212c      	movs	r1, #44	; 0x2c
 8003d34:	fb01 f303 	mul.w	r3, r1, r3
 8003d38:	4413      	add	r3, r2
 8003d3a:	333f      	adds	r3, #63	; 0x3f
 8003d3c:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8003d3e:	2b03      	cmp	r3, #3
 8003d40:	f040 8100 	bne.w	8003f44 <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	691b      	ldr	r3, [r3, #16]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d113      	bne.n	8003d74 <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8003d4c:	687a      	ldr	r2, [r7, #4]
 8003d4e:	697b      	ldr	r3, [r7, #20]
 8003d50:	212c      	movs	r1, #44	; 0x2c
 8003d52:	fb01 f303 	mul.w	r3, r1, r3
 8003d56:	4413      	add	r3, r2
 8003d58:	3355      	adds	r3, #85	; 0x55
 8003d5a:	781b      	ldrb	r3, [r3, #0]
 8003d5c:	f083 0301 	eor.w	r3, r3, #1
 8003d60:	b2d8      	uxtb	r0, r3
 8003d62:	687a      	ldr	r2, [r7, #4]
 8003d64:	697b      	ldr	r3, [r7, #20]
 8003d66:	212c      	movs	r1, #44	; 0x2c
 8003d68:	fb01 f303 	mul.w	r3, r1, r3
 8003d6c:	4413      	add	r3, r2
 8003d6e:	3355      	adds	r3, #85	; 0x55
 8003d70:	4602      	mov	r2, r0
 8003d72:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	691b      	ldr	r3, [r3, #16]
 8003d78:	2b01      	cmp	r3, #1
 8003d7a:	f040 80e3 	bne.w	8003f44 <HCD_HC_OUT_IRQHandler+0x69c>
 8003d7e:	687a      	ldr	r2, [r7, #4]
 8003d80:	697b      	ldr	r3, [r7, #20]
 8003d82:	212c      	movs	r1, #44	; 0x2c
 8003d84:	fb01 f303 	mul.w	r3, r1, r3
 8003d88:	4413      	add	r3, r2
 8003d8a:	334c      	adds	r3, #76	; 0x4c
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	f000 80d8 	beq.w	8003f44 <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8003d94:	687a      	ldr	r2, [r7, #4]
 8003d96:	697b      	ldr	r3, [r7, #20]
 8003d98:	212c      	movs	r1, #44	; 0x2c
 8003d9a:	fb01 f303 	mul.w	r3, r1, r3
 8003d9e:	4413      	add	r3, r2
 8003da0:	334c      	adds	r3, #76	; 0x4c
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	6879      	ldr	r1, [r7, #4]
 8003da6:	697a      	ldr	r2, [r7, #20]
 8003da8:	202c      	movs	r0, #44	; 0x2c
 8003daa:	fb00 f202 	mul.w	r2, r0, r2
 8003dae:	440a      	add	r2, r1
 8003db0:	3240      	adds	r2, #64	; 0x40
 8003db2:	8812      	ldrh	r2, [r2, #0]
 8003db4:	4413      	add	r3, r2
 8003db6:	3b01      	subs	r3, #1
 8003db8:	6879      	ldr	r1, [r7, #4]
 8003dba:	697a      	ldr	r2, [r7, #20]
 8003dbc:	202c      	movs	r0, #44	; 0x2c
 8003dbe:	fb00 f202 	mul.w	r2, r0, r2
 8003dc2:	440a      	add	r2, r1
 8003dc4:	3240      	adds	r2, #64	; 0x40
 8003dc6:	8812      	ldrh	r2, [r2, #0]
 8003dc8:	fbb3 f3f2 	udiv	r3, r3, r2
 8003dcc:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	f003 0301 	and.w	r3, r3, #1
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	f000 80b5 	beq.w	8003f44 <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 8003dda:	687a      	ldr	r2, [r7, #4]
 8003ddc:	697b      	ldr	r3, [r7, #20]
 8003dde:	212c      	movs	r1, #44	; 0x2c
 8003de0:	fb01 f303 	mul.w	r3, r1, r3
 8003de4:	4413      	add	r3, r2
 8003de6:	3355      	adds	r3, #85	; 0x55
 8003de8:	781b      	ldrb	r3, [r3, #0]
 8003dea:	f083 0301 	eor.w	r3, r3, #1
 8003dee:	b2d8      	uxtb	r0, r3
 8003df0:	687a      	ldr	r2, [r7, #4]
 8003df2:	697b      	ldr	r3, [r7, #20]
 8003df4:	212c      	movs	r1, #44	; 0x2c
 8003df6:	fb01 f303 	mul.w	r3, r1, r3
 8003dfa:	4413      	add	r3, r2
 8003dfc:	3355      	adds	r3, #85	; 0x55
 8003dfe:	4602      	mov	r2, r0
 8003e00:	701a      	strb	r2, [r3, #0]
 8003e02:	e09f      	b.n	8003f44 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8003e04:	687a      	ldr	r2, [r7, #4]
 8003e06:	697b      	ldr	r3, [r7, #20]
 8003e08:	212c      	movs	r1, #44	; 0x2c
 8003e0a:	fb01 f303 	mul.w	r3, r1, r3
 8003e0e:	4413      	add	r3, r2
 8003e10:	3361      	adds	r3, #97	; 0x61
 8003e12:	781b      	ldrb	r3, [r3, #0]
 8003e14:	2b03      	cmp	r3, #3
 8003e16:	d109      	bne.n	8003e2c <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003e18:	687a      	ldr	r2, [r7, #4]
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	212c      	movs	r1, #44	; 0x2c
 8003e1e:	fb01 f303 	mul.w	r3, r1, r3
 8003e22:	4413      	add	r3, r2
 8003e24:	3360      	adds	r3, #96	; 0x60
 8003e26:	2202      	movs	r2, #2
 8003e28:	701a      	strb	r2, [r3, #0]
 8003e2a:	e08b      	b.n	8003f44 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8003e2c:	687a      	ldr	r2, [r7, #4]
 8003e2e:	697b      	ldr	r3, [r7, #20]
 8003e30:	212c      	movs	r1, #44	; 0x2c
 8003e32:	fb01 f303 	mul.w	r3, r1, r3
 8003e36:	4413      	add	r3, r2
 8003e38:	3361      	adds	r3, #97	; 0x61
 8003e3a:	781b      	ldrb	r3, [r3, #0]
 8003e3c:	2b04      	cmp	r3, #4
 8003e3e:	d109      	bne.n	8003e54 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003e40:	687a      	ldr	r2, [r7, #4]
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	212c      	movs	r1, #44	; 0x2c
 8003e46:	fb01 f303 	mul.w	r3, r1, r3
 8003e4a:	4413      	add	r3, r2
 8003e4c:	3360      	adds	r3, #96	; 0x60
 8003e4e:	2202      	movs	r2, #2
 8003e50:	701a      	strb	r2, [r3, #0]
 8003e52:	e077      	b.n	8003f44 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8003e54:	687a      	ldr	r2, [r7, #4]
 8003e56:	697b      	ldr	r3, [r7, #20]
 8003e58:	212c      	movs	r1, #44	; 0x2c
 8003e5a:	fb01 f303 	mul.w	r3, r1, r3
 8003e5e:	4413      	add	r3, r2
 8003e60:	3361      	adds	r3, #97	; 0x61
 8003e62:	781b      	ldrb	r3, [r3, #0]
 8003e64:	2b05      	cmp	r3, #5
 8003e66:	d109      	bne.n	8003e7c <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8003e68:	687a      	ldr	r2, [r7, #4]
 8003e6a:	697b      	ldr	r3, [r7, #20]
 8003e6c:	212c      	movs	r1, #44	; 0x2c
 8003e6e:	fb01 f303 	mul.w	r3, r1, r3
 8003e72:	4413      	add	r3, r2
 8003e74:	3360      	adds	r3, #96	; 0x60
 8003e76:	2205      	movs	r2, #5
 8003e78:	701a      	strb	r2, [r3, #0]
 8003e7a:	e063      	b.n	8003f44 <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003e7c:	687a      	ldr	r2, [r7, #4]
 8003e7e:	697b      	ldr	r3, [r7, #20]
 8003e80:	212c      	movs	r1, #44	; 0x2c
 8003e82:	fb01 f303 	mul.w	r3, r1, r3
 8003e86:	4413      	add	r3, r2
 8003e88:	3361      	adds	r3, #97	; 0x61
 8003e8a:	781b      	ldrb	r3, [r3, #0]
 8003e8c:	2b06      	cmp	r3, #6
 8003e8e:	d009      	beq.n	8003ea4 <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8003e90:	687a      	ldr	r2, [r7, #4]
 8003e92:	697b      	ldr	r3, [r7, #20]
 8003e94:	212c      	movs	r1, #44	; 0x2c
 8003e96:	fb01 f303 	mul.w	r3, r1, r3
 8003e9a:	4413      	add	r3, r2
 8003e9c:	3361      	adds	r3, #97	; 0x61
 8003e9e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003ea0:	2b08      	cmp	r3, #8
 8003ea2:	d14f      	bne.n	8003f44 <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 8003ea4:	687a      	ldr	r2, [r7, #4]
 8003ea6:	697b      	ldr	r3, [r7, #20]
 8003ea8:	212c      	movs	r1, #44	; 0x2c
 8003eaa:	fb01 f303 	mul.w	r3, r1, r3
 8003eae:	4413      	add	r3, r2
 8003eb0:	335c      	adds	r3, #92	; 0x5c
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	1c5a      	adds	r2, r3, #1
 8003eb6:	6879      	ldr	r1, [r7, #4]
 8003eb8:	697b      	ldr	r3, [r7, #20]
 8003eba:	202c      	movs	r0, #44	; 0x2c
 8003ebc:	fb00 f303 	mul.w	r3, r0, r3
 8003ec0:	440b      	add	r3, r1
 8003ec2:	335c      	adds	r3, #92	; 0x5c
 8003ec4:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003ec6:	687a      	ldr	r2, [r7, #4]
 8003ec8:	697b      	ldr	r3, [r7, #20]
 8003eca:	212c      	movs	r1, #44	; 0x2c
 8003ecc:	fb01 f303 	mul.w	r3, r1, r3
 8003ed0:	4413      	add	r3, r2
 8003ed2:	335c      	adds	r3, #92	; 0x5c
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	2b02      	cmp	r3, #2
 8003ed8:	d912      	bls.n	8003f00 <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8003eda:	687a      	ldr	r2, [r7, #4]
 8003edc:	697b      	ldr	r3, [r7, #20]
 8003ede:	212c      	movs	r1, #44	; 0x2c
 8003ee0:	fb01 f303 	mul.w	r3, r1, r3
 8003ee4:	4413      	add	r3, r2
 8003ee6:	335c      	adds	r3, #92	; 0x5c
 8003ee8:	2200      	movs	r2, #0
 8003eea:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003eec:	687a      	ldr	r2, [r7, #4]
 8003eee:	697b      	ldr	r3, [r7, #20]
 8003ef0:	212c      	movs	r1, #44	; 0x2c
 8003ef2:	fb01 f303 	mul.w	r3, r1, r3
 8003ef6:	4413      	add	r3, r2
 8003ef8:	3360      	adds	r3, #96	; 0x60
 8003efa:	2204      	movs	r2, #4
 8003efc:	701a      	strb	r2, [r3, #0]
 8003efe:	e021      	b.n	8003f44 <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003f00:	687a      	ldr	r2, [r7, #4]
 8003f02:	697b      	ldr	r3, [r7, #20]
 8003f04:	212c      	movs	r1, #44	; 0x2c
 8003f06:	fb01 f303 	mul.w	r3, r1, r3
 8003f0a:	4413      	add	r3, r2
 8003f0c:	3360      	adds	r3, #96	; 0x60
 8003f0e:	2202      	movs	r2, #2
 8003f10:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003f12:	697b      	ldr	r3, [r7, #20]
 8003f14:	015a      	lsls	r2, r3, #5
 8003f16:	69bb      	ldr	r3, [r7, #24]
 8003f18:	4413      	add	r3, r2
 8003f1a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003f22:	693b      	ldr	r3, [r7, #16]
 8003f24:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003f28:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003f2a:	693b      	ldr	r3, [r7, #16]
 8003f2c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003f30:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003f32:	697b      	ldr	r3, [r7, #20]
 8003f34:	015a      	lsls	r2, r3, #5
 8003f36:	69bb      	ldr	r3, [r7, #24]
 8003f38:	4413      	add	r3, r2
 8003f3a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f3e:	461a      	mov	r2, r3
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8003f44:	697b      	ldr	r3, [r7, #20]
 8003f46:	015a      	lsls	r2, r3, #5
 8003f48:	69bb      	ldr	r3, [r7, #24]
 8003f4a:	4413      	add	r3, r2
 8003f4c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f50:	461a      	mov	r2, r3
 8003f52:	2302      	movs	r3, #2
 8003f54:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003f56:	697b      	ldr	r3, [r7, #20]
 8003f58:	b2d9      	uxtb	r1, r3
 8003f5a:	687a      	ldr	r2, [r7, #4]
 8003f5c:	697b      	ldr	r3, [r7, #20]
 8003f5e:	202c      	movs	r0, #44	; 0x2c
 8003f60:	fb00 f303 	mul.w	r3, r0, r3
 8003f64:	4413      	add	r3, r2
 8003f66:	3360      	adds	r3, #96	; 0x60
 8003f68:	781b      	ldrb	r3, [r3, #0]
 8003f6a:	461a      	mov	r2, r3
 8003f6c:	6878      	ldr	r0, [r7, #4]
 8003f6e:	f006 fb0d 	bl	800a58c <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8003f72:	bf00      	nop
 8003f74:	3720      	adds	r7, #32
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}

08003f7a <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003f7a:	b580      	push	{r7, lr}
 8003f7c:	b08a      	sub	sp, #40	; 0x28
 8003f7e:	af00      	add	r7, sp, #0
 8003f80:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003f88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f8a:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	6a1b      	ldr	r3, [r3, #32]
 8003f92:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8003f94:	69fb      	ldr	r3, [r7, #28]
 8003f96:	f003 030f 	and.w	r3, r3, #15
 8003f9a:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8003f9c:	69fb      	ldr	r3, [r7, #28]
 8003f9e:	0c5b      	lsrs	r3, r3, #17
 8003fa0:	f003 030f 	and.w	r3, r3, #15
 8003fa4:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003fa6:	69fb      	ldr	r3, [r7, #28]
 8003fa8:	091b      	lsrs	r3, r3, #4
 8003faa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003fae:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8003fb0:	697b      	ldr	r3, [r7, #20]
 8003fb2:	2b02      	cmp	r3, #2
 8003fb4:	d004      	beq.n	8003fc0 <HCD_RXQLVL_IRQHandler+0x46>
 8003fb6:	697b      	ldr	r3, [r7, #20]
 8003fb8:	2b05      	cmp	r3, #5
 8003fba:	f000 80a9 	beq.w	8004110 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8003fbe:	e0aa      	b.n	8004116 <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8003fc0:	693b      	ldr	r3, [r7, #16]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	f000 80a6 	beq.w	8004114 <HCD_RXQLVL_IRQHandler+0x19a>
 8003fc8:	687a      	ldr	r2, [r7, #4]
 8003fca:	69bb      	ldr	r3, [r7, #24]
 8003fcc:	212c      	movs	r1, #44	; 0x2c
 8003fce:	fb01 f303 	mul.w	r3, r1, r3
 8003fd2:	4413      	add	r3, r2
 8003fd4:	3344      	adds	r3, #68	; 0x44
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	f000 809b 	beq.w	8004114 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8003fde:	687a      	ldr	r2, [r7, #4]
 8003fe0:	69bb      	ldr	r3, [r7, #24]
 8003fe2:	212c      	movs	r1, #44	; 0x2c
 8003fe4:	fb01 f303 	mul.w	r3, r1, r3
 8003fe8:	4413      	add	r3, r2
 8003fea:	3350      	adds	r3, #80	; 0x50
 8003fec:	681a      	ldr	r2, [r3, #0]
 8003fee:	693b      	ldr	r3, [r7, #16]
 8003ff0:	441a      	add	r2, r3
 8003ff2:	6879      	ldr	r1, [r7, #4]
 8003ff4:	69bb      	ldr	r3, [r7, #24]
 8003ff6:	202c      	movs	r0, #44	; 0x2c
 8003ff8:	fb00 f303 	mul.w	r3, r0, r3
 8003ffc:	440b      	add	r3, r1
 8003ffe:	334c      	adds	r3, #76	; 0x4c
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	429a      	cmp	r2, r3
 8004004:	d87a      	bhi.n	80040fc <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6818      	ldr	r0, [r3, #0]
 800400a:	687a      	ldr	r2, [r7, #4]
 800400c:	69bb      	ldr	r3, [r7, #24]
 800400e:	212c      	movs	r1, #44	; 0x2c
 8004010:	fb01 f303 	mul.w	r3, r1, r3
 8004014:	4413      	add	r3, r2
 8004016:	3344      	adds	r3, #68	; 0x44
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	693a      	ldr	r2, [r7, #16]
 800401c:	b292      	uxth	r2, r2
 800401e:	4619      	mov	r1, r3
 8004020:	f003 fb68 	bl	80076f4 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8004024:	687a      	ldr	r2, [r7, #4]
 8004026:	69bb      	ldr	r3, [r7, #24]
 8004028:	212c      	movs	r1, #44	; 0x2c
 800402a:	fb01 f303 	mul.w	r3, r1, r3
 800402e:	4413      	add	r3, r2
 8004030:	3344      	adds	r3, #68	; 0x44
 8004032:	681a      	ldr	r2, [r3, #0]
 8004034:	693b      	ldr	r3, [r7, #16]
 8004036:	441a      	add	r2, r3
 8004038:	6879      	ldr	r1, [r7, #4]
 800403a:	69bb      	ldr	r3, [r7, #24]
 800403c:	202c      	movs	r0, #44	; 0x2c
 800403e:	fb00 f303 	mul.w	r3, r0, r3
 8004042:	440b      	add	r3, r1
 8004044:	3344      	adds	r3, #68	; 0x44
 8004046:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8004048:	687a      	ldr	r2, [r7, #4]
 800404a:	69bb      	ldr	r3, [r7, #24]
 800404c:	212c      	movs	r1, #44	; 0x2c
 800404e:	fb01 f303 	mul.w	r3, r1, r3
 8004052:	4413      	add	r3, r2
 8004054:	3350      	adds	r3, #80	; 0x50
 8004056:	681a      	ldr	r2, [r3, #0]
 8004058:	693b      	ldr	r3, [r7, #16]
 800405a:	441a      	add	r2, r3
 800405c:	6879      	ldr	r1, [r7, #4]
 800405e:	69bb      	ldr	r3, [r7, #24]
 8004060:	202c      	movs	r0, #44	; 0x2c
 8004062:	fb00 f303 	mul.w	r3, r0, r3
 8004066:	440b      	add	r3, r1
 8004068:	3350      	adds	r3, #80	; 0x50
 800406a:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 800406c:	69bb      	ldr	r3, [r7, #24]
 800406e:	015a      	lsls	r2, r3, #5
 8004070:	6a3b      	ldr	r3, [r7, #32]
 8004072:	4413      	add	r3, r2
 8004074:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004078:	691b      	ldr	r3, [r3, #16]
 800407a:	0cdb      	lsrs	r3, r3, #19
 800407c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004080:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8004082:	687a      	ldr	r2, [r7, #4]
 8004084:	69bb      	ldr	r3, [r7, #24]
 8004086:	212c      	movs	r1, #44	; 0x2c
 8004088:	fb01 f303 	mul.w	r3, r1, r3
 800408c:	4413      	add	r3, r2
 800408e:	3340      	adds	r3, #64	; 0x40
 8004090:	881b      	ldrh	r3, [r3, #0]
 8004092:	461a      	mov	r2, r3
 8004094:	693b      	ldr	r3, [r7, #16]
 8004096:	4293      	cmp	r3, r2
 8004098:	d13c      	bne.n	8004114 <HCD_RXQLVL_IRQHandler+0x19a>
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d039      	beq.n	8004114 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 80040a0:	69bb      	ldr	r3, [r7, #24]
 80040a2:	015a      	lsls	r2, r3, #5
 80040a4:	6a3b      	ldr	r3, [r7, #32]
 80040a6:	4413      	add	r3, r2
 80040a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80040b0:	68bb      	ldr	r3, [r7, #8]
 80040b2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80040b6:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80040b8:	68bb      	ldr	r3, [r7, #8]
 80040ba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80040be:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 80040c0:	69bb      	ldr	r3, [r7, #24]
 80040c2:	015a      	lsls	r2, r3, #5
 80040c4:	6a3b      	ldr	r3, [r7, #32]
 80040c6:	4413      	add	r3, r2
 80040c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040cc:	461a      	mov	r2, r3
 80040ce:	68bb      	ldr	r3, [r7, #8]
 80040d0:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 80040d2:	687a      	ldr	r2, [r7, #4]
 80040d4:	69bb      	ldr	r3, [r7, #24]
 80040d6:	212c      	movs	r1, #44	; 0x2c
 80040d8:	fb01 f303 	mul.w	r3, r1, r3
 80040dc:	4413      	add	r3, r2
 80040de:	3354      	adds	r3, #84	; 0x54
 80040e0:	781b      	ldrb	r3, [r3, #0]
 80040e2:	f083 0301 	eor.w	r3, r3, #1
 80040e6:	b2d8      	uxtb	r0, r3
 80040e8:	687a      	ldr	r2, [r7, #4]
 80040ea:	69bb      	ldr	r3, [r7, #24]
 80040ec:	212c      	movs	r1, #44	; 0x2c
 80040ee:	fb01 f303 	mul.w	r3, r1, r3
 80040f2:	4413      	add	r3, r2
 80040f4:	3354      	adds	r3, #84	; 0x54
 80040f6:	4602      	mov	r2, r0
 80040f8:	701a      	strb	r2, [r3, #0]
      break;
 80040fa:	e00b      	b.n	8004114 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 80040fc:	687a      	ldr	r2, [r7, #4]
 80040fe:	69bb      	ldr	r3, [r7, #24]
 8004100:	212c      	movs	r1, #44	; 0x2c
 8004102:	fb01 f303 	mul.w	r3, r1, r3
 8004106:	4413      	add	r3, r2
 8004108:	3360      	adds	r3, #96	; 0x60
 800410a:	2204      	movs	r2, #4
 800410c:	701a      	strb	r2, [r3, #0]
      break;
 800410e:	e001      	b.n	8004114 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8004110:	bf00      	nop
 8004112:	e000      	b.n	8004116 <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8004114:	bf00      	nop
  }
}
 8004116:	bf00      	nop
 8004118:	3728      	adds	r7, #40	; 0x28
 800411a:	46bd      	mov	sp, r7
 800411c:	bd80      	pop	{r7, pc}

0800411e <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800411e:	b580      	push	{r7, lr}
 8004120:	b086      	sub	sp, #24
 8004122:	af00      	add	r7, sp, #0
 8004124:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800412c:	697b      	ldr	r3, [r7, #20]
 800412e:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8004130:	693b      	ldr	r3, [r7, #16]
 8004132:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 800413a:	693b      	ldr	r3, [r7, #16]
 800413c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800414a:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	f003 0302 	and.w	r3, r3, #2
 8004152:	2b02      	cmp	r3, #2
 8004154:	d10b      	bne.n	800416e <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	f003 0301 	and.w	r3, r3, #1
 800415c:	2b01      	cmp	r3, #1
 800415e:	d102      	bne.n	8004166 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8004160:	6878      	ldr	r0, [r7, #4]
 8004162:	f006 f9f7 	bl	800a554 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8004166:	68bb      	ldr	r3, [r7, #8]
 8004168:	f043 0302 	orr.w	r3, r3, #2
 800416c:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	f003 0308 	and.w	r3, r3, #8
 8004174:	2b08      	cmp	r3, #8
 8004176:	d132      	bne.n	80041de <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8004178:	68bb      	ldr	r3, [r7, #8]
 800417a:	f043 0308 	orr.w	r3, r3, #8
 800417e:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	f003 0304 	and.w	r3, r3, #4
 8004186:	2b04      	cmp	r3, #4
 8004188:	d126      	bne.n	80041d8 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	699b      	ldr	r3, [r3, #24]
 800418e:	2b02      	cmp	r3, #2
 8004190:	d113      	bne.n	80041ba <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8004198:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800419c:	d106      	bne.n	80041ac <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	2102      	movs	r1, #2
 80041a4:	4618      	mov	r0, r3
 80041a6:	f003 fc13 	bl	80079d0 <USB_InitFSLSPClkSel>
 80041aa:	e011      	b.n	80041d0 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	2101      	movs	r1, #1
 80041b2:	4618      	mov	r0, r3
 80041b4:	f003 fc0c 	bl	80079d0 <USB_InitFSLSPClkSel>
 80041b8:	e00a      	b.n	80041d0 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	68db      	ldr	r3, [r3, #12]
 80041be:	2b01      	cmp	r3, #1
 80041c0:	d106      	bne.n	80041d0 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 80041c2:	693b      	ldr	r3, [r7, #16]
 80041c4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80041c8:	461a      	mov	r2, r3
 80041ca:	f64e 2360 	movw	r3, #60000	; 0xea60
 80041ce:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80041d0:	6878      	ldr	r0, [r7, #4]
 80041d2:	f006 f9e9 	bl	800a5a8 <HAL_HCD_PortEnabled_Callback>
 80041d6:	e002      	b.n	80041de <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80041d8:	6878      	ldr	r0, [r7, #4]
 80041da:	f006 f9f3 	bl	800a5c4 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	f003 0320 	and.w	r3, r3, #32
 80041e4:	2b20      	cmp	r3, #32
 80041e6:	d103      	bne.n	80041f0 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80041e8:	68bb      	ldr	r3, [r7, #8]
 80041ea:	f043 0320 	orr.w	r3, r3, #32
 80041ee:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80041f0:	693b      	ldr	r3, [r7, #16]
 80041f2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80041f6:	461a      	mov	r2, r3
 80041f8:	68bb      	ldr	r3, [r7, #8]
 80041fa:	6013      	str	r3, [r2, #0]
}
 80041fc:	bf00      	nop
 80041fe:	3718      	adds	r7, #24
 8004200:	46bd      	mov	sp, r7
 8004202:	bd80      	pop	{r7, pc}

08004204 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b084      	sub	sp, #16
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d101      	bne.n	8004216 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004212:	2301      	movs	r3, #1
 8004214:	e12b      	b.n	800446e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800421c:	b2db      	uxtb	r3, r3
 800421e:	2b00      	cmp	r3, #0
 8004220:	d106      	bne.n	8004230 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2200      	movs	r2, #0
 8004226:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800422a:	6878      	ldr	r0, [r7, #4]
 800422c:	f7fd fe7a 	bl	8001f24 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2224      	movs	r2, #36	; 0x24
 8004234:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	681a      	ldr	r2, [r3, #0]
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f022 0201 	bic.w	r2, r2, #1
 8004246:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	681a      	ldr	r2, [r3, #0]
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004256:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	681a      	ldr	r2, [r3, #0]
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004266:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004268:	f001 fbd2 	bl	8005a10 <HAL_RCC_GetPCLK1Freq>
 800426c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	685b      	ldr	r3, [r3, #4]
 8004272:	4a81      	ldr	r2, [pc, #516]	; (8004478 <HAL_I2C_Init+0x274>)
 8004274:	4293      	cmp	r3, r2
 8004276:	d807      	bhi.n	8004288 <HAL_I2C_Init+0x84>
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	4a80      	ldr	r2, [pc, #512]	; (800447c <HAL_I2C_Init+0x278>)
 800427c:	4293      	cmp	r3, r2
 800427e:	bf94      	ite	ls
 8004280:	2301      	movls	r3, #1
 8004282:	2300      	movhi	r3, #0
 8004284:	b2db      	uxtb	r3, r3
 8004286:	e006      	b.n	8004296 <HAL_I2C_Init+0x92>
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	4a7d      	ldr	r2, [pc, #500]	; (8004480 <HAL_I2C_Init+0x27c>)
 800428c:	4293      	cmp	r3, r2
 800428e:	bf94      	ite	ls
 8004290:	2301      	movls	r3, #1
 8004292:	2300      	movhi	r3, #0
 8004294:	b2db      	uxtb	r3, r3
 8004296:	2b00      	cmp	r3, #0
 8004298:	d001      	beq.n	800429e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800429a:	2301      	movs	r3, #1
 800429c:	e0e7      	b.n	800446e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	4a78      	ldr	r2, [pc, #480]	; (8004484 <HAL_I2C_Init+0x280>)
 80042a2:	fba2 2303 	umull	r2, r3, r2, r3
 80042a6:	0c9b      	lsrs	r3, r3, #18
 80042a8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	685b      	ldr	r3, [r3, #4]
 80042b0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	68ba      	ldr	r2, [r7, #8]
 80042ba:	430a      	orrs	r2, r1
 80042bc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	6a1b      	ldr	r3, [r3, #32]
 80042c4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	4a6a      	ldr	r2, [pc, #424]	; (8004478 <HAL_I2C_Init+0x274>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d802      	bhi.n	80042d8 <HAL_I2C_Init+0xd4>
 80042d2:	68bb      	ldr	r3, [r7, #8]
 80042d4:	3301      	adds	r3, #1
 80042d6:	e009      	b.n	80042ec <HAL_I2C_Init+0xe8>
 80042d8:	68bb      	ldr	r3, [r7, #8]
 80042da:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80042de:	fb02 f303 	mul.w	r3, r2, r3
 80042e2:	4a69      	ldr	r2, [pc, #420]	; (8004488 <HAL_I2C_Init+0x284>)
 80042e4:	fba2 2303 	umull	r2, r3, r2, r3
 80042e8:	099b      	lsrs	r3, r3, #6
 80042ea:	3301      	adds	r3, #1
 80042ec:	687a      	ldr	r2, [r7, #4]
 80042ee:	6812      	ldr	r2, [r2, #0]
 80042f0:	430b      	orrs	r3, r1
 80042f2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	69db      	ldr	r3, [r3, #28]
 80042fa:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80042fe:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	685b      	ldr	r3, [r3, #4]
 8004306:	495c      	ldr	r1, [pc, #368]	; (8004478 <HAL_I2C_Init+0x274>)
 8004308:	428b      	cmp	r3, r1
 800430a:	d819      	bhi.n	8004340 <HAL_I2C_Init+0x13c>
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	1e59      	subs	r1, r3, #1
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	005b      	lsls	r3, r3, #1
 8004316:	fbb1 f3f3 	udiv	r3, r1, r3
 800431a:	1c59      	adds	r1, r3, #1
 800431c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004320:	400b      	ands	r3, r1
 8004322:	2b00      	cmp	r3, #0
 8004324:	d00a      	beq.n	800433c <HAL_I2C_Init+0x138>
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	1e59      	subs	r1, r3, #1
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	685b      	ldr	r3, [r3, #4]
 800432e:	005b      	lsls	r3, r3, #1
 8004330:	fbb1 f3f3 	udiv	r3, r1, r3
 8004334:	3301      	adds	r3, #1
 8004336:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800433a:	e051      	b.n	80043e0 <HAL_I2C_Init+0x1dc>
 800433c:	2304      	movs	r3, #4
 800433e:	e04f      	b.n	80043e0 <HAL_I2C_Init+0x1dc>
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	689b      	ldr	r3, [r3, #8]
 8004344:	2b00      	cmp	r3, #0
 8004346:	d111      	bne.n	800436c <HAL_I2C_Init+0x168>
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	1e58      	subs	r0, r3, #1
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6859      	ldr	r1, [r3, #4]
 8004350:	460b      	mov	r3, r1
 8004352:	005b      	lsls	r3, r3, #1
 8004354:	440b      	add	r3, r1
 8004356:	fbb0 f3f3 	udiv	r3, r0, r3
 800435a:	3301      	adds	r3, #1
 800435c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004360:	2b00      	cmp	r3, #0
 8004362:	bf0c      	ite	eq
 8004364:	2301      	moveq	r3, #1
 8004366:	2300      	movne	r3, #0
 8004368:	b2db      	uxtb	r3, r3
 800436a:	e012      	b.n	8004392 <HAL_I2C_Init+0x18e>
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	1e58      	subs	r0, r3, #1
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6859      	ldr	r1, [r3, #4]
 8004374:	460b      	mov	r3, r1
 8004376:	009b      	lsls	r3, r3, #2
 8004378:	440b      	add	r3, r1
 800437a:	0099      	lsls	r1, r3, #2
 800437c:	440b      	add	r3, r1
 800437e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004382:	3301      	adds	r3, #1
 8004384:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004388:	2b00      	cmp	r3, #0
 800438a:	bf0c      	ite	eq
 800438c:	2301      	moveq	r3, #1
 800438e:	2300      	movne	r3, #0
 8004390:	b2db      	uxtb	r3, r3
 8004392:	2b00      	cmp	r3, #0
 8004394:	d001      	beq.n	800439a <HAL_I2C_Init+0x196>
 8004396:	2301      	movs	r3, #1
 8004398:	e022      	b.n	80043e0 <HAL_I2C_Init+0x1dc>
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	689b      	ldr	r3, [r3, #8]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d10e      	bne.n	80043c0 <HAL_I2C_Init+0x1bc>
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	1e58      	subs	r0, r3, #1
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6859      	ldr	r1, [r3, #4]
 80043aa:	460b      	mov	r3, r1
 80043ac:	005b      	lsls	r3, r3, #1
 80043ae:	440b      	add	r3, r1
 80043b0:	fbb0 f3f3 	udiv	r3, r0, r3
 80043b4:	3301      	adds	r3, #1
 80043b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043ba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80043be:	e00f      	b.n	80043e0 <HAL_I2C_Init+0x1dc>
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	1e58      	subs	r0, r3, #1
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6859      	ldr	r1, [r3, #4]
 80043c8:	460b      	mov	r3, r1
 80043ca:	009b      	lsls	r3, r3, #2
 80043cc:	440b      	add	r3, r1
 80043ce:	0099      	lsls	r1, r3, #2
 80043d0:	440b      	add	r3, r1
 80043d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80043d6:	3301      	adds	r3, #1
 80043d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043dc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80043e0:	6879      	ldr	r1, [r7, #4]
 80043e2:	6809      	ldr	r1, [r1, #0]
 80043e4:	4313      	orrs	r3, r2
 80043e6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	69da      	ldr	r2, [r3, #28]
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6a1b      	ldr	r3, [r3, #32]
 80043fa:	431a      	orrs	r2, r3
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	430a      	orrs	r2, r1
 8004402:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	689b      	ldr	r3, [r3, #8]
 800440a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800440e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004412:	687a      	ldr	r2, [r7, #4]
 8004414:	6911      	ldr	r1, [r2, #16]
 8004416:	687a      	ldr	r2, [r7, #4]
 8004418:	68d2      	ldr	r2, [r2, #12]
 800441a:	4311      	orrs	r1, r2
 800441c:	687a      	ldr	r2, [r7, #4]
 800441e:	6812      	ldr	r2, [r2, #0]
 8004420:	430b      	orrs	r3, r1
 8004422:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	68db      	ldr	r3, [r3, #12]
 800442a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	695a      	ldr	r2, [r3, #20]
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	699b      	ldr	r3, [r3, #24]
 8004436:	431a      	orrs	r2, r3
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	430a      	orrs	r2, r1
 800443e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	681a      	ldr	r2, [r3, #0]
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f042 0201 	orr.w	r2, r2, #1
 800444e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2200      	movs	r2, #0
 8004454:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2220      	movs	r2, #32
 800445a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2200      	movs	r2, #0
 8004462:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2200      	movs	r2, #0
 8004468:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800446c:	2300      	movs	r3, #0
}
 800446e:	4618      	mov	r0, r3
 8004470:	3710      	adds	r7, #16
 8004472:	46bd      	mov	sp, r7
 8004474:	bd80      	pop	{r7, pc}
 8004476:	bf00      	nop
 8004478:	000186a0 	.word	0x000186a0
 800447c:	001e847f 	.word	0x001e847f
 8004480:	003d08ff 	.word	0x003d08ff
 8004484:	431bde83 	.word	0x431bde83
 8004488:	10624dd3 	.word	0x10624dd3

0800448c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b088      	sub	sp, #32
 8004490:	af02      	add	r7, sp, #8
 8004492:	60f8      	str	r0, [r7, #12]
 8004494:	607a      	str	r2, [r7, #4]
 8004496:	461a      	mov	r2, r3
 8004498:	460b      	mov	r3, r1
 800449a:	817b      	strh	r3, [r7, #10]
 800449c:	4613      	mov	r3, r2
 800449e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80044a0:	f7fd ffae 	bl	8002400 <HAL_GetTick>
 80044a4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044ac:	b2db      	uxtb	r3, r3
 80044ae:	2b20      	cmp	r3, #32
 80044b0:	f040 80e0 	bne.w	8004674 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80044b4:	697b      	ldr	r3, [r7, #20]
 80044b6:	9300      	str	r3, [sp, #0]
 80044b8:	2319      	movs	r3, #25
 80044ba:	2201      	movs	r2, #1
 80044bc:	4970      	ldr	r1, [pc, #448]	; (8004680 <HAL_I2C_Master_Transmit+0x1f4>)
 80044be:	68f8      	ldr	r0, [r7, #12]
 80044c0:	f000 fc58 	bl	8004d74 <I2C_WaitOnFlagUntilTimeout>
 80044c4:	4603      	mov	r3, r0
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d001      	beq.n	80044ce <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80044ca:	2302      	movs	r3, #2
 80044cc:	e0d3      	b.n	8004676 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044d4:	2b01      	cmp	r3, #1
 80044d6:	d101      	bne.n	80044dc <HAL_I2C_Master_Transmit+0x50>
 80044d8:	2302      	movs	r3, #2
 80044da:	e0cc      	b.n	8004676 <HAL_I2C_Master_Transmit+0x1ea>
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	2201      	movs	r2, #1
 80044e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f003 0301 	and.w	r3, r3, #1
 80044ee:	2b01      	cmp	r3, #1
 80044f0:	d007      	beq.n	8004502 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	681a      	ldr	r2, [r3, #0]
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f042 0201 	orr.w	r2, r2, #1
 8004500:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	681a      	ldr	r2, [r3, #0]
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004510:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	2221      	movs	r2, #33	; 0x21
 8004516:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	2210      	movs	r2, #16
 800451e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	2200      	movs	r2, #0
 8004526:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	687a      	ldr	r2, [r7, #4]
 800452c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	893a      	ldrh	r2, [r7, #8]
 8004532:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004538:	b29a      	uxth	r2, r3
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	4a50      	ldr	r2, [pc, #320]	; (8004684 <HAL_I2C_Master_Transmit+0x1f8>)
 8004542:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004544:	8979      	ldrh	r1, [r7, #10]
 8004546:	697b      	ldr	r3, [r7, #20]
 8004548:	6a3a      	ldr	r2, [r7, #32]
 800454a:	68f8      	ldr	r0, [r7, #12]
 800454c:	f000 fac2 	bl	8004ad4 <I2C_MasterRequestWrite>
 8004550:	4603      	mov	r3, r0
 8004552:	2b00      	cmp	r3, #0
 8004554:	d001      	beq.n	800455a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004556:	2301      	movs	r3, #1
 8004558:	e08d      	b.n	8004676 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800455a:	2300      	movs	r3, #0
 800455c:	613b      	str	r3, [r7, #16]
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	695b      	ldr	r3, [r3, #20]
 8004564:	613b      	str	r3, [r7, #16]
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	699b      	ldr	r3, [r3, #24]
 800456c:	613b      	str	r3, [r7, #16]
 800456e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004570:	e066      	b.n	8004640 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004572:	697a      	ldr	r2, [r7, #20]
 8004574:	6a39      	ldr	r1, [r7, #32]
 8004576:	68f8      	ldr	r0, [r7, #12]
 8004578:	f000 fcd2 	bl	8004f20 <I2C_WaitOnTXEFlagUntilTimeout>
 800457c:	4603      	mov	r3, r0
 800457e:	2b00      	cmp	r3, #0
 8004580:	d00d      	beq.n	800459e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004586:	2b04      	cmp	r3, #4
 8004588:	d107      	bne.n	800459a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	681a      	ldr	r2, [r3, #0]
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004598:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800459a:	2301      	movs	r3, #1
 800459c:	e06b      	b.n	8004676 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045a2:	781a      	ldrb	r2, [r3, #0]
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045ae:	1c5a      	adds	r2, r3, #1
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045b8:	b29b      	uxth	r3, r3
 80045ba:	3b01      	subs	r3, #1
 80045bc:	b29a      	uxth	r2, r3
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045c6:	3b01      	subs	r3, #1
 80045c8:	b29a      	uxth	r2, r3
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	695b      	ldr	r3, [r3, #20]
 80045d4:	f003 0304 	and.w	r3, r3, #4
 80045d8:	2b04      	cmp	r3, #4
 80045da:	d11b      	bne.n	8004614 <HAL_I2C_Master_Transmit+0x188>
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d017      	beq.n	8004614 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045e8:	781a      	ldrb	r2, [r3, #0]
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045f4:	1c5a      	adds	r2, r3, #1
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045fe:	b29b      	uxth	r3, r3
 8004600:	3b01      	subs	r3, #1
 8004602:	b29a      	uxth	r2, r3
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800460c:	3b01      	subs	r3, #1
 800460e:	b29a      	uxth	r2, r3
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004614:	697a      	ldr	r2, [r7, #20]
 8004616:	6a39      	ldr	r1, [r7, #32]
 8004618:	68f8      	ldr	r0, [r7, #12]
 800461a:	f000 fcc2 	bl	8004fa2 <I2C_WaitOnBTFFlagUntilTimeout>
 800461e:	4603      	mov	r3, r0
 8004620:	2b00      	cmp	r3, #0
 8004622:	d00d      	beq.n	8004640 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004628:	2b04      	cmp	r3, #4
 800462a:	d107      	bne.n	800463c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	681a      	ldr	r2, [r3, #0]
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800463a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800463c:	2301      	movs	r3, #1
 800463e:	e01a      	b.n	8004676 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004644:	2b00      	cmp	r3, #0
 8004646:	d194      	bne.n	8004572 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	681a      	ldr	r2, [r3, #0]
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004656:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	2220      	movs	r2, #32
 800465c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	2200      	movs	r2, #0
 8004664:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	2200      	movs	r2, #0
 800466c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004670:	2300      	movs	r3, #0
 8004672:	e000      	b.n	8004676 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004674:	2302      	movs	r3, #2
  }
}
 8004676:	4618      	mov	r0, r3
 8004678:	3718      	adds	r7, #24
 800467a:	46bd      	mov	sp, r7
 800467c:	bd80      	pop	{r7, pc}
 800467e:	bf00      	nop
 8004680:	00100002 	.word	0x00100002
 8004684:	ffff0000 	.word	0xffff0000

08004688 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b08c      	sub	sp, #48	; 0x30
 800468c:	af02      	add	r7, sp, #8
 800468e:	60f8      	str	r0, [r7, #12]
 8004690:	607a      	str	r2, [r7, #4]
 8004692:	461a      	mov	r2, r3
 8004694:	460b      	mov	r3, r1
 8004696:	817b      	strh	r3, [r7, #10]
 8004698:	4613      	mov	r3, r2
 800469a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800469c:	f7fd feb0 	bl	8002400 <HAL_GetTick>
 80046a0:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046a8:	b2db      	uxtb	r3, r3
 80046aa:	2b20      	cmp	r3, #32
 80046ac:	f040 820b 	bne.w	8004ac6 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80046b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046b2:	9300      	str	r3, [sp, #0]
 80046b4:	2319      	movs	r3, #25
 80046b6:	2201      	movs	r2, #1
 80046b8:	497c      	ldr	r1, [pc, #496]	; (80048ac <HAL_I2C_Master_Receive+0x224>)
 80046ba:	68f8      	ldr	r0, [r7, #12]
 80046bc:	f000 fb5a 	bl	8004d74 <I2C_WaitOnFlagUntilTimeout>
 80046c0:	4603      	mov	r3, r0
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d001      	beq.n	80046ca <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80046c6:	2302      	movs	r3, #2
 80046c8:	e1fe      	b.n	8004ac8 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046d0:	2b01      	cmp	r3, #1
 80046d2:	d101      	bne.n	80046d8 <HAL_I2C_Master_Receive+0x50>
 80046d4:	2302      	movs	r3, #2
 80046d6:	e1f7      	b.n	8004ac8 <HAL_I2C_Master_Receive+0x440>
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	2201      	movs	r2, #1
 80046dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f003 0301 	and.w	r3, r3, #1
 80046ea:	2b01      	cmp	r3, #1
 80046ec:	d007      	beq.n	80046fe <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	681a      	ldr	r2, [r3, #0]
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f042 0201 	orr.w	r2, r2, #1
 80046fc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	681a      	ldr	r2, [r3, #0]
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800470c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	2222      	movs	r2, #34	; 0x22
 8004712:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	2210      	movs	r2, #16
 800471a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	2200      	movs	r2, #0
 8004722:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	687a      	ldr	r2, [r7, #4]
 8004728:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	893a      	ldrh	r2, [r7, #8]
 800472e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004734:	b29a      	uxth	r2, r3
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	4a5c      	ldr	r2, [pc, #368]	; (80048b0 <HAL_I2C_Master_Receive+0x228>)
 800473e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004740:	8979      	ldrh	r1, [r7, #10]
 8004742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004744:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004746:	68f8      	ldr	r0, [r7, #12]
 8004748:	f000 fa46 	bl	8004bd8 <I2C_MasterRequestRead>
 800474c:	4603      	mov	r3, r0
 800474e:	2b00      	cmp	r3, #0
 8004750:	d001      	beq.n	8004756 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8004752:	2301      	movs	r3, #1
 8004754:	e1b8      	b.n	8004ac8 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800475a:	2b00      	cmp	r3, #0
 800475c:	d113      	bne.n	8004786 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800475e:	2300      	movs	r3, #0
 8004760:	623b      	str	r3, [r7, #32]
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	695b      	ldr	r3, [r3, #20]
 8004768:	623b      	str	r3, [r7, #32]
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	699b      	ldr	r3, [r3, #24]
 8004770:	623b      	str	r3, [r7, #32]
 8004772:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	681a      	ldr	r2, [r3, #0]
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004782:	601a      	str	r2, [r3, #0]
 8004784:	e18c      	b.n	8004aa0 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800478a:	2b01      	cmp	r3, #1
 800478c:	d11b      	bne.n	80047c6 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	681a      	ldr	r2, [r3, #0]
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800479c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800479e:	2300      	movs	r3, #0
 80047a0:	61fb      	str	r3, [r7, #28]
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	695b      	ldr	r3, [r3, #20]
 80047a8:	61fb      	str	r3, [r7, #28]
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	699b      	ldr	r3, [r3, #24]
 80047b0:	61fb      	str	r3, [r7, #28]
 80047b2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	681a      	ldr	r2, [r3, #0]
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80047c2:	601a      	str	r2, [r3, #0]
 80047c4:	e16c      	b.n	8004aa0 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047ca:	2b02      	cmp	r3, #2
 80047cc:	d11b      	bne.n	8004806 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	681a      	ldr	r2, [r3, #0]
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047dc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	681a      	ldr	r2, [r3, #0]
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80047ec:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047ee:	2300      	movs	r3, #0
 80047f0:	61bb      	str	r3, [r7, #24]
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	695b      	ldr	r3, [r3, #20]
 80047f8:	61bb      	str	r3, [r7, #24]
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	699b      	ldr	r3, [r3, #24]
 8004800:	61bb      	str	r3, [r7, #24]
 8004802:	69bb      	ldr	r3, [r7, #24]
 8004804:	e14c      	b.n	8004aa0 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	681a      	ldr	r2, [r3, #0]
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004814:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004816:	2300      	movs	r3, #0
 8004818:	617b      	str	r3, [r7, #20]
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	695b      	ldr	r3, [r3, #20]
 8004820:	617b      	str	r3, [r7, #20]
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	699b      	ldr	r3, [r3, #24]
 8004828:	617b      	str	r3, [r7, #20]
 800482a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800482c:	e138      	b.n	8004aa0 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004832:	2b03      	cmp	r3, #3
 8004834:	f200 80f1 	bhi.w	8004a1a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800483c:	2b01      	cmp	r3, #1
 800483e:	d123      	bne.n	8004888 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004840:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004842:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004844:	68f8      	ldr	r0, [r7, #12]
 8004846:	f000 fbed 	bl	8005024 <I2C_WaitOnRXNEFlagUntilTimeout>
 800484a:	4603      	mov	r3, r0
 800484c:	2b00      	cmp	r3, #0
 800484e:	d001      	beq.n	8004854 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8004850:	2301      	movs	r3, #1
 8004852:	e139      	b.n	8004ac8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	691a      	ldr	r2, [r3, #16]
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800485e:	b2d2      	uxtb	r2, r2
 8004860:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004866:	1c5a      	adds	r2, r3, #1
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004870:	3b01      	subs	r3, #1
 8004872:	b29a      	uxth	r2, r3
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800487c:	b29b      	uxth	r3, r3
 800487e:	3b01      	subs	r3, #1
 8004880:	b29a      	uxth	r2, r3
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004886:	e10b      	b.n	8004aa0 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800488c:	2b02      	cmp	r3, #2
 800488e:	d14e      	bne.n	800492e <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004892:	9300      	str	r3, [sp, #0]
 8004894:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004896:	2200      	movs	r2, #0
 8004898:	4906      	ldr	r1, [pc, #24]	; (80048b4 <HAL_I2C_Master_Receive+0x22c>)
 800489a:	68f8      	ldr	r0, [r7, #12]
 800489c:	f000 fa6a 	bl	8004d74 <I2C_WaitOnFlagUntilTimeout>
 80048a0:	4603      	mov	r3, r0
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d008      	beq.n	80048b8 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80048a6:	2301      	movs	r3, #1
 80048a8:	e10e      	b.n	8004ac8 <HAL_I2C_Master_Receive+0x440>
 80048aa:	bf00      	nop
 80048ac:	00100002 	.word	0x00100002
 80048b0:	ffff0000 	.word	0xffff0000
 80048b4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	681a      	ldr	r2, [r3, #0]
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048c6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	691a      	ldr	r2, [r3, #16]
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048d2:	b2d2      	uxtb	r2, r2
 80048d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048da:	1c5a      	adds	r2, r3, #1
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048e4:	3b01      	subs	r3, #1
 80048e6:	b29a      	uxth	r2, r3
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048f0:	b29b      	uxth	r3, r3
 80048f2:	3b01      	subs	r3, #1
 80048f4:	b29a      	uxth	r2, r3
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	691a      	ldr	r2, [r3, #16]
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004904:	b2d2      	uxtb	r2, r2
 8004906:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800490c:	1c5a      	adds	r2, r3, #1
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004916:	3b01      	subs	r3, #1
 8004918:	b29a      	uxth	r2, r3
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004922:	b29b      	uxth	r3, r3
 8004924:	3b01      	subs	r3, #1
 8004926:	b29a      	uxth	r2, r3
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800492c:	e0b8      	b.n	8004aa0 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800492e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004930:	9300      	str	r3, [sp, #0]
 8004932:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004934:	2200      	movs	r2, #0
 8004936:	4966      	ldr	r1, [pc, #408]	; (8004ad0 <HAL_I2C_Master_Receive+0x448>)
 8004938:	68f8      	ldr	r0, [r7, #12]
 800493a:	f000 fa1b 	bl	8004d74 <I2C_WaitOnFlagUntilTimeout>
 800493e:	4603      	mov	r3, r0
 8004940:	2b00      	cmp	r3, #0
 8004942:	d001      	beq.n	8004948 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8004944:	2301      	movs	r3, #1
 8004946:	e0bf      	b.n	8004ac8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	681a      	ldr	r2, [r3, #0]
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004956:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	691a      	ldr	r2, [r3, #16]
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004962:	b2d2      	uxtb	r2, r2
 8004964:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800496a:	1c5a      	adds	r2, r3, #1
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004974:	3b01      	subs	r3, #1
 8004976:	b29a      	uxth	r2, r3
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004980:	b29b      	uxth	r3, r3
 8004982:	3b01      	subs	r3, #1
 8004984:	b29a      	uxth	r2, r3
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800498a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800498c:	9300      	str	r3, [sp, #0]
 800498e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004990:	2200      	movs	r2, #0
 8004992:	494f      	ldr	r1, [pc, #316]	; (8004ad0 <HAL_I2C_Master_Receive+0x448>)
 8004994:	68f8      	ldr	r0, [r7, #12]
 8004996:	f000 f9ed 	bl	8004d74 <I2C_WaitOnFlagUntilTimeout>
 800499a:	4603      	mov	r3, r0
 800499c:	2b00      	cmp	r3, #0
 800499e:	d001      	beq.n	80049a4 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80049a0:	2301      	movs	r3, #1
 80049a2:	e091      	b.n	8004ac8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	681a      	ldr	r2, [r3, #0]
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049b2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	691a      	ldr	r2, [r3, #16]
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049be:	b2d2      	uxtb	r2, r2
 80049c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049c6:	1c5a      	adds	r2, r3, #1
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049d0:	3b01      	subs	r3, #1
 80049d2:	b29a      	uxth	r2, r3
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049dc:	b29b      	uxth	r3, r3
 80049de:	3b01      	subs	r3, #1
 80049e0:	b29a      	uxth	r2, r3
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	691a      	ldr	r2, [r3, #16]
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049f0:	b2d2      	uxtb	r2, r2
 80049f2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049f8:	1c5a      	adds	r2, r3, #1
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a02:	3b01      	subs	r3, #1
 8004a04:	b29a      	uxth	r2, r3
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a0e:	b29b      	uxth	r3, r3
 8004a10:	3b01      	subs	r3, #1
 8004a12:	b29a      	uxth	r2, r3
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004a18:	e042      	b.n	8004aa0 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a1c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004a1e:	68f8      	ldr	r0, [r7, #12]
 8004a20:	f000 fb00 	bl	8005024 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004a24:	4603      	mov	r3, r0
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d001      	beq.n	8004a2e <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	e04c      	b.n	8004ac8 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	691a      	ldr	r2, [r3, #16]
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a38:	b2d2      	uxtb	r2, r2
 8004a3a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a40:	1c5a      	adds	r2, r3, #1
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a4a:	3b01      	subs	r3, #1
 8004a4c:	b29a      	uxth	r2, r3
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a56:	b29b      	uxth	r3, r3
 8004a58:	3b01      	subs	r3, #1
 8004a5a:	b29a      	uxth	r2, r3
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	695b      	ldr	r3, [r3, #20]
 8004a66:	f003 0304 	and.w	r3, r3, #4
 8004a6a:	2b04      	cmp	r3, #4
 8004a6c:	d118      	bne.n	8004aa0 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	691a      	ldr	r2, [r3, #16]
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a78:	b2d2      	uxtb	r2, r2
 8004a7a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a80:	1c5a      	adds	r2, r3, #1
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a8a:	3b01      	subs	r3, #1
 8004a8c:	b29a      	uxth	r2, r3
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a96:	b29b      	uxth	r3, r3
 8004a98:	3b01      	subs	r3, #1
 8004a9a:	b29a      	uxth	r2, r3
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	f47f aec2 	bne.w	800482e <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	2220      	movs	r2, #32
 8004aae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	2200      	movs	r2, #0
 8004abe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	e000      	b.n	8004ac8 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004ac6:	2302      	movs	r3, #2
  }
}
 8004ac8:	4618      	mov	r0, r3
 8004aca:	3728      	adds	r7, #40	; 0x28
 8004acc:	46bd      	mov	sp, r7
 8004ace:	bd80      	pop	{r7, pc}
 8004ad0:	00010004 	.word	0x00010004

08004ad4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b088      	sub	sp, #32
 8004ad8:	af02      	add	r7, sp, #8
 8004ada:	60f8      	str	r0, [r7, #12]
 8004adc:	607a      	str	r2, [r7, #4]
 8004ade:	603b      	str	r3, [r7, #0]
 8004ae0:	460b      	mov	r3, r1
 8004ae2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ae8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004aea:	697b      	ldr	r3, [r7, #20]
 8004aec:	2b08      	cmp	r3, #8
 8004aee:	d006      	beq.n	8004afe <I2C_MasterRequestWrite+0x2a>
 8004af0:	697b      	ldr	r3, [r7, #20]
 8004af2:	2b01      	cmp	r3, #1
 8004af4:	d003      	beq.n	8004afe <I2C_MasterRequestWrite+0x2a>
 8004af6:	697b      	ldr	r3, [r7, #20]
 8004af8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004afc:	d108      	bne.n	8004b10 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	681a      	ldr	r2, [r3, #0]
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004b0c:	601a      	str	r2, [r3, #0]
 8004b0e:	e00b      	b.n	8004b28 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b14:	2b12      	cmp	r3, #18
 8004b16:	d107      	bne.n	8004b28 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	681a      	ldr	r2, [r3, #0]
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004b26:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	9300      	str	r3, [sp, #0]
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2200      	movs	r2, #0
 8004b30:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004b34:	68f8      	ldr	r0, [r7, #12]
 8004b36:	f000 f91d 	bl	8004d74 <I2C_WaitOnFlagUntilTimeout>
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d00d      	beq.n	8004b5c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b4a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004b4e:	d103      	bne.n	8004b58 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004b56:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004b58:	2303      	movs	r3, #3
 8004b5a:	e035      	b.n	8004bc8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	691b      	ldr	r3, [r3, #16]
 8004b60:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004b64:	d108      	bne.n	8004b78 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004b66:	897b      	ldrh	r3, [r7, #10]
 8004b68:	b2db      	uxtb	r3, r3
 8004b6a:	461a      	mov	r2, r3
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004b74:	611a      	str	r2, [r3, #16]
 8004b76:	e01b      	b.n	8004bb0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004b78:	897b      	ldrh	r3, [r7, #10]
 8004b7a:	11db      	asrs	r3, r3, #7
 8004b7c:	b2db      	uxtb	r3, r3
 8004b7e:	f003 0306 	and.w	r3, r3, #6
 8004b82:	b2db      	uxtb	r3, r3
 8004b84:	f063 030f 	orn	r3, r3, #15
 8004b88:	b2da      	uxtb	r2, r3
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	687a      	ldr	r2, [r7, #4]
 8004b94:	490e      	ldr	r1, [pc, #56]	; (8004bd0 <I2C_MasterRequestWrite+0xfc>)
 8004b96:	68f8      	ldr	r0, [r7, #12]
 8004b98:	f000 f943 	bl	8004e22 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004b9c:	4603      	mov	r3, r0
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d001      	beq.n	8004ba6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004ba2:	2301      	movs	r3, #1
 8004ba4:	e010      	b.n	8004bc8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004ba6:	897b      	ldrh	r3, [r7, #10]
 8004ba8:	b2da      	uxtb	r2, r3
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	687a      	ldr	r2, [r7, #4]
 8004bb4:	4907      	ldr	r1, [pc, #28]	; (8004bd4 <I2C_MasterRequestWrite+0x100>)
 8004bb6:	68f8      	ldr	r0, [r7, #12]
 8004bb8:	f000 f933 	bl	8004e22 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004bbc:	4603      	mov	r3, r0
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d001      	beq.n	8004bc6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	e000      	b.n	8004bc8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004bc6:	2300      	movs	r3, #0
}
 8004bc8:	4618      	mov	r0, r3
 8004bca:	3718      	adds	r7, #24
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	bd80      	pop	{r7, pc}
 8004bd0:	00010008 	.word	0x00010008
 8004bd4:	00010002 	.word	0x00010002

08004bd8 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b088      	sub	sp, #32
 8004bdc:	af02      	add	r7, sp, #8
 8004bde:	60f8      	str	r0, [r7, #12]
 8004be0:	607a      	str	r2, [r7, #4]
 8004be2:	603b      	str	r3, [r7, #0]
 8004be4:	460b      	mov	r3, r1
 8004be6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bec:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	681a      	ldr	r2, [r3, #0]
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004bfc:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004bfe:	697b      	ldr	r3, [r7, #20]
 8004c00:	2b08      	cmp	r3, #8
 8004c02:	d006      	beq.n	8004c12 <I2C_MasterRequestRead+0x3a>
 8004c04:	697b      	ldr	r3, [r7, #20]
 8004c06:	2b01      	cmp	r3, #1
 8004c08:	d003      	beq.n	8004c12 <I2C_MasterRequestRead+0x3a>
 8004c0a:	697b      	ldr	r3, [r7, #20]
 8004c0c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004c10:	d108      	bne.n	8004c24 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	681a      	ldr	r2, [r3, #0]
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004c20:	601a      	str	r2, [r3, #0]
 8004c22:	e00b      	b.n	8004c3c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c28:	2b11      	cmp	r3, #17
 8004c2a:	d107      	bne.n	8004c3c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	681a      	ldr	r2, [r3, #0]
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004c3a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	9300      	str	r3, [sp, #0]
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2200      	movs	r2, #0
 8004c44:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004c48:	68f8      	ldr	r0, [r7, #12]
 8004c4a:	f000 f893 	bl	8004d74 <I2C_WaitOnFlagUntilTimeout>
 8004c4e:	4603      	mov	r3, r0
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d00d      	beq.n	8004c70 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c5e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004c62:	d103      	bne.n	8004c6c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004c6a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004c6c:	2303      	movs	r3, #3
 8004c6e:	e079      	b.n	8004d64 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	691b      	ldr	r3, [r3, #16]
 8004c74:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004c78:	d108      	bne.n	8004c8c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004c7a:	897b      	ldrh	r3, [r7, #10]
 8004c7c:	b2db      	uxtb	r3, r3
 8004c7e:	f043 0301 	orr.w	r3, r3, #1
 8004c82:	b2da      	uxtb	r2, r3
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	611a      	str	r2, [r3, #16]
 8004c8a:	e05f      	b.n	8004d4c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004c8c:	897b      	ldrh	r3, [r7, #10]
 8004c8e:	11db      	asrs	r3, r3, #7
 8004c90:	b2db      	uxtb	r3, r3
 8004c92:	f003 0306 	and.w	r3, r3, #6
 8004c96:	b2db      	uxtb	r3, r3
 8004c98:	f063 030f 	orn	r3, r3, #15
 8004c9c:	b2da      	uxtb	r2, r3
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	687a      	ldr	r2, [r7, #4]
 8004ca8:	4930      	ldr	r1, [pc, #192]	; (8004d6c <I2C_MasterRequestRead+0x194>)
 8004caa:	68f8      	ldr	r0, [r7, #12]
 8004cac:	f000 f8b9 	bl	8004e22 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004cb0:	4603      	mov	r3, r0
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d001      	beq.n	8004cba <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	e054      	b.n	8004d64 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004cba:	897b      	ldrh	r3, [r7, #10]
 8004cbc:	b2da      	uxtb	r2, r3
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	687a      	ldr	r2, [r7, #4]
 8004cc8:	4929      	ldr	r1, [pc, #164]	; (8004d70 <I2C_MasterRequestRead+0x198>)
 8004cca:	68f8      	ldr	r0, [r7, #12]
 8004ccc:	f000 f8a9 	bl	8004e22 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004cd0:	4603      	mov	r3, r0
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d001      	beq.n	8004cda <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	e044      	b.n	8004d64 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004cda:	2300      	movs	r3, #0
 8004cdc:	613b      	str	r3, [r7, #16]
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	695b      	ldr	r3, [r3, #20]
 8004ce4:	613b      	str	r3, [r7, #16]
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	699b      	ldr	r3, [r3, #24]
 8004cec:	613b      	str	r3, [r7, #16]
 8004cee:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	681a      	ldr	r2, [r3, #0]
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004cfe:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	9300      	str	r3, [sp, #0]
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2200      	movs	r2, #0
 8004d08:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004d0c:	68f8      	ldr	r0, [r7, #12]
 8004d0e:	f000 f831 	bl	8004d74 <I2C_WaitOnFlagUntilTimeout>
 8004d12:	4603      	mov	r3, r0
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d00d      	beq.n	8004d34 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d22:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004d26:	d103      	bne.n	8004d30 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004d2e:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8004d30:	2303      	movs	r3, #3
 8004d32:	e017      	b.n	8004d64 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004d34:	897b      	ldrh	r3, [r7, #10]
 8004d36:	11db      	asrs	r3, r3, #7
 8004d38:	b2db      	uxtb	r3, r3
 8004d3a:	f003 0306 	and.w	r3, r3, #6
 8004d3e:	b2db      	uxtb	r3, r3
 8004d40:	f063 030e 	orn	r3, r3, #14
 8004d44:	b2da      	uxtb	r2, r3
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	687a      	ldr	r2, [r7, #4]
 8004d50:	4907      	ldr	r1, [pc, #28]	; (8004d70 <I2C_MasterRequestRead+0x198>)
 8004d52:	68f8      	ldr	r0, [r7, #12]
 8004d54:	f000 f865 	bl	8004e22 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004d58:	4603      	mov	r3, r0
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d001      	beq.n	8004d62 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8004d5e:	2301      	movs	r3, #1
 8004d60:	e000      	b.n	8004d64 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8004d62:	2300      	movs	r3, #0
}
 8004d64:	4618      	mov	r0, r3
 8004d66:	3718      	adds	r7, #24
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	bd80      	pop	{r7, pc}
 8004d6c:	00010008 	.word	0x00010008
 8004d70:	00010002 	.word	0x00010002

08004d74 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	b084      	sub	sp, #16
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	60f8      	str	r0, [r7, #12]
 8004d7c:	60b9      	str	r1, [r7, #8]
 8004d7e:	603b      	str	r3, [r7, #0]
 8004d80:	4613      	mov	r3, r2
 8004d82:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004d84:	e025      	b.n	8004dd2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d8c:	d021      	beq.n	8004dd2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d8e:	f7fd fb37 	bl	8002400 <HAL_GetTick>
 8004d92:	4602      	mov	r2, r0
 8004d94:	69bb      	ldr	r3, [r7, #24]
 8004d96:	1ad3      	subs	r3, r2, r3
 8004d98:	683a      	ldr	r2, [r7, #0]
 8004d9a:	429a      	cmp	r2, r3
 8004d9c:	d302      	bcc.n	8004da4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d116      	bne.n	8004dd2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	2200      	movs	r2, #0
 8004da8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	2220      	movs	r2, #32
 8004dae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	2200      	movs	r2, #0
 8004db6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dbe:	f043 0220 	orr.w	r2, r3, #32
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	2200      	movs	r2, #0
 8004dca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004dce:	2301      	movs	r3, #1
 8004dd0:	e023      	b.n	8004e1a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004dd2:	68bb      	ldr	r3, [r7, #8]
 8004dd4:	0c1b      	lsrs	r3, r3, #16
 8004dd6:	b2db      	uxtb	r3, r3
 8004dd8:	2b01      	cmp	r3, #1
 8004dda:	d10d      	bne.n	8004df8 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	695b      	ldr	r3, [r3, #20]
 8004de2:	43da      	mvns	r2, r3
 8004de4:	68bb      	ldr	r3, [r7, #8]
 8004de6:	4013      	ands	r3, r2
 8004de8:	b29b      	uxth	r3, r3
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	bf0c      	ite	eq
 8004dee:	2301      	moveq	r3, #1
 8004df0:	2300      	movne	r3, #0
 8004df2:	b2db      	uxtb	r3, r3
 8004df4:	461a      	mov	r2, r3
 8004df6:	e00c      	b.n	8004e12 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	699b      	ldr	r3, [r3, #24]
 8004dfe:	43da      	mvns	r2, r3
 8004e00:	68bb      	ldr	r3, [r7, #8]
 8004e02:	4013      	ands	r3, r2
 8004e04:	b29b      	uxth	r3, r3
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	bf0c      	ite	eq
 8004e0a:	2301      	moveq	r3, #1
 8004e0c:	2300      	movne	r3, #0
 8004e0e:	b2db      	uxtb	r3, r3
 8004e10:	461a      	mov	r2, r3
 8004e12:	79fb      	ldrb	r3, [r7, #7]
 8004e14:	429a      	cmp	r2, r3
 8004e16:	d0b6      	beq.n	8004d86 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004e18:	2300      	movs	r3, #0
}
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	3710      	adds	r7, #16
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	bd80      	pop	{r7, pc}

08004e22 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004e22:	b580      	push	{r7, lr}
 8004e24:	b084      	sub	sp, #16
 8004e26:	af00      	add	r7, sp, #0
 8004e28:	60f8      	str	r0, [r7, #12]
 8004e2a:	60b9      	str	r1, [r7, #8]
 8004e2c:	607a      	str	r2, [r7, #4]
 8004e2e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004e30:	e051      	b.n	8004ed6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	695b      	ldr	r3, [r3, #20]
 8004e38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e40:	d123      	bne.n	8004e8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	681a      	ldr	r2, [r3, #0]
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e50:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004e5a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	2200      	movs	r2, #0
 8004e60:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	2220      	movs	r2, #32
 8004e66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e76:	f043 0204 	orr.w	r2, r3, #4
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	2200      	movs	r2, #0
 8004e82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004e86:	2301      	movs	r3, #1
 8004e88:	e046      	b.n	8004f18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e90:	d021      	beq.n	8004ed6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e92:	f7fd fab5 	bl	8002400 <HAL_GetTick>
 8004e96:	4602      	mov	r2, r0
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	1ad3      	subs	r3, r2, r3
 8004e9c:	687a      	ldr	r2, [r7, #4]
 8004e9e:	429a      	cmp	r2, r3
 8004ea0:	d302      	bcc.n	8004ea8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d116      	bne.n	8004ed6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	2200      	movs	r2, #0
 8004eac:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	2220      	movs	r2, #32
 8004eb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	2200      	movs	r2, #0
 8004eba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ec2:	f043 0220 	orr.w	r2, r3, #32
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	2200      	movs	r2, #0
 8004ece:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004ed2:	2301      	movs	r3, #1
 8004ed4:	e020      	b.n	8004f18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004ed6:	68bb      	ldr	r3, [r7, #8]
 8004ed8:	0c1b      	lsrs	r3, r3, #16
 8004eda:	b2db      	uxtb	r3, r3
 8004edc:	2b01      	cmp	r3, #1
 8004ede:	d10c      	bne.n	8004efa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	695b      	ldr	r3, [r3, #20]
 8004ee6:	43da      	mvns	r2, r3
 8004ee8:	68bb      	ldr	r3, [r7, #8]
 8004eea:	4013      	ands	r3, r2
 8004eec:	b29b      	uxth	r3, r3
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	bf14      	ite	ne
 8004ef2:	2301      	movne	r3, #1
 8004ef4:	2300      	moveq	r3, #0
 8004ef6:	b2db      	uxtb	r3, r3
 8004ef8:	e00b      	b.n	8004f12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	699b      	ldr	r3, [r3, #24]
 8004f00:	43da      	mvns	r2, r3
 8004f02:	68bb      	ldr	r3, [r7, #8]
 8004f04:	4013      	ands	r3, r2
 8004f06:	b29b      	uxth	r3, r3
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	bf14      	ite	ne
 8004f0c:	2301      	movne	r3, #1
 8004f0e:	2300      	moveq	r3, #0
 8004f10:	b2db      	uxtb	r3, r3
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d18d      	bne.n	8004e32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004f16:	2300      	movs	r3, #0
}
 8004f18:	4618      	mov	r0, r3
 8004f1a:	3710      	adds	r7, #16
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	bd80      	pop	{r7, pc}

08004f20 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b084      	sub	sp, #16
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	60f8      	str	r0, [r7, #12]
 8004f28:	60b9      	str	r1, [r7, #8]
 8004f2a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004f2c:	e02d      	b.n	8004f8a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004f2e:	68f8      	ldr	r0, [r7, #12]
 8004f30:	f000 f8ce 	bl	80050d0 <I2C_IsAcknowledgeFailed>
 8004f34:	4603      	mov	r3, r0
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d001      	beq.n	8004f3e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	e02d      	b.n	8004f9a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f3e:	68bb      	ldr	r3, [r7, #8]
 8004f40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f44:	d021      	beq.n	8004f8a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f46:	f7fd fa5b 	bl	8002400 <HAL_GetTick>
 8004f4a:	4602      	mov	r2, r0
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	1ad3      	subs	r3, r2, r3
 8004f50:	68ba      	ldr	r2, [r7, #8]
 8004f52:	429a      	cmp	r2, r3
 8004f54:	d302      	bcc.n	8004f5c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004f56:	68bb      	ldr	r3, [r7, #8]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d116      	bne.n	8004f8a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	2200      	movs	r2, #0
 8004f60:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	2220      	movs	r2, #32
 8004f66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f76:	f043 0220 	orr.w	r2, r3, #32
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	2200      	movs	r2, #0
 8004f82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004f86:	2301      	movs	r3, #1
 8004f88:	e007      	b.n	8004f9a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	695b      	ldr	r3, [r3, #20]
 8004f90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f94:	2b80      	cmp	r3, #128	; 0x80
 8004f96:	d1ca      	bne.n	8004f2e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004f98:	2300      	movs	r3, #0
}
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	3710      	adds	r7, #16
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	bd80      	pop	{r7, pc}

08004fa2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004fa2:	b580      	push	{r7, lr}
 8004fa4:	b084      	sub	sp, #16
 8004fa6:	af00      	add	r7, sp, #0
 8004fa8:	60f8      	str	r0, [r7, #12]
 8004faa:	60b9      	str	r1, [r7, #8]
 8004fac:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004fae:	e02d      	b.n	800500c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004fb0:	68f8      	ldr	r0, [r7, #12]
 8004fb2:	f000 f88d 	bl	80050d0 <I2C_IsAcknowledgeFailed>
 8004fb6:	4603      	mov	r3, r0
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d001      	beq.n	8004fc0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004fbc:	2301      	movs	r3, #1
 8004fbe:	e02d      	b.n	800501c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004fc0:	68bb      	ldr	r3, [r7, #8]
 8004fc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fc6:	d021      	beq.n	800500c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004fc8:	f7fd fa1a 	bl	8002400 <HAL_GetTick>
 8004fcc:	4602      	mov	r2, r0
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	1ad3      	subs	r3, r2, r3
 8004fd2:	68ba      	ldr	r2, [r7, #8]
 8004fd4:	429a      	cmp	r2, r3
 8004fd6:	d302      	bcc.n	8004fde <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004fd8:	68bb      	ldr	r3, [r7, #8]
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d116      	bne.n	800500c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	2220      	movs	r2, #32
 8004fe8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	2200      	movs	r2, #0
 8004ff0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ff8:	f043 0220 	orr.w	r2, r3, #32
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	2200      	movs	r2, #0
 8005004:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005008:	2301      	movs	r3, #1
 800500a:	e007      	b.n	800501c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	695b      	ldr	r3, [r3, #20]
 8005012:	f003 0304 	and.w	r3, r3, #4
 8005016:	2b04      	cmp	r3, #4
 8005018:	d1ca      	bne.n	8004fb0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800501a:	2300      	movs	r3, #0
}
 800501c:	4618      	mov	r0, r3
 800501e:	3710      	adds	r7, #16
 8005020:	46bd      	mov	sp, r7
 8005022:	bd80      	pop	{r7, pc}

08005024 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b084      	sub	sp, #16
 8005028:	af00      	add	r7, sp, #0
 800502a:	60f8      	str	r0, [r7, #12]
 800502c:	60b9      	str	r1, [r7, #8]
 800502e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005030:	e042      	b.n	80050b8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	695b      	ldr	r3, [r3, #20]
 8005038:	f003 0310 	and.w	r3, r3, #16
 800503c:	2b10      	cmp	r3, #16
 800503e:	d119      	bne.n	8005074 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f06f 0210 	mvn.w	r2, #16
 8005048:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	2200      	movs	r2, #0
 800504e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	2220      	movs	r2, #32
 8005054:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	2200      	movs	r2, #0
 800505c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	2200      	movs	r2, #0
 800506c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005070:	2301      	movs	r3, #1
 8005072:	e029      	b.n	80050c8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005074:	f7fd f9c4 	bl	8002400 <HAL_GetTick>
 8005078:	4602      	mov	r2, r0
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	1ad3      	subs	r3, r2, r3
 800507e:	68ba      	ldr	r2, [r7, #8]
 8005080:	429a      	cmp	r2, r3
 8005082:	d302      	bcc.n	800508a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005084:	68bb      	ldr	r3, [r7, #8]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d116      	bne.n	80050b8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	2200      	movs	r2, #0
 800508e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	2220      	movs	r2, #32
 8005094:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	2200      	movs	r2, #0
 800509c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050a4:	f043 0220 	orr.w	r2, r3, #32
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	2200      	movs	r2, #0
 80050b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80050b4:	2301      	movs	r3, #1
 80050b6:	e007      	b.n	80050c8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	695b      	ldr	r3, [r3, #20]
 80050be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050c2:	2b40      	cmp	r3, #64	; 0x40
 80050c4:	d1b5      	bne.n	8005032 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80050c6:	2300      	movs	r3, #0
}
 80050c8:	4618      	mov	r0, r3
 80050ca:	3710      	adds	r7, #16
 80050cc:	46bd      	mov	sp, r7
 80050ce:	bd80      	pop	{r7, pc}

080050d0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80050d0:	b480      	push	{r7}
 80050d2:	b083      	sub	sp, #12
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	695b      	ldr	r3, [r3, #20]
 80050de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80050e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80050e6:	d11b      	bne.n	8005120 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80050f0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	2200      	movs	r2, #0
 80050f6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2220      	movs	r2, #32
 80050fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2200      	movs	r2, #0
 8005104:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800510c:	f043 0204 	orr.w	r2, r3, #4
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2200      	movs	r2, #0
 8005118:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800511c:	2301      	movs	r3, #1
 800511e:	e000      	b.n	8005122 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005120:	2300      	movs	r3, #0
}
 8005122:	4618      	mov	r0, r3
 8005124:	370c      	adds	r7, #12
 8005126:	46bd      	mov	sp, r7
 8005128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512c:	4770      	bx	lr
	...

08005130 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b086      	sub	sp, #24
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2b00      	cmp	r3, #0
 800513c:	d101      	bne.n	8005142 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800513e:	2301      	movs	r3, #1
 8005140:	e267      	b.n	8005612 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f003 0301 	and.w	r3, r3, #1
 800514a:	2b00      	cmp	r3, #0
 800514c:	d075      	beq.n	800523a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800514e:	4b88      	ldr	r3, [pc, #544]	; (8005370 <HAL_RCC_OscConfig+0x240>)
 8005150:	689b      	ldr	r3, [r3, #8]
 8005152:	f003 030c 	and.w	r3, r3, #12
 8005156:	2b04      	cmp	r3, #4
 8005158:	d00c      	beq.n	8005174 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800515a:	4b85      	ldr	r3, [pc, #532]	; (8005370 <HAL_RCC_OscConfig+0x240>)
 800515c:	689b      	ldr	r3, [r3, #8]
 800515e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005162:	2b08      	cmp	r3, #8
 8005164:	d112      	bne.n	800518c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005166:	4b82      	ldr	r3, [pc, #520]	; (8005370 <HAL_RCC_OscConfig+0x240>)
 8005168:	685b      	ldr	r3, [r3, #4]
 800516a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800516e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005172:	d10b      	bne.n	800518c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005174:	4b7e      	ldr	r3, [pc, #504]	; (8005370 <HAL_RCC_OscConfig+0x240>)
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800517c:	2b00      	cmp	r3, #0
 800517e:	d05b      	beq.n	8005238 <HAL_RCC_OscConfig+0x108>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	685b      	ldr	r3, [r3, #4]
 8005184:	2b00      	cmp	r3, #0
 8005186:	d157      	bne.n	8005238 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005188:	2301      	movs	r3, #1
 800518a:	e242      	b.n	8005612 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	685b      	ldr	r3, [r3, #4]
 8005190:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005194:	d106      	bne.n	80051a4 <HAL_RCC_OscConfig+0x74>
 8005196:	4b76      	ldr	r3, [pc, #472]	; (8005370 <HAL_RCC_OscConfig+0x240>)
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	4a75      	ldr	r2, [pc, #468]	; (8005370 <HAL_RCC_OscConfig+0x240>)
 800519c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80051a0:	6013      	str	r3, [r2, #0]
 80051a2:	e01d      	b.n	80051e0 <HAL_RCC_OscConfig+0xb0>
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	685b      	ldr	r3, [r3, #4]
 80051a8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80051ac:	d10c      	bne.n	80051c8 <HAL_RCC_OscConfig+0x98>
 80051ae:	4b70      	ldr	r3, [pc, #448]	; (8005370 <HAL_RCC_OscConfig+0x240>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	4a6f      	ldr	r2, [pc, #444]	; (8005370 <HAL_RCC_OscConfig+0x240>)
 80051b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80051b8:	6013      	str	r3, [r2, #0]
 80051ba:	4b6d      	ldr	r3, [pc, #436]	; (8005370 <HAL_RCC_OscConfig+0x240>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	4a6c      	ldr	r2, [pc, #432]	; (8005370 <HAL_RCC_OscConfig+0x240>)
 80051c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80051c4:	6013      	str	r3, [r2, #0]
 80051c6:	e00b      	b.n	80051e0 <HAL_RCC_OscConfig+0xb0>
 80051c8:	4b69      	ldr	r3, [pc, #420]	; (8005370 <HAL_RCC_OscConfig+0x240>)
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	4a68      	ldr	r2, [pc, #416]	; (8005370 <HAL_RCC_OscConfig+0x240>)
 80051ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80051d2:	6013      	str	r3, [r2, #0]
 80051d4:	4b66      	ldr	r3, [pc, #408]	; (8005370 <HAL_RCC_OscConfig+0x240>)
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	4a65      	ldr	r2, [pc, #404]	; (8005370 <HAL_RCC_OscConfig+0x240>)
 80051da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80051de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	685b      	ldr	r3, [r3, #4]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d013      	beq.n	8005210 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051e8:	f7fd f90a 	bl	8002400 <HAL_GetTick>
 80051ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051ee:	e008      	b.n	8005202 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80051f0:	f7fd f906 	bl	8002400 <HAL_GetTick>
 80051f4:	4602      	mov	r2, r0
 80051f6:	693b      	ldr	r3, [r7, #16]
 80051f8:	1ad3      	subs	r3, r2, r3
 80051fa:	2b64      	cmp	r3, #100	; 0x64
 80051fc:	d901      	bls.n	8005202 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80051fe:	2303      	movs	r3, #3
 8005200:	e207      	b.n	8005612 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005202:	4b5b      	ldr	r3, [pc, #364]	; (8005370 <HAL_RCC_OscConfig+0x240>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800520a:	2b00      	cmp	r3, #0
 800520c:	d0f0      	beq.n	80051f0 <HAL_RCC_OscConfig+0xc0>
 800520e:	e014      	b.n	800523a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005210:	f7fd f8f6 	bl	8002400 <HAL_GetTick>
 8005214:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005216:	e008      	b.n	800522a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005218:	f7fd f8f2 	bl	8002400 <HAL_GetTick>
 800521c:	4602      	mov	r2, r0
 800521e:	693b      	ldr	r3, [r7, #16]
 8005220:	1ad3      	subs	r3, r2, r3
 8005222:	2b64      	cmp	r3, #100	; 0x64
 8005224:	d901      	bls.n	800522a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005226:	2303      	movs	r3, #3
 8005228:	e1f3      	b.n	8005612 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800522a:	4b51      	ldr	r3, [pc, #324]	; (8005370 <HAL_RCC_OscConfig+0x240>)
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005232:	2b00      	cmp	r3, #0
 8005234:	d1f0      	bne.n	8005218 <HAL_RCC_OscConfig+0xe8>
 8005236:	e000      	b.n	800523a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005238:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f003 0302 	and.w	r3, r3, #2
 8005242:	2b00      	cmp	r3, #0
 8005244:	d063      	beq.n	800530e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005246:	4b4a      	ldr	r3, [pc, #296]	; (8005370 <HAL_RCC_OscConfig+0x240>)
 8005248:	689b      	ldr	r3, [r3, #8]
 800524a:	f003 030c 	and.w	r3, r3, #12
 800524e:	2b00      	cmp	r3, #0
 8005250:	d00b      	beq.n	800526a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005252:	4b47      	ldr	r3, [pc, #284]	; (8005370 <HAL_RCC_OscConfig+0x240>)
 8005254:	689b      	ldr	r3, [r3, #8]
 8005256:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800525a:	2b08      	cmp	r3, #8
 800525c:	d11c      	bne.n	8005298 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800525e:	4b44      	ldr	r3, [pc, #272]	; (8005370 <HAL_RCC_OscConfig+0x240>)
 8005260:	685b      	ldr	r3, [r3, #4]
 8005262:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005266:	2b00      	cmp	r3, #0
 8005268:	d116      	bne.n	8005298 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800526a:	4b41      	ldr	r3, [pc, #260]	; (8005370 <HAL_RCC_OscConfig+0x240>)
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f003 0302 	and.w	r3, r3, #2
 8005272:	2b00      	cmp	r3, #0
 8005274:	d005      	beq.n	8005282 <HAL_RCC_OscConfig+0x152>
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	68db      	ldr	r3, [r3, #12]
 800527a:	2b01      	cmp	r3, #1
 800527c:	d001      	beq.n	8005282 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800527e:	2301      	movs	r3, #1
 8005280:	e1c7      	b.n	8005612 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005282:	4b3b      	ldr	r3, [pc, #236]	; (8005370 <HAL_RCC_OscConfig+0x240>)
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	691b      	ldr	r3, [r3, #16]
 800528e:	00db      	lsls	r3, r3, #3
 8005290:	4937      	ldr	r1, [pc, #220]	; (8005370 <HAL_RCC_OscConfig+0x240>)
 8005292:	4313      	orrs	r3, r2
 8005294:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005296:	e03a      	b.n	800530e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	68db      	ldr	r3, [r3, #12]
 800529c:	2b00      	cmp	r3, #0
 800529e:	d020      	beq.n	80052e2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80052a0:	4b34      	ldr	r3, [pc, #208]	; (8005374 <HAL_RCC_OscConfig+0x244>)
 80052a2:	2201      	movs	r2, #1
 80052a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052a6:	f7fd f8ab 	bl	8002400 <HAL_GetTick>
 80052aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052ac:	e008      	b.n	80052c0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80052ae:	f7fd f8a7 	bl	8002400 <HAL_GetTick>
 80052b2:	4602      	mov	r2, r0
 80052b4:	693b      	ldr	r3, [r7, #16]
 80052b6:	1ad3      	subs	r3, r2, r3
 80052b8:	2b02      	cmp	r3, #2
 80052ba:	d901      	bls.n	80052c0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80052bc:	2303      	movs	r3, #3
 80052be:	e1a8      	b.n	8005612 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052c0:	4b2b      	ldr	r3, [pc, #172]	; (8005370 <HAL_RCC_OscConfig+0x240>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f003 0302 	and.w	r3, r3, #2
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d0f0      	beq.n	80052ae <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80052cc:	4b28      	ldr	r3, [pc, #160]	; (8005370 <HAL_RCC_OscConfig+0x240>)
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	691b      	ldr	r3, [r3, #16]
 80052d8:	00db      	lsls	r3, r3, #3
 80052da:	4925      	ldr	r1, [pc, #148]	; (8005370 <HAL_RCC_OscConfig+0x240>)
 80052dc:	4313      	orrs	r3, r2
 80052de:	600b      	str	r3, [r1, #0]
 80052e0:	e015      	b.n	800530e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80052e2:	4b24      	ldr	r3, [pc, #144]	; (8005374 <HAL_RCC_OscConfig+0x244>)
 80052e4:	2200      	movs	r2, #0
 80052e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052e8:	f7fd f88a 	bl	8002400 <HAL_GetTick>
 80052ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80052ee:	e008      	b.n	8005302 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80052f0:	f7fd f886 	bl	8002400 <HAL_GetTick>
 80052f4:	4602      	mov	r2, r0
 80052f6:	693b      	ldr	r3, [r7, #16]
 80052f8:	1ad3      	subs	r3, r2, r3
 80052fa:	2b02      	cmp	r3, #2
 80052fc:	d901      	bls.n	8005302 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80052fe:	2303      	movs	r3, #3
 8005300:	e187      	b.n	8005612 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005302:	4b1b      	ldr	r3, [pc, #108]	; (8005370 <HAL_RCC_OscConfig+0x240>)
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f003 0302 	and.w	r3, r3, #2
 800530a:	2b00      	cmp	r3, #0
 800530c:	d1f0      	bne.n	80052f0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f003 0308 	and.w	r3, r3, #8
 8005316:	2b00      	cmp	r3, #0
 8005318:	d036      	beq.n	8005388 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	695b      	ldr	r3, [r3, #20]
 800531e:	2b00      	cmp	r3, #0
 8005320:	d016      	beq.n	8005350 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005322:	4b15      	ldr	r3, [pc, #84]	; (8005378 <HAL_RCC_OscConfig+0x248>)
 8005324:	2201      	movs	r2, #1
 8005326:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005328:	f7fd f86a 	bl	8002400 <HAL_GetTick>
 800532c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800532e:	e008      	b.n	8005342 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005330:	f7fd f866 	bl	8002400 <HAL_GetTick>
 8005334:	4602      	mov	r2, r0
 8005336:	693b      	ldr	r3, [r7, #16]
 8005338:	1ad3      	subs	r3, r2, r3
 800533a:	2b02      	cmp	r3, #2
 800533c:	d901      	bls.n	8005342 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800533e:	2303      	movs	r3, #3
 8005340:	e167      	b.n	8005612 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005342:	4b0b      	ldr	r3, [pc, #44]	; (8005370 <HAL_RCC_OscConfig+0x240>)
 8005344:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005346:	f003 0302 	and.w	r3, r3, #2
 800534a:	2b00      	cmp	r3, #0
 800534c:	d0f0      	beq.n	8005330 <HAL_RCC_OscConfig+0x200>
 800534e:	e01b      	b.n	8005388 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005350:	4b09      	ldr	r3, [pc, #36]	; (8005378 <HAL_RCC_OscConfig+0x248>)
 8005352:	2200      	movs	r2, #0
 8005354:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005356:	f7fd f853 	bl	8002400 <HAL_GetTick>
 800535a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800535c:	e00e      	b.n	800537c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800535e:	f7fd f84f 	bl	8002400 <HAL_GetTick>
 8005362:	4602      	mov	r2, r0
 8005364:	693b      	ldr	r3, [r7, #16]
 8005366:	1ad3      	subs	r3, r2, r3
 8005368:	2b02      	cmp	r3, #2
 800536a:	d907      	bls.n	800537c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800536c:	2303      	movs	r3, #3
 800536e:	e150      	b.n	8005612 <HAL_RCC_OscConfig+0x4e2>
 8005370:	40023800 	.word	0x40023800
 8005374:	42470000 	.word	0x42470000
 8005378:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800537c:	4b88      	ldr	r3, [pc, #544]	; (80055a0 <HAL_RCC_OscConfig+0x470>)
 800537e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005380:	f003 0302 	and.w	r3, r3, #2
 8005384:	2b00      	cmp	r3, #0
 8005386:	d1ea      	bne.n	800535e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f003 0304 	and.w	r3, r3, #4
 8005390:	2b00      	cmp	r3, #0
 8005392:	f000 8097 	beq.w	80054c4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005396:	2300      	movs	r3, #0
 8005398:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800539a:	4b81      	ldr	r3, [pc, #516]	; (80055a0 <HAL_RCC_OscConfig+0x470>)
 800539c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800539e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d10f      	bne.n	80053c6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80053a6:	2300      	movs	r3, #0
 80053a8:	60bb      	str	r3, [r7, #8]
 80053aa:	4b7d      	ldr	r3, [pc, #500]	; (80055a0 <HAL_RCC_OscConfig+0x470>)
 80053ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053ae:	4a7c      	ldr	r2, [pc, #496]	; (80055a0 <HAL_RCC_OscConfig+0x470>)
 80053b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80053b4:	6413      	str	r3, [r2, #64]	; 0x40
 80053b6:	4b7a      	ldr	r3, [pc, #488]	; (80055a0 <HAL_RCC_OscConfig+0x470>)
 80053b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053be:	60bb      	str	r3, [r7, #8]
 80053c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80053c2:	2301      	movs	r3, #1
 80053c4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053c6:	4b77      	ldr	r3, [pc, #476]	; (80055a4 <HAL_RCC_OscConfig+0x474>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d118      	bne.n	8005404 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80053d2:	4b74      	ldr	r3, [pc, #464]	; (80055a4 <HAL_RCC_OscConfig+0x474>)
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	4a73      	ldr	r2, [pc, #460]	; (80055a4 <HAL_RCC_OscConfig+0x474>)
 80053d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80053dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80053de:	f7fd f80f 	bl	8002400 <HAL_GetTick>
 80053e2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053e4:	e008      	b.n	80053f8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053e6:	f7fd f80b 	bl	8002400 <HAL_GetTick>
 80053ea:	4602      	mov	r2, r0
 80053ec:	693b      	ldr	r3, [r7, #16]
 80053ee:	1ad3      	subs	r3, r2, r3
 80053f0:	2b02      	cmp	r3, #2
 80053f2:	d901      	bls.n	80053f8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80053f4:	2303      	movs	r3, #3
 80053f6:	e10c      	b.n	8005612 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053f8:	4b6a      	ldr	r3, [pc, #424]	; (80055a4 <HAL_RCC_OscConfig+0x474>)
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005400:	2b00      	cmp	r3, #0
 8005402:	d0f0      	beq.n	80053e6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	689b      	ldr	r3, [r3, #8]
 8005408:	2b01      	cmp	r3, #1
 800540a:	d106      	bne.n	800541a <HAL_RCC_OscConfig+0x2ea>
 800540c:	4b64      	ldr	r3, [pc, #400]	; (80055a0 <HAL_RCC_OscConfig+0x470>)
 800540e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005410:	4a63      	ldr	r2, [pc, #396]	; (80055a0 <HAL_RCC_OscConfig+0x470>)
 8005412:	f043 0301 	orr.w	r3, r3, #1
 8005416:	6713      	str	r3, [r2, #112]	; 0x70
 8005418:	e01c      	b.n	8005454 <HAL_RCC_OscConfig+0x324>
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	689b      	ldr	r3, [r3, #8]
 800541e:	2b05      	cmp	r3, #5
 8005420:	d10c      	bne.n	800543c <HAL_RCC_OscConfig+0x30c>
 8005422:	4b5f      	ldr	r3, [pc, #380]	; (80055a0 <HAL_RCC_OscConfig+0x470>)
 8005424:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005426:	4a5e      	ldr	r2, [pc, #376]	; (80055a0 <HAL_RCC_OscConfig+0x470>)
 8005428:	f043 0304 	orr.w	r3, r3, #4
 800542c:	6713      	str	r3, [r2, #112]	; 0x70
 800542e:	4b5c      	ldr	r3, [pc, #368]	; (80055a0 <HAL_RCC_OscConfig+0x470>)
 8005430:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005432:	4a5b      	ldr	r2, [pc, #364]	; (80055a0 <HAL_RCC_OscConfig+0x470>)
 8005434:	f043 0301 	orr.w	r3, r3, #1
 8005438:	6713      	str	r3, [r2, #112]	; 0x70
 800543a:	e00b      	b.n	8005454 <HAL_RCC_OscConfig+0x324>
 800543c:	4b58      	ldr	r3, [pc, #352]	; (80055a0 <HAL_RCC_OscConfig+0x470>)
 800543e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005440:	4a57      	ldr	r2, [pc, #348]	; (80055a0 <HAL_RCC_OscConfig+0x470>)
 8005442:	f023 0301 	bic.w	r3, r3, #1
 8005446:	6713      	str	r3, [r2, #112]	; 0x70
 8005448:	4b55      	ldr	r3, [pc, #340]	; (80055a0 <HAL_RCC_OscConfig+0x470>)
 800544a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800544c:	4a54      	ldr	r2, [pc, #336]	; (80055a0 <HAL_RCC_OscConfig+0x470>)
 800544e:	f023 0304 	bic.w	r3, r3, #4
 8005452:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	689b      	ldr	r3, [r3, #8]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d015      	beq.n	8005488 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800545c:	f7fc ffd0 	bl	8002400 <HAL_GetTick>
 8005460:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005462:	e00a      	b.n	800547a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005464:	f7fc ffcc 	bl	8002400 <HAL_GetTick>
 8005468:	4602      	mov	r2, r0
 800546a:	693b      	ldr	r3, [r7, #16]
 800546c:	1ad3      	subs	r3, r2, r3
 800546e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005472:	4293      	cmp	r3, r2
 8005474:	d901      	bls.n	800547a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005476:	2303      	movs	r3, #3
 8005478:	e0cb      	b.n	8005612 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800547a:	4b49      	ldr	r3, [pc, #292]	; (80055a0 <HAL_RCC_OscConfig+0x470>)
 800547c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800547e:	f003 0302 	and.w	r3, r3, #2
 8005482:	2b00      	cmp	r3, #0
 8005484:	d0ee      	beq.n	8005464 <HAL_RCC_OscConfig+0x334>
 8005486:	e014      	b.n	80054b2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005488:	f7fc ffba 	bl	8002400 <HAL_GetTick>
 800548c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800548e:	e00a      	b.n	80054a6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005490:	f7fc ffb6 	bl	8002400 <HAL_GetTick>
 8005494:	4602      	mov	r2, r0
 8005496:	693b      	ldr	r3, [r7, #16]
 8005498:	1ad3      	subs	r3, r2, r3
 800549a:	f241 3288 	movw	r2, #5000	; 0x1388
 800549e:	4293      	cmp	r3, r2
 80054a0:	d901      	bls.n	80054a6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80054a2:	2303      	movs	r3, #3
 80054a4:	e0b5      	b.n	8005612 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80054a6:	4b3e      	ldr	r3, [pc, #248]	; (80055a0 <HAL_RCC_OscConfig+0x470>)
 80054a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054aa:	f003 0302 	and.w	r3, r3, #2
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d1ee      	bne.n	8005490 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80054b2:	7dfb      	ldrb	r3, [r7, #23]
 80054b4:	2b01      	cmp	r3, #1
 80054b6:	d105      	bne.n	80054c4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80054b8:	4b39      	ldr	r3, [pc, #228]	; (80055a0 <HAL_RCC_OscConfig+0x470>)
 80054ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054bc:	4a38      	ldr	r2, [pc, #224]	; (80055a0 <HAL_RCC_OscConfig+0x470>)
 80054be:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80054c2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	699b      	ldr	r3, [r3, #24]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	f000 80a1 	beq.w	8005610 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80054ce:	4b34      	ldr	r3, [pc, #208]	; (80055a0 <HAL_RCC_OscConfig+0x470>)
 80054d0:	689b      	ldr	r3, [r3, #8]
 80054d2:	f003 030c 	and.w	r3, r3, #12
 80054d6:	2b08      	cmp	r3, #8
 80054d8:	d05c      	beq.n	8005594 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	699b      	ldr	r3, [r3, #24]
 80054de:	2b02      	cmp	r3, #2
 80054e0:	d141      	bne.n	8005566 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054e2:	4b31      	ldr	r3, [pc, #196]	; (80055a8 <HAL_RCC_OscConfig+0x478>)
 80054e4:	2200      	movs	r2, #0
 80054e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054e8:	f7fc ff8a 	bl	8002400 <HAL_GetTick>
 80054ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054ee:	e008      	b.n	8005502 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80054f0:	f7fc ff86 	bl	8002400 <HAL_GetTick>
 80054f4:	4602      	mov	r2, r0
 80054f6:	693b      	ldr	r3, [r7, #16]
 80054f8:	1ad3      	subs	r3, r2, r3
 80054fa:	2b02      	cmp	r3, #2
 80054fc:	d901      	bls.n	8005502 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80054fe:	2303      	movs	r3, #3
 8005500:	e087      	b.n	8005612 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005502:	4b27      	ldr	r3, [pc, #156]	; (80055a0 <HAL_RCC_OscConfig+0x470>)
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800550a:	2b00      	cmp	r3, #0
 800550c:	d1f0      	bne.n	80054f0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	69da      	ldr	r2, [r3, #28]
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6a1b      	ldr	r3, [r3, #32]
 8005516:	431a      	orrs	r2, r3
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800551c:	019b      	lsls	r3, r3, #6
 800551e:	431a      	orrs	r2, r3
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005524:	085b      	lsrs	r3, r3, #1
 8005526:	3b01      	subs	r3, #1
 8005528:	041b      	lsls	r3, r3, #16
 800552a:	431a      	orrs	r2, r3
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005530:	061b      	lsls	r3, r3, #24
 8005532:	491b      	ldr	r1, [pc, #108]	; (80055a0 <HAL_RCC_OscConfig+0x470>)
 8005534:	4313      	orrs	r3, r2
 8005536:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005538:	4b1b      	ldr	r3, [pc, #108]	; (80055a8 <HAL_RCC_OscConfig+0x478>)
 800553a:	2201      	movs	r2, #1
 800553c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800553e:	f7fc ff5f 	bl	8002400 <HAL_GetTick>
 8005542:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005544:	e008      	b.n	8005558 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005546:	f7fc ff5b 	bl	8002400 <HAL_GetTick>
 800554a:	4602      	mov	r2, r0
 800554c:	693b      	ldr	r3, [r7, #16]
 800554e:	1ad3      	subs	r3, r2, r3
 8005550:	2b02      	cmp	r3, #2
 8005552:	d901      	bls.n	8005558 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005554:	2303      	movs	r3, #3
 8005556:	e05c      	b.n	8005612 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005558:	4b11      	ldr	r3, [pc, #68]	; (80055a0 <HAL_RCC_OscConfig+0x470>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005560:	2b00      	cmp	r3, #0
 8005562:	d0f0      	beq.n	8005546 <HAL_RCC_OscConfig+0x416>
 8005564:	e054      	b.n	8005610 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005566:	4b10      	ldr	r3, [pc, #64]	; (80055a8 <HAL_RCC_OscConfig+0x478>)
 8005568:	2200      	movs	r2, #0
 800556a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800556c:	f7fc ff48 	bl	8002400 <HAL_GetTick>
 8005570:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005572:	e008      	b.n	8005586 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005574:	f7fc ff44 	bl	8002400 <HAL_GetTick>
 8005578:	4602      	mov	r2, r0
 800557a:	693b      	ldr	r3, [r7, #16]
 800557c:	1ad3      	subs	r3, r2, r3
 800557e:	2b02      	cmp	r3, #2
 8005580:	d901      	bls.n	8005586 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005582:	2303      	movs	r3, #3
 8005584:	e045      	b.n	8005612 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005586:	4b06      	ldr	r3, [pc, #24]	; (80055a0 <HAL_RCC_OscConfig+0x470>)
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800558e:	2b00      	cmp	r3, #0
 8005590:	d1f0      	bne.n	8005574 <HAL_RCC_OscConfig+0x444>
 8005592:	e03d      	b.n	8005610 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	699b      	ldr	r3, [r3, #24]
 8005598:	2b01      	cmp	r3, #1
 800559a:	d107      	bne.n	80055ac <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800559c:	2301      	movs	r3, #1
 800559e:	e038      	b.n	8005612 <HAL_RCC_OscConfig+0x4e2>
 80055a0:	40023800 	.word	0x40023800
 80055a4:	40007000 	.word	0x40007000
 80055a8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80055ac:	4b1b      	ldr	r3, [pc, #108]	; (800561c <HAL_RCC_OscConfig+0x4ec>)
 80055ae:	685b      	ldr	r3, [r3, #4]
 80055b0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	699b      	ldr	r3, [r3, #24]
 80055b6:	2b01      	cmp	r3, #1
 80055b8:	d028      	beq.n	800560c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80055c4:	429a      	cmp	r2, r3
 80055c6:	d121      	bne.n	800560c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80055d2:	429a      	cmp	r2, r3
 80055d4:	d11a      	bne.n	800560c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80055d6:	68fa      	ldr	r2, [r7, #12]
 80055d8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80055dc:	4013      	ands	r3, r2
 80055de:	687a      	ldr	r2, [r7, #4]
 80055e0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80055e2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80055e4:	4293      	cmp	r3, r2
 80055e6:	d111      	bne.n	800560c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055f2:	085b      	lsrs	r3, r3, #1
 80055f4:	3b01      	subs	r3, #1
 80055f6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80055f8:	429a      	cmp	r2, r3
 80055fa:	d107      	bne.n	800560c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005606:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005608:	429a      	cmp	r2, r3
 800560a:	d001      	beq.n	8005610 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800560c:	2301      	movs	r3, #1
 800560e:	e000      	b.n	8005612 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005610:	2300      	movs	r3, #0
}
 8005612:	4618      	mov	r0, r3
 8005614:	3718      	adds	r7, #24
 8005616:	46bd      	mov	sp, r7
 8005618:	bd80      	pop	{r7, pc}
 800561a:	bf00      	nop
 800561c:	40023800 	.word	0x40023800

08005620 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005620:	b580      	push	{r7, lr}
 8005622:	b084      	sub	sp, #16
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
 8005628:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2b00      	cmp	r3, #0
 800562e:	d101      	bne.n	8005634 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005630:	2301      	movs	r3, #1
 8005632:	e0cc      	b.n	80057ce <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005634:	4b68      	ldr	r3, [pc, #416]	; (80057d8 <HAL_RCC_ClockConfig+0x1b8>)
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f003 0307 	and.w	r3, r3, #7
 800563c:	683a      	ldr	r2, [r7, #0]
 800563e:	429a      	cmp	r2, r3
 8005640:	d90c      	bls.n	800565c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005642:	4b65      	ldr	r3, [pc, #404]	; (80057d8 <HAL_RCC_ClockConfig+0x1b8>)
 8005644:	683a      	ldr	r2, [r7, #0]
 8005646:	b2d2      	uxtb	r2, r2
 8005648:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800564a:	4b63      	ldr	r3, [pc, #396]	; (80057d8 <HAL_RCC_ClockConfig+0x1b8>)
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f003 0307 	and.w	r3, r3, #7
 8005652:	683a      	ldr	r2, [r7, #0]
 8005654:	429a      	cmp	r2, r3
 8005656:	d001      	beq.n	800565c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005658:	2301      	movs	r3, #1
 800565a:	e0b8      	b.n	80057ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f003 0302 	and.w	r3, r3, #2
 8005664:	2b00      	cmp	r3, #0
 8005666:	d020      	beq.n	80056aa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f003 0304 	and.w	r3, r3, #4
 8005670:	2b00      	cmp	r3, #0
 8005672:	d005      	beq.n	8005680 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005674:	4b59      	ldr	r3, [pc, #356]	; (80057dc <HAL_RCC_ClockConfig+0x1bc>)
 8005676:	689b      	ldr	r3, [r3, #8]
 8005678:	4a58      	ldr	r2, [pc, #352]	; (80057dc <HAL_RCC_ClockConfig+0x1bc>)
 800567a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800567e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f003 0308 	and.w	r3, r3, #8
 8005688:	2b00      	cmp	r3, #0
 800568a:	d005      	beq.n	8005698 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800568c:	4b53      	ldr	r3, [pc, #332]	; (80057dc <HAL_RCC_ClockConfig+0x1bc>)
 800568e:	689b      	ldr	r3, [r3, #8]
 8005690:	4a52      	ldr	r2, [pc, #328]	; (80057dc <HAL_RCC_ClockConfig+0x1bc>)
 8005692:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005696:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005698:	4b50      	ldr	r3, [pc, #320]	; (80057dc <HAL_RCC_ClockConfig+0x1bc>)
 800569a:	689b      	ldr	r3, [r3, #8]
 800569c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	689b      	ldr	r3, [r3, #8]
 80056a4:	494d      	ldr	r1, [pc, #308]	; (80057dc <HAL_RCC_ClockConfig+0x1bc>)
 80056a6:	4313      	orrs	r3, r2
 80056a8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f003 0301 	and.w	r3, r3, #1
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d044      	beq.n	8005740 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	685b      	ldr	r3, [r3, #4]
 80056ba:	2b01      	cmp	r3, #1
 80056bc:	d107      	bne.n	80056ce <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80056be:	4b47      	ldr	r3, [pc, #284]	; (80057dc <HAL_RCC_ClockConfig+0x1bc>)
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d119      	bne.n	80056fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056ca:	2301      	movs	r3, #1
 80056cc:	e07f      	b.n	80057ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	685b      	ldr	r3, [r3, #4]
 80056d2:	2b02      	cmp	r3, #2
 80056d4:	d003      	beq.n	80056de <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80056da:	2b03      	cmp	r3, #3
 80056dc:	d107      	bne.n	80056ee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80056de:	4b3f      	ldr	r3, [pc, #252]	; (80057dc <HAL_RCC_ClockConfig+0x1bc>)
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d109      	bne.n	80056fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056ea:	2301      	movs	r3, #1
 80056ec:	e06f      	b.n	80057ce <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056ee:	4b3b      	ldr	r3, [pc, #236]	; (80057dc <HAL_RCC_ClockConfig+0x1bc>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f003 0302 	and.w	r3, r3, #2
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d101      	bne.n	80056fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056fa:	2301      	movs	r3, #1
 80056fc:	e067      	b.n	80057ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80056fe:	4b37      	ldr	r3, [pc, #220]	; (80057dc <HAL_RCC_ClockConfig+0x1bc>)
 8005700:	689b      	ldr	r3, [r3, #8]
 8005702:	f023 0203 	bic.w	r2, r3, #3
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	685b      	ldr	r3, [r3, #4]
 800570a:	4934      	ldr	r1, [pc, #208]	; (80057dc <HAL_RCC_ClockConfig+0x1bc>)
 800570c:	4313      	orrs	r3, r2
 800570e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005710:	f7fc fe76 	bl	8002400 <HAL_GetTick>
 8005714:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005716:	e00a      	b.n	800572e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005718:	f7fc fe72 	bl	8002400 <HAL_GetTick>
 800571c:	4602      	mov	r2, r0
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	1ad3      	subs	r3, r2, r3
 8005722:	f241 3288 	movw	r2, #5000	; 0x1388
 8005726:	4293      	cmp	r3, r2
 8005728:	d901      	bls.n	800572e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800572a:	2303      	movs	r3, #3
 800572c:	e04f      	b.n	80057ce <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800572e:	4b2b      	ldr	r3, [pc, #172]	; (80057dc <HAL_RCC_ClockConfig+0x1bc>)
 8005730:	689b      	ldr	r3, [r3, #8]
 8005732:	f003 020c 	and.w	r2, r3, #12
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	685b      	ldr	r3, [r3, #4]
 800573a:	009b      	lsls	r3, r3, #2
 800573c:	429a      	cmp	r2, r3
 800573e:	d1eb      	bne.n	8005718 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005740:	4b25      	ldr	r3, [pc, #148]	; (80057d8 <HAL_RCC_ClockConfig+0x1b8>)
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f003 0307 	and.w	r3, r3, #7
 8005748:	683a      	ldr	r2, [r7, #0]
 800574a:	429a      	cmp	r2, r3
 800574c:	d20c      	bcs.n	8005768 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800574e:	4b22      	ldr	r3, [pc, #136]	; (80057d8 <HAL_RCC_ClockConfig+0x1b8>)
 8005750:	683a      	ldr	r2, [r7, #0]
 8005752:	b2d2      	uxtb	r2, r2
 8005754:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005756:	4b20      	ldr	r3, [pc, #128]	; (80057d8 <HAL_RCC_ClockConfig+0x1b8>)
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f003 0307 	and.w	r3, r3, #7
 800575e:	683a      	ldr	r2, [r7, #0]
 8005760:	429a      	cmp	r2, r3
 8005762:	d001      	beq.n	8005768 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005764:	2301      	movs	r3, #1
 8005766:	e032      	b.n	80057ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f003 0304 	and.w	r3, r3, #4
 8005770:	2b00      	cmp	r3, #0
 8005772:	d008      	beq.n	8005786 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005774:	4b19      	ldr	r3, [pc, #100]	; (80057dc <HAL_RCC_ClockConfig+0x1bc>)
 8005776:	689b      	ldr	r3, [r3, #8]
 8005778:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	68db      	ldr	r3, [r3, #12]
 8005780:	4916      	ldr	r1, [pc, #88]	; (80057dc <HAL_RCC_ClockConfig+0x1bc>)
 8005782:	4313      	orrs	r3, r2
 8005784:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f003 0308 	and.w	r3, r3, #8
 800578e:	2b00      	cmp	r3, #0
 8005790:	d009      	beq.n	80057a6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005792:	4b12      	ldr	r3, [pc, #72]	; (80057dc <HAL_RCC_ClockConfig+0x1bc>)
 8005794:	689b      	ldr	r3, [r3, #8]
 8005796:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	691b      	ldr	r3, [r3, #16]
 800579e:	00db      	lsls	r3, r3, #3
 80057a0:	490e      	ldr	r1, [pc, #56]	; (80057dc <HAL_RCC_ClockConfig+0x1bc>)
 80057a2:	4313      	orrs	r3, r2
 80057a4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80057a6:	f000 f821 	bl	80057ec <HAL_RCC_GetSysClockFreq>
 80057aa:	4602      	mov	r2, r0
 80057ac:	4b0b      	ldr	r3, [pc, #44]	; (80057dc <HAL_RCC_ClockConfig+0x1bc>)
 80057ae:	689b      	ldr	r3, [r3, #8]
 80057b0:	091b      	lsrs	r3, r3, #4
 80057b2:	f003 030f 	and.w	r3, r3, #15
 80057b6:	490a      	ldr	r1, [pc, #40]	; (80057e0 <HAL_RCC_ClockConfig+0x1c0>)
 80057b8:	5ccb      	ldrb	r3, [r1, r3]
 80057ba:	fa22 f303 	lsr.w	r3, r2, r3
 80057be:	4a09      	ldr	r2, [pc, #36]	; (80057e4 <HAL_RCC_ClockConfig+0x1c4>)
 80057c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80057c2:	4b09      	ldr	r3, [pc, #36]	; (80057e8 <HAL_RCC_ClockConfig+0x1c8>)
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	4618      	mov	r0, r3
 80057c8:	f7fc fdd6 	bl	8002378 <HAL_InitTick>

  return HAL_OK;
 80057cc:	2300      	movs	r3, #0
}
 80057ce:	4618      	mov	r0, r3
 80057d0:	3710      	adds	r7, #16
 80057d2:	46bd      	mov	sp, r7
 80057d4:	bd80      	pop	{r7, pc}
 80057d6:	bf00      	nop
 80057d8:	40023c00 	.word	0x40023c00
 80057dc:	40023800 	.word	0x40023800
 80057e0:	0800b43c 	.word	0x0800b43c
 80057e4:	20000000 	.word	0x20000000
 80057e8:	20000004 	.word	0x20000004

080057ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80057ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80057f0:	b094      	sub	sp, #80	; 0x50
 80057f2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80057f4:	2300      	movs	r3, #0
 80057f6:	647b      	str	r3, [r7, #68]	; 0x44
 80057f8:	2300      	movs	r3, #0
 80057fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80057fc:	2300      	movs	r3, #0
 80057fe:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005800:	2300      	movs	r3, #0
 8005802:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005804:	4b79      	ldr	r3, [pc, #484]	; (80059ec <HAL_RCC_GetSysClockFreq+0x200>)
 8005806:	689b      	ldr	r3, [r3, #8]
 8005808:	f003 030c 	and.w	r3, r3, #12
 800580c:	2b08      	cmp	r3, #8
 800580e:	d00d      	beq.n	800582c <HAL_RCC_GetSysClockFreq+0x40>
 8005810:	2b08      	cmp	r3, #8
 8005812:	f200 80e1 	bhi.w	80059d8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005816:	2b00      	cmp	r3, #0
 8005818:	d002      	beq.n	8005820 <HAL_RCC_GetSysClockFreq+0x34>
 800581a:	2b04      	cmp	r3, #4
 800581c:	d003      	beq.n	8005826 <HAL_RCC_GetSysClockFreq+0x3a>
 800581e:	e0db      	b.n	80059d8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005820:	4b73      	ldr	r3, [pc, #460]	; (80059f0 <HAL_RCC_GetSysClockFreq+0x204>)
 8005822:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8005824:	e0db      	b.n	80059de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005826:	4b73      	ldr	r3, [pc, #460]	; (80059f4 <HAL_RCC_GetSysClockFreq+0x208>)
 8005828:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800582a:	e0d8      	b.n	80059de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800582c:	4b6f      	ldr	r3, [pc, #444]	; (80059ec <HAL_RCC_GetSysClockFreq+0x200>)
 800582e:	685b      	ldr	r3, [r3, #4]
 8005830:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005834:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005836:	4b6d      	ldr	r3, [pc, #436]	; (80059ec <HAL_RCC_GetSysClockFreq+0x200>)
 8005838:	685b      	ldr	r3, [r3, #4]
 800583a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800583e:	2b00      	cmp	r3, #0
 8005840:	d063      	beq.n	800590a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005842:	4b6a      	ldr	r3, [pc, #424]	; (80059ec <HAL_RCC_GetSysClockFreq+0x200>)
 8005844:	685b      	ldr	r3, [r3, #4]
 8005846:	099b      	lsrs	r3, r3, #6
 8005848:	2200      	movs	r2, #0
 800584a:	63bb      	str	r3, [r7, #56]	; 0x38
 800584c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800584e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005850:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005854:	633b      	str	r3, [r7, #48]	; 0x30
 8005856:	2300      	movs	r3, #0
 8005858:	637b      	str	r3, [r7, #52]	; 0x34
 800585a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800585e:	4622      	mov	r2, r4
 8005860:	462b      	mov	r3, r5
 8005862:	f04f 0000 	mov.w	r0, #0
 8005866:	f04f 0100 	mov.w	r1, #0
 800586a:	0159      	lsls	r1, r3, #5
 800586c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005870:	0150      	lsls	r0, r2, #5
 8005872:	4602      	mov	r2, r0
 8005874:	460b      	mov	r3, r1
 8005876:	4621      	mov	r1, r4
 8005878:	1a51      	subs	r1, r2, r1
 800587a:	6139      	str	r1, [r7, #16]
 800587c:	4629      	mov	r1, r5
 800587e:	eb63 0301 	sbc.w	r3, r3, r1
 8005882:	617b      	str	r3, [r7, #20]
 8005884:	f04f 0200 	mov.w	r2, #0
 8005888:	f04f 0300 	mov.w	r3, #0
 800588c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005890:	4659      	mov	r1, fp
 8005892:	018b      	lsls	r3, r1, #6
 8005894:	4651      	mov	r1, sl
 8005896:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800589a:	4651      	mov	r1, sl
 800589c:	018a      	lsls	r2, r1, #6
 800589e:	4651      	mov	r1, sl
 80058a0:	ebb2 0801 	subs.w	r8, r2, r1
 80058a4:	4659      	mov	r1, fp
 80058a6:	eb63 0901 	sbc.w	r9, r3, r1
 80058aa:	f04f 0200 	mov.w	r2, #0
 80058ae:	f04f 0300 	mov.w	r3, #0
 80058b2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80058b6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80058ba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80058be:	4690      	mov	r8, r2
 80058c0:	4699      	mov	r9, r3
 80058c2:	4623      	mov	r3, r4
 80058c4:	eb18 0303 	adds.w	r3, r8, r3
 80058c8:	60bb      	str	r3, [r7, #8]
 80058ca:	462b      	mov	r3, r5
 80058cc:	eb49 0303 	adc.w	r3, r9, r3
 80058d0:	60fb      	str	r3, [r7, #12]
 80058d2:	f04f 0200 	mov.w	r2, #0
 80058d6:	f04f 0300 	mov.w	r3, #0
 80058da:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80058de:	4629      	mov	r1, r5
 80058e0:	024b      	lsls	r3, r1, #9
 80058e2:	4621      	mov	r1, r4
 80058e4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80058e8:	4621      	mov	r1, r4
 80058ea:	024a      	lsls	r2, r1, #9
 80058ec:	4610      	mov	r0, r2
 80058ee:	4619      	mov	r1, r3
 80058f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80058f2:	2200      	movs	r2, #0
 80058f4:	62bb      	str	r3, [r7, #40]	; 0x28
 80058f6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80058f8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80058fc:	f7fb f8b6 	bl	8000a6c <__aeabi_uldivmod>
 8005900:	4602      	mov	r2, r0
 8005902:	460b      	mov	r3, r1
 8005904:	4613      	mov	r3, r2
 8005906:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005908:	e058      	b.n	80059bc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800590a:	4b38      	ldr	r3, [pc, #224]	; (80059ec <HAL_RCC_GetSysClockFreq+0x200>)
 800590c:	685b      	ldr	r3, [r3, #4]
 800590e:	099b      	lsrs	r3, r3, #6
 8005910:	2200      	movs	r2, #0
 8005912:	4618      	mov	r0, r3
 8005914:	4611      	mov	r1, r2
 8005916:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800591a:	623b      	str	r3, [r7, #32]
 800591c:	2300      	movs	r3, #0
 800591e:	627b      	str	r3, [r7, #36]	; 0x24
 8005920:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005924:	4642      	mov	r2, r8
 8005926:	464b      	mov	r3, r9
 8005928:	f04f 0000 	mov.w	r0, #0
 800592c:	f04f 0100 	mov.w	r1, #0
 8005930:	0159      	lsls	r1, r3, #5
 8005932:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005936:	0150      	lsls	r0, r2, #5
 8005938:	4602      	mov	r2, r0
 800593a:	460b      	mov	r3, r1
 800593c:	4641      	mov	r1, r8
 800593e:	ebb2 0a01 	subs.w	sl, r2, r1
 8005942:	4649      	mov	r1, r9
 8005944:	eb63 0b01 	sbc.w	fp, r3, r1
 8005948:	f04f 0200 	mov.w	r2, #0
 800594c:	f04f 0300 	mov.w	r3, #0
 8005950:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005954:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005958:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800595c:	ebb2 040a 	subs.w	r4, r2, sl
 8005960:	eb63 050b 	sbc.w	r5, r3, fp
 8005964:	f04f 0200 	mov.w	r2, #0
 8005968:	f04f 0300 	mov.w	r3, #0
 800596c:	00eb      	lsls	r3, r5, #3
 800596e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005972:	00e2      	lsls	r2, r4, #3
 8005974:	4614      	mov	r4, r2
 8005976:	461d      	mov	r5, r3
 8005978:	4643      	mov	r3, r8
 800597a:	18e3      	adds	r3, r4, r3
 800597c:	603b      	str	r3, [r7, #0]
 800597e:	464b      	mov	r3, r9
 8005980:	eb45 0303 	adc.w	r3, r5, r3
 8005984:	607b      	str	r3, [r7, #4]
 8005986:	f04f 0200 	mov.w	r2, #0
 800598a:	f04f 0300 	mov.w	r3, #0
 800598e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005992:	4629      	mov	r1, r5
 8005994:	028b      	lsls	r3, r1, #10
 8005996:	4621      	mov	r1, r4
 8005998:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800599c:	4621      	mov	r1, r4
 800599e:	028a      	lsls	r2, r1, #10
 80059a0:	4610      	mov	r0, r2
 80059a2:	4619      	mov	r1, r3
 80059a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80059a6:	2200      	movs	r2, #0
 80059a8:	61bb      	str	r3, [r7, #24]
 80059aa:	61fa      	str	r2, [r7, #28]
 80059ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80059b0:	f7fb f85c 	bl	8000a6c <__aeabi_uldivmod>
 80059b4:	4602      	mov	r2, r0
 80059b6:	460b      	mov	r3, r1
 80059b8:	4613      	mov	r3, r2
 80059ba:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80059bc:	4b0b      	ldr	r3, [pc, #44]	; (80059ec <HAL_RCC_GetSysClockFreq+0x200>)
 80059be:	685b      	ldr	r3, [r3, #4]
 80059c0:	0c1b      	lsrs	r3, r3, #16
 80059c2:	f003 0303 	and.w	r3, r3, #3
 80059c6:	3301      	adds	r3, #1
 80059c8:	005b      	lsls	r3, r3, #1
 80059ca:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80059cc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80059ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80059d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80059d4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80059d6:	e002      	b.n	80059de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80059d8:	4b05      	ldr	r3, [pc, #20]	; (80059f0 <HAL_RCC_GetSysClockFreq+0x204>)
 80059da:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80059dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80059de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80059e0:	4618      	mov	r0, r3
 80059e2:	3750      	adds	r7, #80	; 0x50
 80059e4:	46bd      	mov	sp, r7
 80059e6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80059ea:	bf00      	nop
 80059ec:	40023800 	.word	0x40023800
 80059f0:	00f42400 	.word	0x00f42400
 80059f4:	007a1200 	.word	0x007a1200

080059f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80059f8:	b480      	push	{r7}
 80059fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80059fc:	4b03      	ldr	r3, [pc, #12]	; (8005a0c <HAL_RCC_GetHCLKFreq+0x14>)
 80059fe:	681b      	ldr	r3, [r3, #0]
}
 8005a00:	4618      	mov	r0, r3
 8005a02:	46bd      	mov	sp, r7
 8005a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a08:	4770      	bx	lr
 8005a0a:	bf00      	nop
 8005a0c:	20000000 	.word	0x20000000

08005a10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005a14:	f7ff fff0 	bl	80059f8 <HAL_RCC_GetHCLKFreq>
 8005a18:	4602      	mov	r2, r0
 8005a1a:	4b05      	ldr	r3, [pc, #20]	; (8005a30 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005a1c:	689b      	ldr	r3, [r3, #8]
 8005a1e:	0a9b      	lsrs	r3, r3, #10
 8005a20:	f003 0307 	and.w	r3, r3, #7
 8005a24:	4903      	ldr	r1, [pc, #12]	; (8005a34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005a26:	5ccb      	ldrb	r3, [r1, r3]
 8005a28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	bd80      	pop	{r7, pc}
 8005a30:	40023800 	.word	0x40023800
 8005a34:	0800b44c 	.word	0x0800b44c

08005a38 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005a38:	b580      	push	{r7, lr}
 8005a3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005a3c:	f7ff ffdc 	bl	80059f8 <HAL_RCC_GetHCLKFreq>
 8005a40:	4602      	mov	r2, r0
 8005a42:	4b05      	ldr	r3, [pc, #20]	; (8005a58 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005a44:	689b      	ldr	r3, [r3, #8]
 8005a46:	0b5b      	lsrs	r3, r3, #13
 8005a48:	f003 0307 	and.w	r3, r3, #7
 8005a4c:	4903      	ldr	r1, [pc, #12]	; (8005a5c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005a4e:	5ccb      	ldrb	r3, [r1, r3]
 8005a50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005a54:	4618      	mov	r0, r3
 8005a56:	bd80      	pop	{r7, pc}
 8005a58:	40023800 	.word	0x40023800
 8005a5c:	0800b44c 	.word	0x0800b44c

08005a60 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005a60:	b580      	push	{r7, lr}
 8005a62:	b082      	sub	sp, #8
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d101      	bne.n	8005a72 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005a6e:	2301      	movs	r3, #1
 8005a70:	e07b      	b.n	8005b6a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d108      	bne.n	8005a8c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	685b      	ldr	r3, [r3, #4]
 8005a7e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005a82:	d009      	beq.n	8005a98 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2200      	movs	r2, #0
 8005a88:	61da      	str	r2, [r3, #28]
 8005a8a:	e005      	b.n	8005a98 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2200      	movs	r2, #0
 8005a90:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2200      	movs	r2, #0
 8005a96:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005aa4:	b2db      	uxtb	r3, r3
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d106      	bne.n	8005ab8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2200      	movs	r2, #0
 8005aae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005ab2:	6878      	ldr	r0, [r7, #4]
 8005ab4:	f7fc fa7e 	bl	8001fb4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2202      	movs	r2, #2
 8005abc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	681a      	ldr	r2, [r3, #0]
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ace:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	685b      	ldr	r3, [r3, #4]
 8005ad4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	689b      	ldr	r3, [r3, #8]
 8005adc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005ae0:	431a      	orrs	r2, r3
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	68db      	ldr	r3, [r3, #12]
 8005ae6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005aea:	431a      	orrs	r2, r3
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	691b      	ldr	r3, [r3, #16]
 8005af0:	f003 0302 	and.w	r3, r3, #2
 8005af4:	431a      	orrs	r2, r3
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	695b      	ldr	r3, [r3, #20]
 8005afa:	f003 0301 	and.w	r3, r3, #1
 8005afe:	431a      	orrs	r2, r3
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	699b      	ldr	r3, [r3, #24]
 8005b04:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005b08:	431a      	orrs	r2, r3
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	69db      	ldr	r3, [r3, #28]
 8005b0e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005b12:	431a      	orrs	r2, r3
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	6a1b      	ldr	r3, [r3, #32]
 8005b18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b1c:	ea42 0103 	orr.w	r1, r2, r3
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b24:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	430a      	orrs	r2, r1
 8005b2e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	699b      	ldr	r3, [r3, #24]
 8005b34:	0c1b      	lsrs	r3, r3, #16
 8005b36:	f003 0104 	and.w	r1, r3, #4
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b3e:	f003 0210 	and.w	r2, r3, #16
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	430a      	orrs	r2, r1
 8005b48:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	69da      	ldr	r2, [r3, #28]
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005b58:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2201      	movs	r2, #1
 8005b64:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005b68:	2300      	movs	r3, #0
}
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	3708      	adds	r7, #8
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	bd80      	pop	{r7, pc}

08005b72 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b72:	b580      	push	{r7, lr}
 8005b74:	b088      	sub	sp, #32
 8005b76:	af00      	add	r7, sp, #0
 8005b78:	60f8      	str	r0, [r7, #12]
 8005b7a:	60b9      	str	r1, [r7, #8]
 8005b7c:	603b      	str	r3, [r7, #0]
 8005b7e:	4613      	mov	r3, r2
 8005b80:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005b82:	2300      	movs	r3, #0
 8005b84:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005b8c:	2b01      	cmp	r3, #1
 8005b8e:	d101      	bne.n	8005b94 <HAL_SPI_Transmit+0x22>
 8005b90:	2302      	movs	r3, #2
 8005b92:	e126      	b.n	8005de2 <HAL_SPI_Transmit+0x270>
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	2201      	movs	r2, #1
 8005b98:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005b9c:	f7fc fc30 	bl	8002400 <HAL_GetTick>
 8005ba0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005ba2:	88fb      	ldrh	r3, [r7, #6]
 8005ba4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005bac:	b2db      	uxtb	r3, r3
 8005bae:	2b01      	cmp	r3, #1
 8005bb0:	d002      	beq.n	8005bb8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005bb2:	2302      	movs	r3, #2
 8005bb4:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005bb6:	e10b      	b.n	8005dd0 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005bb8:	68bb      	ldr	r3, [r7, #8]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d002      	beq.n	8005bc4 <HAL_SPI_Transmit+0x52>
 8005bbe:	88fb      	ldrh	r3, [r7, #6]
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d102      	bne.n	8005bca <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005bc4:	2301      	movs	r3, #1
 8005bc6:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005bc8:	e102      	b.n	8005dd0 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	2203      	movs	r2, #3
 8005bce:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	2200      	movs	r2, #0
 8005bd6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	68ba      	ldr	r2, [r7, #8]
 8005bdc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	88fa      	ldrh	r2, [r7, #6]
 8005be2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	88fa      	ldrh	r2, [r7, #6]
 8005be8:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	2200      	movs	r2, #0
 8005bee:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	2200      	movs	r2, #0
 8005bf4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	2200      	movs	r2, #0
 8005c00:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	2200      	movs	r2, #0
 8005c06:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	689b      	ldr	r3, [r3, #8]
 8005c0c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005c10:	d10f      	bne.n	8005c32 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	681a      	ldr	r2, [r3, #0]
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c20:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	681a      	ldr	r2, [r3, #0]
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005c30:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c3c:	2b40      	cmp	r3, #64	; 0x40
 8005c3e:	d007      	beq.n	8005c50 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	681a      	ldr	r2, [r3, #0]
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005c4e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	68db      	ldr	r3, [r3, #12]
 8005c54:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c58:	d14b      	bne.n	8005cf2 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	685b      	ldr	r3, [r3, #4]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d002      	beq.n	8005c68 <HAL_SPI_Transmit+0xf6>
 8005c62:	8afb      	ldrh	r3, [r7, #22]
 8005c64:	2b01      	cmp	r3, #1
 8005c66:	d13e      	bne.n	8005ce6 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c6c:	881a      	ldrh	r2, [r3, #0]
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c78:	1c9a      	adds	r2, r3, #2
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c82:	b29b      	uxth	r3, r3
 8005c84:	3b01      	subs	r3, #1
 8005c86:	b29a      	uxth	r2, r3
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005c8c:	e02b      	b.n	8005ce6 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	689b      	ldr	r3, [r3, #8]
 8005c94:	f003 0302 	and.w	r3, r3, #2
 8005c98:	2b02      	cmp	r3, #2
 8005c9a:	d112      	bne.n	8005cc2 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ca0:	881a      	ldrh	r2, [r3, #0]
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cac:	1c9a      	adds	r2, r3, #2
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005cb6:	b29b      	uxth	r3, r3
 8005cb8:	3b01      	subs	r3, #1
 8005cba:	b29a      	uxth	r2, r3
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	86da      	strh	r2, [r3, #54]	; 0x36
 8005cc0:	e011      	b.n	8005ce6 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005cc2:	f7fc fb9d 	bl	8002400 <HAL_GetTick>
 8005cc6:	4602      	mov	r2, r0
 8005cc8:	69bb      	ldr	r3, [r7, #24]
 8005cca:	1ad3      	subs	r3, r2, r3
 8005ccc:	683a      	ldr	r2, [r7, #0]
 8005cce:	429a      	cmp	r2, r3
 8005cd0:	d803      	bhi.n	8005cda <HAL_SPI_Transmit+0x168>
 8005cd2:	683b      	ldr	r3, [r7, #0]
 8005cd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cd8:	d102      	bne.n	8005ce0 <HAL_SPI_Transmit+0x16e>
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d102      	bne.n	8005ce6 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005ce0:	2303      	movs	r3, #3
 8005ce2:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005ce4:	e074      	b.n	8005dd0 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005cea:	b29b      	uxth	r3, r3
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d1ce      	bne.n	8005c8e <HAL_SPI_Transmit+0x11c>
 8005cf0:	e04c      	b.n	8005d8c <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	685b      	ldr	r3, [r3, #4]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d002      	beq.n	8005d00 <HAL_SPI_Transmit+0x18e>
 8005cfa:	8afb      	ldrh	r3, [r7, #22]
 8005cfc:	2b01      	cmp	r3, #1
 8005cfe:	d140      	bne.n	8005d82 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	330c      	adds	r3, #12
 8005d0a:	7812      	ldrb	r2, [r2, #0]
 8005d0c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d12:	1c5a      	adds	r2, r3, #1
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d1c:	b29b      	uxth	r3, r3
 8005d1e:	3b01      	subs	r3, #1
 8005d20:	b29a      	uxth	r2, r3
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005d26:	e02c      	b.n	8005d82 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	689b      	ldr	r3, [r3, #8]
 8005d2e:	f003 0302 	and.w	r3, r3, #2
 8005d32:	2b02      	cmp	r3, #2
 8005d34:	d113      	bne.n	8005d5e <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	330c      	adds	r3, #12
 8005d40:	7812      	ldrb	r2, [r2, #0]
 8005d42:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d48:	1c5a      	adds	r2, r3, #1
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d52:	b29b      	uxth	r3, r3
 8005d54:	3b01      	subs	r3, #1
 8005d56:	b29a      	uxth	r2, r3
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	86da      	strh	r2, [r3, #54]	; 0x36
 8005d5c:	e011      	b.n	8005d82 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005d5e:	f7fc fb4f 	bl	8002400 <HAL_GetTick>
 8005d62:	4602      	mov	r2, r0
 8005d64:	69bb      	ldr	r3, [r7, #24]
 8005d66:	1ad3      	subs	r3, r2, r3
 8005d68:	683a      	ldr	r2, [r7, #0]
 8005d6a:	429a      	cmp	r2, r3
 8005d6c:	d803      	bhi.n	8005d76 <HAL_SPI_Transmit+0x204>
 8005d6e:	683b      	ldr	r3, [r7, #0]
 8005d70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d74:	d102      	bne.n	8005d7c <HAL_SPI_Transmit+0x20a>
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d102      	bne.n	8005d82 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8005d7c:	2303      	movs	r3, #3
 8005d7e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005d80:	e026      	b.n	8005dd0 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d86:	b29b      	uxth	r3, r3
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d1cd      	bne.n	8005d28 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005d8c:	69ba      	ldr	r2, [r7, #24]
 8005d8e:	6839      	ldr	r1, [r7, #0]
 8005d90:	68f8      	ldr	r0, [r7, #12]
 8005d92:	f000 fbcb 	bl	800652c <SPI_EndRxTxTransaction>
 8005d96:	4603      	mov	r3, r0
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d002      	beq.n	8005da2 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	2220      	movs	r2, #32
 8005da0:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	689b      	ldr	r3, [r3, #8]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d10a      	bne.n	8005dc0 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005daa:	2300      	movs	r3, #0
 8005dac:	613b      	str	r3, [r7, #16]
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	68db      	ldr	r3, [r3, #12]
 8005db4:	613b      	str	r3, [r7, #16]
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	689b      	ldr	r3, [r3, #8]
 8005dbc:	613b      	str	r3, [r7, #16]
 8005dbe:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d002      	beq.n	8005dce <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8005dc8:	2301      	movs	r3, #1
 8005dca:	77fb      	strb	r3, [r7, #31]
 8005dcc:	e000      	b.n	8005dd0 <HAL_SPI_Transmit+0x25e>
  }

error:
 8005dce:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	2201      	movs	r2, #1
 8005dd4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	2200      	movs	r2, #0
 8005ddc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005de0:	7ffb      	ldrb	r3, [r7, #31]
}
 8005de2:	4618      	mov	r0, r3
 8005de4:	3720      	adds	r7, #32
 8005de6:	46bd      	mov	sp, r7
 8005de8:	bd80      	pop	{r7, pc}

08005dea <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005dea:	b580      	push	{r7, lr}
 8005dec:	b088      	sub	sp, #32
 8005dee:	af02      	add	r7, sp, #8
 8005df0:	60f8      	str	r0, [r7, #12]
 8005df2:	60b9      	str	r1, [r7, #8]
 8005df4:	603b      	str	r3, [r7, #0]
 8005df6:	4613      	mov	r3, r2
 8005df8:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005dfa:	2300      	movs	r3, #0
 8005dfc:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	685b      	ldr	r3, [r3, #4]
 8005e02:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005e06:	d112      	bne.n	8005e2e <HAL_SPI_Receive+0x44>
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	689b      	ldr	r3, [r3, #8]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d10e      	bne.n	8005e2e <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	2204      	movs	r2, #4
 8005e14:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005e18:	88fa      	ldrh	r2, [r7, #6]
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	9300      	str	r3, [sp, #0]
 8005e1e:	4613      	mov	r3, r2
 8005e20:	68ba      	ldr	r2, [r7, #8]
 8005e22:	68b9      	ldr	r1, [r7, #8]
 8005e24:	68f8      	ldr	r0, [r7, #12]
 8005e26:	f000 f8f1 	bl	800600c <HAL_SPI_TransmitReceive>
 8005e2a:	4603      	mov	r3, r0
 8005e2c:	e0ea      	b.n	8006004 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005e34:	2b01      	cmp	r3, #1
 8005e36:	d101      	bne.n	8005e3c <HAL_SPI_Receive+0x52>
 8005e38:	2302      	movs	r3, #2
 8005e3a:	e0e3      	b.n	8006004 <HAL_SPI_Receive+0x21a>
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	2201      	movs	r2, #1
 8005e40:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005e44:	f7fc fadc 	bl	8002400 <HAL_GetTick>
 8005e48:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005e50:	b2db      	uxtb	r3, r3
 8005e52:	2b01      	cmp	r3, #1
 8005e54:	d002      	beq.n	8005e5c <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8005e56:	2302      	movs	r3, #2
 8005e58:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005e5a:	e0ca      	b.n	8005ff2 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8005e5c:	68bb      	ldr	r3, [r7, #8]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d002      	beq.n	8005e68 <HAL_SPI_Receive+0x7e>
 8005e62:	88fb      	ldrh	r3, [r7, #6]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d102      	bne.n	8005e6e <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005e68:	2301      	movs	r3, #1
 8005e6a:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005e6c:	e0c1      	b.n	8005ff2 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	2204      	movs	r2, #4
 8005e72:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	2200      	movs	r2, #0
 8005e7a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	68ba      	ldr	r2, [r7, #8]
 8005e80:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	88fa      	ldrh	r2, [r7, #6]
 8005e86:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	88fa      	ldrh	r2, [r7, #6]
 8005e8c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	2200      	movs	r2, #0
 8005e92:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	2200      	movs	r2, #0
 8005e98:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	689b      	ldr	r3, [r3, #8]
 8005eb0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005eb4:	d10f      	bne.n	8005ed6 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	681a      	ldr	r2, [r3, #0]
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ec4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	681a      	ldr	r2, [r3, #0]
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005ed4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ee0:	2b40      	cmp	r3, #64	; 0x40
 8005ee2:	d007      	beq.n	8005ef4 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	681a      	ldr	r2, [r3, #0]
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005ef2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	68db      	ldr	r3, [r3, #12]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d162      	bne.n	8005fc2 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005efc:	e02e      	b.n	8005f5c <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	689b      	ldr	r3, [r3, #8]
 8005f04:	f003 0301 	and.w	r3, r3, #1
 8005f08:	2b01      	cmp	r3, #1
 8005f0a:	d115      	bne.n	8005f38 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f103 020c 	add.w	r2, r3, #12
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f18:	7812      	ldrb	r2, [r2, #0]
 8005f1a:	b2d2      	uxtb	r2, r2
 8005f1c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f22:	1c5a      	adds	r2, r3, #1
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f2c:	b29b      	uxth	r3, r3
 8005f2e:	3b01      	subs	r3, #1
 8005f30:	b29a      	uxth	r2, r3
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005f36:	e011      	b.n	8005f5c <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005f38:	f7fc fa62 	bl	8002400 <HAL_GetTick>
 8005f3c:	4602      	mov	r2, r0
 8005f3e:	693b      	ldr	r3, [r7, #16]
 8005f40:	1ad3      	subs	r3, r2, r3
 8005f42:	683a      	ldr	r2, [r7, #0]
 8005f44:	429a      	cmp	r2, r3
 8005f46:	d803      	bhi.n	8005f50 <HAL_SPI_Receive+0x166>
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f4e:	d102      	bne.n	8005f56 <HAL_SPI_Receive+0x16c>
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d102      	bne.n	8005f5c <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8005f56:	2303      	movs	r3, #3
 8005f58:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005f5a:	e04a      	b.n	8005ff2 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f60:	b29b      	uxth	r3, r3
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d1cb      	bne.n	8005efe <HAL_SPI_Receive+0x114>
 8005f66:	e031      	b.n	8005fcc <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	689b      	ldr	r3, [r3, #8]
 8005f6e:	f003 0301 	and.w	r3, r3, #1
 8005f72:	2b01      	cmp	r3, #1
 8005f74:	d113      	bne.n	8005f9e <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	68da      	ldr	r2, [r3, #12]
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f80:	b292      	uxth	r2, r2
 8005f82:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f88:	1c9a      	adds	r2, r3, #2
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f92:	b29b      	uxth	r3, r3
 8005f94:	3b01      	subs	r3, #1
 8005f96:	b29a      	uxth	r2, r3
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005f9c:	e011      	b.n	8005fc2 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005f9e:	f7fc fa2f 	bl	8002400 <HAL_GetTick>
 8005fa2:	4602      	mov	r2, r0
 8005fa4:	693b      	ldr	r3, [r7, #16]
 8005fa6:	1ad3      	subs	r3, r2, r3
 8005fa8:	683a      	ldr	r2, [r7, #0]
 8005faa:	429a      	cmp	r2, r3
 8005fac:	d803      	bhi.n	8005fb6 <HAL_SPI_Receive+0x1cc>
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fb4:	d102      	bne.n	8005fbc <HAL_SPI_Receive+0x1d2>
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d102      	bne.n	8005fc2 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8005fbc:	2303      	movs	r3, #3
 8005fbe:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005fc0:	e017      	b.n	8005ff2 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005fc6:	b29b      	uxth	r3, r3
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d1cd      	bne.n	8005f68 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005fcc:	693a      	ldr	r2, [r7, #16]
 8005fce:	6839      	ldr	r1, [r7, #0]
 8005fd0:	68f8      	ldr	r0, [r7, #12]
 8005fd2:	f000 fa45 	bl	8006460 <SPI_EndRxTransaction>
 8005fd6:	4603      	mov	r3, r0
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d002      	beq.n	8005fe2 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	2220      	movs	r2, #32
 8005fe0:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d002      	beq.n	8005ff0 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8005fea:	2301      	movs	r3, #1
 8005fec:	75fb      	strb	r3, [r7, #23]
 8005fee:	e000      	b.n	8005ff2 <HAL_SPI_Receive+0x208>
  }

error :
 8005ff0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	2201      	movs	r2, #1
 8005ff6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006002:	7dfb      	ldrb	r3, [r7, #23]
}
 8006004:	4618      	mov	r0, r3
 8006006:	3718      	adds	r7, #24
 8006008:	46bd      	mov	sp, r7
 800600a:	bd80      	pop	{r7, pc}

0800600c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b08c      	sub	sp, #48	; 0x30
 8006010:	af00      	add	r7, sp, #0
 8006012:	60f8      	str	r0, [r7, #12]
 8006014:	60b9      	str	r1, [r7, #8]
 8006016:	607a      	str	r2, [r7, #4]
 8006018:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800601a:	2301      	movs	r3, #1
 800601c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800601e:	2300      	movs	r3, #0
 8006020:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800602a:	2b01      	cmp	r3, #1
 800602c:	d101      	bne.n	8006032 <HAL_SPI_TransmitReceive+0x26>
 800602e:	2302      	movs	r3, #2
 8006030:	e18a      	b.n	8006348 <HAL_SPI_TransmitReceive+0x33c>
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	2201      	movs	r2, #1
 8006036:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800603a:	f7fc f9e1 	bl	8002400 <HAL_GetTick>
 800603e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006046:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	685b      	ldr	r3, [r3, #4]
 800604e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006050:	887b      	ldrh	r3, [r7, #2]
 8006052:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006054:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006058:	2b01      	cmp	r3, #1
 800605a:	d00f      	beq.n	800607c <HAL_SPI_TransmitReceive+0x70>
 800605c:	69fb      	ldr	r3, [r7, #28]
 800605e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006062:	d107      	bne.n	8006074 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	689b      	ldr	r3, [r3, #8]
 8006068:	2b00      	cmp	r3, #0
 800606a:	d103      	bne.n	8006074 <HAL_SPI_TransmitReceive+0x68>
 800606c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006070:	2b04      	cmp	r3, #4
 8006072:	d003      	beq.n	800607c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8006074:	2302      	movs	r3, #2
 8006076:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800607a:	e15b      	b.n	8006334 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800607c:	68bb      	ldr	r3, [r7, #8]
 800607e:	2b00      	cmp	r3, #0
 8006080:	d005      	beq.n	800608e <HAL_SPI_TransmitReceive+0x82>
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	2b00      	cmp	r3, #0
 8006086:	d002      	beq.n	800608e <HAL_SPI_TransmitReceive+0x82>
 8006088:	887b      	ldrh	r3, [r7, #2]
 800608a:	2b00      	cmp	r3, #0
 800608c:	d103      	bne.n	8006096 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800608e:	2301      	movs	r3, #1
 8006090:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006094:	e14e      	b.n	8006334 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800609c:	b2db      	uxtb	r3, r3
 800609e:	2b04      	cmp	r3, #4
 80060a0:	d003      	beq.n	80060aa <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	2205      	movs	r2, #5
 80060a6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	2200      	movs	r2, #0
 80060ae:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	687a      	ldr	r2, [r7, #4]
 80060b4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	887a      	ldrh	r2, [r7, #2]
 80060ba:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	887a      	ldrh	r2, [r7, #2]
 80060c0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	68ba      	ldr	r2, [r7, #8]
 80060c6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	887a      	ldrh	r2, [r7, #2]
 80060cc:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	887a      	ldrh	r2, [r7, #2]
 80060d2:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	2200      	movs	r2, #0
 80060d8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	2200      	movs	r2, #0
 80060de:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060ea:	2b40      	cmp	r3, #64	; 0x40
 80060ec:	d007      	beq.n	80060fe <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	681a      	ldr	r2, [r3, #0]
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80060fc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	68db      	ldr	r3, [r3, #12]
 8006102:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006106:	d178      	bne.n	80061fa <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	685b      	ldr	r3, [r3, #4]
 800610c:	2b00      	cmp	r3, #0
 800610e:	d002      	beq.n	8006116 <HAL_SPI_TransmitReceive+0x10a>
 8006110:	8b7b      	ldrh	r3, [r7, #26]
 8006112:	2b01      	cmp	r3, #1
 8006114:	d166      	bne.n	80061e4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800611a:	881a      	ldrh	r2, [r3, #0]
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006126:	1c9a      	adds	r2, r3, #2
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006130:	b29b      	uxth	r3, r3
 8006132:	3b01      	subs	r3, #1
 8006134:	b29a      	uxth	r2, r3
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800613a:	e053      	b.n	80061e4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	689b      	ldr	r3, [r3, #8]
 8006142:	f003 0302 	and.w	r3, r3, #2
 8006146:	2b02      	cmp	r3, #2
 8006148:	d11b      	bne.n	8006182 <HAL_SPI_TransmitReceive+0x176>
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800614e:	b29b      	uxth	r3, r3
 8006150:	2b00      	cmp	r3, #0
 8006152:	d016      	beq.n	8006182 <HAL_SPI_TransmitReceive+0x176>
 8006154:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006156:	2b01      	cmp	r3, #1
 8006158:	d113      	bne.n	8006182 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800615e:	881a      	ldrh	r2, [r3, #0]
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800616a:	1c9a      	adds	r2, r3, #2
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006174:	b29b      	uxth	r3, r3
 8006176:	3b01      	subs	r3, #1
 8006178:	b29a      	uxth	r2, r3
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800617e:	2300      	movs	r3, #0
 8006180:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	689b      	ldr	r3, [r3, #8]
 8006188:	f003 0301 	and.w	r3, r3, #1
 800618c:	2b01      	cmp	r3, #1
 800618e:	d119      	bne.n	80061c4 <HAL_SPI_TransmitReceive+0x1b8>
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006194:	b29b      	uxth	r3, r3
 8006196:	2b00      	cmp	r3, #0
 8006198:	d014      	beq.n	80061c4 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	68da      	ldr	r2, [r3, #12]
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061a4:	b292      	uxth	r2, r2
 80061a6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061ac:	1c9a      	adds	r2, r3, #2
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80061b6:	b29b      	uxth	r3, r3
 80061b8:	3b01      	subs	r3, #1
 80061ba:	b29a      	uxth	r2, r3
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80061c0:	2301      	movs	r3, #1
 80061c2:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80061c4:	f7fc f91c 	bl	8002400 <HAL_GetTick>
 80061c8:	4602      	mov	r2, r0
 80061ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061cc:	1ad3      	subs	r3, r2, r3
 80061ce:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80061d0:	429a      	cmp	r2, r3
 80061d2:	d807      	bhi.n	80061e4 <HAL_SPI_TransmitReceive+0x1d8>
 80061d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061da:	d003      	beq.n	80061e4 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80061dc:	2303      	movs	r3, #3
 80061de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80061e2:	e0a7      	b.n	8006334 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80061e8:	b29b      	uxth	r3, r3
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d1a6      	bne.n	800613c <HAL_SPI_TransmitReceive+0x130>
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80061f2:	b29b      	uxth	r3, r3
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d1a1      	bne.n	800613c <HAL_SPI_TransmitReceive+0x130>
 80061f8:	e07c      	b.n	80062f4 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	685b      	ldr	r3, [r3, #4]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d002      	beq.n	8006208 <HAL_SPI_TransmitReceive+0x1fc>
 8006202:	8b7b      	ldrh	r3, [r7, #26]
 8006204:	2b01      	cmp	r3, #1
 8006206:	d16b      	bne.n	80062e0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	330c      	adds	r3, #12
 8006212:	7812      	ldrb	r2, [r2, #0]
 8006214:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800621a:	1c5a      	adds	r2, r3, #1
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006224:	b29b      	uxth	r3, r3
 8006226:	3b01      	subs	r3, #1
 8006228:	b29a      	uxth	r2, r3
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800622e:	e057      	b.n	80062e0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	689b      	ldr	r3, [r3, #8]
 8006236:	f003 0302 	and.w	r3, r3, #2
 800623a:	2b02      	cmp	r3, #2
 800623c:	d11c      	bne.n	8006278 <HAL_SPI_TransmitReceive+0x26c>
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006242:	b29b      	uxth	r3, r3
 8006244:	2b00      	cmp	r3, #0
 8006246:	d017      	beq.n	8006278 <HAL_SPI_TransmitReceive+0x26c>
 8006248:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800624a:	2b01      	cmp	r3, #1
 800624c:	d114      	bne.n	8006278 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	330c      	adds	r3, #12
 8006258:	7812      	ldrb	r2, [r2, #0]
 800625a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006260:	1c5a      	adds	r2, r3, #1
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800626a:	b29b      	uxth	r3, r3
 800626c:	3b01      	subs	r3, #1
 800626e:	b29a      	uxth	r2, r3
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006274:	2300      	movs	r3, #0
 8006276:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	689b      	ldr	r3, [r3, #8]
 800627e:	f003 0301 	and.w	r3, r3, #1
 8006282:	2b01      	cmp	r3, #1
 8006284:	d119      	bne.n	80062ba <HAL_SPI_TransmitReceive+0x2ae>
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800628a:	b29b      	uxth	r3, r3
 800628c:	2b00      	cmp	r3, #0
 800628e:	d014      	beq.n	80062ba <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	68da      	ldr	r2, [r3, #12]
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800629a:	b2d2      	uxtb	r2, r2
 800629c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062a2:	1c5a      	adds	r2, r3, #1
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80062ac:	b29b      	uxth	r3, r3
 80062ae:	3b01      	subs	r3, #1
 80062b0:	b29a      	uxth	r2, r3
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80062b6:	2301      	movs	r3, #1
 80062b8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80062ba:	f7fc f8a1 	bl	8002400 <HAL_GetTick>
 80062be:	4602      	mov	r2, r0
 80062c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062c2:	1ad3      	subs	r3, r2, r3
 80062c4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80062c6:	429a      	cmp	r2, r3
 80062c8:	d803      	bhi.n	80062d2 <HAL_SPI_TransmitReceive+0x2c6>
 80062ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062d0:	d102      	bne.n	80062d8 <HAL_SPI_TransmitReceive+0x2cc>
 80062d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d103      	bne.n	80062e0 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80062d8:	2303      	movs	r3, #3
 80062da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80062de:	e029      	b.n	8006334 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80062e4:	b29b      	uxth	r3, r3
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d1a2      	bne.n	8006230 <HAL_SPI_TransmitReceive+0x224>
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80062ee:	b29b      	uxth	r3, r3
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d19d      	bne.n	8006230 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80062f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80062f6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80062f8:	68f8      	ldr	r0, [r7, #12]
 80062fa:	f000 f917 	bl	800652c <SPI_EndRxTxTransaction>
 80062fe:	4603      	mov	r3, r0
 8006300:	2b00      	cmp	r3, #0
 8006302:	d006      	beq.n	8006312 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8006304:	2301      	movs	r3, #1
 8006306:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	2220      	movs	r2, #32
 800630e:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006310:	e010      	b.n	8006334 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	689b      	ldr	r3, [r3, #8]
 8006316:	2b00      	cmp	r3, #0
 8006318:	d10b      	bne.n	8006332 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800631a:	2300      	movs	r3, #0
 800631c:	617b      	str	r3, [r7, #20]
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	68db      	ldr	r3, [r3, #12]
 8006324:	617b      	str	r3, [r7, #20]
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	689b      	ldr	r3, [r3, #8]
 800632c:	617b      	str	r3, [r7, #20]
 800632e:	697b      	ldr	r3, [r7, #20]
 8006330:	e000      	b.n	8006334 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8006332:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	2201      	movs	r2, #1
 8006338:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	2200      	movs	r2, #0
 8006340:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006344:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8006348:	4618      	mov	r0, r3
 800634a:	3730      	adds	r7, #48	; 0x30
 800634c:	46bd      	mov	sp, r7
 800634e:	bd80      	pop	{r7, pc}

08006350 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006350:	b580      	push	{r7, lr}
 8006352:	b088      	sub	sp, #32
 8006354:	af00      	add	r7, sp, #0
 8006356:	60f8      	str	r0, [r7, #12]
 8006358:	60b9      	str	r1, [r7, #8]
 800635a:	603b      	str	r3, [r7, #0]
 800635c:	4613      	mov	r3, r2
 800635e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006360:	f7fc f84e 	bl	8002400 <HAL_GetTick>
 8006364:	4602      	mov	r2, r0
 8006366:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006368:	1a9b      	subs	r3, r3, r2
 800636a:	683a      	ldr	r2, [r7, #0]
 800636c:	4413      	add	r3, r2
 800636e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006370:	f7fc f846 	bl	8002400 <HAL_GetTick>
 8006374:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006376:	4b39      	ldr	r3, [pc, #228]	; (800645c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	015b      	lsls	r3, r3, #5
 800637c:	0d1b      	lsrs	r3, r3, #20
 800637e:	69fa      	ldr	r2, [r7, #28]
 8006380:	fb02 f303 	mul.w	r3, r2, r3
 8006384:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006386:	e054      	b.n	8006432 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800638e:	d050      	beq.n	8006432 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006390:	f7fc f836 	bl	8002400 <HAL_GetTick>
 8006394:	4602      	mov	r2, r0
 8006396:	69bb      	ldr	r3, [r7, #24]
 8006398:	1ad3      	subs	r3, r2, r3
 800639a:	69fa      	ldr	r2, [r7, #28]
 800639c:	429a      	cmp	r2, r3
 800639e:	d902      	bls.n	80063a6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80063a0:	69fb      	ldr	r3, [r7, #28]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d13d      	bne.n	8006422 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	685a      	ldr	r2, [r3, #4]
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80063b4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	685b      	ldr	r3, [r3, #4]
 80063ba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80063be:	d111      	bne.n	80063e4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	689b      	ldr	r3, [r3, #8]
 80063c4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80063c8:	d004      	beq.n	80063d4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	689b      	ldr	r3, [r3, #8]
 80063ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80063d2:	d107      	bne.n	80063e4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	681a      	ldr	r2, [r3, #0]
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80063e2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80063ec:	d10f      	bne.n	800640e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	681a      	ldr	r2, [r3, #0]
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80063fc:	601a      	str	r2, [r3, #0]
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	681a      	ldr	r2, [r3, #0]
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800640c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	2201      	movs	r2, #1
 8006412:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	2200      	movs	r2, #0
 800641a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800641e:	2303      	movs	r3, #3
 8006420:	e017      	b.n	8006452 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006422:	697b      	ldr	r3, [r7, #20]
 8006424:	2b00      	cmp	r3, #0
 8006426:	d101      	bne.n	800642c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006428:	2300      	movs	r3, #0
 800642a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800642c:	697b      	ldr	r3, [r7, #20]
 800642e:	3b01      	subs	r3, #1
 8006430:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	689a      	ldr	r2, [r3, #8]
 8006438:	68bb      	ldr	r3, [r7, #8]
 800643a:	4013      	ands	r3, r2
 800643c:	68ba      	ldr	r2, [r7, #8]
 800643e:	429a      	cmp	r2, r3
 8006440:	bf0c      	ite	eq
 8006442:	2301      	moveq	r3, #1
 8006444:	2300      	movne	r3, #0
 8006446:	b2db      	uxtb	r3, r3
 8006448:	461a      	mov	r2, r3
 800644a:	79fb      	ldrb	r3, [r7, #7]
 800644c:	429a      	cmp	r2, r3
 800644e:	d19b      	bne.n	8006388 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006450:	2300      	movs	r3, #0
}
 8006452:	4618      	mov	r0, r3
 8006454:	3720      	adds	r7, #32
 8006456:	46bd      	mov	sp, r7
 8006458:	bd80      	pop	{r7, pc}
 800645a:	bf00      	nop
 800645c:	20000000 	.word	0x20000000

08006460 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006460:	b580      	push	{r7, lr}
 8006462:	b086      	sub	sp, #24
 8006464:	af02      	add	r7, sp, #8
 8006466:	60f8      	str	r0, [r7, #12]
 8006468:	60b9      	str	r1, [r7, #8]
 800646a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	685b      	ldr	r3, [r3, #4]
 8006470:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006474:	d111      	bne.n	800649a <SPI_EndRxTransaction+0x3a>
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	689b      	ldr	r3, [r3, #8]
 800647a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800647e:	d004      	beq.n	800648a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	689b      	ldr	r3, [r3, #8]
 8006484:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006488:	d107      	bne.n	800649a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	681a      	ldr	r2, [r3, #0]
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006498:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	685b      	ldr	r3, [r3, #4]
 800649e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80064a2:	d12a      	bne.n	80064fa <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	689b      	ldr	r3, [r3, #8]
 80064a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80064ac:	d012      	beq.n	80064d4 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	9300      	str	r3, [sp, #0]
 80064b2:	68bb      	ldr	r3, [r7, #8]
 80064b4:	2200      	movs	r2, #0
 80064b6:	2180      	movs	r1, #128	; 0x80
 80064b8:	68f8      	ldr	r0, [r7, #12]
 80064ba:	f7ff ff49 	bl	8006350 <SPI_WaitFlagStateUntilTimeout>
 80064be:	4603      	mov	r3, r0
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d02d      	beq.n	8006520 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064c8:	f043 0220 	orr.w	r2, r3, #32
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80064d0:	2303      	movs	r3, #3
 80064d2:	e026      	b.n	8006522 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	9300      	str	r3, [sp, #0]
 80064d8:	68bb      	ldr	r3, [r7, #8]
 80064da:	2200      	movs	r2, #0
 80064dc:	2101      	movs	r1, #1
 80064de:	68f8      	ldr	r0, [r7, #12]
 80064e0:	f7ff ff36 	bl	8006350 <SPI_WaitFlagStateUntilTimeout>
 80064e4:	4603      	mov	r3, r0
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d01a      	beq.n	8006520 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064ee:	f043 0220 	orr.w	r2, r3, #32
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80064f6:	2303      	movs	r3, #3
 80064f8:	e013      	b.n	8006522 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	9300      	str	r3, [sp, #0]
 80064fe:	68bb      	ldr	r3, [r7, #8]
 8006500:	2200      	movs	r2, #0
 8006502:	2101      	movs	r1, #1
 8006504:	68f8      	ldr	r0, [r7, #12]
 8006506:	f7ff ff23 	bl	8006350 <SPI_WaitFlagStateUntilTimeout>
 800650a:	4603      	mov	r3, r0
 800650c:	2b00      	cmp	r3, #0
 800650e:	d007      	beq.n	8006520 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006514:	f043 0220 	orr.w	r2, r3, #32
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800651c:	2303      	movs	r3, #3
 800651e:	e000      	b.n	8006522 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8006520:	2300      	movs	r3, #0
}
 8006522:	4618      	mov	r0, r3
 8006524:	3710      	adds	r7, #16
 8006526:	46bd      	mov	sp, r7
 8006528:	bd80      	pop	{r7, pc}
	...

0800652c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800652c:	b580      	push	{r7, lr}
 800652e:	b088      	sub	sp, #32
 8006530:	af02      	add	r7, sp, #8
 8006532:	60f8      	str	r0, [r7, #12]
 8006534:	60b9      	str	r1, [r7, #8]
 8006536:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006538:	4b1b      	ldr	r3, [pc, #108]	; (80065a8 <SPI_EndRxTxTransaction+0x7c>)
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	4a1b      	ldr	r2, [pc, #108]	; (80065ac <SPI_EndRxTxTransaction+0x80>)
 800653e:	fba2 2303 	umull	r2, r3, r2, r3
 8006542:	0d5b      	lsrs	r3, r3, #21
 8006544:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006548:	fb02 f303 	mul.w	r3, r2, r3
 800654c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	685b      	ldr	r3, [r3, #4]
 8006552:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006556:	d112      	bne.n	800657e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	9300      	str	r3, [sp, #0]
 800655c:	68bb      	ldr	r3, [r7, #8]
 800655e:	2200      	movs	r2, #0
 8006560:	2180      	movs	r1, #128	; 0x80
 8006562:	68f8      	ldr	r0, [r7, #12]
 8006564:	f7ff fef4 	bl	8006350 <SPI_WaitFlagStateUntilTimeout>
 8006568:	4603      	mov	r3, r0
 800656a:	2b00      	cmp	r3, #0
 800656c:	d016      	beq.n	800659c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006572:	f043 0220 	orr.w	r2, r3, #32
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800657a:	2303      	movs	r3, #3
 800657c:	e00f      	b.n	800659e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800657e:	697b      	ldr	r3, [r7, #20]
 8006580:	2b00      	cmp	r3, #0
 8006582:	d00a      	beq.n	800659a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006584:	697b      	ldr	r3, [r7, #20]
 8006586:	3b01      	subs	r3, #1
 8006588:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	689b      	ldr	r3, [r3, #8]
 8006590:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006594:	2b80      	cmp	r3, #128	; 0x80
 8006596:	d0f2      	beq.n	800657e <SPI_EndRxTxTransaction+0x52>
 8006598:	e000      	b.n	800659c <SPI_EndRxTxTransaction+0x70>
        break;
 800659a:	bf00      	nop
  }

  return HAL_OK;
 800659c:	2300      	movs	r3, #0
}
 800659e:	4618      	mov	r0, r3
 80065a0:	3718      	adds	r7, #24
 80065a2:	46bd      	mov	sp, r7
 80065a4:	bd80      	pop	{r7, pc}
 80065a6:	bf00      	nop
 80065a8:	20000000 	.word	0x20000000
 80065ac:	165e9f81 	.word	0x165e9f81

080065b0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	b082      	sub	sp, #8
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d101      	bne.n	80065c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80065be:	2301      	movs	r3, #1
 80065c0:	e03f      	b.n	8006642 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80065c8:	b2db      	uxtb	r3, r3
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d106      	bne.n	80065dc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2200      	movs	r2, #0
 80065d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80065d6:	6878      	ldr	r0, [r7, #4]
 80065d8:	f7fb fd9c 	bl	8002114 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2224      	movs	r2, #36	; 0x24
 80065e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	68da      	ldr	r2, [r3, #12]
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80065f2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80065f4:	6878      	ldr	r0, [r7, #4]
 80065f6:	f000 f829 	bl	800664c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	691a      	ldr	r2, [r3, #16]
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006608:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	695a      	ldr	r2, [r3, #20]
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006618:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	68da      	ldr	r2, [r3, #12]
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006628:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	2200      	movs	r2, #0
 800662e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2220      	movs	r2, #32
 8006634:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	2220      	movs	r2, #32
 800663c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006640:	2300      	movs	r3, #0
}
 8006642:	4618      	mov	r0, r3
 8006644:	3708      	adds	r7, #8
 8006646:	46bd      	mov	sp, r7
 8006648:	bd80      	pop	{r7, pc}
	...

0800664c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800664c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006650:	b0c0      	sub	sp, #256	; 0x100
 8006652:	af00      	add	r7, sp, #0
 8006654:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006658:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	691b      	ldr	r3, [r3, #16]
 8006660:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006664:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006668:	68d9      	ldr	r1, [r3, #12]
 800666a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800666e:	681a      	ldr	r2, [r3, #0]
 8006670:	ea40 0301 	orr.w	r3, r0, r1
 8006674:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006676:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800667a:	689a      	ldr	r2, [r3, #8]
 800667c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006680:	691b      	ldr	r3, [r3, #16]
 8006682:	431a      	orrs	r2, r3
 8006684:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006688:	695b      	ldr	r3, [r3, #20]
 800668a:	431a      	orrs	r2, r3
 800668c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006690:	69db      	ldr	r3, [r3, #28]
 8006692:	4313      	orrs	r3, r2
 8006694:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006698:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	68db      	ldr	r3, [r3, #12]
 80066a0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80066a4:	f021 010c 	bic.w	r1, r1, #12
 80066a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80066ac:	681a      	ldr	r2, [r3, #0]
 80066ae:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80066b2:	430b      	orrs	r3, r1
 80066b4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80066b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	695b      	ldr	r3, [r3, #20]
 80066be:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80066c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80066c6:	6999      	ldr	r1, [r3, #24]
 80066c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80066cc:	681a      	ldr	r2, [r3, #0]
 80066ce:	ea40 0301 	orr.w	r3, r0, r1
 80066d2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80066d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80066d8:	681a      	ldr	r2, [r3, #0]
 80066da:	4b8f      	ldr	r3, [pc, #572]	; (8006918 <UART_SetConfig+0x2cc>)
 80066dc:	429a      	cmp	r2, r3
 80066de:	d005      	beq.n	80066ec <UART_SetConfig+0xa0>
 80066e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80066e4:	681a      	ldr	r2, [r3, #0]
 80066e6:	4b8d      	ldr	r3, [pc, #564]	; (800691c <UART_SetConfig+0x2d0>)
 80066e8:	429a      	cmp	r2, r3
 80066ea:	d104      	bne.n	80066f6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80066ec:	f7ff f9a4 	bl	8005a38 <HAL_RCC_GetPCLK2Freq>
 80066f0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80066f4:	e003      	b.n	80066fe <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80066f6:	f7ff f98b 	bl	8005a10 <HAL_RCC_GetPCLK1Freq>
 80066fa:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80066fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006702:	69db      	ldr	r3, [r3, #28]
 8006704:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006708:	f040 810c 	bne.w	8006924 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800670c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006710:	2200      	movs	r2, #0
 8006712:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006716:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800671a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800671e:	4622      	mov	r2, r4
 8006720:	462b      	mov	r3, r5
 8006722:	1891      	adds	r1, r2, r2
 8006724:	65b9      	str	r1, [r7, #88]	; 0x58
 8006726:	415b      	adcs	r3, r3
 8006728:	65fb      	str	r3, [r7, #92]	; 0x5c
 800672a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800672e:	4621      	mov	r1, r4
 8006730:	eb12 0801 	adds.w	r8, r2, r1
 8006734:	4629      	mov	r1, r5
 8006736:	eb43 0901 	adc.w	r9, r3, r1
 800673a:	f04f 0200 	mov.w	r2, #0
 800673e:	f04f 0300 	mov.w	r3, #0
 8006742:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006746:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800674a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800674e:	4690      	mov	r8, r2
 8006750:	4699      	mov	r9, r3
 8006752:	4623      	mov	r3, r4
 8006754:	eb18 0303 	adds.w	r3, r8, r3
 8006758:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800675c:	462b      	mov	r3, r5
 800675e:	eb49 0303 	adc.w	r3, r9, r3
 8006762:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006766:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800676a:	685b      	ldr	r3, [r3, #4]
 800676c:	2200      	movs	r2, #0
 800676e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006772:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006776:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800677a:	460b      	mov	r3, r1
 800677c:	18db      	adds	r3, r3, r3
 800677e:	653b      	str	r3, [r7, #80]	; 0x50
 8006780:	4613      	mov	r3, r2
 8006782:	eb42 0303 	adc.w	r3, r2, r3
 8006786:	657b      	str	r3, [r7, #84]	; 0x54
 8006788:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800678c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006790:	f7fa f96c 	bl	8000a6c <__aeabi_uldivmod>
 8006794:	4602      	mov	r2, r0
 8006796:	460b      	mov	r3, r1
 8006798:	4b61      	ldr	r3, [pc, #388]	; (8006920 <UART_SetConfig+0x2d4>)
 800679a:	fba3 2302 	umull	r2, r3, r3, r2
 800679e:	095b      	lsrs	r3, r3, #5
 80067a0:	011c      	lsls	r4, r3, #4
 80067a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80067a6:	2200      	movs	r2, #0
 80067a8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80067ac:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80067b0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80067b4:	4642      	mov	r2, r8
 80067b6:	464b      	mov	r3, r9
 80067b8:	1891      	adds	r1, r2, r2
 80067ba:	64b9      	str	r1, [r7, #72]	; 0x48
 80067bc:	415b      	adcs	r3, r3
 80067be:	64fb      	str	r3, [r7, #76]	; 0x4c
 80067c0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80067c4:	4641      	mov	r1, r8
 80067c6:	eb12 0a01 	adds.w	sl, r2, r1
 80067ca:	4649      	mov	r1, r9
 80067cc:	eb43 0b01 	adc.w	fp, r3, r1
 80067d0:	f04f 0200 	mov.w	r2, #0
 80067d4:	f04f 0300 	mov.w	r3, #0
 80067d8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80067dc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80067e0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80067e4:	4692      	mov	sl, r2
 80067e6:	469b      	mov	fp, r3
 80067e8:	4643      	mov	r3, r8
 80067ea:	eb1a 0303 	adds.w	r3, sl, r3
 80067ee:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80067f2:	464b      	mov	r3, r9
 80067f4:	eb4b 0303 	adc.w	r3, fp, r3
 80067f8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80067fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006800:	685b      	ldr	r3, [r3, #4]
 8006802:	2200      	movs	r2, #0
 8006804:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006808:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800680c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006810:	460b      	mov	r3, r1
 8006812:	18db      	adds	r3, r3, r3
 8006814:	643b      	str	r3, [r7, #64]	; 0x40
 8006816:	4613      	mov	r3, r2
 8006818:	eb42 0303 	adc.w	r3, r2, r3
 800681c:	647b      	str	r3, [r7, #68]	; 0x44
 800681e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006822:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006826:	f7fa f921 	bl	8000a6c <__aeabi_uldivmod>
 800682a:	4602      	mov	r2, r0
 800682c:	460b      	mov	r3, r1
 800682e:	4611      	mov	r1, r2
 8006830:	4b3b      	ldr	r3, [pc, #236]	; (8006920 <UART_SetConfig+0x2d4>)
 8006832:	fba3 2301 	umull	r2, r3, r3, r1
 8006836:	095b      	lsrs	r3, r3, #5
 8006838:	2264      	movs	r2, #100	; 0x64
 800683a:	fb02 f303 	mul.w	r3, r2, r3
 800683e:	1acb      	subs	r3, r1, r3
 8006840:	00db      	lsls	r3, r3, #3
 8006842:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006846:	4b36      	ldr	r3, [pc, #216]	; (8006920 <UART_SetConfig+0x2d4>)
 8006848:	fba3 2302 	umull	r2, r3, r3, r2
 800684c:	095b      	lsrs	r3, r3, #5
 800684e:	005b      	lsls	r3, r3, #1
 8006850:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006854:	441c      	add	r4, r3
 8006856:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800685a:	2200      	movs	r2, #0
 800685c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006860:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006864:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006868:	4642      	mov	r2, r8
 800686a:	464b      	mov	r3, r9
 800686c:	1891      	adds	r1, r2, r2
 800686e:	63b9      	str	r1, [r7, #56]	; 0x38
 8006870:	415b      	adcs	r3, r3
 8006872:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006874:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006878:	4641      	mov	r1, r8
 800687a:	1851      	adds	r1, r2, r1
 800687c:	6339      	str	r1, [r7, #48]	; 0x30
 800687e:	4649      	mov	r1, r9
 8006880:	414b      	adcs	r3, r1
 8006882:	637b      	str	r3, [r7, #52]	; 0x34
 8006884:	f04f 0200 	mov.w	r2, #0
 8006888:	f04f 0300 	mov.w	r3, #0
 800688c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006890:	4659      	mov	r1, fp
 8006892:	00cb      	lsls	r3, r1, #3
 8006894:	4651      	mov	r1, sl
 8006896:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800689a:	4651      	mov	r1, sl
 800689c:	00ca      	lsls	r2, r1, #3
 800689e:	4610      	mov	r0, r2
 80068a0:	4619      	mov	r1, r3
 80068a2:	4603      	mov	r3, r0
 80068a4:	4642      	mov	r2, r8
 80068a6:	189b      	adds	r3, r3, r2
 80068a8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80068ac:	464b      	mov	r3, r9
 80068ae:	460a      	mov	r2, r1
 80068b0:	eb42 0303 	adc.w	r3, r2, r3
 80068b4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80068b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80068bc:	685b      	ldr	r3, [r3, #4]
 80068be:	2200      	movs	r2, #0
 80068c0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80068c4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80068c8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80068cc:	460b      	mov	r3, r1
 80068ce:	18db      	adds	r3, r3, r3
 80068d0:	62bb      	str	r3, [r7, #40]	; 0x28
 80068d2:	4613      	mov	r3, r2
 80068d4:	eb42 0303 	adc.w	r3, r2, r3
 80068d8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80068da:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80068de:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80068e2:	f7fa f8c3 	bl	8000a6c <__aeabi_uldivmod>
 80068e6:	4602      	mov	r2, r0
 80068e8:	460b      	mov	r3, r1
 80068ea:	4b0d      	ldr	r3, [pc, #52]	; (8006920 <UART_SetConfig+0x2d4>)
 80068ec:	fba3 1302 	umull	r1, r3, r3, r2
 80068f0:	095b      	lsrs	r3, r3, #5
 80068f2:	2164      	movs	r1, #100	; 0x64
 80068f4:	fb01 f303 	mul.w	r3, r1, r3
 80068f8:	1ad3      	subs	r3, r2, r3
 80068fa:	00db      	lsls	r3, r3, #3
 80068fc:	3332      	adds	r3, #50	; 0x32
 80068fe:	4a08      	ldr	r2, [pc, #32]	; (8006920 <UART_SetConfig+0x2d4>)
 8006900:	fba2 2303 	umull	r2, r3, r2, r3
 8006904:	095b      	lsrs	r3, r3, #5
 8006906:	f003 0207 	and.w	r2, r3, #7
 800690a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	4422      	add	r2, r4
 8006912:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006914:	e105      	b.n	8006b22 <UART_SetConfig+0x4d6>
 8006916:	bf00      	nop
 8006918:	40011000 	.word	0x40011000
 800691c:	40011400 	.word	0x40011400
 8006920:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006924:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006928:	2200      	movs	r2, #0
 800692a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800692e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006932:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006936:	4642      	mov	r2, r8
 8006938:	464b      	mov	r3, r9
 800693a:	1891      	adds	r1, r2, r2
 800693c:	6239      	str	r1, [r7, #32]
 800693e:	415b      	adcs	r3, r3
 8006940:	627b      	str	r3, [r7, #36]	; 0x24
 8006942:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006946:	4641      	mov	r1, r8
 8006948:	1854      	adds	r4, r2, r1
 800694a:	4649      	mov	r1, r9
 800694c:	eb43 0501 	adc.w	r5, r3, r1
 8006950:	f04f 0200 	mov.w	r2, #0
 8006954:	f04f 0300 	mov.w	r3, #0
 8006958:	00eb      	lsls	r3, r5, #3
 800695a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800695e:	00e2      	lsls	r2, r4, #3
 8006960:	4614      	mov	r4, r2
 8006962:	461d      	mov	r5, r3
 8006964:	4643      	mov	r3, r8
 8006966:	18e3      	adds	r3, r4, r3
 8006968:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800696c:	464b      	mov	r3, r9
 800696e:	eb45 0303 	adc.w	r3, r5, r3
 8006972:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006976:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800697a:	685b      	ldr	r3, [r3, #4]
 800697c:	2200      	movs	r2, #0
 800697e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006982:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006986:	f04f 0200 	mov.w	r2, #0
 800698a:	f04f 0300 	mov.w	r3, #0
 800698e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006992:	4629      	mov	r1, r5
 8006994:	008b      	lsls	r3, r1, #2
 8006996:	4621      	mov	r1, r4
 8006998:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800699c:	4621      	mov	r1, r4
 800699e:	008a      	lsls	r2, r1, #2
 80069a0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80069a4:	f7fa f862 	bl	8000a6c <__aeabi_uldivmod>
 80069a8:	4602      	mov	r2, r0
 80069aa:	460b      	mov	r3, r1
 80069ac:	4b60      	ldr	r3, [pc, #384]	; (8006b30 <UART_SetConfig+0x4e4>)
 80069ae:	fba3 2302 	umull	r2, r3, r3, r2
 80069b2:	095b      	lsrs	r3, r3, #5
 80069b4:	011c      	lsls	r4, r3, #4
 80069b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80069ba:	2200      	movs	r2, #0
 80069bc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80069c0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80069c4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80069c8:	4642      	mov	r2, r8
 80069ca:	464b      	mov	r3, r9
 80069cc:	1891      	adds	r1, r2, r2
 80069ce:	61b9      	str	r1, [r7, #24]
 80069d0:	415b      	adcs	r3, r3
 80069d2:	61fb      	str	r3, [r7, #28]
 80069d4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80069d8:	4641      	mov	r1, r8
 80069da:	1851      	adds	r1, r2, r1
 80069dc:	6139      	str	r1, [r7, #16]
 80069de:	4649      	mov	r1, r9
 80069e0:	414b      	adcs	r3, r1
 80069e2:	617b      	str	r3, [r7, #20]
 80069e4:	f04f 0200 	mov.w	r2, #0
 80069e8:	f04f 0300 	mov.w	r3, #0
 80069ec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80069f0:	4659      	mov	r1, fp
 80069f2:	00cb      	lsls	r3, r1, #3
 80069f4:	4651      	mov	r1, sl
 80069f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80069fa:	4651      	mov	r1, sl
 80069fc:	00ca      	lsls	r2, r1, #3
 80069fe:	4610      	mov	r0, r2
 8006a00:	4619      	mov	r1, r3
 8006a02:	4603      	mov	r3, r0
 8006a04:	4642      	mov	r2, r8
 8006a06:	189b      	adds	r3, r3, r2
 8006a08:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006a0c:	464b      	mov	r3, r9
 8006a0e:	460a      	mov	r2, r1
 8006a10:	eb42 0303 	adc.w	r3, r2, r3
 8006a14:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006a18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a1c:	685b      	ldr	r3, [r3, #4]
 8006a1e:	2200      	movs	r2, #0
 8006a20:	67bb      	str	r3, [r7, #120]	; 0x78
 8006a22:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006a24:	f04f 0200 	mov.w	r2, #0
 8006a28:	f04f 0300 	mov.w	r3, #0
 8006a2c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006a30:	4649      	mov	r1, r9
 8006a32:	008b      	lsls	r3, r1, #2
 8006a34:	4641      	mov	r1, r8
 8006a36:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006a3a:	4641      	mov	r1, r8
 8006a3c:	008a      	lsls	r2, r1, #2
 8006a3e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006a42:	f7fa f813 	bl	8000a6c <__aeabi_uldivmod>
 8006a46:	4602      	mov	r2, r0
 8006a48:	460b      	mov	r3, r1
 8006a4a:	4b39      	ldr	r3, [pc, #228]	; (8006b30 <UART_SetConfig+0x4e4>)
 8006a4c:	fba3 1302 	umull	r1, r3, r3, r2
 8006a50:	095b      	lsrs	r3, r3, #5
 8006a52:	2164      	movs	r1, #100	; 0x64
 8006a54:	fb01 f303 	mul.w	r3, r1, r3
 8006a58:	1ad3      	subs	r3, r2, r3
 8006a5a:	011b      	lsls	r3, r3, #4
 8006a5c:	3332      	adds	r3, #50	; 0x32
 8006a5e:	4a34      	ldr	r2, [pc, #208]	; (8006b30 <UART_SetConfig+0x4e4>)
 8006a60:	fba2 2303 	umull	r2, r3, r2, r3
 8006a64:	095b      	lsrs	r3, r3, #5
 8006a66:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006a6a:	441c      	add	r4, r3
 8006a6c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006a70:	2200      	movs	r2, #0
 8006a72:	673b      	str	r3, [r7, #112]	; 0x70
 8006a74:	677a      	str	r2, [r7, #116]	; 0x74
 8006a76:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006a7a:	4642      	mov	r2, r8
 8006a7c:	464b      	mov	r3, r9
 8006a7e:	1891      	adds	r1, r2, r2
 8006a80:	60b9      	str	r1, [r7, #8]
 8006a82:	415b      	adcs	r3, r3
 8006a84:	60fb      	str	r3, [r7, #12]
 8006a86:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006a8a:	4641      	mov	r1, r8
 8006a8c:	1851      	adds	r1, r2, r1
 8006a8e:	6039      	str	r1, [r7, #0]
 8006a90:	4649      	mov	r1, r9
 8006a92:	414b      	adcs	r3, r1
 8006a94:	607b      	str	r3, [r7, #4]
 8006a96:	f04f 0200 	mov.w	r2, #0
 8006a9a:	f04f 0300 	mov.w	r3, #0
 8006a9e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006aa2:	4659      	mov	r1, fp
 8006aa4:	00cb      	lsls	r3, r1, #3
 8006aa6:	4651      	mov	r1, sl
 8006aa8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006aac:	4651      	mov	r1, sl
 8006aae:	00ca      	lsls	r2, r1, #3
 8006ab0:	4610      	mov	r0, r2
 8006ab2:	4619      	mov	r1, r3
 8006ab4:	4603      	mov	r3, r0
 8006ab6:	4642      	mov	r2, r8
 8006ab8:	189b      	adds	r3, r3, r2
 8006aba:	66bb      	str	r3, [r7, #104]	; 0x68
 8006abc:	464b      	mov	r3, r9
 8006abe:	460a      	mov	r2, r1
 8006ac0:	eb42 0303 	adc.w	r3, r2, r3
 8006ac4:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006ac6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006aca:	685b      	ldr	r3, [r3, #4]
 8006acc:	2200      	movs	r2, #0
 8006ace:	663b      	str	r3, [r7, #96]	; 0x60
 8006ad0:	667a      	str	r2, [r7, #100]	; 0x64
 8006ad2:	f04f 0200 	mov.w	r2, #0
 8006ad6:	f04f 0300 	mov.w	r3, #0
 8006ada:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006ade:	4649      	mov	r1, r9
 8006ae0:	008b      	lsls	r3, r1, #2
 8006ae2:	4641      	mov	r1, r8
 8006ae4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006ae8:	4641      	mov	r1, r8
 8006aea:	008a      	lsls	r2, r1, #2
 8006aec:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006af0:	f7f9 ffbc 	bl	8000a6c <__aeabi_uldivmod>
 8006af4:	4602      	mov	r2, r0
 8006af6:	460b      	mov	r3, r1
 8006af8:	4b0d      	ldr	r3, [pc, #52]	; (8006b30 <UART_SetConfig+0x4e4>)
 8006afa:	fba3 1302 	umull	r1, r3, r3, r2
 8006afe:	095b      	lsrs	r3, r3, #5
 8006b00:	2164      	movs	r1, #100	; 0x64
 8006b02:	fb01 f303 	mul.w	r3, r1, r3
 8006b06:	1ad3      	subs	r3, r2, r3
 8006b08:	011b      	lsls	r3, r3, #4
 8006b0a:	3332      	adds	r3, #50	; 0x32
 8006b0c:	4a08      	ldr	r2, [pc, #32]	; (8006b30 <UART_SetConfig+0x4e4>)
 8006b0e:	fba2 2303 	umull	r2, r3, r2, r3
 8006b12:	095b      	lsrs	r3, r3, #5
 8006b14:	f003 020f 	and.w	r2, r3, #15
 8006b18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	4422      	add	r2, r4
 8006b20:	609a      	str	r2, [r3, #8]
}
 8006b22:	bf00      	nop
 8006b24:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006b28:	46bd      	mov	sp, r7
 8006b2a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006b2e:	bf00      	nop
 8006b30:	51eb851f 	.word	0x51eb851f

08006b34 <HAL_USART_Init>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Init(USART_HandleTypeDef *husart)
{
 8006b34:	b580      	push	{r7, lr}
 8006b36:	b082      	sub	sp, #8
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	6078      	str	r0, [r7, #4]
  /* Check the USART handle allocation */
  if (husart == NULL)
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d101      	bne.n	8006b46 <HAL_USART_Init+0x12>
  {
    return HAL_ERROR;
 8006b42:	2301      	movs	r3, #1
 8006b44:	e033      	b.n	8006bae <HAL_USART_Init+0x7a>
  }

  /* Check the parameters */
  assert_param(IS_USART_INSTANCE(husart->Instance));

  if (husart->State == HAL_USART_STATE_RESET)
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b4c:	b2db      	uxtb	r3, r3
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d106      	bne.n	8006b60 <HAL_USART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    husart->Lock = HAL_UNLOCKED;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	2200      	movs	r2, #0
 8006b56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    husart->MspInitCallback(husart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_USART_MspInit(husart);
 8006b5a:	6878      	ldr	r0, [r7, #4]
 8006b5c:	f7fb fa72 	bl	8002044 <HAL_USART_MspInit>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
  }

  husart->State = HAL_USART_STATE_BUSY;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	2202      	movs	r2, #2
 8006b64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the USART Communication parameters */
  USART_SetConfig(husart);
 8006b68:	6878      	ldr	r0, [r7, #4]
 8006b6a:	f000 f9b9 	bl	8006ee0 <USART_SetConfig>

  /* In USART mode, the following bits must be kept cleared:
     - LINEN bit in the USART_CR2 register
     - HDSEL, SCEN and IREN bits in the USART_CR3 register */
  CLEAR_BIT(husart->Instance->CR2, USART_CR2_LINEN);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	691a      	ldr	r2, [r3, #16]
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006b7c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	695a      	ldr	r2, [r3, #20]
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006b8c:	615a      	str	r2, [r3, #20]

  /* Enable the Peripheral */
  __HAL_USART_ENABLE(husart);
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	68da      	ldr	r2, [r3, #12]
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006b9c:	60da      	str	r2, [r3, #12]

  /* Initialize the USART state */
  husart->ErrorCode = HAL_USART_ERROR_NONE;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	641a      	str	r2, [r3, #64]	; 0x40
  husart->State = HAL_USART_STATE_READY;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2201      	movs	r2, #1
 8006ba8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006bac:	2300      	movs	r3, #0
}
 8006bae:	4618      	mov	r0, r3
 8006bb0:	3708      	adds	r7, #8
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	bd80      	pop	{r7, pc}

08006bb6 <HAL_USART_Transmit>:
  * @param  Size    Amount of data elements (u8 or u16) to be sent.
  * @param  Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Transmit(USART_HandleTypeDef *husart, const uint8_t *pTxData, uint16_t Size, uint32_t Timeout)
{
 8006bb6:	b580      	push	{r7, lr}
 8006bb8:	b08a      	sub	sp, #40	; 0x28
 8006bba:	af02      	add	r7, sp, #8
 8006bbc:	60f8      	str	r0, [r7, #12]
 8006bbe:	60b9      	str	r1, [r7, #8]
 8006bc0:	603b      	str	r3, [r7, #0]
 8006bc2:	4613      	mov	r3, r2
 8006bc4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *ptxdata8bits;
  const uint16_t *ptxdata16bits;
  uint32_t tickstart;

  if (husart->State == HAL_USART_STATE_READY)
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006bcc:	b2db      	uxtb	r3, r3
 8006bce:	2b01      	cmp	r3, #1
 8006bd0:	d17c      	bne.n	8006ccc <HAL_USART_Transmit+0x116>
  {
    if ((pTxData == NULL) || (Size == 0))
 8006bd2:	68bb      	ldr	r3, [r7, #8]
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d002      	beq.n	8006bde <HAL_USART_Transmit+0x28>
 8006bd8:	88fb      	ldrh	r3, [r7, #6]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d101      	bne.n	8006be2 <HAL_USART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8006bde:	2301      	movs	r3, #1
 8006be0:	e075      	b.n	8006cce <HAL_USART_Transmit+0x118>
    }

    /* Process Locked */
    __HAL_LOCK(husart);
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006be8:	2b01      	cmp	r3, #1
 8006bea:	d101      	bne.n	8006bf0 <HAL_USART_Transmit+0x3a>
 8006bec:	2302      	movs	r3, #2
 8006bee:	e06e      	b.n	8006cce <HAL_USART_Transmit+0x118>
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	2201      	movs	r2, #1
 8006bf4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    husart->ErrorCode = HAL_USART_ERROR_NONE;
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	641a      	str	r2, [r3, #64]	; 0x40
    husart->State = HAL_USART_STATE_BUSY_TX;
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	2212      	movs	r2, #18
 8006c02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006c06:	f7fb fbfb 	bl	8002400 <HAL_GetTick>
 8006c0a:	6178      	str	r0, [r7, #20]

    husart->TxXferSize = Size;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	88fa      	ldrh	r2, [r7, #6]
 8006c10:	851a      	strh	r2, [r3, #40]	; 0x28
    husart->TxXferCount = Size;
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	88fa      	ldrh	r2, [r7, #6]
 8006c16:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* In case of 9bits/No Parity transfer, pTxData needs to be handled as a uint16_t pointer */
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	689b      	ldr	r3, [r3, #8]
 8006c1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c20:	d108      	bne.n	8006c34 <HAL_USART_Transmit+0x7e>
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	691b      	ldr	r3, [r3, #16]
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d104      	bne.n	8006c34 <HAL_USART_Transmit+0x7e>
    {
      ptxdata8bits  = NULL;
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	61fb      	str	r3, [r7, #28]
      ptxdata16bits = (const uint16_t *) pTxData;
 8006c2e:	68bb      	ldr	r3, [r7, #8]
 8006c30:	61bb      	str	r3, [r7, #24]
 8006c32:	e003      	b.n	8006c3c <HAL_USART_Transmit+0x86>
    }
    else
    {
      ptxdata8bits  = pTxData;
 8006c34:	68bb      	ldr	r3, [r7, #8]
 8006c36:	61fb      	str	r3, [r7, #28]
      ptxdata16bits = NULL;
 8006c38:	2300      	movs	r3, #0
 8006c3a:	61bb      	str	r3, [r7, #24]
    }

    while (husart->TxXferCount > 0U)
 8006c3c:	e02a      	b.n	8006c94 <HAL_USART_Transmit+0xde>
    {
      /* Wait for TXE flag in order to write data in DR */
      if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006c3e:	683b      	ldr	r3, [r7, #0]
 8006c40:	9300      	str	r3, [sp, #0]
 8006c42:	697b      	ldr	r3, [r7, #20]
 8006c44:	2200      	movs	r2, #0
 8006c46:	2180      	movs	r1, #128	; 0x80
 8006c48:	68f8      	ldr	r0, [r7, #12]
 8006c4a:	f000 f8f2 	bl	8006e32 <USART_WaitOnFlagUntilTimeout>
 8006c4e:	4603      	mov	r3, r0
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d001      	beq.n	8006c58 <HAL_USART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 8006c54:	2303      	movs	r3, #3
 8006c56:	e03a      	b.n	8006cce <HAL_USART_Transmit+0x118>
      }
      if (ptxdata8bits == NULL)
 8006c58:	69fb      	ldr	r3, [r7, #28]
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d10b      	bne.n	8006c76 <HAL_USART_Transmit+0xc0>
      {
        husart->Instance->DR = (uint16_t)(*ptxdata16bits & (uint16_t)0x01FF);
 8006c5e:	69bb      	ldr	r3, [r7, #24]
 8006c60:	881b      	ldrh	r3, [r3, #0]
 8006c62:	461a      	mov	r2, r3
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006c6c:	605a      	str	r2, [r3, #4]
        ptxdata16bits++;
 8006c6e:	69bb      	ldr	r3, [r7, #24]
 8006c70:	3302      	adds	r3, #2
 8006c72:	61bb      	str	r3, [r7, #24]
 8006c74:	e007      	b.n	8006c86 <HAL_USART_Transmit+0xd0>
      }
      else
      {
        husart->Instance->DR = (uint8_t)(*ptxdata8bits & (uint8_t)0xFF);
 8006c76:	69fb      	ldr	r3, [r7, #28]
 8006c78:	781a      	ldrb	r2, [r3, #0]
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	605a      	str	r2, [r3, #4]
        ptxdata8bits++;
 8006c80:	69fb      	ldr	r3, [r7, #28]
 8006c82:	3301      	adds	r3, #1
 8006c84:	61fb      	str	r3, [r7, #28]
      }

      husart->TxXferCount--;
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c8a:	b29b      	uxth	r3, r3
 8006c8c:	3b01      	subs	r3, #1
 8006c8e:	b29a      	uxth	r2, r3
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (husart->TxXferCount > 0U)
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c98:	b29b      	uxth	r3, r3
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d1cf      	bne.n	8006c3e <HAL_USART_Transmit+0x88>
    }

    if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	9300      	str	r3, [sp, #0]
 8006ca2:	697b      	ldr	r3, [r7, #20]
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	2140      	movs	r1, #64	; 0x40
 8006ca8:	68f8      	ldr	r0, [r7, #12]
 8006caa:	f000 f8c2 	bl	8006e32 <USART_WaitOnFlagUntilTimeout>
 8006cae:	4603      	mov	r3, r0
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d001      	beq.n	8006cb8 <HAL_USART_Transmit+0x102>
    {
      return HAL_TIMEOUT;
 8006cb4:	2303      	movs	r3, #3
 8006cb6:	e00a      	b.n	8006cce <HAL_USART_Transmit+0x118>
    }

    husart->State = HAL_USART_STATE_READY;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	2201      	movs	r2, #1
 8006cbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(husart);
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006cc8:	2300      	movs	r3, #0
 8006cca:	e000      	b.n	8006cce <HAL_USART_Transmit+0x118>
  }
  else
  {
    return HAL_BUSY;
 8006ccc:	2302      	movs	r3, #2
  }
}
 8006cce:	4618      	mov	r0, r3
 8006cd0:	3720      	adds	r7, #32
 8006cd2:	46bd      	mov	sp, r7
 8006cd4:	bd80      	pop	{r7, pc}

08006cd6 <HAL_USART_Receive>:
  * @param  Size    Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Receive(USART_HandleTypeDef *husart, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 8006cd6:	b580      	push	{r7, lr}
 8006cd8:	b08a      	sub	sp, #40	; 0x28
 8006cda:	af02      	add	r7, sp, #8
 8006cdc:	60f8      	str	r0, [r7, #12]
 8006cde:	60b9      	str	r1, [r7, #8]
 8006ce0:	603b      	str	r3, [r7, #0]
 8006ce2:	4613      	mov	r3, r2
 8006ce4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *prxdata8bits;
  uint16_t *prxdata16bits;
  uint32_t tickstart;

  if (husart->State == HAL_USART_STATE_READY)
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006cec:	b2db      	uxtb	r3, r3
 8006cee:	2b01      	cmp	r3, #1
 8006cf0:	f040 809a 	bne.w	8006e28 <HAL_USART_Receive+0x152>
  {
    if ((pRxData == NULL) || (Size == 0))
 8006cf4:	68bb      	ldr	r3, [r7, #8]
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d002      	beq.n	8006d00 <HAL_USART_Receive+0x2a>
 8006cfa:	88fb      	ldrh	r3, [r7, #6]
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d101      	bne.n	8006d04 <HAL_USART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8006d00:	2301      	movs	r3, #1
 8006d02:	e092      	b.n	8006e2a <HAL_USART_Receive+0x154>
    }
    /* Process Locked */
    __HAL_LOCK(husart);
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d0a:	2b01      	cmp	r3, #1
 8006d0c:	d101      	bne.n	8006d12 <HAL_USART_Receive+0x3c>
 8006d0e:	2302      	movs	r3, #2
 8006d10:	e08b      	b.n	8006e2a <HAL_USART_Receive+0x154>
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	2201      	movs	r2, #1
 8006d16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    husart->ErrorCode = HAL_USART_ERROR_NONE;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	641a      	str	r2, [r3, #64]	; 0x40
    husart->State = HAL_USART_STATE_BUSY_RX;
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	2222      	movs	r2, #34	; 0x22
 8006d24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006d28:	f7fb fb6a 	bl	8002400 <HAL_GetTick>
 8006d2c:	6178      	str	r0, [r7, #20]

    husart->RxXferSize = Size;
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	88fa      	ldrh	r2, [r7, #6]
 8006d32:	861a      	strh	r2, [r3, #48]	; 0x30
    husart->RxXferCount = Size;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	88fa      	ldrh	r2, [r7, #6]
 8006d38:	865a      	strh	r2, [r3, #50]	; 0x32

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	689b      	ldr	r3, [r3, #8]
 8006d3e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d42:	d108      	bne.n	8006d56 <HAL_USART_Receive+0x80>
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	691b      	ldr	r3, [r3, #16]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d104      	bne.n	8006d56 <HAL_USART_Receive+0x80>
    {
      prxdata8bits  = NULL;
 8006d4c:	2300      	movs	r3, #0
 8006d4e:	61fb      	str	r3, [r7, #28]
      prxdata16bits = (uint16_t *) pRxData;
 8006d50:	68bb      	ldr	r3, [r7, #8]
 8006d52:	61bb      	str	r3, [r7, #24]
 8006d54:	e003      	b.n	8006d5e <HAL_USART_Receive+0x88>
    }
    else
    {
      prxdata8bits  = pRxData;
 8006d56:	68bb      	ldr	r3, [r7, #8]
 8006d58:	61fb      	str	r3, [r7, #28]
      prxdata16bits = NULL;
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (husart->RxXferCount > 0U)
 8006d5e:	e054      	b.n	8006e0a <HAL_USART_Receive+0x134>
    {
      /* Wait until TXE flag is set to send dummy byte in order to generate the
      * clock for the slave to send data.
      * Whatever the frame length (7, 8 or 9-bit long), the same dummy value
      * can be written for all the cases. */
      if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006d60:	683b      	ldr	r3, [r7, #0]
 8006d62:	9300      	str	r3, [sp, #0]
 8006d64:	697b      	ldr	r3, [r7, #20]
 8006d66:	2200      	movs	r2, #0
 8006d68:	2180      	movs	r1, #128	; 0x80
 8006d6a:	68f8      	ldr	r0, [r7, #12]
 8006d6c:	f000 f861 	bl	8006e32 <USART_WaitOnFlagUntilTimeout>
 8006d70:	4603      	mov	r3, r0
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d001      	beq.n	8006d7a <HAL_USART_Receive+0xa4>
      {
        return HAL_TIMEOUT;
 8006d76:	2303      	movs	r3, #3
 8006d78:	e057      	b.n	8006e2a <HAL_USART_Receive+0x154>
      }
      husart->Instance->DR = (DUMMY_DATA & (uint16_t)0x0FF);
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	22ff      	movs	r2, #255	; 0xff
 8006d80:	605a      	str	r2, [r3, #4]

      /* Wait until RXNE flag is set to receive the byte */
      if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	9300      	str	r3, [sp, #0]
 8006d86:	697b      	ldr	r3, [r7, #20]
 8006d88:	2200      	movs	r2, #0
 8006d8a:	2120      	movs	r1, #32
 8006d8c:	68f8      	ldr	r0, [r7, #12]
 8006d8e:	f000 f850 	bl	8006e32 <USART_WaitOnFlagUntilTimeout>
 8006d92:	4603      	mov	r3, r0
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d001      	beq.n	8006d9c <HAL_USART_Receive+0xc6>
      {
        return HAL_TIMEOUT;
 8006d98:	2303      	movs	r3, #3
 8006d9a:	e046      	b.n	8006e2a <HAL_USART_Receive+0x154>
      }

      if (prxdata8bits == NULL)
 8006d9c:	69fb      	ldr	r3, [r7, #28]
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d10c      	bne.n	8006dbc <HAL_USART_Receive+0xe6>
      {
        *prxdata16bits = (uint16_t)(husart->Instance->DR & (uint16_t)0x01FF);
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	685b      	ldr	r3, [r3, #4]
 8006da8:	b29b      	uxth	r3, r3
 8006daa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006dae:	b29a      	uxth	r2, r3
 8006db0:	69bb      	ldr	r3, [r7, #24]
 8006db2:	801a      	strh	r2, [r3, #0]
        prxdata16bits++;
 8006db4:	69bb      	ldr	r3, [r7, #24]
 8006db6:	3302      	adds	r3, #2
 8006db8:	61bb      	str	r3, [r7, #24]
 8006dba:	e01f      	b.n	8006dfc <HAL_USART_Receive+0x126>
      }
      else
      {
        if ((husart->Init.WordLength == USART_WORDLENGTH_9B) || ((husart->Init.WordLength == USART_WORDLENGTH_8B) && (husart->Init.Parity == USART_PARITY_NONE)))
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	689b      	ldr	r3, [r3, #8]
 8006dc0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006dc4:	d007      	beq.n	8006dd6 <HAL_USART_Receive+0x100>
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	689b      	ldr	r3, [r3, #8]
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d10a      	bne.n	8006de4 <HAL_USART_Receive+0x10e>
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	691b      	ldr	r3, [r3, #16]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d106      	bne.n	8006de4 <HAL_USART_Receive+0x10e>
        {
          *prxdata8bits = (uint8_t)(husart->Instance->DR & (uint8_t)0x0FF);
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	685b      	ldr	r3, [r3, #4]
 8006ddc:	b2da      	uxtb	r2, r3
 8006dde:	69fb      	ldr	r3, [r7, #28]
 8006de0:	701a      	strb	r2, [r3, #0]
 8006de2:	e008      	b.n	8006df6 <HAL_USART_Receive+0x120>
        }
        else
        {
          *prxdata8bits = (uint8_t)(husart->Instance->DR & (uint8_t)0x07F);
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	685b      	ldr	r3, [r3, #4]
 8006dea:	b2db      	uxtb	r3, r3
 8006dec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006df0:	b2da      	uxtb	r2, r3
 8006df2:	69fb      	ldr	r3, [r7, #28]
 8006df4:	701a      	strb	r2, [r3, #0]
        }
        prxdata8bits++;
 8006df6:	69fb      	ldr	r3, [r7, #28]
 8006df8:	3301      	adds	r3, #1
 8006dfa:	61fb      	str	r3, [r7, #28]
      }
      husart->RxXferCount--;
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006e00:	b29b      	uxth	r3, r3
 8006e02:	3b01      	subs	r3, #1
 8006e04:	b29a      	uxth	r2, r3
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	865a      	strh	r2, [r3, #50]	; 0x32
    while (husart->RxXferCount > 0U)
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006e0e:	b29b      	uxth	r3, r3
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d1a5      	bne.n	8006d60 <HAL_USART_Receive+0x8a>
    }

    husart->State = HAL_USART_STATE_READY;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	2201      	movs	r2, #1
 8006e18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(husart);
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	2200      	movs	r2, #0
 8006e20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006e24:	2300      	movs	r3, #0
 8006e26:	e000      	b.n	8006e2a <HAL_USART_Receive+0x154>
  }
  else
  {
    return HAL_BUSY;
 8006e28:	2302      	movs	r3, #2
  }
}
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	3720      	adds	r7, #32
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	bd80      	pop	{r7, pc}

08006e32 <USART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_WaitOnFlagUntilTimeout(USART_HandleTypeDef *husart, uint32_t Flag, FlagStatus Status,
                                                      uint32_t Tickstart, uint32_t Timeout)
{
 8006e32:	b580      	push	{r7, lr}
 8006e34:	b084      	sub	sp, #16
 8006e36:	af00      	add	r7, sp, #0
 8006e38:	60f8      	str	r0, [r7, #12]
 8006e3a:	60b9      	str	r1, [r7, #8]
 8006e3c:	603b      	str	r3, [r7, #0]
 8006e3e:	4613      	mov	r3, r2
 8006e40:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 8006e42:	e038      	b.n	8006eb6 <USART_WaitOnFlagUntilTimeout+0x84>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006e44:	69bb      	ldr	r3, [r7, #24]
 8006e46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e4a:	d034      	beq.n	8006eb6 <USART_WaitOnFlagUntilTimeout+0x84>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006e4c:	69bb      	ldr	r3, [r7, #24]
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d007      	beq.n	8006e62 <USART_WaitOnFlagUntilTimeout+0x30>
 8006e52:	f7fb fad5 	bl	8002400 <HAL_GetTick>
 8006e56:	4602      	mov	r2, r0
 8006e58:	683b      	ldr	r3, [r7, #0]
 8006e5a:	1ad3      	subs	r3, r2, r3
 8006e5c:	69ba      	ldr	r2, [r7, #24]
 8006e5e:	429a      	cmp	r2, r3
 8006e60:	d229      	bcs.n	8006eb6 <USART_WaitOnFlagUntilTimeout+0x84>
      {
        /* Disable the USART Transmit Complete Interrupt */
        CLEAR_BIT(husart->Instance->CR1, USART_CR1_TXEIE);
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	68da      	ldr	r2, [r3, #12]
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006e70:	60da      	str	r2, [r3, #12]

        /* Disable the USART RXNE Interrupt */
        CLEAR_BIT(husart->Instance->CR1, USART_CR1_RXNEIE);
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	68da      	ldr	r2, [r3, #12]
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	f022 0220 	bic.w	r2, r2, #32
 8006e80:	60da      	str	r2, [r3, #12]

        /* Disable the USART Parity Error Interrupt */
        CLEAR_BIT(husart->Instance->CR1, USART_CR1_PEIE);
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	68da      	ldr	r2, [r3, #12]
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006e90:	60da      	str	r2, [r3, #12]

        /* Disable the USART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(husart->Instance->CR3, USART_CR3_EIE);
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	695a      	ldr	r2, [r3, #20]
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	f022 0201 	bic.w	r2, r2, #1
 8006ea0:	615a      	str	r2, [r3, #20]

        husart->State = HAL_USART_STATE_READY;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	2201      	movs	r2, #1
 8006ea6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(husart);
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	2200      	movs	r2, #0
 8006eae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006eb2:	2303      	movs	r3, #3
 8006eb4:	e00f      	b.n	8006ed6 <USART_WaitOnFlagUntilTimeout+0xa4>
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	681a      	ldr	r2, [r3, #0]
 8006ebc:	68bb      	ldr	r3, [r7, #8]
 8006ebe:	4013      	ands	r3, r2
 8006ec0:	68ba      	ldr	r2, [r7, #8]
 8006ec2:	429a      	cmp	r2, r3
 8006ec4:	bf0c      	ite	eq
 8006ec6:	2301      	moveq	r3, #1
 8006ec8:	2300      	movne	r3, #0
 8006eca:	b2db      	uxtb	r3, r3
 8006ecc:	461a      	mov	r2, r3
 8006ece:	79fb      	ldrb	r3, [r7, #7]
 8006ed0:	429a      	cmp	r2, r3
 8006ed2:	d0b7      	beq.n	8006e44 <USART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006ed4:	2300      	movs	r3, #0
}
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	3710      	adds	r7, #16
 8006eda:	46bd      	mov	sp, r7
 8006edc:	bd80      	pop	{r7, pc}
	...

08006ee0 <USART_SetConfig>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
static void USART_SetConfig(USART_HandleTypeDef *husart)
{
 8006ee0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006ee4:	b0c6      	sub	sp, #280	; 0x118
 8006ee6:	af00      	add	r7, sp, #0
 8006ee8:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
  uint32_t tmpreg = 0x00U;
 8006eec:	2300      	movs	r3, #0
 8006eee:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  assert_param(IS_USART_PARITY(husart->Init.Parity));
  assert_param(IS_USART_MODE(husart->Init.Mode));

  /* The LBCL, CPOL and CPHA bits have to be selected when both the transmitter and the
     receiver are disabled (TE=RE=0) to ensure that the clock pulses function correctly. */
  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 8006ef2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	68d9      	ldr	r1, [r3, #12]
 8006efa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006efe:	681a      	ldr	r2, [r3, #0]
 8006f00:	f021 030c 	bic.w	r3, r1, #12
 8006f04:	60d3      	str	r3, [r2, #12]

  /*---------------------------- USART CR2 Configuration ---------------------*/
  tmpreg = husart->Instance->CR2;
 8006f06:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	691b      	ldr	r3, [r3, #16]
 8006f0e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR2_CPHA | USART_CR2_CPOL | USART_CR2_CLKEN | USART_CR2_LBCL | USART_CR2_STOP));
 8006f12:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006f16:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8006f1a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  /* Configure the USART Clock, CPOL, CPHA and LastBit -----------------------*/
  /* Set CPOL bit according to husart->Init.CLKPolarity value */
  /* Set CPHA bit according to husart->Init.CLKPhase value */
  /* Set LBCL bit according to husart->Init.CLKLastBit value */
  /* Set Stop Bits: Set STOP[13:12] bits according to husart->Init.StopBits value */
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 8006f1e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006f22:	699a      	ldr	r2, [r3, #24]
                       husart->Init.CLKPhase | husart->Init.CLKLastBit | husart->Init.StopBits);
 8006f24:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006f28:	69db      	ldr	r3, [r3, #28]
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 8006f2a:	431a      	orrs	r2, r3
                       husart->Init.CLKPhase | husart->Init.CLKLastBit | husart->Init.StopBits);
 8006f2c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006f30:	6a1b      	ldr	r3, [r3, #32]
 8006f32:	431a      	orrs	r2, r3
 8006f34:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006f38:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 8006f3a:	431a      	orrs	r2, r3
 8006f3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006f40:	4313      	orrs	r3, r2
 8006f42:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006f46:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  /* Write to USART CR2 */
  WRITE_REG(husart->Instance->CR2, (uint32_t)tmpreg);
 8006f4a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006f4e:	681a      	ldr	r2, [r3, #0]
 8006f50:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006f54:	6113      	str	r3, [r2, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = husart->Instance->CR1;
 8006f56:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	68db      	ldr	r3, [r3, #12]
 8006f5e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114

  /* Clear M, PCE, PS, TE, RE and OVER8 bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8006f62:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006f66:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8006f6a:	f023 030c 	bic.w	r3, r3, #12
 8006f6e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  /* Configure the USART Word Length, Parity and mode:
     Set the M bits according to husart->Init.WordLength value
     Set PCE and PS bits according to husart->Init.Parity value
     Set TE and RE bits according to husart->Init.Mode value
     Force OVER8 bit to 1 in order to reach the max USART frequencies */
  tmpreg |= (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode | USART_CR1_OVER8;
 8006f72:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006f76:	689a      	ldr	r2, [r3, #8]
 8006f78:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006f7c:	691b      	ldr	r3, [r3, #16]
 8006f7e:	431a      	orrs	r2, r3
 8006f80:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006f84:	695b      	ldr	r3, [r3, #20]
 8006f86:	431a      	orrs	r2, r3
 8006f88:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006f8c:	4313      	orrs	r3, r2
 8006f8e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006f92:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114

  /* Write to USART CR1 */
  WRITE_REG(husart->Instance->CR1, (uint32_t)tmpreg);
 8006f96:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006f9a:	681a      	ldr	r2, [r3, #0]
 8006f9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006fa0:	60d3      	str	r3, [r2, #12]

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Clear CTSE and RTSE bits */
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE));
 8006fa2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	6959      	ldr	r1, [r3, #20]
 8006faa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006fae:	681a      	ldr	r2, [r3, #0]
 8006fb0:	f421 7340 	bic.w	r3, r1, #768	; 0x300
 8006fb4:	6153      	str	r3, [r2, #20]
   {
    pclk = HAL_RCC_GetPCLK2Freq();
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
   }
#elif defined(USART6)
  if((husart->Instance == USART1) || (husart->Instance == USART6))
 8006fb6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006fba:	681a      	ldr	r2, [r3, #0]
 8006fbc:	4b8b      	ldr	r3, [pc, #556]	; (80071ec <USART_SetConfig+0x30c>)
 8006fbe:	429a      	cmp	r2, r3
 8006fc0:	d006      	beq.n	8006fd0 <USART_SetConfig+0xf0>
 8006fc2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006fc6:	681a      	ldr	r2, [r3, #0]
 8006fc8:	4b89      	ldr	r3, [pc, #548]	; (80071f0 <USART_SetConfig+0x310>)
 8006fca:	429a      	cmp	r2, r3
 8006fcc:	f040 8114 	bne.w	80071f8 <USART_SetConfig+0x318>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006fd0:	f7fe fd32 	bl	8005a38 <HAL_RCC_GetPCLK2Freq>
 8006fd4:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
 8006fd8:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8006fdc:	2200      	movs	r2, #0
 8006fde:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8006fe2:	f8c7 2104 	str.w	r2, [r7, #260]	; 0x104
 8006fe6:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	; 0x100
 8006fea:	4622      	mov	r2, r4
 8006fec:	462b      	mov	r3, r5
 8006fee:	1891      	adds	r1, r2, r2
 8006ff0:	6739      	str	r1, [r7, #112]	; 0x70
 8006ff2:	415b      	adcs	r3, r3
 8006ff4:	677b      	str	r3, [r7, #116]	; 0x74
 8006ff6:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8006ffa:	4621      	mov	r1, r4
 8006ffc:	eb12 0801 	adds.w	r8, r2, r1
 8007000:	4629      	mov	r1, r5
 8007002:	eb43 0901 	adc.w	r9, r3, r1
 8007006:	f04f 0200 	mov.w	r2, #0
 800700a:	f04f 0300 	mov.w	r3, #0
 800700e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007012:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007016:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800701a:	4690      	mov	r8, r2
 800701c:	4699      	mov	r9, r3
 800701e:	4623      	mov	r3, r4
 8007020:	eb18 0303 	adds.w	r3, r8, r3
 8007024:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8007028:	462b      	mov	r3, r5
 800702a:	eb49 0303 	adc.w	r3, r9, r3
 800702e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007032:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007036:	685b      	ldr	r3, [r3, #4]
 8007038:	2200      	movs	r2, #0
 800703a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800703e:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8007042:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 8007046:	460b      	mov	r3, r1
 8007048:	18db      	adds	r3, r3, r3
 800704a:	66bb      	str	r3, [r7, #104]	; 0x68
 800704c:	4613      	mov	r3, r2
 800704e:	eb42 0303 	adc.w	r3, r2, r3
 8007052:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007054:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8007058:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 800705c:	f7f9 fd06 	bl	8000a6c <__aeabi_uldivmod>
 8007060:	4602      	mov	r2, r0
 8007062:	460b      	mov	r3, r1
 8007064:	4b63      	ldr	r3, [pc, #396]	; (80071f4 <USART_SetConfig+0x314>)
 8007066:	fba3 2302 	umull	r2, r3, r3, r2
 800706a:	095b      	lsrs	r3, r3, #5
 800706c:	011c      	lsls	r4, r3, #4
 800706e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8007072:	2200      	movs	r2, #0
 8007074:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007078:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800707c:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 8007080:	4642      	mov	r2, r8
 8007082:	464b      	mov	r3, r9
 8007084:	1891      	adds	r1, r2, r2
 8007086:	6639      	str	r1, [r7, #96]	; 0x60
 8007088:	415b      	adcs	r3, r3
 800708a:	667b      	str	r3, [r7, #100]	; 0x64
 800708c:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8007090:	4641      	mov	r1, r8
 8007092:	1851      	adds	r1, r2, r1
 8007094:	65b9      	str	r1, [r7, #88]	; 0x58
 8007096:	4649      	mov	r1, r9
 8007098:	414b      	adcs	r3, r1
 800709a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800709c:	f04f 0200 	mov.w	r2, #0
 80070a0:	f04f 0300 	mov.w	r3, #0
 80070a4:	e9d7 ab16 	ldrd	sl, fp, [r7, #88]	; 0x58
 80070a8:	4659      	mov	r1, fp
 80070aa:	00cb      	lsls	r3, r1, #3
 80070ac:	4651      	mov	r1, sl
 80070ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80070b2:	4651      	mov	r1, sl
 80070b4:	00ca      	lsls	r2, r1, #3
 80070b6:	4610      	mov	r0, r2
 80070b8:	4619      	mov	r1, r3
 80070ba:	4603      	mov	r3, r0
 80070bc:	4642      	mov	r2, r8
 80070be:	189b      	adds	r3, r3, r2
 80070c0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80070c4:	464b      	mov	r3, r9
 80070c6:	460a      	mov	r2, r1
 80070c8:	eb42 0303 	adc.w	r3, r2, r3
 80070cc:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80070d0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80070d4:	685b      	ldr	r3, [r3, #4]
 80070d6:	2200      	movs	r2, #0
 80070d8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80070dc:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80070e0:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80070e4:	460b      	mov	r3, r1
 80070e6:	18db      	adds	r3, r3, r3
 80070e8:	653b      	str	r3, [r7, #80]	; 0x50
 80070ea:	4613      	mov	r3, r2
 80070ec:	eb42 0303 	adc.w	r3, r2, r3
 80070f0:	657b      	str	r3, [r7, #84]	; 0x54
 80070f2:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80070f6:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80070fa:	f7f9 fcb7 	bl	8000a6c <__aeabi_uldivmod>
 80070fe:	4602      	mov	r2, r0
 8007100:	460b      	mov	r3, r1
 8007102:	4611      	mov	r1, r2
 8007104:	4b3b      	ldr	r3, [pc, #236]	; (80071f4 <USART_SetConfig+0x314>)
 8007106:	fba3 2301 	umull	r2, r3, r3, r1
 800710a:	095b      	lsrs	r3, r3, #5
 800710c:	2264      	movs	r2, #100	; 0x64
 800710e:	fb02 f303 	mul.w	r3, r2, r3
 8007112:	1acb      	subs	r3, r1, r3
 8007114:	00db      	lsls	r3, r3, #3
 8007116:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800711a:	4b36      	ldr	r3, [pc, #216]	; (80071f4 <USART_SetConfig+0x314>)
 800711c:	fba3 2302 	umull	r2, r3, r3, r2
 8007120:	095b      	lsrs	r3, r3, #5
 8007122:	005b      	lsls	r3, r3, #1
 8007124:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007128:	441c      	add	r4, r3
 800712a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800712e:	2200      	movs	r2, #0
 8007130:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007134:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007138:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800713c:	4642      	mov	r2, r8
 800713e:	464b      	mov	r3, r9
 8007140:	1891      	adds	r1, r2, r2
 8007142:	64b9      	str	r1, [r7, #72]	; 0x48
 8007144:	415b      	adcs	r3, r3
 8007146:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007148:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800714c:	4641      	mov	r1, r8
 800714e:	1851      	adds	r1, r2, r1
 8007150:	6439      	str	r1, [r7, #64]	; 0x40
 8007152:	4649      	mov	r1, r9
 8007154:	414b      	adcs	r3, r1
 8007156:	647b      	str	r3, [r7, #68]	; 0x44
 8007158:	f04f 0200 	mov.w	r2, #0
 800715c:	f04f 0300 	mov.w	r3, #0
 8007160:	e9d7 ab10 	ldrd	sl, fp, [r7, #64]	; 0x40
 8007164:	4659      	mov	r1, fp
 8007166:	00cb      	lsls	r3, r1, #3
 8007168:	4651      	mov	r1, sl
 800716a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800716e:	4651      	mov	r1, sl
 8007170:	00ca      	lsls	r2, r1, #3
 8007172:	4610      	mov	r0, r2
 8007174:	4619      	mov	r1, r3
 8007176:	4603      	mov	r3, r0
 8007178:	4642      	mov	r2, r8
 800717a:	189b      	adds	r3, r3, r2
 800717c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007180:	464b      	mov	r3, r9
 8007182:	460a      	mov	r2, r1
 8007184:	eb42 0303 	adc.w	r3, r2, r3
 8007188:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800718c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007190:	685b      	ldr	r3, [r3, #4]
 8007192:	2200      	movs	r2, #0
 8007194:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007198:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800719c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80071a0:	460b      	mov	r3, r1
 80071a2:	18db      	adds	r3, r3, r3
 80071a4:	63bb      	str	r3, [r7, #56]	; 0x38
 80071a6:	4613      	mov	r3, r2
 80071a8:	eb42 0303 	adc.w	r3, r2, r3
 80071ac:	63fb      	str	r3, [r7, #60]	; 0x3c
 80071ae:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80071b2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80071b6:	f7f9 fc59 	bl	8000a6c <__aeabi_uldivmod>
 80071ba:	4602      	mov	r2, r0
 80071bc:	460b      	mov	r3, r1
 80071be:	4b0d      	ldr	r3, [pc, #52]	; (80071f4 <USART_SetConfig+0x314>)
 80071c0:	fba3 1302 	umull	r1, r3, r3, r2
 80071c4:	095b      	lsrs	r3, r3, #5
 80071c6:	2164      	movs	r1, #100	; 0x64
 80071c8:	fb01 f303 	mul.w	r3, r1, r3
 80071cc:	1ad3      	subs	r3, r2, r3
 80071ce:	00db      	lsls	r3, r3, #3
 80071d0:	3332      	adds	r3, #50	; 0x32
 80071d2:	4a08      	ldr	r2, [pc, #32]	; (80071f4 <USART_SetConfig+0x314>)
 80071d4:	fba2 2303 	umull	r2, r3, r2, r3
 80071d8:	095b      	lsrs	r3, r3, #5
 80071da:	f003 0207 	and.w	r2, r3, #7
 80071de:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	4422      	add	r2, r4
 80071e6:	609a      	str	r2, [r3, #8]
 80071e8:	e109      	b.n	80073fe <USART_SetConfig+0x51e>
 80071ea:	bf00      	nop
 80071ec:	40011000 	.word	0x40011000
 80071f0:	40011400 	.word	0x40011400
 80071f4:	51eb851f 	.word	0x51eb851f
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
  }
#endif /* USART6 || UART9 || UART10 */	
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80071f8:	f7fe fc0a 	bl	8005a10 <HAL_RCC_GetPCLK1Freq>
 80071fc:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
 8007200:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8007204:	2200      	movs	r2, #0
 8007206:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800720a:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800720e:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8007212:	4642      	mov	r2, r8
 8007214:	464b      	mov	r3, r9
 8007216:	1891      	adds	r1, r2, r2
 8007218:	6339      	str	r1, [r7, #48]	; 0x30
 800721a:	415b      	adcs	r3, r3
 800721c:	637b      	str	r3, [r7, #52]	; 0x34
 800721e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8007222:	4641      	mov	r1, r8
 8007224:	1854      	adds	r4, r2, r1
 8007226:	4649      	mov	r1, r9
 8007228:	eb43 0501 	adc.w	r5, r3, r1
 800722c:	f04f 0200 	mov.w	r2, #0
 8007230:	f04f 0300 	mov.w	r3, #0
 8007234:	00eb      	lsls	r3, r5, #3
 8007236:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800723a:	00e2      	lsls	r2, r4, #3
 800723c:	4614      	mov	r4, r2
 800723e:	461d      	mov	r5, r3
 8007240:	4643      	mov	r3, r8
 8007242:	18e3      	adds	r3, r4, r3
 8007244:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007248:	464b      	mov	r3, r9
 800724a:	eb45 0303 	adc.w	r3, r5, r3
 800724e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007252:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007256:	685b      	ldr	r3, [r3, #4]
 8007258:	2200      	movs	r2, #0
 800725a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800725e:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8007262:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007266:	460b      	mov	r3, r1
 8007268:	18db      	adds	r3, r3, r3
 800726a:	62bb      	str	r3, [r7, #40]	; 0x28
 800726c:	4613      	mov	r3, r2
 800726e:	eb42 0303 	adc.w	r3, r2, r3
 8007272:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007274:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007278:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800727c:	f7f9 fbf6 	bl	8000a6c <__aeabi_uldivmod>
 8007280:	4602      	mov	r2, r0
 8007282:	460b      	mov	r3, r1
 8007284:	4b61      	ldr	r3, [pc, #388]	; (800740c <USART_SetConfig+0x52c>)
 8007286:	fba3 2302 	umull	r2, r3, r3, r2
 800728a:	095b      	lsrs	r3, r3, #5
 800728c:	011c      	lsls	r4, r3, #4
 800728e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8007292:	2200      	movs	r2, #0
 8007294:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8007298:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800729c:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80072a0:	4642      	mov	r2, r8
 80072a2:	464b      	mov	r3, r9
 80072a4:	1891      	adds	r1, r2, r2
 80072a6:	6239      	str	r1, [r7, #32]
 80072a8:	415b      	adcs	r3, r3
 80072aa:	627b      	str	r3, [r7, #36]	; 0x24
 80072ac:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80072b0:	4641      	mov	r1, r8
 80072b2:	eb12 0a01 	adds.w	sl, r2, r1
 80072b6:	4649      	mov	r1, r9
 80072b8:	eb43 0b01 	adc.w	fp, r3, r1
 80072bc:	f04f 0200 	mov.w	r2, #0
 80072c0:	f04f 0300 	mov.w	r3, #0
 80072c4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80072c8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80072cc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80072d0:	4692      	mov	sl, r2
 80072d2:	469b      	mov	fp, r3
 80072d4:	4643      	mov	r3, r8
 80072d6:	eb1a 0303 	adds.w	r3, sl, r3
 80072da:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80072de:	464b      	mov	r3, r9
 80072e0:	eb4b 0303 	adc.w	r3, fp, r3
 80072e4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80072e8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80072ec:	685b      	ldr	r3, [r3, #4]
 80072ee:	2200      	movs	r2, #0
 80072f0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80072f4:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80072f8:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 80072fc:	460b      	mov	r3, r1
 80072fe:	18db      	adds	r3, r3, r3
 8007300:	61bb      	str	r3, [r7, #24]
 8007302:	4613      	mov	r3, r2
 8007304:	eb42 0303 	adc.w	r3, r2, r3
 8007308:	61fb      	str	r3, [r7, #28]
 800730a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800730e:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007312:	f7f9 fbab 	bl	8000a6c <__aeabi_uldivmod>
 8007316:	4602      	mov	r2, r0
 8007318:	460b      	mov	r3, r1
 800731a:	4611      	mov	r1, r2
 800731c:	4b3b      	ldr	r3, [pc, #236]	; (800740c <USART_SetConfig+0x52c>)
 800731e:	fba3 2301 	umull	r2, r3, r3, r1
 8007322:	095b      	lsrs	r3, r3, #5
 8007324:	2264      	movs	r2, #100	; 0x64
 8007326:	fb02 f303 	mul.w	r3, r2, r3
 800732a:	1acb      	subs	r3, r1, r3
 800732c:	00db      	lsls	r3, r3, #3
 800732e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8007332:	4b36      	ldr	r3, [pc, #216]	; (800740c <USART_SetConfig+0x52c>)
 8007334:	fba3 2302 	umull	r2, r3, r3, r2
 8007338:	095b      	lsrs	r3, r3, #5
 800733a:	005b      	lsls	r3, r3, #1
 800733c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007340:	441c      	add	r4, r3
 8007342:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8007346:	2200      	movs	r2, #0
 8007348:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800734c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007350:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007354:	4642      	mov	r2, r8
 8007356:	464b      	mov	r3, r9
 8007358:	1891      	adds	r1, r2, r2
 800735a:	6139      	str	r1, [r7, #16]
 800735c:	415b      	adcs	r3, r3
 800735e:	617b      	str	r3, [r7, #20]
 8007360:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007364:	4641      	mov	r1, r8
 8007366:	1851      	adds	r1, r2, r1
 8007368:	60b9      	str	r1, [r7, #8]
 800736a:	4649      	mov	r1, r9
 800736c:	414b      	adcs	r3, r1
 800736e:	60fb      	str	r3, [r7, #12]
 8007370:	f04f 0200 	mov.w	r2, #0
 8007374:	f04f 0300 	mov.w	r3, #0
 8007378:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800737c:	4659      	mov	r1, fp
 800737e:	00cb      	lsls	r3, r1, #3
 8007380:	4651      	mov	r1, sl
 8007382:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007386:	4651      	mov	r1, sl
 8007388:	00ca      	lsls	r2, r1, #3
 800738a:	4610      	mov	r0, r2
 800738c:	4619      	mov	r1, r3
 800738e:	4603      	mov	r3, r0
 8007390:	4642      	mov	r2, r8
 8007392:	189b      	adds	r3, r3, r2
 8007394:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007398:	464b      	mov	r3, r9
 800739a:	460a      	mov	r2, r1
 800739c:	eb42 0303 	adc.w	r3, r2, r3
 80073a0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80073a4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80073a8:	685b      	ldr	r3, [r3, #4]
 80073aa:	2200      	movs	r2, #0
 80073ac:	67bb      	str	r3, [r7, #120]	; 0x78
 80073ae:	67fa      	str	r2, [r7, #124]	; 0x7c
 80073b0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 80073b4:	460b      	mov	r3, r1
 80073b6:	18db      	adds	r3, r3, r3
 80073b8:	603b      	str	r3, [r7, #0]
 80073ba:	4613      	mov	r3, r2
 80073bc:	eb42 0303 	adc.w	r3, r2, r3
 80073c0:	607b      	str	r3, [r7, #4]
 80073c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80073c6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80073ca:	f7f9 fb4f 	bl	8000a6c <__aeabi_uldivmod>
 80073ce:	4602      	mov	r2, r0
 80073d0:	460b      	mov	r3, r1
 80073d2:	4b0e      	ldr	r3, [pc, #56]	; (800740c <USART_SetConfig+0x52c>)
 80073d4:	fba3 1302 	umull	r1, r3, r3, r2
 80073d8:	095b      	lsrs	r3, r3, #5
 80073da:	2164      	movs	r1, #100	; 0x64
 80073dc:	fb01 f303 	mul.w	r3, r1, r3
 80073e0:	1ad3      	subs	r3, r2, r3
 80073e2:	00db      	lsls	r3, r3, #3
 80073e4:	3332      	adds	r3, #50	; 0x32
 80073e6:	4a09      	ldr	r2, [pc, #36]	; (800740c <USART_SetConfig+0x52c>)
 80073e8:	fba2 2303 	umull	r2, r3, r2, r3
 80073ec:	095b      	lsrs	r3, r3, #5
 80073ee:	f003 0207 	and.w	r2, r3, #7
 80073f2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	4422      	add	r2, r4
 80073fa:	609a      	str	r2, [r3, #8]
  }
}
 80073fc:	bf00      	nop
 80073fe:	bf00      	nop
 8007400:	f507 778c 	add.w	r7, r7, #280	; 0x118
 8007404:	46bd      	mov	sp, r7
 8007406:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800740a:	bf00      	nop
 800740c:	51eb851f 	.word	0x51eb851f

08007410 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007410:	b084      	sub	sp, #16
 8007412:	b580      	push	{r7, lr}
 8007414:	b084      	sub	sp, #16
 8007416:	af00      	add	r7, sp, #0
 8007418:	6078      	str	r0, [r7, #4]
 800741a:	f107 001c 	add.w	r0, r7, #28
 800741e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007422:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007424:	2b01      	cmp	r3, #1
 8007426:	d122      	bne.n	800746e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800742c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	68db      	ldr	r3, [r3, #12]
 8007438:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800743c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007440:	687a      	ldr	r2, [r7, #4]
 8007442:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	68db      	ldr	r3, [r3, #12]
 8007448:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007450:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007452:	2b01      	cmp	r3, #1
 8007454:	d105      	bne.n	8007462 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	68db      	ldr	r3, [r3, #12]
 800745a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007462:	6878      	ldr	r0, [r7, #4]
 8007464:	f000 f9c0 	bl	80077e8 <USB_CoreReset>
 8007468:	4603      	mov	r3, r0
 800746a:	73fb      	strb	r3, [r7, #15]
 800746c:	e01a      	b.n	80074a4 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	68db      	ldr	r3, [r3, #12]
 8007472:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800747a:	6878      	ldr	r0, [r7, #4]
 800747c:	f000 f9b4 	bl	80077e8 <USB_CoreReset>
 8007480:	4603      	mov	r3, r0
 8007482:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007484:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007486:	2b00      	cmp	r3, #0
 8007488:	d106      	bne.n	8007498 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800748e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	639a      	str	r2, [r3, #56]	; 0x38
 8007496:	e005      	b.n	80074a4 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800749c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80074a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074a6:	2b01      	cmp	r3, #1
 80074a8:	d10b      	bne.n	80074c2 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	689b      	ldr	r3, [r3, #8]
 80074ae:	f043 0206 	orr.w	r2, r3, #6
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	689b      	ldr	r3, [r3, #8]
 80074ba:	f043 0220 	orr.w	r2, r3, #32
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80074c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80074c4:	4618      	mov	r0, r3
 80074c6:	3710      	adds	r7, #16
 80074c8:	46bd      	mov	sp, r7
 80074ca:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80074ce:	b004      	add	sp, #16
 80074d0:	4770      	bx	lr

080074d2 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80074d2:	b480      	push	{r7}
 80074d4:	b083      	sub	sp, #12
 80074d6:	af00      	add	r7, sp, #0
 80074d8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	689b      	ldr	r3, [r3, #8]
 80074de:	f043 0201 	orr.w	r2, r3, #1
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80074e6:	2300      	movs	r3, #0
}
 80074e8:	4618      	mov	r0, r3
 80074ea:	370c      	adds	r7, #12
 80074ec:	46bd      	mov	sp, r7
 80074ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f2:	4770      	bx	lr

080074f4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80074f4:	b480      	push	{r7}
 80074f6:	b083      	sub	sp, #12
 80074f8:	af00      	add	r7, sp, #0
 80074fa:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	689b      	ldr	r3, [r3, #8]
 8007500:	f023 0201 	bic.w	r2, r3, #1
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007508:	2300      	movs	r3, #0
}
 800750a:	4618      	mov	r0, r3
 800750c:	370c      	adds	r7, #12
 800750e:	46bd      	mov	sp, r7
 8007510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007514:	4770      	bx	lr

08007516 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007516:	b580      	push	{r7, lr}
 8007518:	b084      	sub	sp, #16
 800751a:	af00      	add	r7, sp, #0
 800751c:	6078      	str	r0, [r7, #4]
 800751e:	460b      	mov	r3, r1
 8007520:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007522:	2300      	movs	r3, #0
 8007524:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	68db      	ldr	r3, [r3, #12]
 800752a:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007532:	78fb      	ldrb	r3, [r7, #3]
 8007534:	2b01      	cmp	r3, #1
 8007536:	d115      	bne.n	8007564 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	68db      	ldr	r3, [r3, #12]
 800753c:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007544:	2001      	movs	r0, #1
 8007546:	f7fa ff67 	bl	8002418 <HAL_Delay>
      ms++;
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	3301      	adds	r3, #1
 800754e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8007550:	6878      	ldr	r0, [r7, #4]
 8007552:	f000 f93a 	bl	80077ca <USB_GetMode>
 8007556:	4603      	mov	r3, r0
 8007558:	2b01      	cmp	r3, #1
 800755a:	d01e      	beq.n	800759a <USB_SetCurrentMode+0x84>
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	2b31      	cmp	r3, #49	; 0x31
 8007560:	d9f0      	bls.n	8007544 <USB_SetCurrentMode+0x2e>
 8007562:	e01a      	b.n	800759a <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007564:	78fb      	ldrb	r3, [r7, #3]
 8007566:	2b00      	cmp	r3, #0
 8007568:	d115      	bne.n	8007596 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	68db      	ldr	r3, [r3, #12]
 800756e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007576:	2001      	movs	r0, #1
 8007578:	f7fa ff4e 	bl	8002418 <HAL_Delay>
      ms++;
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	3301      	adds	r3, #1
 8007580:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8007582:	6878      	ldr	r0, [r7, #4]
 8007584:	f000 f921 	bl	80077ca <USB_GetMode>
 8007588:	4603      	mov	r3, r0
 800758a:	2b00      	cmp	r3, #0
 800758c:	d005      	beq.n	800759a <USB_SetCurrentMode+0x84>
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	2b31      	cmp	r3, #49	; 0x31
 8007592:	d9f0      	bls.n	8007576 <USB_SetCurrentMode+0x60>
 8007594:	e001      	b.n	800759a <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007596:	2301      	movs	r3, #1
 8007598:	e005      	b.n	80075a6 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	2b32      	cmp	r3, #50	; 0x32
 800759e:	d101      	bne.n	80075a4 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80075a0:	2301      	movs	r3, #1
 80075a2:	e000      	b.n	80075a6 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80075a4:	2300      	movs	r3, #0
}
 80075a6:	4618      	mov	r0, r3
 80075a8:	3710      	adds	r7, #16
 80075aa:	46bd      	mov	sp, r7
 80075ac:	bd80      	pop	{r7, pc}
	...

080075b0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80075b0:	b480      	push	{r7}
 80075b2:	b085      	sub	sp, #20
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
 80075b8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80075ba:	2300      	movs	r3, #0
 80075bc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	3301      	adds	r3, #1
 80075c2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	4a13      	ldr	r2, [pc, #76]	; (8007614 <USB_FlushTxFifo+0x64>)
 80075c8:	4293      	cmp	r3, r2
 80075ca:	d901      	bls.n	80075d0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80075cc:	2303      	movs	r3, #3
 80075ce:	e01b      	b.n	8007608 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	691b      	ldr	r3, [r3, #16]
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	daf2      	bge.n	80075be <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80075d8:	2300      	movs	r3, #0
 80075da:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80075dc:	683b      	ldr	r3, [r7, #0]
 80075de:	019b      	lsls	r3, r3, #6
 80075e0:	f043 0220 	orr.w	r2, r3, #32
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	3301      	adds	r3, #1
 80075ec:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	4a08      	ldr	r2, [pc, #32]	; (8007614 <USB_FlushTxFifo+0x64>)
 80075f2:	4293      	cmp	r3, r2
 80075f4:	d901      	bls.n	80075fa <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80075f6:	2303      	movs	r3, #3
 80075f8:	e006      	b.n	8007608 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	691b      	ldr	r3, [r3, #16]
 80075fe:	f003 0320 	and.w	r3, r3, #32
 8007602:	2b20      	cmp	r3, #32
 8007604:	d0f0      	beq.n	80075e8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007606:	2300      	movs	r3, #0
}
 8007608:	4618      	mov	r0, r3
 800760a:	3714      	adds	r7, #20
 800760c:	46bd      	mov	sp, r7
 800760e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007612:	4770      	bx	lr
 8007614:	00030d40 	.word	0x00030d40

08007618 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007618:	b480      	push	{r7}
 800761a:	b085      	sub	sp, #20
 800761c:	af00      	add	r7, sp, #0
 800761e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007620:	2300      	movs	r3, #0
 8007622:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	3301      	adds	r3, #1
 8007628:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	4a11      	ldr	r2, [pc, #68]	; (8007674 <USB_FlushRxFifo+0x5c>)
 800762e:	4293      	cmp	r3, r2
 8007630:	d901      	bls.n	8007636 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007632:	2303      	movs	r3, #3
 8007634:	e018      	b.n	8007668 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	691b      	ldr	r3, [r3, #16]
 800763a:	2b00      	cmp	r3, #0
 800763c:	daf2      	bge.n	8007624 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800763e:	2300      	movs	r3, #0
 8007640:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	2210      	movs	r2, #16
 8007646:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	3301      	adds	r3, #1
 800764c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	4a08      	ldr	r2, [pc, #32]	; (8007674 <USB_FlushRxFifo+0x5c>)
 8007652:	4293      	cmp	r3, r2
 8007654:	d901      	bls.n	800765a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007656:	2303      	movs	r3, #3
 8007658:	e006      	b.n	8007668 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	691b      	ldr	r3, [r3, #16]
 800765e:	f003 0310 	and.w	r3, r3, #16
 8007662:	2b10      	cmp	r3, #16
 8007664:	d0f0      	beq.n	8007648 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007666:	2300      	movs	r3, #0
}
 8007668:	4618      	mov	r0, r3
 800766a:	3714      	adds	r7, #20
 800766c:	46bd      	mov	sp, r7
 800766e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007672:	4770      	bx	lr
 8007674:	00030d40 	.word	0x00030d40

08007678 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007678:	b480      	push	{r7}
 800767a:	b089      	sub	sp, #36	; 0x24
 800767c:	af00      	add	r7, sp, #0
 800767e:	60f8      	str	r0, [r7, #12]
 8007680:	60b9      	str	r1, [r7, #8]
 8007682:	4611      	mov	r1, r2
 8007684:	461a      	mov	r2, r3
 8007686:	460b      	mov	r3, r1
 8007688:	71fb      	strb	r3, [r7, #7]
 800768a:	4613      	mov	r3, r2
 800768c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007692:	68bb      	ldr	r3, [r7, #8]
 8007694:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007696:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800769a:	2b00      	cmp	r3, #0
 800769c:	d123      	bne.n	80076e6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800769e:	88bb      	ldrh	r3, [r7, #4]
 80076a0:	3303      	adds	r3, #3
 80076a2:	089b      	lsrs	r3, r3, #2
 80076a4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80076a6:	2300      	movs	r3, #0
 80076a8:	61bb      	str	r3, [r7, #24]
 80076aa:	e018      	b.n	80076de <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80076ac:	79fb      	ldrb	r3, [r7, #7]
 80076ae:	031a      	lsls	r2, r3, #12
 80076b0:	697b      	ldr	r3, [r7, #20]
 80076b2:	4413      	add	r3, r2
 80076b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80076b8:	461a      	mov	r2, r3
 80076ba:	69fb      	ldr	r3, [r7, #28]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	6013      	str	r3, [r2, #0]
      pSrc++;
 80076c0:	69fb      	ldr	r3, [r7, #28]
 80076c2:	3301      	adds	r3, #1
 80076c4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80076c6:	69fb      	ldr	r3, [r7, #28]
 80076c8:	3301      	adds	r3, #1
 80076ca:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80076cc:	69fb      	ldr	r3, [r7, #28]
 80076ce:	3301      	adds	r3, #1
 80076d0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80076d2:	69fb      	ldr	r3, [r7, #28]
 80076d4:	3301      	adds	r3, #1
 80076d6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80076d8:	69bb      	ldr	r3, [r7, #24]
 80076da:	3301      	adds	r3, #1
 80076dc:	61bb      	str	r3, [r7, #24]
 80076de:	69ba      	ldr	r2, [r7, #24]
 80076e0:	693b      	ldr	r3, [r7, #16]
 80076e2:	429a      	cmp	r2, r3
 80076e4:	d3e2      	bcc.n	80076ac <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80076e6:	2300      	movs	r3, #0
}
 80076e8:	4618      	mov	r0, r3
 80076ea:	3724      	adds	r7, #36	; 0x24
 80076ec:	46bd      	mov	sp, r7
 80076ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f2:	4770      	bx	lr

080076f4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80076f4:	b480      	push	{r7}
 80076f6:	b08b      	sub	sp, #44	; 0x2c
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	60f8      	str	r0, [r7, #12]
 80076fc:	60b9      	str	r1, [r7, #8]
 80076fe:	4613      	mov	r3, r2
 8007700:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007706:	68bb      	ldr	r3, [r7, #8]
 8007708:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800770a:	88fb      	ldrh	r3, [r7, #6]
 800770c:	089b      	lsrs	r3, r3, #2
 800770e:	b29b      	uxth	r3, r3
 8007710:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007712:	88fb      	ldrh	r3, [r7, #6]
 8007714:	f003 0303 	and.w	r3, r3, #3
 8007718:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800771a:	2300      	movs	r3, #0
 800771c:	623b      	str	r3, [r7, #32]
 800771e:	e014      	b.n	800774a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007720:	69bb      	ldr	r3, [r7, #24]
 8007722:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007726:	681a      	ldr	r2, [r3, #0]
 8007728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800772a:	601a      	str	r2, [r3, #0]
    pDest++;
 800772c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800772e:	3301      	adds	r3, #1
 8007730:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007734:	3301      	adds	r3, #1
 8007736:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800773a:	3301      	adds	r3, #1
 800773c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800773e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007740:	3301      	adds	r3, #1
 8007742:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8007744:	6a3b      	ldr	r3, [r7, #32]
 8007746:	3301      	adds	r3, #1
 8007748:	623b      	str	r3, [r7, #32]
 800774a:	6a3a      	ldr	r2, [r7, #32]
 800774c:	697b      	ldr	r3, [r7, #20]
 800774e:	429a      	cmp	r2, r3
 8007750:	d3e6      	bcc.n	8007720 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007752:	8bfb      	ldrh	r3, [r7, #30]
 8007754:	2b00      	cmp	r3, #0
 8007756:	d01e      	beq.n	8007796 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007758:	2300      	movs	r3, #0
 800775a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800775c:	69bb      	ldr	r3, [r7, #24]
 800775e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007762:	461a      	mov	r2, r3
 8007764:	f107 0310 	add.w	r3, r7, #16
 8007768:	6812      	ldr	r2, [r2, #0]
 800776a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800776c:	693a      	ldr	r2, [r7, #16]
 800776e:	6a3b      	ldr	r3, [r7, #32]
 8007770:	b2db      	uxtb	r3, r3
 8007772:	00db      	lsls	r3, r3, #3
 8007774:	fa22 f303 	lsr.w	r3, r2, r3
 8007778:	b2da      	uxtb	r2, r3
 800777a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800777c:	701a      	strb	r2, [r3, #0]
      i++;
 800777e:	6a3b      	ldr	r3, [r7, #32]
 8007780:	3301      	adds	r3, #1
 8007782:	623b      	str	r3, [r7, #32]
      pDest++;
 8007784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007786:	3301      	adds	r3, #1
 8007788:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800778a:	8bfb      	ldrh	r3, [r7, #30]
 800778c:	3b01      	subs	r3, #1
 800778e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007790:	8bfb      	ldrh	r3, [r7, #30]
 8007792:	2b00      	cmp	r3, #0
 8007794:	d1ea      	bne.n	800776c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007798:	4618      	mov	r0, r3
 800779a:	372c      	adds	r7, #44	; 0x2c
 800779c:	46bd      	mov	sp, r7
 800779e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a2:	4770      	bx	lr

080077a4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80077a4:	b480      	push	{r7}
 80077a6:	b085      	sub	sp, #20
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	695b      	ldr	r3, [r3, #20]
 80077b0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	699b      	ldr	r3, [r3, #24]
 80077b6:	68fa      	ldr	r2, [r7, #12]
 80077b8:	4013      	ands	r3, r2
 80077ba:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80077bc:	68fb      	ldr	r3, [r7, #12]
}
 80077be:	4618      	mov	r0, r3
 80077c0:	3714      	adds	r7, #20
 80077c2:	46bd      	mov	sp, r7
 80077c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c8:	4770      	bx	lr

080077ca <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80077ca:	b480      	push	{r7}
 80077cc:	b083      	sub	sp, #12
 80077ce:	af00      	add	r7, sp, #0
 80077d0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	695b      	ldr	r3, [r3, #20]
 80077d6:	f003 0301 	and.w	r3, r3, #1
}
 80077da:	4618      	mov	r0, r3
 80077dc:	370c      	adds	r7, #12
 80077de:	46bd      	mov	sp, r7
 80077e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e4:	4770      	bx	lr
	...

080077e8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80077e8:	b480      	push	{r7}
 80077ea:	b085      	sub	sp, #20
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80077f0:	2300      	movs	r3, #0
 80077f2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	3301      	adds	r3, #1
 80077f8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	4a13      	ldr	r2, [pc, #76]	; (800784c <USB_CoreReset+0x64>)
 80077fe:	4293      	cmp	r3, r2
 8007800:	d901      	bls.n	8007806 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007802:	2303      	movs	r3, #3
 8007804:	e01b      	b.n	800783e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	691b      	ldr	r3, [r3, #16]
 800780a:	2b00      	cmp	r3, #0
 800780c:	daf2      	bge.n	80077f4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800780e:	2300      	movs	r3, #0
 8007810:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	691b      	ldr	r3, [r3, #16]
 8007816:	f043 0201 	orr.w	r2, r3, #1
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	3301      	adds	r3, #1
 8007822:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	4a09      	ldr	r2, [pc, #36]	; (800784c <USB_CoreReset+0x64>)
 8007828:	4293      	cmp	r3, r2
 800782a:	d901      	bls.n	8007830 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800782c:	2303      	movs	r3, #3
 800782e:	e006      	b.n	800783e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	691b      	ldr	r3, [r3, #16]
 8007834:	f003 0301 	and.w	r3, r3, #1
 8007838:	2b01      	cmp	r3, #1
 800783a:	d0f0      	beq.n	800781e <USB_CoreReset+0x36>

  return HAL_OK;
 800783c:	2300      	movs	r3, #0
}
 800783e:	4618      	mov	r0, r3
 8007840:	3714      	adds	r7, #20
 8007842:	46bd      	mov	sp, r7
 8007844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007848:	4770      	bx	lr
 800784a:	bf00      	nop
 800784c:	00030d40 	.word	0x00030d40

08007850 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007850:	b084      	sub	sp, #16
 8007852:	b580      	push	{r7, lr}
 8007854:	b086      	sub	sp, #24
 8007856:	af00      	add	r7, sp, #0
 8007858:	6078      	str	r0, [r7, #4]
 800785a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800785e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007862:	2300      	movs	r3, #0
 8007864:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007870:	461a      	mov	r2, r3
 8007872:	2300      	movs	r3, #0
 8007874:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800787a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007886:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007892:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800789e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d018      	beq.n	80078d8 <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80078a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078a8:	2b01      	cmp	r3, #1
 80078aa:	d10a      	bne.n	80078c2 <USB_HostInit+0x72>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	68fa      	ldr	r2, [r7, #12]
 80078b6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80078ba:	f043 0304 	orr.w	r3, r3, #4
 80078be:	6013      	str	r3, [r2, #0]
 80078c0:	e014      	b.n	80078ec <USB_HostInit+0x9c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	68fa      	ldr	r2, [r7, #12]
 80078cc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80078d0:	f023 0304 	bic.w	r3, r3, #4
 80078d4:	6013      	str	r3, [r2, #0]
 80078d6:	e009      	b.n	80078ec <USB_HostInit+0x9c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	68fa      	ldr	r2, [r7, #12]
 80078e2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80078e6:	f023 0304 	bic.w	r3, r3, #4
 80078ea:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80078ec:	2110      	movs	r1, #16
 80078ee:	6878      	ldr	r0, [r7, #4]
 80078f0:	f7ff fe5e 	bl	80075b0 <USB_FlushTxFifo>
 80078f4:	4603      	mov	r3, r0
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d001      	beq.n	80078fe <USB_HostInit+0xae>
  {
    ret = HAL_ERROR;
 80078fa:	2301      	movs	r3, #1
 80078fc:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80078fe:	6878      	ldr	r0, [r7, #4]
 8007900:	f7ff fe8a 	bl	8007618 <USB_FlushRxFifo>
 8007904:	4603      	mov	r3, r0
 8007906:	2b00      	cmp	r3, #0
 8007908:	d001      	beq.n	800790e <USB_HostInit+0xbe>
  {
    ret = HAL_ERROR;
 800790a:	2301      	movs	r3, #1
 800790c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800790e:	2300      	movs	r3, #0
 8007910:	613b      	str	r3, [r7, #16]
 8007912:	e015      	b.n	8007940 <USB_HostInit+0xf0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8007914:	693b      	ldr	r3, [r7, #16]
 8007916:	015a      	lsls	r2, r3, #5
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	4413      	add	r3, r2
 800791c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007920:	461a      	mov	r2, r3
 8007922:	f04f 33ff 	mov.w	r3, #4294967295
 8007926:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8007928:	693b      	ldr	r3, [r7, #16]
 800792a:	015a      	lsls	r2, r3, #5
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	4413      	add	r3, r2
 8007930:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007934:	461a      	mov	r2, r3
 8007936:	2300      	movs	r3, #0
 8007938:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800793a:	693b      	ldr	r3, [r7, #16]
 800793c:	3301      	adds	r3, #1
 800793e:	613b      	str	r3, [r7, #16]
 8007940:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007942:	693a      	ldr	r2, [r7, #16]
 8007944:	429a      	cmp	r2, r3
 8007946:	d3e5      	bcc.n	8007914 <USB_HostInit+0xc4>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	2200      	movs	r2, #0
 800794c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	f04f 32ff 	mov.w	r2, #4294967295
 8007954:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800795a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800795e:	2b00      	cmp	r3, #0
 8007960:	d00b      	beq.n	800797a <USB_HostInit+0x12a>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007968:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	4a13      	ldr	r2, [pc, #76]	; (80079bc <USB_HostInit+0x16c>)
 800796e:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	4a13      	ldr	r2, [pc, #76]	; (80079c0 <USB_HostInit+0x170>)
 8007974:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8007978:	e009      	b.n	800798e <USB_HostInit+0x13e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	2280      	movs	r2, #128	; 0x80
 800797e:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	4a10      	ldr	r2, [pc, #64]	; (80079c4 <USB_HostInit+0x174>)
 8007984:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	4a0f      	ldr	r2, [pc, #60]	; (80079c8 <USB_HostInit+0x178>)
 800798a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800798e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007990:	2b00      	cmp	r3, #0
 8007992:	d105      	bne.n	80079a0 <USB_HostInit+0x150>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	699b      	ldr	r3, [r3, #24]
 8007998:	f043 0210 	orr.w	r2, r3, #16
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	699a      	ldr	r2, [r3, #24]
 80079a4:	4b09      	ldr	r3, [pc, #36]	; (80079cc <USB_HostInit+0x17c>)
 80079a6:	4313      	orrs	r3, r2
 80079a8:	687a      	ldr	r2, [r7, #4]
 80079aa:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 80079ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80079ae:	4618      	mov	r0, r3
 80079b0:	3718      	adds	r7, #24
 80079b2:	46bd      	mov	sp, r7
 80079b4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80079b8:	b004      	add	sp, #16
 80079ba:	4770      	bx	lr
 80079bc:	01000200 	.word	0x01000200
 80079c0:	00e00300 	.word	0x00e00300
 80079c4:	00600080 	.word	0x00600080
 80079c8:	004000e0 	.word	0x004000e0
 80079cc:	a3200008 	.word	0xa3200008

080079d0 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80079d0:	b480      	push	{r7}
 80079d2:	b085      	sub	sp, #20
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	6078      	str	r0, [r7, #4]
 80079d8:	460b      	mov	r3, r1
 80079da:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	68fa      	ldr	r2, [r7, #12]
 80079ea:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80079ee:	f023 0303 	bic.w	r3, r3, #3
 80079f2:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80079fa:	681a      	ldr	r2, [r3, #0]
 80079fc:	78fb      	ldrb	r3, [r7, #3]
 80079fe:	f003 0303 	and.w	r3, r3, #3
 8007a02:	68f9      	ldr	r1, [r7, #12]
 8007a04:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8007a08:	4313      	orrs	r3, r2
 8007a0a:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8007a0c:	78fb      	ldrb	r3, [r7, #3]
 8007a0e:	2b01      	cmp	r3, #1
 8007a10:	d107      	bne.n	8007a22 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007a18:	461a      	mov	r2, r3
 8007a1a:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8007a1e:	6053      	str	r3, [r2, #4]
 8007a20:	e009      	b.n	8007a36 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8007a22:	78fb      	ldrb	r3, [r7, #3]
 8007a24:	2b02      	cmp	r3, #2
 8007a26:	d106      	bne.n	8007a36 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007a2e:	461a      	mov	r2, r3
 8007a30:	f241 7370 	movw	r3, #6000	; 0x1770
 8007a34:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8007a36:	2300      	movs	r3, #0
}
 8007a38:	4618      	mov	r0, r3
 8007a3a:	3714      	adds	r7, #20
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a42:	4770      	bx	lr

08007a44 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8007a44:	b580      	push	{r7, lr}
 8007a46:	b084      	sub	sp, #16
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8007a50:	2300      	movs	r3, #0
 8007a52:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8007a5e:	68bb      	ldr	r3, [r7, #8]
 8007a60:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8007a64:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8007a66:	68bb      	ldr	r3, [r7, #8]
 8007a68:	68fa      	ldr	r2, [r7, #12]
 8007a6a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8007a6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007a72:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8007a74:	2064      	movs	r0, #100	; 0x64
 8007a76:	f7fa fccf 	bl	8002418 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8007a7a:	68bb      	ldr	r3, [r7, #8]
 8007a7c:	68fa      	ldr	r2, [r7, #12]
 8007a7e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8007a82:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007a86:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8007a88:	200a      	movs	r0, #10
 8007a8a:	f7fa fcc5 	bl	8002418 <HAL_Delay>

  return HAL_OK;
 8007a8e:	2300      	movs	r3, #0
}
 8007a90:	4618      	mov	r0, r3
 8007a92:	3710      	adds	r7, #16
 8007a94:	46bd      	mov	sp, r7
 8007a96:	bd80      	pop	{r7, pc}

08007a98 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8007a98:	b480      	push	{r7}
 8007a9a:	b085      	sub	sp, #20
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	6078      	str	r0, [r7, #4]
 8007aa0:	460b      	mov	r3, r1
 8007aa2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8007ab6:	68bb      	ldr	r3, [r7, #8]
 8007ab8:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8007abc:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8007abe:	68bb      	ldr	r3, [r7, #8]
 8007ac0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d109      	bne.n	8007adc <USB_DriveVbus+0x44>
 8007ac8:	78fb      	ldrb	r3, [r7, #3]
 8007aca:	2b01      	cmp	r3, #1
 8007acc:	d106      	bne.n	8007adc <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8007ace:	68bb      	ldr	r3, [r7, #8]
 8007ad0:	68fa      	ldr	r2, [r7, #12]
 8007ad2:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8007ad6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007ada:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8007adc:	68bb      	ldr	r3, [r7, #8]
 8007ade:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007ae2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007ae6:	d109      	bne.n	8007afc <USB_DriveVbus+0x64>
 8007ae8:	78fb      	ldrb	r3, [r7, #3]
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d106      	bne.n	8007afc <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8007aee:	68bb      	ldr	r3, [r7, #8]
 8007af0:	68fa      	ldr	r2, [r7, #12]
 8007af2:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8007af6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007afa:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8007afc:	2300      	movs	r3, #0
}
 8007afe:	4618      	mov	r0, r3
 8007b00:	3714      	adds	r7, #20
 8007b02:	46bd      	mov	sp, r7
 8007b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b08:	4770      	bx	lr

08007b0a <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8007b0a:	b480      	push	{r7}
 8007b0c:	b085      	sub	sp, #20
 8007b0e:	af00      	add	r7, sp, #0
 8007b10:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007b16:	2300      	movs	r3, #0
 8007b18:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8007b24:	68bb      	ldr	r3, [r7, #8]
 8007b26:	0c5b      	lsrs	r3, r3, #17
 8007b28:	f003 0303 	and.w	r3, r3, #3
}
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	3714      	adds	r7, #20
 8007b30:	46bd      	mov	sp, r7
 8007b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b36:	4770      	bx	lr

08007b38 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8007b38:	b480      	push	{r7}
 8007b3a:	b085      	sub	sp, #20
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007b4a:	689b      	ldr	r3, [r3, #8]
 8007b4c:	b29b      	uxth	r3, r3
}
 8007b4e:	4618      	mov	r0, r3
 8007b50:	3714      	adds	r7, #20
 8007b52:	46bd      	mov	sp, r7
 8007b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b58:	4770      	bx	lr
	...

08007b5c <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8007b5c:	b580      	push	{r7, lr}
 8007b5e:	b088      	sub	sp, #32
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	6078      	str	r0, [r7, #4]
 8007b64:	4608      	mov	r0, r1
 8007b66:	4611      	mov	r1, r2
 8007b68:	461a      	mov	r2, r3
 8007b6a:	4603      	mov	r3, r0
 8007b6c:	70fb      	strb	r3, [r7, #3]
 8007b6e:	460b      	mov	r3, r1
 8007b70:	70bb      	strb	r3, [r7, #2]
 8007b72:	4613      	mov	r3, r2
 8007b74:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8007b76:	2300      	movs	r3, #0
 8007b78:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8007b7e:	78fb      	ldrb	r3, [r7, #3]
 8007b80:	015a      	lsls	r2, r3, #5
 8007b82:	693b      	ldr	r3, [r7, #16]
 8007b84:	4413      	add	r3, r2
 8007b86:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007b8a:	461a      	mov	r2, r3
 8007b8c:	f04f 33ff 	mov.w	r3, #4294967295
 8007b90:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8007b92:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007b96:	2b03      	cmp	r3, #3
 8007b98:	d87e      	bhi.n	8007c98 <USB_HC_Init+0x13c>
 8007b9a:	a201      	add	r2, pc, #4	; (adr r2, 8007ba0 <USB_HC_Init+0x44>)
 8007b9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ba0:	08007bb1 	.word	0x08007bb1
 8007ba4:	08007c5b 	.word	0x08007c5b
 8007ba8:	08007bb1 	.word	0x08007bb1
 8007bac:	08007c1d 	.word	0x08007c1d
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007bb0:	78fb      	ldrb	r3, [r7, #3]
 8007bb2:	015a      	lsls	r2, r3, #5
 8007bb4:	693b      	ldr	r3, [r7, #16]
 8007bb6:	4413      	add	r3, r2
 8007bb8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007bbc:	461a      	mov	r2, r3
 8007bbe:	f240 439d 	movw	r3, #1181	; 0x49d
 8007bc2:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8007bc4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	da10      	bge.n	8007bee <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007bcc:	78fb      	ldrb	r3, [r7, #3]
 8007bce:	015a      	lsls	r2, r3, #5
 8007bd0:	693b      	ldr	r3, [r7, #16]
 8007bd2:	4413      	add	r3, r2
 8007bd4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007bd8:	68db      	ldr	r3, [r3, #12]
 8007bda:	78fa      	ldrb	r2, [r7, #3]
 8007bdc:	0151      	lsls	r1, r2, #5
 8007bde:	693a      	ldr	r2, [r7, #16]
 8007be0:	440a      	add	r2, r1
 8007be2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007be6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007bea:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 8007bec:	e057      	b.n	8007c9e <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bf2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d051      	beq.n	8007c9e <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8007bfa:	78fb      	ldrb	r3, [r7, #3]
 8007bfc:	015a      	lsls	r2, r3, #5
 8007bfe:	693b      	ldr	r3, [r7, #16]
 8007c00:	4413      	add	r3, r2
 8007c02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007c06:	68db      	ldr	r3, [r3, #12]
 8007c08:	78fa      	ldrb	r2, [r7, #3]
 8007c0a:	0151      	lsls	r1, r2, #5
 8007c0c:	693a      	ldr	r2, [r7, #16]
 8007c0e:	440a      	add	r2, r1
 8007c10:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007c14:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8007c18:	60d3      	str	r3, [r2, #12]
      break;
 8007c1a:	e040      	b.n	8007c9e <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007c1c:	78fb      	ldrb	r3, [r7, #3]
 8007c1e:	015a      	lsls	r2, r3, #5
 8007c20:	693b      	ldr	r3, [r7, #16]
 8007c22:	4413      	add	r3, r2
 8007c24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007c28:	461a      	mov	r2, r3
 8007c2a:	f240 639d 	movw	r3, #1693	; 0x69d
 8007c2e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007c30:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	da34      	bge.n	8007ca2 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8007c38:	78fb      	ldrb	r3, [r7, #3]
 8007c3a:	015a      	lsls	r2, r3, #5
 8007c3c:	693b      	ldr	r3, [r7, #16]
 8007c3e:	4413      	add	r3, r2
 8007c40:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007c44:	68db      	ldr	r3, [r3, #12]
 8007c46:	78fa      	ldrb	r2, [r7, #3]
 8007c48:	0151      	lsls	r1, r2, #5
 8007c4a:	693a      	ldr	r2, [r7, #16]
 8007c4c:	440a      	add	r2, r1
 8007c4e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007c52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007c56:	60d3      	str	r3, [r2, #12]
      }

      break;
 8007c58:	e023      	b.n	8007ca2 <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007c5a:	78fb      	ldrb	r3, [r7, #3]
 8007c5c:	015a      	lsls	r2, r3, #5
 8007c5e:	693b      	ldr	r3, [r7, #16]
 8007c60:	4413      	add	r3, r2
 8007c62:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007c66:	461a      	mov	r2, r3
 8007c68:	f240 2325 	movw	r3, #549	; 0x225
 8007c6c:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007c6e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	da17      	bge.n	8007ca6 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8007c76:	78fb      	ldrb	r3, [r7, #3]
 8007c78:	015a      	lsls	r2, r3, #5
 8007c7a:	693b      	ldr	r3, [r7, #16]
 8007c7c:	4413      	add	r3, r2
 8007c7e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007c82:	68db      	ldr	r3, [r3, #12]
 8007c84:	78fa      	ldrb	r2, [r7, #3]
 8007c86:	0151      	lsls	r1, r2, #5
 8007c88:	693a      	ldr	r2, [r7, #16]
 8007c8a:	440a      	add	r2, r1
 8007c8c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007c90:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8007c94:	60d3      	str	r3, [r2, #12]
      }
      break;
 8007c96:	e006      	b.n	8007ca6 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8007c98:	2301      	movs	r3, #1
 8007c9a:	77fb      	strb	r3, [r7, #31]
      break;
 8007c9c:	e004      	b.n	8007ca8 <USB_HC_Init+0x14c>
      break;
 8007c9e:	bf00      	nop
 8007ca0:	e002      	b.n	8007ca8 <USB_HC_Init+0x14c>
      break;
 8007ca2:	bf00      	nop
 8007ca4:	e000      	b.n	8007ca8 <USB_HC_Init+0x14c>
      break;
 8007ca6:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8007ca8:	78fb      	ldrb	r3, [r7, #3]
 8007caa:	015a      	lsls	r2, r3, #5
 8007cac:	693b      	ldr	r3, [r7, #16]
 8007cae:	4413      	add	r3, r2
 8007cb0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007cb4:	68db      	ldr	r3, [r3, #12]
 8007cb6:	78fa      	ldrb	r2, [r7, #3]
 8007cb8:	0151      	lsls	r1, r2, #5
 8007cba:	693a      	ldr	r2, [r7, #16]
 8007cbc:	440a      	add	r2, r1
 8007cbe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007cc2:	f043 0302 	orr.w	r3, r3, #2
 8007cc6:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8007cc8:	693b      	ldr	r3, [r7, #16]
 8007cca:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007cce:	699a      	ldr	r2, [r3, #24]
 8007cd0:	78fb      	ldrb	r3, [r7, #3]
 8007cd2:	f003 030f 	and.w	r3, r3, #15
 8007cd6:	2101      	movs	r1, #1
 8007cd8:	fa01 f303 	lsl.w	r3, r1, r3
 8007cdc:	6939      	ldr	r1, [r7, #16]
 8007cde:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8007ce2:	4313      	orrs	r3, r2
 8007ce4:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	699b      	ldr	r3, [r3, #24]
 8007cea:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8007cf2:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	da03      	bge.n	8007d02 <USB_HC_Init+0x1a6>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8007cfa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007cfe:	61bb      	str	r3, [r7, #24]
 8007d00:	e001      	b.n	8007d06 <USB_HC_Init+0x1aa>
  }
  else
  {
    HCcharEpDir = 0U;
 8007d02:	2300      	movs	r3, #0
 8007d04:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8007d06:	6878      	ldr	r0, [r7, #4]
 8007d08:	f7ff feff 	bl	8007b0a <USB_GetHostSpeed>
 8007d0c:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8007d0e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8007d12:	2b02      	cmp	r3, #2
 8007d14:	d106      	bne.n	8007d24 <USB_HC_Init+0x1c8>
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	2b02      	cmp	r3, #2
 8007d1a:	d003      	beq.n	8007d24 <USB_HC_Init+0x1c8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8007d1c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007d20:	617b      	str	r3, [r7, #20]
 8007d22:	e001      	b.n	8007d28 <USB_HC_Init+0x1cc>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8007d24:	2300      	movs	r3, #0
 8007d26:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007d28:	787b      	ldrb	r3, [r7, #1]
 8007d2a:	059b      	lsls	r3, r3, #22
 8007d2c:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8007d30:	78bb      	ldrb	r3, [r7, #2]
 8007d32:	02db      	lsls	r3, r3, #11
 8007d34:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007d38:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8007d3a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007d3e:	049b      	lsls	r3, r3, #18
 8007d40:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8007d44:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8007d46:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8007d48:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8007d4c:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8007d4e:	69bb      	ldr	r3, [r7, #24]
 8007d50:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007d52:	78fb      	ldrb	r3, [r7, #3]
 8007d54:	0159      	lsls	r1, r3, #5
 8007d56:	693b      	ldr	r3, [r7, #16]
 8007d58:	440b      	add	r3, r1
 8007d5a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007d5e:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8007d60:	697b      	ldr	r3, [r7, #20]
 8007d62:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007d64:	600b      	str	r3, [r1, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8007d66:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007d6a:	2b03      	cmp	r3, #3
 8007d6c:	d003      	beq.n	8007d76 <USB_HC_Init+0x21a>
 8007d6e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007d72:	2b01      	cmp	r3, #1
 8007d74:	d10f      	bne.n	8007d96 <USB_HC_Init+0x23a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8007d76:	78fb      	ldrb	r3, [r7, #3]
 8007d78:	015a      	lsls	r2, r3, #5
 8007d7a:	693b      	ldr	r3, [r7, #16]
 8007d7c:	4413      	add	r3, r2
 8007d7e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	78fa      	ldrb	r2, [r7, #3]
 8007d86:	0151      	lsls	r1, r2, #5
 8007d88:	693a      	ldr	r2, [r7, #16]
 8007d8a:	440a      	add	r2, r1
 8007d8c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007d90:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007d94:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8007d96:	7ffb      	ldrb	r3, [r7, #31]
}
 8007d98:	4618      	mov	r0, r3
 8007d9a:	3720      	adds	r7, #32
 8007d9c:	46bd      	mov	sp, r7
 8007d9e:	bd80      	pop	{r7, pc}

08007da0 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8007da0:	b580      	push	{r7, lr}
 8007da2:	b08c      	sub	sp, #48	; 0x30
 8007da4:	af02      	add	r7, sp, #8
 8007da6:	60f8      	str	r0, [r7, #12]
 8007da8:	60b9      	str	r1, [r7, #8]
 8007daa:	4613      	mov	r3, r2
 8007dac:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8007db2:	68bb      	ldr	r3, [r7, #8]
 8007db4:	785b      	ldrb	r3, [r3, #1]
 8007db6:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8007db8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007dbc:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007dc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d02d      	beq.n	8007e26 <USB_HC_StartXfer+0x86>
 8007dca:	68bb      	ldr	r3, [r7, #8]
 8007dcc:	791b      	ldrb	r3, [r3, #4]
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d129      	bne.n	8007e26 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 8007dd2:	79fb      	ldrb	r3, [r7, #7]
 8007dd4:	2b01      	cmp	r3, #1
 8007dd6:	d117      	bne.n	8007e08 <USB_HC_StartXfer+0x68>
 8007dd8:	68bb      	ldr	r3, [r7, #8]
 8007dda:	79db      	ldrb	r3, [r3, #7]
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d003      	beq.n	8007de8 <USB_HC_StartXfer+0x48>
 8007de0:	68bb      	ldr	r3, [r7, #8]
 8007de2:	79db      	ldrb	r3, [r3, #7]
 8007de4:	2b02      	cmp	r3, #2
 8007de6:	d10f      	bne.n	8007e08 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8007de8:	69fb      	ldr	r3, [r7, #28]
 8007dea:	015a      	lsls	r2, r3, #5
 8007dec:	6a3b      	ldr	r3, [r7, #32]
 8007dee:	4413      	add	r3, r2
 8007df0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007df4:	68db      	ldr	r3, [r3, #12]
 8007df6:	69fa      	ldr	r2, [r7, #28]
 8007df8:	0151      	lsls	r1, r2, #5
 8007dfa:	6a3a      	ldr	r2, [r7, #32]
 8007dfc:	440a      	add	r2, r1
 8007dfe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007e02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e06:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 8007e08:	79fb      	ldrb	r3, [r7, #7]
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d10b      	bne.n	8007e26 <USB_HC_StartXfer+0x86>
 8007e0e:	68bb      	ldr	r3, [r7, #8]
 8007e10:	795b      	ldrb	r3, [r3, #5]
 8007e12:	2b01      	cmp	r3, #1
 8007e14:	d107      	bne.n	8007e26 <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8007e16:	68bb      	ldr	r3, [r7, #8]
 8007e18:	785b      	ldrb	r3, [r3, #1]
 8007e1a:	4619      	mov	r1, r3
 8007e1c:	68f8      	ldr	r0, [r7, #12]
 8007e1e:	f000 fa0f 	bl	8008240 <USB_DoPing>
      return HAL_OK;
 8007e22:	2300      	movs	r3, #0
 8007e24:	e0f8      	b.n	8008018 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8007e26:	68bb      	ldr	r3, [r7, #8]
 8007e28:	695b      	ldr	r3, [r3, #20]
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d018      	beq.n	8007e60 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8007e2e:	68bb      	ldr	r3, [r7, #8]
 8007e30:	695b      	ldr	r3, [r3, #20]
 8007e32:	68ba      	ldr	r2, [r7, #8]
 8007e34:	8912      	ldrh	r2, [r2, #8]
 8007e36:	4413      	add	r3, r2
 8007e38:	3b01      	subs	r3, #1
 8007e3a:	68ba      	ldr	r2, [r7, #8]
 8007e3c:	8912      	ldrh	r2, [r2, #8]
 8007e3e:	fbb3 f3f2 	udiv	r3, r3, r2
 8007e42:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8007e44:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8007e46:	8b7b      	ldrh	r3, [r7, #26]
 8007e48:	429a      	cmp	r2, r3
 8007e4a:	d90b      	bls.n	8007e64 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 8007e4c:	8b7b      	ldrh	r3, [r7, #26]
 8007e4e:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007e50:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007e52:	68ba      	ldr	r2, [r7, #8]
 8007e54:	8912      	ldrh	r2, [r2, #8]
 8007e56:	fb03 f202 	mul.w	r2, r3, r2
 8007e5a:	68bb      	ldr	r3, [r7, #8]
 8007e5c:	611a      	str	r2, [r3, #16]
 8007e5e:	e001      	b.n	8007e64 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 8007e60:	2301      	movs	r3, #1
 8007e62:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8007e64:	68bb      	ldr	r3, [r7, #8]
 8007e66:	78db      	ldrb	r3, [r3, #3]
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d007      	beq.n	8007e7c <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007e6c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007e6e:	68ba      	ldr	r2, [r7, #8]
 8007e70:	8912      	ldrh	r2, [r2, #8]
 8007e72:	fb03 f202 	mul.w	r2, r3, r2
 8007e76:	68bb      	ldr	r3, [r7, #8]
 8007e78:	611a      	str	r2, [r3, #16]
 8007e7a:	e003      	b.n	8007e84 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 8007e7c:	68bb      	ldr	r3, [r7, #8]
 8007e7e:	695a      	ldr	r2, [r3, #20]
 8007e80:	68bb      	ldr	r3, [r7, #8]
 8007e82:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007e84:	68bb      	ldr	r3, [r7, #8]
 8007e86:	691b      	ldr	r3, [r3, #16]
 8007e88:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007e8c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007e8e:	04d9      	lsls	r1, r3, #19
 8007e90:	4b63      	ldr	r3, [pc, #396]	; (8008020 <USB_HC_StartXfer+0x280>)
 8007e92:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007e94:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8007e96:	68bb      	ldr	r3, [r7, #8]
 8007e98:	7a9b      	ldrb	r3, [r3, #10]
 8007e9a:	075b      	lsls	r3, r3, #29
 8007e9c:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007ea0:	69f9      	ldr	r1, [r7, #28]
 8007ea2:	0148      	lsls	r0, r1, #5
 8007ea4:	6a39      	ldr	r1, [r7, #32]
 8007ea6:	4401      	add	r1, r0
 8007ea8:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007eac:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007eae:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8007eb0:	79fb      	ldrb	r3, [r7, #7]
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d009      	beq.n	8007eca <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8007eb6:	68bb      	ldr	r3, [r7, #8]
 8007eb8:	68d9      	ldr	r1, [r3, #12]
 8007eba:	69fb      	ldr	r3, [r7, #28]
 8007ebc:	015a      	lsls	r2, r3, #5
 8007ebe:	6a3b      	ldr	r3, [r7, #32]
 8007ec0:	4413      	add	r3, r2
 8007ec2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007ec6:	460a      	mov	r2, r1
 8007ec8:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8007eca:	6a3b      	ldr	r3, [r7, #32]
 8007ecc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007ed0:	689b      	ldr	r3, [r3, #8]
 8007ed2:	f003 0301 	and.w	r3, r3, #1
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	bf0c      	ite	eq
 8007eda:	2301      	moveq	r3, #1
 8007edc:	2300      	movne	r3, #0
 8007ede:	b2db      	uxtb	r3, r3
 8007ee0:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8007ee2:	69fb      	ldr	r3, [r7, #28]
 8007ee4:	015a      	lsls	r2, r3, #5
 8007ee6:	6a3b      	ldr	r3, [r7, #32]
 8007ee8:	4413      	add	r3, r2
 8007eea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	69fa      	ldr	r2, [r7, #28]
 8007ef2:	0151      	lsls	r1, r2, #5
 8007ef4:	6a3a      	ldr	r2, [r7, #32]
 8007ef6:	440a      	add	r2, r1
 8007ef8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007efc:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8007f00:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8007f02:	69fb      	ldr	r3, [r7, #28]
 8007f04:	015a      	lsls	r2, r3, #5
 8007f06:	6a3b      	ldr	r3, [r7, #32]
 8007f08:	4413      	add	r3, r2
 8007f0a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007f0e:	681a      	ldr	r2, [r3, #0]
 8007f10:	7e7b      	ldrb	r3, [r7, #25]
 8007f12:	075b      	lsls	r3, r3, #29
 8007f14:	69f9      	ldr	r1, [r7, #28]
 8007f16:	0148      	lsls	r0, r1, #5
 8007f18:	6a39      	ldr	r1, [r7, #32]
 8007f1a:	4401      	add	r1, r0
 8007f1c:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8007f20:	4313      	orrs	r3, r2
 8007f22:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8007f24:	69fb      	ldr	r3, [r7, #28]
 8007f26:	015a      	lsls	r2, r3, #5
 8007f28:	6a3b      	ldr	r3, [r7, #32]
 8007f2a:	4413      	add	r3, r2
 8007f2c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007f34:	693b      	ldr	r3, [r7, #16]
 8007f36:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007f3a:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8007f3c:	68bb      	ldr	r3, [r7, #8]
 8007f3e:	78db      	ldrb	r3, [r3, #3]
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d004      	beq.n	8007f4e <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8007f44:	693b      	ldr	r3, [r7, #16]
 8007f46:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007f4a:	613b      	str	r3, [r7, #16]
 8007f4c:	e003      	b.n	8007f56 <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8007f4e:	693b      	ldr	r3, [r7, #16]
 8007f50:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007f54:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007f56:	693b      	ldr	r3, [r7, #16]
 8007f58:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007f5c:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8007f5e:	69fb      	ldr	r3, [r7, #28]
 8007f60:	015a      	lsls	r2, r3, #5
 8007f62:	6a3b      	ldr	r3, [r7, #32]
 8007f64:	4413      	add	r3, r2
 8007f66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007f6a:	461a      	mov	r2, r3
 8007f6c:	693b      	ldr	r3, [r7, #16]
 8007f6e:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8007f70:	79fb      	ldrb	r3, [r7, #7]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d001      	beq.n	8007f7a <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 8007f76:	2300      	movs	r3, #0
 8007f78:	e04e      	b.n	8008018 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8007f7a:	68bb      	ldr	r3, [r7, #8]
 8007f7c:	78db      	ldrb	r3, [r3, #3]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d149      	bne.n	8008016 <USB_HC_StartXfer+0x276>
 8007f82:	68bb      	ldr	r3, [r7, #8]
 8007f84:	695b      	ldr	r3, [r3, #20]
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d045      	beq.n	8008016 <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 8007f8a:	68bb      	ldr	r3, [r7, #8]
 8007f8c:	79db      	ldrb	r3, [r3, #7]
 8007f8e:	2b03      	cmp	r3, #3
 8007f90:	d830      	bhi.n	8007ff4 <USB_HC_StartXfer+0x254>
 8007f92:	a201      	add	r2, pc, #4	; (adr r2, 8007f98 <USB_HC_StartXfer+0x1f8>)
 8007f94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f98:	08007fa9 	.word	0x08007fa9
 8007f9c:	08007fcd 	.word	0x08007fcd
 8007fa0:	08007fa9 	.word	0x08007fa9
 8007fa4:	08007fcd 	.word	0x08007fcd
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8007fa8:	68bb      	ldr	r3, [r7, #8]
 8007faa:	695b      	ldr	r3, [r3, #20]
 8007fac:	3303      	adds	r3, #3
 8007fae:	089b      	lsrs	r3, r3, #2
 8007fb0:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8007fb2:	8afa      	ldrh	r2, [r7, #22]
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fb8:	b29b      	uxth	r3, r3
 8007fba:	429a      	cmp	r2, r3
 8007fbc:	d91c      	bls.n	8007ff8 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	699b      	ldr	r3, [r3, #24]
 8007fc2:	f043 0220 	orr.w	r2, r3, #32
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	619a      	str	r2, [r3, #24]
        }
        break;
 8007fca:	e015      	b.n	8007ff8 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8007fcc:	68bb      	ldr	r3, [r7, #8]
 8007fce:	695b      	ldr	r3, [r3, #20]
 8007fd0:	3303      	adds	r3, #3
 8007fd2:	089b      	lsrs	r3, r3, #2
 8007fd4:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8007fd6:	8afa      	ldrh	r2, [r7, #22]
 8007fd8:	6a3b      	ldr	r3, [r7, #32]
 8007fda:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007fde:	691b      	ldr	r3, [r3, #16]
 8007fe0:	b29b      	uxth	r3, r3
 8007fe2:	429a      	cmp	r2, r3
 8007fe4:	d90a      	bls.n	8007ffc <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	699b      	ldr	r3, [r3, #24]
 8007fea:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	619a      	str	r2, [r3, #24]
        }
        break;
 8007ff2:	e003      	b.n	8007ffc <USB_HC_StartXfer+0x25c>

      default:
        break;
 8007ff4:	bf00      	nop
 8007ff6:	e002      	b.n	8007ffe <USB_HC_StartXfer+0x25e>
        break;
 8007ff8:	bf00      	nop
 8007ffa:	e000      	b.n	8007ffe <USB_HC_StartXfer+0x25e>
        break;
 8007ffc:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8007ffe:	68bb      	ldr	r3, [r7, #8]
 8008000:	68d9      	ldr	r1, [r3, #12]
 8008002:	68bb      	ldr	r3, [r7, #8]
 8008004:	785a      	ldrb	r2, [r3, #1]
 8008006:	68bb      	ldr	r3, [r7, #8]
 8008008:	695b      	ldr	r3, [r3, #20]
 800800a:	b29b      	uxth	r3, r3
 800800c:	2000      	movs	r0, #0
 800800e:	9000      	str	r0, [sp, #0]
 8008010:	68f8      	ldr	r0, [r7, #12]
 8008012:	f7ff fb31 	bl	8007678 <USB_WritePacket>
  }

  return HAL_OK;
 8008016:	2300      	movs	r3, #0
}
 8008018:	4618      	mov	r0, r3
 800801a:	3728      	adds	r7, #40	; 0x28
 800801c:	46bd      	mov	sp, r7
 800801e:	bd80      	pop	{r7, pc}
 8008020:	1ff80000 	.word	0x1ff80000

08008024 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008024:	b480      	push	{r7}
 8008026:	b085      	sub	sp, #20
 8008028:	af00      	add	r7, sp, #0
 800802a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008036:	695b      	ldr	r3, [r3, #20]
 8008038:	b29b      	uxth	r3, r3
}
 800803a:	4618      	mov	r0, r3
 800803c:	3714      	adds	r7, #20
 800803e:	46bd      	mov	sp, r7
 8008040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008044:	4770      	bx	lr

08008046 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8008046:	b480      	push	{r7}
 8008048:	b089      	sub	sp, #36	; 0x24
 800804a:	af00      	add	r7, sp, #0
 800804c:	6078      	str	r0, [r7, #4]
 800804e:	460b      	mov	r3, r1
 8008050:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8008056:	78fb      	ldrb	r3, [r7, #3]
 8008058:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800805a:	2300      	movs	r3, #0
 800805c:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800805e:	69bb      	ldr	r3, [r7, #24]
 8008060:	015a      	lsls	r2, r3, #5
 8008062:	69fb      	ldr	r3, [r7, #28]
 8008064:	4413      	add	r3, r2
 8008066:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	0c9b      	lsrs	r3, r3, #18
 800806e:	f003 0303 	and.w	r3, r3, #3
 8008072:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8008074:	69bb      	ldr	r3, [r7, #24]
 8008076:	015a      	lsls	r2, r3, #5
 8008078:	69fb      	ldr	r3, [r7, #28]
 800807a:	4413      	add	r3, r2
 800807c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	0fdb      	lsrs	r3, r3, #31
 8008084:	f003 0301 	and.w	r3, r3, #1
 8008088:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	689b      	ldr	r3, [r3, #8]
 800808e:	f003 0320 	and.w	r3, r3, #32
 8008092:	2b20      	cmp	r3, #32
 8008094:	d104      	bne.n	80080a0 <USB_HC_Halt+0x5a>
 8008096:	693b      	ldr	r3, [r7, #16]
 8008098:	2b00      	cmp	r3, #0
 800809a:	d101      	bne.n	80080a0 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 800809c:	2300      	movs	r3, #0
 800809e:	e0c8      	b.n	8008232 <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80080a0:	697b      	ldr	r3, [r7, #20]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d002      	beq.n	80080ac <USB_HC_Halt+0x66>
 80080a6:	697b      	ldr	r3, [r7, #20]
 80080a8:	2b02      	cmp	r3, #2
 80080aa:	d163      	bne.n	8008174 <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80080ac:	69bb      	ldr	r3, [r7, #24]
 80080ae:	015a      	lsls	r2, r3, #5
 80080b0:	69fb      	ldr	r3, [r7, #28]
 80080b2:	4413      	add	r3, r2
 80080b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	69ba      	ldr	r2, [r7, #24]
 80080bc:	0151      	lsls	r1, r2, #5
 80080be:	69fa      	ldr	r2, [r7, #28]
 80080c0:	440a      	add	r2, r1
 80080c2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80080c6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80080ca:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	689b      	ldr	r3, [r3, #8]
 80080d0:	f003 0320 	and.w	r3, r3, #32
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	f040 80ab 	bne.w	8008230 <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080de:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d133      	bne.n	800814e <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80080e6:	69bb      	ldr	r3, [r7, #24]
 80080e8:	015a      	lsls	r2, r3, #5
 80080ea:	69fb      	ldr	r3, [r7, #28]
 80080ec:	4413      	add	r3, r2
 80080ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	69ba      	ldr	r2, [r7, #24]
 80080f6:	0151      	lsls	r1, r2, #5
 80080f8:	69fa      	ldr	r2, [r7, #28]
 80080fa:	440a      	add	r2, r1
 80080fc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008100:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008104:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008106:	69bb      	ldr	r3, [r7, #24]
 8008108:	015a      	lsls	r2, r3, #5
 800810a:	69fb      	ldr	r3, [r7, #28]
 800810c:	4413      	add	r3, r2
 800810e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	69ba      	ldr	r2, [r7, #24]
 8008116:	0151      	lsls	r1, r2, #5
 8008118:	69fa      	ldr	r2, [r7, #28]
 800811a:	440a      	add	r2, r1
 800811c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008120:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008124:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	3301      	adds	r3, #1
 800812a:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008132:	d81d      	bhi.n	8008170 <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008134:	69bb      	ldr	r3, [r7, #24]
 8008136:	015a      	lsls	r2, r3, #5
 8008138:	69fb      	ldr	r3, [r7, #28]
 800813a:	4413      	add	r3, r2
 800813c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008146:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800814a:	d0ec      	beq.n	8008126 <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800814c:	e070      	b.n	8008230 <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800814e:	69bb      	ldr	r3, [r7, #24]
 8008150:	015a      	lsls	r2, r3, #5
 8008152:	69fb      	ldr	r3, [r7, #28]
 8008154:	4413      	add	r3, r2
 8008156:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	69ba      	ldr	r2, [r7, #24]
 800815e:	0151      	lsls	r1, r2, #5
 8008160:	69fa      	ldr	r2, [r7, #28]
 8008162:	440a      	add	r2, r1
 8008164:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008168:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800816c:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800816e:	e05f      	b.n	8008230 <USB_HC_Halt+0x1ea>
            break;
 8008170:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008172:	e05d      	b.n	8008230 <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008174:	69bb      	ldr	r3, [r7, #24]
 8008176:	015a      	lsls	r2, r3, #5
 8008178:	69fb      	ldr	r3, [r7, #28]
 800817a:	4413      	add	r3, r2
 800817c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	69ba      	ldr	r2, [r7, #24]
 8008184:	0151      	lsls	r1, r2, #5
 8008186:	69fa      	ldr	r2, [r7, #28]
 8008188:	440a      	add	r2, r1
 800818a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800818e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008192:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8008194:	69fb      	ldr	r3, [r7, #28]
 8008196:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800819a:	691b      	ldr	r3, [r3, #16]
 800819c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d133      	bne.n	800820c <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80081a4:	69bb      	ldr	r3, [r7, #24]
 80081a6:	015a      	lsls	r2, r3, #5
 80081a8:	69fb      	ldr	r3, [r7, #28]
 80081aa:	4413      	add	r3, r2
 80081ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	69ba      	ldr	r2, [r7, #24]
 80081b4:	0151      	lsls	r1, r2, #5
 80081b6:	69fa      	ldr	r2, [r7, #28]
 80081b8:	440a      	add	r2, r1
 80081ba:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80081be:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80081c2:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80081c4:	69bb      	ldr	r3, [r7, #24]
 80081c6:	015a      	lsls	r2, r3, #5
 80081c8:	69fb      	ldr	r3, [r7, #28]
 80081ca:	4413      	add	r3, r2
 80081cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	69ba      	ldr	r2, [r7, #24]
 80081d4:	0151      	lsls	r1, r2, #5
 80081d6:	69fa      	ldr	r2, [r7, #28]
 80081d8:	440a      	add	r2, r1
 80081da:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80081de:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80081e2:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	3301      	adds	r3, #1
 80081e8:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80081f0:	d81d      	bhi.n	800822e <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80081f2:	69bb      	ldr	r3, [r7, #24]
 80081f4:	015a      	lsls	r2, r3, #5
 80081f6:	69fb      	ldr	r3, [r7, #28]
 80081f8:	4413      	add	r3, r2
 80081fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008204:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008208:	d0ec      	beq.n	80081e4 <USB_HC_Halt+0x19e>
 800820a:	e011      	b.n	8008230 <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800820c:	69bb      	ldr	r3, [r7, #24]
 800820e:	015a      	lsls	r2, r3, #5
 8008210:	69fb      	ldr	r3, [r7, #28]
 8008212:	4413      	add	r3, r2
 8008214:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	69ba      	ldr	r2, [r7, #24]
 800821c:	0151      	lsls	r1, r2, #5
 800821e:	69fa      	ldr	r2, [r7, #28]
 8008220:	440a      	add	r2, r1
 8008222:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008226:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800822a:	6013      	str	r3, [r2, #0]
 800822c:	e000      	b.n	8008230 <USB_HC_Halt+0x1ea>
          break;
 800822e:	bf00      	nop
    }
  }

  return HAL_OK;
 8008230:	2300      	movs	r3, #0
}
 8008232:	4618      	mov	r0, r3
 8008234:	3724      	adds	r7, #36	; 0x24
 8008236:	46bd      	mov	sp, r7
 8008238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800823c:	4770      	bx	lr
	...

08008240 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8008240:	b480      	push	{r7}
 8008242:	b087      	sub	sp, #28
 8008244:	af00      	add	r7, sp, #0
 8008246:	6078      	str	r0, [r7, #4]
 8008248:	460b      	mov	r3, r1
 800824a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8008250:	78fb      	ldrb	r3, [r7, #3]
 8008252:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8008254:	2301      	movs	r3, #1
 8008256:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	04da      	lsls	r2, r3, #19
 800825c:	4b15      	ldr	r3, [pc, #84]	; (80082b4 <USB_DoPing+0x74>)
 800825e:	4013      	ands	r3, r2
 8008260:	693a      	ldr	r2, [r7, #16]
 8008262:	0151      	lsls	r1, r2, #5
 8008264:	697a      	ldr	r2, [r7, #20]
 8008266:	440a      	add	r2, r1
 8008268:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800826c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008270:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8008272:	693b      	ldr	r3, [r7, #16]
 8008274:	015a      	lsls	r2, r3, #5
 8008276:	697b      	ldr	r3, [r7, #20]
 8008278:	4413      	add	r3, r2
 800827a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008282:	68bb      	ldr	r3, [r7, #8]
 8008284:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008288:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800828a:	68bb      	ldr	r3, [r7, #8]
 800828c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008290:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8008292:	693b      	ldr	r3, [r7, #16]
 8008294:	015a      	lsls	r2, r3, #5
 8008296:	697b      	ldr	r3, [r7, #20]
 8008298:	4413      	add	r3, r2
 800829a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800829e:	461a      	mov	r2, r3
 80082a0:	68bb      	ldr	r3, [r7, #8]
 80082a2:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80082a4:	2300      	movs	r3, #0
}
 80082a6:	4618      	mov	r0, r3
 80082a8:	371c      	adds	r7, #28
 80082aa:	46bd      	mov	sp, r7
 80082ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b0:	4770      	bx	lr
 80082b2:	bf00      	nop
 80082b4:	1ff80000 	.word	0x1ff80000

080082b8 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 80082b8:	b580      	push	{r7, lr}
 80082ba:	b088      	sub	sp, #32
 80082bc:	af00      	add	r7, sp, #0
 80082be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80082c0:	2300      	movs	r3, #0
 80082c2:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 80082c8:	2300      	movs	r3, #0
 80082ca:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 80082cc:	6878      	ldr	r0, [r7, #4]
 80082ce:	f7ff f911 	bl	80074f4 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80082d2:	2110      	movs	r1, #16
 80082d4:	6878      	ldr	r0, [r7, #4]
 80082d6:	f7ff f96b 	bl	80075b0 <USB_FlushTxFifo>
 80082da:	4603      	mov	r3, r0
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d001      	beq.n	80082e4 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 80082e0:	2301      	movs	r3, #1
 80082e2:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80082e4:	6878      	ldr	r0, [r7, #4]
 80082e6:	f7ff f997 	bl	8007618 <USB_FlushRxFifo>
 80082ea:	4603      	mov	r3, r0
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d001      	beq.n	80082f4 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 80082f0:	2301      	movs	r3, #1
 80082f2:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80082f4:	2300      	movs	r3, #0
 80082f6:	61bb      	str	r3, [r7, #24]
 80082f8:	e01f      	b.n	800833a <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 80082fa:	69bb      	ldr	r3, [r7, #24]
 80082fc:	015a      	lsls	r2, r3, #5
 80082fe:	697b      	ldr	r3, [r7, #20]
 8008300:	4413      	add	r3, r2
 8008302:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800830a:	693b      	ldr	r3, [r7, #16]
 800830c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008310:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8008312:	693b      	ldr	r3, [r7, #16]
 8008314:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008318:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800831a:	693b      	ldr	r3, [r7, #16]
 800831c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008320:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8008322:	69bb      	ldr	r3, [r7, #24]
 8008324:	015a      	lsls	r2, r3, #5
 8008326:	697b      	ldr	r3, [r7, #20]
 8008328:	4413      	add	r3, r2
 800832a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800832e:	461a      	mov	r2, r3
 8008330:	693b      	ldr	r3, [r7, #16]
 8008332:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8008334:	69bb      	ldr	r3, [r7, #24]
 8008336:	3301      	adds	r3, #1
 8008338:	61bb      	str	r3, [r7, #24]
 800833a:	69bb      	ldr	r3, [r7, #24]
 800833c:	2b0f      	cmp	r3, #15
 800833e:	d9dc      	bls.n	80082fa <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8008340:	2300      	movs	r3, #0
 8008342:	61bb      	str	r3, [r7, #24]
 8008344:	e034      	b.n	80083b0 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8008346:	69bb      	ldr	r3, [r7, #24]
 8008348:	015a      	lsls	r2, r3, #5
 800834a:	697b      	ldr	r3, [r7, #20]
 800834c:	4413      	add	r3, r2
 800834e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8008356:	693b      	ldr	r3, [r7, #16]
 8008358:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800835c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800835e:	693b      	ldr	r3, [r7, #16]
 8008360:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008364:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008366:	693b      	ldr	r3, [r7, #16]
 8008368:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800836c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800836e:	69bb      	ldr	r3, [r7, #24]
 8008370:	015a      	lsls	r2, r3, #5
 8008372:	697b      	ldr	r3, [r7, #20]
 8008374:	4413      	add	r3, r2
 8008376:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800837a:	461a      	mov	r2, r3
 800837c:	693b      	ldr	r3, [r7, #16]
 800837e:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	3301      	adds	r3, #1
 8008384:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800838c:	d80c      	bhi.n	80083a8 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800838e:	69bb      	ldr	r3, [r7, #24]
 8008390:	015a      	lsls	r2, r3, #5
 8008392:	697b      	ldr	r3, [r7, #20]
 8008394:	4413      	add	r3, r2
 8008396:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80083a0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80083a4:	d0ec      	beq.n	8008380 <USB_StopHost+0xc8>
 80083a6:	e000      	b.n	80083aa <USB_StopHost+0xf2>
        break;
 80083a8:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 80083aa:	69bb      	ldr	r3, [r7, #24]
 80083ac:	3301      	adds	r3, #1
 80083ae:	61bb      	str	r3, [r7, #24]
 80083b0:	69bb      	ldr	r3, [r7, #24]
 80083b2:	2b0f      	cmp	r3, #15
 80083b4:	d9c7      	bls.n	8008346 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 80083b6:	697b      	ldr	r3, [r7, #20]
 80083b8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80083bc:	461a      	mov	r2, r3
 80083be:	f04f 33ff 	mov.w	r3, #4294967295
 80083c2:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	f04f 32ff 	mov.w	r2, #4294967295
 80083ca:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 80083cc:	6878      	ldr	r0, [r7, #4]
 80083ce:	f7ff f880 	bl	80074d2 <USB_EnableGlobalInt>

  return ret;
 80083d2:	7ffb      	ldrb	r3, [r7, #31]
}
 80083d4:	4618      	mov	r0, r3
 80083d6:	3720      	adds	r7, #32
 80083d8:	46bd      	mov	sp, r7
 80083da:	bd80      	pop	{r7, pc}

080083dc <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 80083dc:	b590      	push	{r4, r7, lr}
 80083de:	b089      	sub	sp, #36	; 0x24
 80083e0:	af04      	add	r7, sp, #16
 80083e2:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 80083e4:	2301      	movs	r3, #1
 80083e6:	2202      	movs	r2, #2
 80083e8:	2102      	movs	r1, #2
 80083ea:	6878      	ldr	r0, [r7, #4]
 80083ec:	f000 fc66 	bl	8008cbc <USBH_FindInterface>
 80083f0:	4603      	mov	r3, r0
 80083f2:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80083f4:	7bfb      	ldrb	r3, [r7, #15]
 80083f6:	2bff      	cmp	r3, #255	; 0xff
 80083f8:	d002      	beq.n	8008400 <USBH_CDC_InterfaceInit+0x24>
 80083fa:	7bfb      	ldrb	r3, [r7, #15]
 80083fc:	2b01      	cmp	r3, #1
 80083fe:	d901      	bls.n	8008404 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8008400:	2302      	movs	r3, #2
 8008402:	e13d      	b.n	8008680 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8008404:	7bfb      	ldrb	r3, [r7, #15]
 8008406:	4619      	mov	r1, r3
 8008408:	6878      	ldr	r0, [r7, #4]
 800840a:	f000 fc3b 	bl	8008c84 <USBH_SelectInterface>
 800840e:	4603      	mov	r3, r0
 8008410:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8008412:	7bbb      	ldrb	r3, [r7, #14]
 8008414:	2b00      	cmp	r3, #0
 8008416:	d001      	beq.n	800841c <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8008418:	2302      	movs	r3, #2
 800841a:	e131      	b.n	8008680 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 8008422:	2050      	movs	r0, #80	; 0x50
 8008424:	f002 fafa 	bl	800aa1c <malloc>
 8008428:	4603      	mov	r3, r0
 800842a:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008432:	69db      	ldr	r3, [r3, #28]
 8008434:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8008436:	68bb      	ldr	r3, [r7, #8]
 8008438:	2b00      	cmp	r3, #0
 800843a:	d101      	bne.n	8008440 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800843c:	2302      	movs	r3, #2
 800843e:	e11f      	b.n	8008680 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8008440:	2250      	movs	r2, #80	; 0x50
 8008442:	2100      	movs	r1, #0
 8008444:	68b8      	ldr	r0, [r7, #8]
 8008446:	f002 faf9 	bl	800aa3c <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800844a:	7bfb      	ldrb	r3, [r7, #15]
 800844c:	687a      	ldr	r2, [r7, #4]
 800844e:	211a      	movs	r1, #26
 8008450:	fb01 f303 	mul.w	r3, r1, r3
 8008454:	4413      	add	r3, r2
 8008456:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800845a:	781b      	ldrb	r3, [r3, #0]
 800845c:	b25b      	sxtb	r3, r3
 800845e:	2b00      	cmp	r3, #0
 8008460:	da15      	bge.n	800848e <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008462:	7bfb      	ldrb	r3, [r7, #15]
 8008464:	687a      	ldr	r2, [r7, #4]
 8008466:	211a      	movs	r1, #26
 8008468:	fb01 f303 	mul.w	r3, r1, r3
 800846c:	4413      	add	r3, r2
 800846e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8008472:	781a      	ldrb	r2, [r3, #0]
 8008474:	68bb      	ldr	r3, [r7, #8]
 8008476:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008478:	7bfb      	ldrb	r3, [r7, #15]
 800847a:	687a      	ldr	r2, [r7, #4]
 800847c:	211a      	movs	r1, #26
 800847e:	fb01 f303 	mul.w	r3, r1, r3
 8008482:	4413      	add	r3, r2
 8008484:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8008488:	881a      	ldrh	r2, [r3, #0]
 800848a:	68bb      	ldr	r3, [r7, #8]
 800848c:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800848e:	68bb      	ldr	r3, [r7, #8]
 8008490:	785b      	ldrb	r3, [r3, #1]
 8008492:	4619      	mov	r1, r3
 8008494:	6878      	ldr	r0, [r7, #4]
 8008496:	f001 ff2c 	bl	800a2f2 <USBH_AllocPipe>
 800849a:	4603      	mov	r3, r0
 800849c:	461a      	mov	r2, r3
 800849e:	68bb      	ldr	r3, [r7, #8]
 80084a0:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 80084a2:	68bb      	ldr	r3, [r7, #8]
 80084a4:	7819      	ldrb	r1, [r3, #0]
 80084a6:	68bb      	ldr	r3, [r7, #8]
 80084a8:	7858      	ldrb	r0, [r3, #1]
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80084b6:	68ba      	ldr	r2, [r7, #8]
 80084b8:	8952      	ldrh	r2, [r2, #10]
 80084ba:	9202      	str	r2, [sp, #8]
 80084bc:	2203      	movs	r2, #3
 80084be:	9201      	str	r2, [sp, #4]
 80084c0:	9300      	str	r3, [sp, #0]
 80084c2:	4623      	mov	r3, r4
 80084c4:	4602      	mov	r2, r0
 80084c6:	6878      	ldr	r0, [r7, #4]
 80084c8:	f001 fee4 	bl	800a294 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 80084cc:	68bb      	ldr	r3, [r7, #8]
 80084ce:	781b      	ldrb	r3, [r3, #0]
 80084d0:	2200      	movs	r2, #0
 80084d2:	4619      	mov	r1, r3
 80084d4:	6878      	ldr	r0, [r7, #4]
 80084d6:	f002 f9f3 	bl	800a8c0 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 80084da:	2300      	movs	r3, #0
 80084dc:	2200      	movs	r2, #0
 80084de:	210a      	movs	r1, #10
 80084e0:	6878      	ldr	r0, [r7, #4]
 80084e2:	f000 fbeb 	bl	8008cbc <USBH_FindInterface>
 80084e6:	4603      	mov	r3, r0
 80084e8:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80084ea:	7bfb      	ldrb	r3, [r7, #15]
 80084ec:	2bff      	cmp	r3, #255	; 0xff
 80084ee:	d002      	beq.n	80084f6 <USBH_CDC_InterfaceInit+0x11a>
 80084f0:	7bfb      	ldrb	r3, [r7, #15]
 80084f2:	2b01      	cmp	r3, #1
 80084f4:	d901      	bls.n	80084fa <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80084f6:	2302      	movs	r3, #2
 80084f8:	e0c2      	b.n	8008680 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80084fa:	7bfb      	ldrb	r3, [r7, #15]
 80084fc:	687a      	ldr	r2, [r7, #4]
 80084fe:	211a      	movs	r1, #26
 8008500:	fb01 f303 	mul.w	r3, r1, r3
 8008504:	4413      	add	r3, r2
 8008506:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800850a:	781b      	ldrb	r3, [r3, #0]
 800850c:	b25b      	sxtb	r3, r3
 800850e:	2b00      	cmp	r3, #0
 8008510:	da16      	bge.n	8008540 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008512:	7bfb      	ldrb	r3, [r7, #15]
 8008514:	687a      	ldr	r2, [r7, #4]
 8008516:	211a      	movs	r1, #26
 8008518:	fb01 f303 	mul.w	r3, r1, r3
 800851c:	4413      	add	r3, r2
 800851e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8008522:	781a      	ldrb	r2, [r3, #0]
 8008524:	68bb      	ldr	r3, [r7, #8]
 8008526:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008528:	7bfb      	ldrb	r3, [r7, #15]
 800852a:	687a      	ldr	r2, [r7, #4]
 800852c:	211a      	movs	r1, #26
 800852e:	fb01 f303 	mul.w	r3, r1, r3
 8008532:	4413      	add	r3, r2
 8008534:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8008538:	881a      	ldrh	r2, [r3, #0]
 800853a:	68bb      	ldr	r3, [r7, #8]
 800853c:	835a      	strh	r2, [r3, #26]
 800853e:	e015      	b.n	800856c <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008540:	7bfb      	ldrb	r3, [r7, #15]
 8008542:	687a      	ldr	r2, [r7, #4]
 8008544:	211a      	movs	r1, #26
 8008546:	fb01 f303 	mul.w	r3, r1, r3
 800854a:	4413      	add	r3, r2
 800854c:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8008550:	781a      	ldrb	r2, [r3, #0]
 8008552:	68bb      	ldr	r3, [r7, #8]
 8008554:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008556:	7bfb      	ldrb	r3, [r7, #15]
 8008558:	687a      	ldr	r2, [r7, #4]
 800855a:	211a      	movs	r1, #26
 800855c:	fb01 f303 	mul.w	r3, r1, r3
 8008560:	4413      	add	r3, r2
 8008562:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8008566:	881a      	ldrh	r2, [r3, #0]
 8008568:	68bb      	ldr	r3, [r7, #8]
 800856a:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 800856c:	7bfb      	ldrb	r3, [r7, #15]
 800856e:	687a      	ldr	r2, [r7, #4]
 8008570:	211a      	movs	r1, #26
 8008572:	fb01 f303 	mul.w	r3, r1, r3
 8008576:	4413      	add	r3, r2
 8008578:	f203 3356 	addw	r3, r3, #854	; 0x356
 800857c:	781b      	ldrb	r3, [r3, #0]
 800857e:	b25b      	sxtb	r3, r3
 8008580:	2b00      	cmp	r3, #0
 8008582:	da16      	bge.n	80085b2 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8008584:	7bfb      	ldrb	r3, [r7, #15]
 8008586:	687a      	ldr	r2, [r7, #4]
 8008588:	211a      	movs	r1, #26
 800858a:	fb01 f303 	mul.w	r3, r1, r3
 800858e:	4413      	add	r3, r2
 8008590:	f203 3356 	addw	r3, r3, #854	; 0x356
 8008594:	781a      	ldrb	r2, [r3, #0]
 8008596:	68bb      	ldr	r3, [r7, #8]
 8008598:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800859a:	7bfb      	ldrb	r3, [r7, #15]
 800859c:	687a      	ldr	r2, [r7, #4]
 800859e:	211a      	movs	r1, #26
 80085a0:	fb01 f303 	mul.w	r3, r1, r3
 80085a4:	4413      	add	r3, r2
 80085a6:	f503 7356 	add.w	r3, r3, #856	; 0x358
 80085aa:	881a      	ldrh	r2, [r3, #0]
 80085ac:	68bb      	ldr	r3, [r7, #8]
 80085ae:	835a      	strh	r2, [r3, #26]
 80085b0:	e015      	b.n	80085de <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80085b2:	7bfb      	ldrb	r3, [r7, #15]
 80085b4:	687a      	ldr	r2, [r7, #4]
 80085b6:	211a      	movs	r1, #26
 80085b8:	fb01 f303 	mul.w	r3, r1, r3
 80085bc:	4413      	add	r3, r2
 80085be:	f203 3356 	addw	r3, r3, #854	; 0x356
 80085c2:	781a      	ldrb	r2, [r3, #0]
 80085c4:	68bb      	ldr	r3, [r7, #8]
 80085c6:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80085c8:	7bfb      	ldrb	r3, [r7, #15]
 80085ca:	687a      	ldr	r2, [r7, #4]
 80085cc:	211a      	movs	r1, #26
 80085ce:	fb01 f303 	mul.w	r3, r1, r3
 80085d2:	4413      	add	r3, r2
 80085d4:	f503 7356 	add.w	r3, r3, #856	; 0x358
 80085d8:	881a      	ldrh	r2, [r3, #0]
 80085da:	68bb      	ldr	r3, [r7, #8]
 80085dc:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 80085de:	68bb      	ldr	r3, [r7, #8]
 80085e0:	7b9b      	ldrb	r3, [r3, #14]
 80085e2:	4619      	mov	r1, r3
 80085e4:	6878      	ldr	r0, [r7, #4]
 80085e6:	f001 fe84 	bl	800a2f2 <USBH_AllocPipe>
 80085ea:	4603      	mov	r3, r0
 80085ec:	461a      	mov	r2, r3
 80085ee:	68bb      	ldr	r3, [r7, #8]
 80085f0:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 80085f2:	68bb      	ldr	r3, [r7, #8]
 80085f4:	7bdb      	ldrb	r3, [r3, #15]
 80085f6:	4619      	mov	r1, r3
 80085f8:	6878      	ldr	r0, [r7, #4]
 80085fa:	f001 fe7a 	bl	800a2f2 <USBH_AllocPipe>
 80085fe:	4603      	mov	r3, r0
 8008600:	461a      	mov	r2, r3
 8008602:	68bb      	ldr	r3, [r7, #8]
 8008604:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8008606:	68bb      	ldr	r3, [r7, #8]
 8008608:	7b59      	ldrb	r1, [r3, #13]
 800860a:	68bb      	ldr	r3, [r7, #8]
 800860c:	7b98      	ldrb	r0, [r3, #14]
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800861a:	68ba      	ldr	r2, [r7, #8]
 800861c:	8b12      	ldrh	r2, [r2, #24]
 800861e:	9202      	str	r2, [sp, #8]
 8008620:	2202      	movs	r2, #2
 8008622:	9201      	str	r2, [sp, #4]
 8008624:	9300      	str	r3, [sp, #0]
 8008626:	4623      	mov	r3, r4
 8008628:	4602      	mov	r2, r0
 800862a:	6878      	ldr	r0, [r7, #4]
 800862c:	f001 fe32 	bl	800a294 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8008630:	68bb      	ldr	r3, [r7, #8]
 8008632:	7b19      	ldrb	r1, [r3, #12]
 8008634:	68bb      	ldr	r3, [r7, #8]
 8008636:	7bd8      	ldrb	r0, [r3, #15]
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008644:	68ba      	ldr	r2, [r7, #8]
 8008646:	8b52      	ldrh	r2, [r2, #26]
 8008648:	9202      	str	r2, [sp, #8]
 800864a:	2202      	movs	r2, #2
 800864c:	9201      	str	r2, [sp, #4]
 800864e:	9300      	str	r3, [sp, #0]
 8008650:	4623      	mov	r3, r4
 8008652:	4602      	mov	r2, r0
 8008654:	6878      	ldr	r0, [r7, #4]
 8008656:	f001 fe1d 	bl	800a294 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800865a:	68bb      	ldr	r3, [r7, #8]
 800865c:	2200      	movs	r2, #0
 800865e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8008662:	68bb      	ldr	r3, [r7, #8]
 8008664:	7b5b      	ldrb	r3, [r3, #13]
 8008666:	2200      	movs	r2, #0
 8008668:	4619      	mov	r1, r3
 800866a:	6878      	ldr	r0, [r7, #4]
 800866c:	f002 f928 	bl	800a8c0 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8008670:	68bb      	ldr	r3, [r7, #8]
 8008672:	7b1b      	ldrb	r3, [r3, #12]
 8008674:	2200      	movs	r2, #0
 8008676:	4619      	mov	r1, r3
 8008678:	6878      	ldr	r0, [r7, #4]
 800867a:	f002 f921 	bl	800a8c0 <USBH_LL_SetToggle>

  return USBH_OK;
 800867e:	2300      	movs	r3, #0
}
 8008680:	4618      	mov	r0, r3
 8008682:	3714      	adds	r7, #20
 8008684:	46bd      	mov	sp, r7
 8008686:	bd90      	pop	{r4, r7, pc}

08008688 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8008688:	b580      	push	{r7, lr}
 800868a:	b084      	sub	sp, #16
 800868c:	af00      	add	r7, sp, #0
 800868e:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008696:	69db      	ldr	r3, [r3, #28]
 8008698:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	781b      	ldrb	r3, [r3, #0]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d00e      	beq.n	80086c0 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	781b      	ldrb	r3, [r3, #0]
 80086a6:	4619      	mov	r1, r3
 80086a8:	6878      	ldr	r0, [r7, #4]
 80086aa:	f001 fe12 	bl	800a2d2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	781b      	ldrb	r3, [r3, #0]
 80086b2:	4619      	mov	r1, r3
 80086b4:	6878      	ldr	r0, [r7, #4]
 80086b6:	f001 fe3d 	bl	800a334 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	2200      	movs	r2, #0
 80086be:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	7b1b      	ldrb	r3, [r3, #12]
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d00e      	beq.n	80086e6 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	7b1b      	ldrb	r3, [r3, #12]
 80086cc:	4619      	mov	r1, r3
 80086ce:	6878      	ldr	r0, [r7, #4]
 80086d0:	f001 fdff 	bl	800a2d2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	7b1b      	ldrb	r3, [r3, #12]
 80086d8:	4619      	mov	r1, r3
 80086da:	6878      	ldr	r0, [r7, #4]
 80086dc:	f001 fe2a 	bl	800a334 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	2200      	movs	r2, #0
 80086e4:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	7b5b      	ldrb	r3, [r3, #13]
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d00e      	beq.n	800870c <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	7b5b      	ldrb	r3, [r3, #13]
 80086f2:	4619      	mov	r1, r3
 80086f4:	6878      	ldr	r0, [r7, #4]
 80086f6:	f001 fdec 	bl	800a2d2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	7b5b      	ldrb	r3, [r3, #13]
 80086fe:	4619      	mov	r1, r3
 8008700:	6878      	ldr	r0, [r7, #4]
 8008702:	f001 fe17 	bl	800a334 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	2200      	movs	r2, #0
 800870a:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008712:	69db      	ldr	r3, [r3, #28]
 8008714:	2b00      	cmp	r3, #0
 8008716:	d00b      	beq.n	8008730 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800871e:	69db      	ldr	r3, [r3, #28]
 8008720:	4618      	mov	r0, r3
 8008722:	f002 f983 	bl	800aa2c <free>
    phost->pActiveClass->pData = 0U;
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800872c:	2200      	movs	r2, #0
 800872e:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8008730:	2300      	movs	r3, #0
}
 8008732:	4618      	mov	r0, r3
 8008734:	3710      	adds	r7, #16
 8008736:	46bd      	mov	sp, r7
 8008738:	bd80      	pop	{r7, pc}

0800873a <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800873a:	b580      	push	{r7, lr}
 800873c:	b084      	sub	sp, #16
 800873e:	af00      	add	r7, sp, #0
 8008740:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008748:	69db      	ldr	r3, [r3, #28]
 800874a:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	3340      	adds	r3, #64	; 0x40
 8008750:	4619      	mov	r1, r3
 8008752:	6878      	ldr	r0, [r7, #4]
 8008754:	f000 f8b1 	bl	80088ba <GetLineCoding>
 8008758:	4603      	mov	r3, r0
 800875a:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 800875c:	7afb      	ldrb	r3, [r7, #11]
 800875e:	2b00      	cmp	r3, #0
 8008760:	d105      	bne.n	800876e <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008768:	2102      	movs	r1, #2
 800876a:	6878      	ldr	r0, [r7, #4]
 800876c:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800876e:	7afb      	ldrb	r3, [r7, #11]
}
 8008770:	4618      	mov	r0, r3
 8008772:	3710      	adds	r7, #16
 8008774:	46bd      	mov	sp, r7
 8008776:	bd80      	pop	{r7, pc}

08008778 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8008778:	b580      	push	{r7, lr}
 800877a:	b084      	sub	sp, #16
 800877c:	af00      	add	r7, sp, #0
 800877e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8008780:	2301      	movs	r3, #1
 8008782:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8008784:	2300      	movs	r3, #0
 8008786:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800878e:	69db      	ldr	r3, [r3, #28]
 8008790:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8008792:	68bb      	ldr	r3, [r7, #8]
 8008794:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8008798:	2b04      	cmp	r3, #4
 800879a:	d877      	bhi.n	800888c <USBH_CDC_Process+0x114>
 800879c:	a201      	add	r2, pc, #4	; (adr r2, 80087a4 <USBH_CDC_Process+0x2c>)
 800879e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087a2:	bf00      	nop
 80087a4:	080087b9 	.word	0x080087b9
 80087a8:	080087bf 	.word	0x080087bf
 80087ac:	080087ef 	.word	0x080087ef
 80087b0:	08008863 	.word	0x08008863
 80087b4:	08008871 	.word	0x08008871
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 80087b8:	2300      	movs	r3, #0
 80087ba:	73fb      	strb	r3, [r7, #15]
      break;
 80087bc:	e06d      	b.n	800889a <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 80087be:	68bb      	ldr	r3, [r7, #8]
 80087c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80087c2:	4619      	mov	r1, r3
 80087c4:	6878      	ldr	r0, [r7, #4]
 80087c6:	f000 f897 	bl	80088f8 <SetLineCoding>
 80087ca:	4603      	mov	r3, r0
 80087cc:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80087ce:	7bbb      	ldrb	r3, [r7, #14]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d104      	bne.n	80087de <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 80087d4:	68bb      	ldr	r3, [r7, #8]
 80087d6:	2202      	movs	r2, #2
 80087d8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80087dc:	e058      	b.n	8008890 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 80087de:	7bbb      	ldrb	r3, [r7, #14]
 80087e0:	2b01      	cmp	r3, #1
 80087e2:	d055      	beq.n	8008890 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 80087e4:	68bb      	ldr	r3, [r7, #8]
 80087e6:	2204      	movs	r2, #4
 80087e8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 80087ec:	e050      	b.n	8008890 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 80087ee:	68bb      	ldr	r3, [r7, #8]
 80087f0:	3340      	adds	r3, #64	; 0x40
 80087f2:	4619      	mov	r1, r3
 80087f4:	6878      	ldr	r0, [r7, #4]
 80087f6:	f000 f860 	bl	80088ba <GetLineCoding>
 80087fa:	4603      	mov	r3, r0
 80087fc:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80087fe:	7bbb      	ldrb	r3, [r7, #14]
 8008800:	2b00      	cmp	r3, #0
 8008802:	d126      	bne.n	8008852 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8008804:	68bb      	ldr	r3, [r7, #8]
 8008806:	2200      	movs	r2, #0
 8008808:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800880c:	68bb      	ldr	r3, [r7, #8]
 800880e:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8008812:	68bb      	ldr	r3, [r7, #8]
 8008814:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008816:	791b      	ldrb	r3, [r3, #4]
 8008818:	429a      	cmp	r2, r3
 800881a:	d13b      	bne.n	8008894 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800881c:	68bb      	ldr	r3, [r7, #8]
 800881e:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8008822:	68bb      	ldr	r3, [r7, #8]
 8008824:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008826:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8008828:	429a      	cmp	r2, r3
 800882a:	d133      	bne.n	8008894 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800882c:	68bb      	ldr	r3, [r7, #8]
 800882e:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8008832:	68bb      	ldr	r3, [r7, #8]
 8008834:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008836:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8008838:	429a      	cmp	r2, r3
 800883a:	d12b      	bne.n	8008894 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800883c:	68bb      	ldr	r3, [r7, #8]
 800883e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008840:	68bb      	ldr	r3, [r7, #8]
 8008842:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008844:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8008846:	429a      	cmp	r2, r3
 8008848:	d124      	bne.n	8008894 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800884a:	6878      	ldr	r0, [r7, #4]
 800884c:	f000 f958 	bl	8008b00 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8008850:	e020      	b.n	8008894 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8008852:	7bbb      	ldrb	r3, [r7, #14]
 8008854:	2b01      	cmp	r3, #1
 8008856:	d01d      	beq.n	8008894 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8008858:	68bb      	ldr	r3, [r7, #8]
 800885a:	2204      	movs	r2, #4
 800885c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8008860:	e018      	b.n	8008894 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8008862:	6878      	ldr	r0, [r7, #4]
 8008864:	f000 f867 	bl	8008936 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8008868:	6878      	ldr	r0, [r7, #4]
 800886a:	f000 f8da 	bl	8008a22 <CDC_ProcessReception>
      break;
 800886e:	e014      	b.n	800889a <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8008870:	2100      	movs	r1, #0
 8008872:	6878      	ldr	r0, [r7, #4]
 8008874:	f000 ffef 	bl	8009856 <USBH_ClrFeature>
 8008878:	4603      	mov	r3, r0
 800887a:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800887c:	7bbb      	ldrb	r3, [r7, #14]
 800887e:	2b00      	cmp	r3, #0
 8008880:	d10a      	bne.n	8008898 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8008882:	68bb      	ldr	r3, [r7, #8]
 8008884:	2200      	movs	r2, #0
 8008886:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 800888a:	e005      	b.n	8008898 <USBH_CDC_Process+0x120>

    default:
      break;
 800888c:	bf00      	nop
 800888e:	e004      	b.n	800889a <USBH_CDC_Process+0x122>
      break;
 8008890:	bf00      	nop
 8008892:	e002      	b.n	800889a <USBH_CDC_Process+0x122>
      break;
 8008894:	bf00      	nop
 8008896:	e000      	b.n	800889a <USBH_CDC_Process+0x122>
      break;
 8008898:	bf00      	nop

  }

  return status;
 800889a:	7bfb      	ldrb	r3, [r7, #15]
}
 800889c:	4618      	mov	r0, r3
 800889e:	3710      	adds	r7, #16
 80088a0:	46bd      	mov	sp, r7
 80088a2:	bd80      	pop	{r7, pc}

080088a4 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 80088a4:	b480      	push	{r7}
 80088a6:	b083      	sub	sp, #12
 80088a8:	af00      	add	r7, sp, #0
 80088aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 80088ac:	2300      	movs	r3, #0
}
 80088ae:	4618      	mov	r0, r3
 80088b0:	370c      	adds	r7, #12
 80088b2:	46bd      	mov	sp, r7
 80088b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b8:	4770      	bx	lr

080088ba <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 80088ba:	b580      	push	{r7, lr}
 80088bc:	b082      	sub	sp, #8
 80088be:	af00      	add	r7, sp, #0
 80088c0:	6078      	str	r0, [r7, #4]
 80088c2:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	22a1      	movs	r2, #161	; 0xa1
 80088c8:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	2221      	movs	r2, #33	; 0x21
 80088ce:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	2200      	movs	r2, #0
 80088d4:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	2200      	movs	r2, #0
 80088da:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	2207      	movs	r2, #7
 80088e0:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80088e2:	683b      	ldr	r3, [r7, #0]
 80088e4:	2207      	movs	r2, #7
 80088e6:	4619      	mov	r1, r3
 80088e8:	6878      	ldr	r0, [r7, #4]
 80088ea:	f001 fa81 	bl	8009df0 <USBH_CtlReq>
 80088ee:	4603      	mov	r3, r0
}
 80088f0:	4618      	mov	r0, r3
 80088f2:	3708      	adds	r7, #8
 80088f4:	46bd      	mov	sp, r7
 80088f6:	bd80      	pop	{r7, pc}

080088f8 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 80088f8:	b580      	push	{r7, lr}
 80088fa:	b082      	sub	sp, #8
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	6078      	str	r0, [r7, #4]
 8008900:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	2221      	movs	r2, #33	; 0x21
 8008906:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	2220      	movs	r2, #32
 800890c:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	2200      	movs	r2, #0
 8008912:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	2200      	movs	r2, #0
 8008918:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	2207      	movs	r2, #7
 800891e:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8008920:	683b      	ldr	r3, [r7, #0]
 8008922:	2207      	movs	r2, #7
 8008924:	4619      	mov	r1, r3
 8008926:	6878      	ldr	r0, [r7, #4]
 8008928:	f001 fa62 	bl	8009df0 <USBH_CtlReq>
 800892c:	4603      	mov	r3, r0
}
 800892e:	4618      	mov	r0, r3
 8008930:	3708      	adds	r7, #8
 8008932:	46bd      	mov	sp, r7
 8008934:	bd80      	pop	{r7, pc}

08008936 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8008936:	b580      	push	{r7, lr}
 8008938:	b086      	sub	sp, #24
 800893a:	af02      	add	r7, sp, #8
 800893c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008944:	69db      	ldr	r3, [r3, #28]
 8008946:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008948:	2300      	movs	r3, #0
 800894a:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8008952:	2b01      	cmp	r3, #1
 8008954:	d002      	beq.n	800895c <CDC_ProcessTransmission+0x26>
 8008956:	2b02      	cmp	r3, #2
 8008958:	d023      	beq.n	80089a2 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800895a:	e05e      	b.n	8008a1a <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008960:	68fa      	ldr	r2, [r7, #12]
 8008962:	8b12      	ldrh	r2, [r2, #24]
 8008964:	4293      	cmp	r3, r2
 8008966:	d90b      	bls.n	8008980 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	69d9      	ldr	r1, [r3, #28]
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	8b1a      	ldrh	r2, [r3, #24]
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	7b5b      	ldrb	r3, [r3, #13]
 8008974:	2001      	movs	r0, #1
 8008976:	9000      	str	r0, [sp, #0]
 8008978:	6878      	ldr	r0, [r7, #4]
 800897a:	f001 fc48 	bl	800a20e <USBH_BulkSendData>
 800897e:	e00b      	b.n	8008998 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        (void)USBH_BulkSendData(phost,
 8008988:	b29a      	uxth	r2, r3
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	7b5b      	ldrb	r3, [r3, #13]
 800898e:	2001      	movs	r0, #1
 8008990:	9000      	str	r0, [sp, #0]
 8008992:	6878      	ldr	r0, [r7, #4]
 8008994:	f001 fc3b 	bl	800a20e <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	2202      	movs	r2, #2
 800899c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 80089a0:	e03b      	b.n	8008a1a <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	7b5b      	ldrb	r3, [r3, #13]
 80089a6:	4619      	mov	r1, r3
 80089a8:	6878      	ldr	r0, [r7, #4]
 80089aa:	f001 ff5f 	bl	800a86c <USBH_LL_GetURBState>
 80089ae:	4603      	mov	r3, r0
 80089b0:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 80089b2:	7afb      	ldrb	r3, [r7, #11]
 80089b4:	2b01      	cmp	r3, #1
 80089b6:	d128      	bne.n	8008a0a <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089bc:	68fa      	ldr	r2, [r7, #12]
 80089be:	8b12      	ldrh	r2, [r2, #24]
 80089c0:	4293      	cmp	r3, r2
 80089c2:	d90e      	bls.n	80089e2 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089c8:	68fa      	ldr	r2, [r7, #12]
 80089ca:	8b12      	ldrh	r2, [r2, #24]
 80089cc:	1a9a      	subs	r2, r3, r2
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	69db      	ldr	r3, [r3, #28]
 80089d6:	68fa      	ldr	r2, [r7, #12]
 80089d8:	8b12      	ldrh	r2, [r2, #24]
 80089da:	441a      	add	r2, r3
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	61da      	str	r2, [r3, #28]
 80089e0:	e002      	b.n	80089e8 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	2200      	movs	r2, #0
 80089e6:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d004      	beq.n	80089fa <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	2201      	movs	r2, #1
 80089f4:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 80089f8:	e00e      	b.n	8008a18 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	2200      	movs	r2, #0
 80089fe:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 8008a02:	6878      	ldr	r0, [r7, #4]
 8008a04:	f000 f868 	bl	8008ad8 <USBH_CDC_TransmitCallback>
      break;
 8008a08:	e006      	b.n	8008a18 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 8008a0a:	7afb      	ldrb	r3, [r7, #11]
 8008a0c:	2b02      	cmp	r3, #2
 8008a0e:	d103      	bne.n	8008a18 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	2201      	movs	r2, #1
 8008a14:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8008a18:	bf00      	nop
  }
}
 8008a1a:	bf00      	nop
 8008a1c:	3710      	adds	r7, #16
 8008a1e:	46bd      	mov	sp, r7
 8008a20:	bd80      	pop	{r7, pc}

08008a22 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8008a22:	b580      	push	{r7, lr}
 8008a24:	b086      	sub	sp, #24
 8008a26:	af00      	add	r7, sp, #0
 8008a28:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008a30:	69db      	ldr	r3, [r3, #28]
 8008a32:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008a34:	2300      	movs	r3, #0
 8008a36:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8008a38:	697b      	ldr	r3, [r7, #20]
 8008a3a:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8008a3e:	2b03      	cmp	r3, #3
 8008a40:	d002      	beq.n	8008a48 <CDC_ProcessReception+0x26>
 8008a42:	2b04      	cmp	r3, #4
 8008a44:	d00e      	beq.n	8008a64 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 8008a46:	e043      	b.n	8008ad0 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 8008a48:	697b      	ldr	r3, [r7, #20]
 8008a4a:	6a19      	ldr	r1, [r3, #32]
 8008a4c:	697b      	ldr	r3, [r7, #20]
 8008a4e:	8b5a      	ldrh	r2, [r3, #26]
 8008a50:	697b      	ldr	r3, [r7, #20]
 8008a52:	7b1b      	ldrb	r3, [r3, #12]
 8008a54:	6878      	ldr	r0, [r7, #4]
 8008a56:	f001 fbff 	bl	800a258 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8008a5a:	697b      	ldr	r3, [r7, #20]
 8008a5c:	2204      	movs	r2, #4
 8008a5e:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8008a62:	e035      	b.n	8008ad0 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8008a64:	697b      	ldr	r3, [r7, #20]
 8008a66:	7b1b      	ldrb	r3, [r3, #12]
 8008a68:	4619      	mov	r1, r3
 8008a6a:	6878      	ldr	r0, [r7, #4]
 8008a6c:	f001 fefe 	bl	800a86c <USBH_LL_GetURBState>
 8008a70:	4603      	mov	r3, r0
 8008a72:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8008a74:	7cfb      	ldrb	r3, [r7, #19]
 8008a76:	2b01      	cmp	r3, #1
 8008a78:	d129      	bne.n	8008ace <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8008a7a:	697b      	ldr	r3, [r7, #20]
 8008a7c:	7b1b      	ldrb	r3, [r3, #12]
 8008a7e:	4619      	mov	r1, r3
 8008a80:	6878      	ldr	r0, [r7, #4]
 8008a82:	f001 fe61 	bl	800a748 <USBH_LL_GetLastXferSize>
 8008a86:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8008a88:	697b      	ldr	r3, [r7, #20]
 8008a8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a8c:	68fa      	ldr	r2, [r7, #12]
 8008a8e:	429a      	cmp	r2, r3
 8008a90:	d016      	beq.n	8008ac0 <CDC_ProcessReception+0x9e>
 8008a92:	697b      	ldr	r3, [r7, #20]
 8008a94:	8b5b      	ldrh	r3, [r3, #26]
 8008a96:	461a      	mov	r2, r3
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	4293      	cmp	r3, r2
 8008a9c:	d910      	bls.n	8008ac0 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 8008a9e:	697b      	ldr	r3, [r7, #20]
 8008aa0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	1ad2      	subs	r2, r2, r3
 8008aa6:	697b      	ldr	r3, [r7, #20]
 8008aa8:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 8008aaa:	697b      	ldr	r3, [r7, #20]
 8008aac:	6a1a      	ldr	r2, [r3, #32]
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	441a      	add	r2, r3
 8008ab2:	697b      	ldr	r3, [r7, #20]
 8008ab4:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8008ab6:	697b      	ldr	r3, [r7, #20]
 8008ab8:	2203      	movs	r2, #3
 8008aba:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8008abe:	e006      	b.n	8008ace <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8008ac0:	697b      	ldr	r3, [r7, #20]
 8008ac2:	2200      	movs	r2, #0
 8008ac4:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8008ac8:	6878      	ldr	r0, [r7, #4]
 8008aca:	f000 f80f 	bl	8008aec <USBH_CDC_ReceiveCallback>
      break;
 8008ace:	bf00      	nop
  }
}
 8008ad0:	bf00      	nop
 8008ad2:	3718      	adds	r7, #24
 8008ad4:	46bd      	mov	sp, r7
 8008ad6:	bd80      	pop	{r7, pc}

08008ad8 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8008ad8:	b480      	push	{r7}
 8008ada:	b083      	sub	sp, #12
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008ae0:	bf00      	nop
 8008ae2:	370c      	adds	r7, #12
 8008ae4:	46bd      	mov	sp, r7
 8008ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aea:	4770      	bx	lr

08008aec <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8008aec:	b480      	push	{r7}
 8008aee:	b083      	sub	sp, #12
 8008af0:	af00      	add	r7, sp, #0
 8008af2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008af4:	bf00      	nop
 8008af6:	370c      	adds	r7, #12
 8008af8:	46bd      	mov	sp, r7
 8008afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008afe:	4770      	bx	lr

08008b00 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8008b00:	b480      	push	{r7}
 8008b02:	b083      	sub	sp, #12
 8008b04:	af00      	add	r7, sp, #0
 8008b06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008b08:	bf00      	nop
 8008b0a:	370c      	adds	r7, #12
 8008b0c:	46bd      	mov	sp, r7
 8008b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b12:	4770      	bx	lr

08008b14 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                               uint8_t id), uint8_t id)
{
 8008b14:	b580      	push	{r7, lr}
 8008b16:	b084      	sub	sp, #16
 8008b18:	af00      	add	r7, sp, #0
 8008b1a:	60f8      	str	r0, [r7, #12]
 8008b1c:	60b9      	str	r1, [r7, #8]
 8008b1e:	4613      	mov	r3, r2
 8008b20:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d101      	bne.n	8008b2c <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8008b28:	2302      	movs	r3, #2
 8008b2a:	e029      	b.n	8008b80 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	79fa      	ldrb	r2, [r7, #7]
 8008b30:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	2200      	movs	r2, #0
 8008b38:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	2200      	movs	r2, #0
 8008b40:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8008b44:	68f8      	ldr	r0, [r7, #12]
 8008b46:	f000 f81f 	bl	8008b88 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	2200      	movs	r2, #0
 8008b4e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	2200      	movs	r2, #0
 8008b56:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	2200      	movs	r2, #0
 8008b5e:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	2200      	movs	r2, #0
 8008b66:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8008b6a:	68bb      	ldr	r3, [r7, #8]
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d003      	beq.n	8008b78 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	68ba      	ldr	r2, [r7, #8]
 8008b74:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8008b78:	68f8      	ldr	r0, [r7, #12]
 8008b7a:	f001 fd31 	bl	800a5e0 <USBH_LL_Init>

  return USBH_OK;
 8008b7e:	2300      	movs	r3, #0
}
 8008b80:	4618      	mov	r0, r3
 8008b82:	3710      	adds	r7, #16
 8008b84:	46bd      	mov	sp, r7
 8008b86:	bd80      	pop	{r7, pc}

08008b88 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8008b88:	b480      	push	{r7}
 8008b8a:	b085      	sub	sp, #20
 8008b8c:	af00      	add	r7, sp, #0
 8008b8e:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8008b90:	2300      	movs	r3, #0
 8008b92:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008b94:	2300      	movs	r3, #0
 8008b96:	60fb      	str	r3, [r7, #12]
 8008b98:	e009      	b.n	8008bae <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8008b9a:	687a      	ldr	r2, [r7, #4]
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	33e0      	adds	r3, #224	; 0xe0
 8008ba0:	009b      	lsls	r3, r3, #2
 8008ba2:	4413      	add	r3, r2
 8008ba4:	2200      	movs	r2, #0
 8008ba6:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	3301      	adds	r3, #1
 8008bac:	60fb      	str	r3, [r7, #12]
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	2b0f      	cmp	r3, #15
 8008bb2:	d9f2      	bls.n	8008b9a <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008bb4:	2300      	movs	r3, #0
 8008bb6:	60fb      	str	r3, [r7, #12]
 8008bb8:	e009      	b.n	8008bce <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8008bba:	687a      	ldr	r2, [r7, #4]
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	4413      	add	r3, r2
 8008bc0:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8008bc4:	2200      	movs	r2, #0
 8008bc6:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	3301      	adds	r3, #1
 8008bcc:	60fb      	str	r3, [r7, #12]
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008bd4:	d3f1      	bcc.n	8008bba <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	2200      	movs	r2, #0
 8008bda:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	2200      	movs	r2, #0
 8008be0:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	2201      	movs	r2, #1
 8008be6:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	2200      	movs	r2, #0
 8008bec:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	2201      	movs	r2, #1
 8008bf4:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	2240      	movs	r2, #64	; 0x40
 8008bfa:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	2200      	movs	r2, #0
 8008c00:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	2200      	movs	r2, #0
 8008c06:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	2201      	movs	r2, #1
 8008c0e:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	2200      	movs	r2, #0
 8008c16:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	2200      	movs	r2, #0
 8008c1e:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 8008c22:	2300      	movs	r3, #0
}
 8008c24:	4618      	mov	r0, r3
 8008c26:	3714      	adds	r7, #20
 8008c28:	46bd      	mov	sp, r7
 8008c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2e:	4770      	bx	lr

08008c30 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8008c30:	b480      	push	{r7}
 8008c32:	b085      	sub	sp, #20
 8008c34:	af00      	add	r7, sp, #0
 8008c36:	6078      	str	r0, [r7, #4]
 8008c38:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8008c3a:	2300      	movs	r3, #0
 8008c3c:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8008c3e:	683b      	ldr	r3, [r7, #0]
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d016      	beq.n	8008c72 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d10e      	bne.n	8008c6c <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8008c54:	1c59      	adds	r1, r3, #1
 8008c56:	687a      	ldr	r2, [r7, #4]
 8008c58:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 8008c5c:	687a      	ldr	r2, [r7, #4]
 8008c5e:	33de      	adds	r3, #222	; 0xde
 8008c60:	6839      	ldr	r1, [r7, #0]
 8008c62:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8008c66:	2300      	movs	r3, #0
 8008c68:	73fb      	strb	r3, [r7, #15]
 8008c6a:	e004      	b.n	8008c76 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8008c6c:	2302      	movs	r3, #2
 8008c6e:	73fb      	strb	r3, [r7, #15]
 8008c70:	e001      	b.n	8008c76 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8008c72:	2302      	movs	r3, #2
 8008c74:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008c76:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c78:	4618      	mov	r0, r3
 8008c7a:	3714      	adds	r7, #20
 8008c7c:	46bd      	mov	sp, r7
 8008c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c82:	4770      	bx	lr

08008c84 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8008c84:	b480      	push	{r7}
 8008c86:	b085      	sub	sp, #20
 8008c88:	af00      	add	r7, sp, #0
 8008c8a:	6078      	str	r0, [r7, #4]
 8008c8c:	460b      	mov	r3, r1
 8008c8e:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8008c90:	2300      	movs	r3, #0
 8008c92:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 8008c9a:	78fa      	ldrb	r2, [r7, #3]
 8008c9c:	429a      	cmp	r2, r3
 8008c9e:	d204      	bcs.n	8008caa <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	78fa      	ldrb	r2, [r7, #3]
 8008ca4:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 8008ca8:	e001      	b.n	8008cae <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8008caa:	2302      	movs	r3, #2
 8008cac:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008cae:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cb0:	4618      	mov	r0, r3
 8008cb2:	3714      	adds	r7, #20
 8008cb4:	46bd      	mov	sp, r7
 8008cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cba:	4770      	bx	lr

08008cbc <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8008cbc:	b480      	push	{r7}
 8008cbe:	b087      	sub	sp, #28
 8008cc0:	af00      	add	r7, sp, #0
 8008cc2:	6078      	str	r0, [r7, #4]
 8008cc4:	4608      	mov	r0, r1
 8008cc6:	4611      	mov	r1, r2
 8008cc8:	461a      	mov	r2, r3
 8008cca:	4603      	mov	r3, r0
 8008ccc:	70fb      	strb	r3, [r7, #3]
 8008cce:	460b      	mov	r3, r1
 8008cd0:	70bb      	strb	r3, [r7, #2]
 8008cd2:	4613      	mov	r3, r2
 8008cd4:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8008cd6:	2300      	movs	r3, #0
 8008cd8:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8008cda:	2300      	movs	r3, #0
 8008cdc:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8008ce4:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008ce6:	e025      	b.n	8008d34 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8008ce8:	7dfb      	ldrb	r3, [r7, #23]
 8008cea:	221a      	movs	r2, #26
 8008cec:	fb02 f303 	mul.w	r3, r2, r3
 8008cf0:	3308      	adds	r3, #8
 8008cf2:	68fa      	ldr	r2, [r7, #12]
 8008cf4:	4413      	add	r3, r2
 8008cf6:	3302      	adds	r3, #2
 8008cf8:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008cfa:	693b      	ldr	r3, [r7, #16]
 8008cfc:	795b      	ldrb	r3, [r3, #5]
 8008cfe:	78fa      	ldrb	r2, [r7, #3]
 8008d00:	429a      	cmp	r2, r3
 8008d02:	d002      	beq.n	8008d0a <USBH_FindInterface+0x4e>
 8008d04:	78fb      	ldrb	r3, [r7, #3]
 8008d06:	2bff      	cmp	r3, #255	; 0xff
 8008d08:	d111      	bne.n	8008d2e <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008d0a:	693b      	ldr	r3, [r7, #16]
 8008d0c:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008d0e:	78ba      	ldrb	r2, [r7, #2]
 8008d10:	429a      	cmp	r2, r3
 8008d12:	d002      	beq.n	8008d1a <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008d14:	78bb      	ldrb	r3, [r7, #2]
 8008d16:	2bff      	cmp	r3, #255	; 0xff
 8008d18:	d109      	bne.n	8008d2e <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008d1a:	693b      	ldr	r3, [r7, #16]
 8008d1c:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008d1e:	787a      	ldrb	r2, [r7, #1]
 8008d20:	429a      	cmp	r2, r3
 8008d22:	d002      	beq.n	8008d2a <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008d24:	787b      	ldrb	r3, [r7, #1]
 8008d26:	2bff      	cmp	r3, #255	; 0xff
 8008d28:	d101      	bne.n	8008d2e <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8008d2a:	7dfb      	ldrb	r3, [r7, #23]
 8008d2c:	e006      	b.n	8008d3c <USBH_FindInterface+0x80>
    }
    if_ix++;
 8008d2e:	7dfb      	ldrb	r3, [r7, #23]
 8008d30:	3301      	adds	r3, #1
 8008d32:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008d34:	7dfb      	ldrb	r3, [r7, #23]
 8008d36:	2b01      	cmp	r3, #1
 8008d38:	d9d6      	bls.n	8008ce8 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8008d3a:	23ff      	movs	r3, #255	; 0xff
}
 8008d3c:	4618      	mov	r0, r3
 8008d3e:	371c      	adds	r7, #28
 8008d40:	46bd      	mov	sp, r7
 8008d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d46:	4770      	bx	lr

08008d48 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 8008d48:	b580      	push	{r7, lr}
 8008d4a:	b082      	sub	sp, #8
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8008d50:	6878      	ldr	r0, [r7, #4]
 8008d52:	f001 fc81 	bl	800a658 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8008d56:	2101      	movs	r1, #1
 8008d58:	6878      	ldr	r0, [r7, #4]
 8008d5a:	f001 fd9a 	bl	800a892 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8008d5e:	2300      	movs	r3, #0
}
 8008d60:	4618      	mov	r0, r3
 8008d62:	3708      	adds	r7, #8
 8008d64:	46bd      	mov	sp, r7
 8008d66:	bd80      	pop	{r7, pc}

08008d68 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8008d68:	b580      	push	{r7, lr}
 8008d6a:	b088      	sub	sp, #32
 8008d6c:	af04      	add	r7, sp, #16
 8008d6e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8008d70:	2302      	movs	r3, #2
 8008d72:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8008d74:	2300      	movs	r3, #0
 8008d76:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 8008d7e:	b2db      	uxtb	r3, r3
 8008d80:	2b01      	cmp	r3, #1
 8008d82:	d102      	bne.n	8008d8a <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	2203      	movs	r2, #3
 8008d88:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	781b      	ldrb	r3, [r3, #0]
 8008d8e:	b2db      	uxtb	r3, r3
 8008d90:	2b0b      	cmp	r3, #11
 8008d92:	f200 81be 	bhi.w	8009112 <USBH_Process+0x3aa>
 8008d96:	a201      	add	r2, pc, #4	; (adr r2, 8008d9c <USBH_Process+0x34>)
 8008d98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d9c:	08008dcd 	.word	0x08008dcd
 8008da0:	08008dff 	.word	0x08008dff
 8008da4:	08008e67 	.word	0x08008e67
 8008da8:	080090ad 	.word	0x080090ad
 8008dac:	08009113 	.word	0x08009113
 8008db0:	08008f0b 	.word	0x08008f0b
 8008db4:	08009053 	.word	0x08009053
 8008db8:	08008f41 	.word	0x08008f41
 8008dbc:	08008f61 	.word	0x08008f61
 8008dc0:	08008f81 	.word	0x08008f81
 8008dc4:	08008fc5 	.word	0x08008fc5
 8008dc8:	08009095 	.word	0x08009095
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8008dd2:	b2db      	uxtb	r3, r3
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	f000 819e 	beq.w	8009116 <USBH_Process+0x3ae>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	2201      	movs	r2, #1
 8008dde:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8008de0:	20c8      	movs	r0, #200	; 0xc8
 8008de2:	f001 fd9d 	bl	800a920 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8008de6:	6878      	ldr	r0, [r7, #4]
 8008de8:	f001 fc93 	bl	800a712 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	2200      	movs	r2, #0
 8008df0:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	2200      	movs	r2, #0
 8008df8:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008dfc:	e18b      	b.n	8009116 <USBH_Process+0x3ae>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 8008e04:	2b01      	cmp	r3, #1
 8008e06:	d107      	bne.n	8008e18 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	2202      	movs	r2, #2
 8008e14:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008e16:	e18d      	b.n	8009134 <USBH_Process+0x3cc>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008e1e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008e22:	d914      	bls.n	8008e4e <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8008e2a:	3301      	adds	r3, #1
 8008e2c:	b2da      	uxtb	r2, r3
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8008e3a:	2b03      	cmp	r3, #3
 8008e3c:	d903      	bls.n	8008e46 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	220d      	movs	r2, #13
 8008e42:	701a      	strb	r2, [r3, #0]
      break;
 8008e44:	e176      	b.n	8009134 <USBH_Process+0x3cc>
            phost->gState = HOST_IDLE;
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	2200      	movs	r2, #0
 8008e4a:	701a      	strb	r2, [r3, #0]
      break;
 8008e4c:	e172      	b.n	8009134 <USBH_Process+0x3cc>
          phost->Timeout += 10U;
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008e54:	f103 020a 	add.w	r2, r3, #10
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 8008e5e:	200a      	movs	r0, #10
 8008e60:	f001 fd5e 	bl	800a920 <USBH_Delay>
      break;
 8008e64:	e166      	b.n	8009134 <USBH_Process+0x3cc>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d005      	beq.n	8008e7c <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008e76:	2104      	movs	r1, #4
 8008e78:	6878      	ldr	r0, [r7, #4]
 8008e7a:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8008e7c:	2064      	movs	r0, #100	; 0x64
 8008e7e:	f001 fd4f 	bl	800a920 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8008e82:	6878      	ldr	r0, [r7, #4]
 8008e84:	f001 fc1e 	bl	800a6c4 <USBH_LL_GetSpeed>
 8008e88:	4603      	mov	r3, r0
 8008e8a:	461a      	mov	r2, r3
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	2205      	movs	r2, #5
 8008e96:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8008e98:	2100      	movs	r1, #0
 8008e9a:	6878      	ldr	r0, [r7, #4]
 8008e9c:	f001 fa29 	bl	800a2f2 <USBH_AllocPipe>
 8008ea0:	4603      	mov	r3, r0
 8008ea2:	461a      	mov	r2, r3
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8008ea8:	2180      	movs	r1, #128	; 0x80
 8008eaa:	6878      	ldr	r0, [r7, #4]
 8008eac:	f001 fa21 	bl	800a2f2 <USBH_AllocPipe>
 8008eb0:	4603      	mov	r3, r0
 8008eb2:	461a      	mov	r2, r3
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	7919      	ldrb	r1, [r3, #4]
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8008ec8:	687a      	ldr	r2, [r7, #4]
 8008eca:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8008ecc:	b292      	uxth	r2, r2
 8008ece:	9202      	str	r2, [sp, #8]
 8008ed0:	2200      	movs	r2, #0
 8008ed2:	9201      	str	r2, [sp, #4]
 8008ed4:	9300      	str	r3, [sp, #0]
 8008ed6:	4603      	mov	r3, r0
 8008ed8:	2280      	movs	r2, #128	; 0x80
 8008eda:	6878      	ldr	r0, [r7, #4]
 8008edc:	f001 f9da 	bl	800a294 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	7959      	ldrb	r1, [r3, #5]
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8008ef0:	687a      	ldr	r2, [r7, #4]
 8008ef2:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8008ef4:	b292      	uxth	r2, r2
 8008ef6:	9202      	str	r2, [sp, #8]
 8008ef8:	2200      	movs	r2, #0
 8008efa:	9201      	str	r2, [sp, #4]
 8008efc:	9300      	str	r3, [sp, #0]
 8008efe:	4603      	mov	r3, r0
 8008f00:	2200      	movs	r2, #0
 8008f02:	6878      	ldr	r0, [r7, #4]
 8008f04:	f001 f9c6 	bl	800a294 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008f08:	e114      	b.n	8009134 <USBH_Process+0x3cc>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8008f0a:	6878      	ldr	r0, [r7, #4]
 8008f0c:	f000 f918 	bl	8009140 <USBH_HandleEnum>
 8008f10:	4603      	mov	r3, r0
 8008f12:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8008f14:	7bbb      	ldrb	r3, [r7, #14]
 8008f16:	b2db      	uxtb	r3, r3
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	f040 80fe 	bne.w	800911a <USBH_Process+0x3b2>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	2200      	movs	r2, #0
 8008f22:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 8008f2c:	2b01      	cmp	r3, #1
 8008f2e:	d103      	bne.n	8008f38 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	2208      	movs	r2, #8
 8008f34:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8008f36:	e0f0      	b.n	800911a <USBH_Process+0x3b2>
          phost->gState = HOST_INPUT;
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	2207      	movs	r2, #7
 8008f3c:	701a      	strb	r2, [r3, #0]
      break;
 8008f3e:	e0ec      	b.n	800911a <USBH_Process+0x3b2>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	f000 80e9 	beq.w	800911e <USBH_Process+0x3b6>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008f52:	2101      	movs	r1, #1
 8008f54:	6878      	ldr	r0, [r7, #4]
 8008f56:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	2208      	movs	r2, #8
 8008f5c:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 8008f5e:	e0de      	b.n	800911e <USBH_Process+0x3b6>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 8008f66:	b29b      	uxth	r3, r3
 8008f68:	4619      	mov	r1, r3
 8008f6a:	6878      	ldr	r0, [r7, #4]
 8008f6c:	f000 fc2c 	bl	80097c8 <USBH_SetCfg>
 8008f70:	4603      	mov	r3, r0
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	f040 80d5 	bne.w	8009122 <USBH_Process+0x3ba>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	2209      	movs	r2, #9
 8008f7c:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008f7e:	e0d0      	b.n	8009122 <USBH_Process+0x3ba>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 8008f86:	f003 0320 	and.w	r3, r3, #32
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d016      	beq.n	8008fbc <USBH_Process+0x254>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8008f8e:	2101      	movs	r1, #1
 8008f90:	6878      	ldr	r0, [r7, #4]
 8008f92:	f000 fc3c 	bl	800980e <USBH_SetFeature>
 8008f96:	4603      	mov	r3, r0
 8008f98:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8008f9a:	7bbb      	ldrb	r3, [r7, #14]
 8008f9c:	b2db      	uxtb	r3, r3
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d103      	bne.n	8008faa <USBH_Process+0x242>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	220a      	movs	r2, #10
 8008fa6:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008fa8:	e0bd      	b.n	8009126 <USBH_Process+0x3be>
        else if (status == USBH_NOT_SUPPORTED)
 8008faa:	7bbb      	ldrb	r3, [r7, #14]
 8008fac:	b2db      	uxtb	r3, r3
 8008fae:	2b03      	cmp	r3, #3
 8008fb0:	f040 80b9 	bne.w	8009126 <USBH_Process+0x3be>
          phost->gState = HOST_CHECK_CLASS;
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	220a      	movs	r2, #10
 8008fb8:	701a      	strb	r2, [r3, #0]
      break;
 8008fba:	e0b4      	b.n	8009126 <USBH_Process+0x3be>
        phost->gState = HOST_CHECK_CLASS;
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	220a      	movs	r2, #10
 8008fc0:	701a      	strb	r2, [r3, #0]
      break;
 8008fc2:	e0b0      	b.n	8009126 <USBH_Process+0x3be>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	f000 80ad 	beq.w	800912a <USBH_Process+0x3c2>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	2200      	movs	r2, #0
 8008fd4:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8008fd8:	2300      	movs	r3, #0
 8008fda:	73fb      	strb	r3, [r7, #15]
 8008fdc:	e016      	b.n	800900c <USBH_Process+0x2a4>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8008fde:	7bfa      	ldrb	r2, [r7, #15]
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	32de      	adds	r2, #222	; 0xde
 8008fe4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fe8:	791a      	ldrb	r2, [r3, #4]
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 8008ff0:	429a      	cmp	r2, r3
 8008ff2:	d108      	bne.n	8009006 <USBH_Process+0x29e>
          {
            phost->pActiveClass = phost->pClass[idx];
 8008ff4:	7bfa      	ldrb	r2, [r7, #15]
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	32de      	adds	r2, #222	; 0xde
 8008ffa:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 8009004:	e005      	b.n	8009012 <USBH_Process+0x2aa>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8009006:	7bfb      	ldrb	r3, [r7, #15]
 8009008:	3301      	adds	r3, #1
 800900a:	73fb      	strb	r3, [r7, #15]
 800900c:	7bfb      	ldrb	r3, [r7, #15]
 800900e:	2b00      	cmp	r3, #0
 8009010:	d0e5      	beq.n	8008fde <USBH_Process+0x276>
          }
        }

        if (phost->pActiveClass != NULL)
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009018:	2b00      	cmp	r3, #0
 800901a:	d016      	beq.n	800904a <USBH_Process+0x2e2>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009022:	689b      	ldr	r3, [r3, #8]
 8009024:	6878      	ldr	r0, [r7, #4]
 8009026:	4798      	blx	r3
 8009028:	4603      	mov	r3, r0
 800902a:	2b00      	cmp	r3, #0
 800902c:	d109      	bne.n	8009042 <USBH_Process+0x2da>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	2206      	movs	r2, #6
 8009032:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800903a:	2103      	movs	r1, #3
 800903c:	6878      	ldr	r0, [r7, #4]
 800903e:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009040:	e073      	b.n	800912a <USBH_Process+0x3c2>
            phost->gState = HOST_ABORT_STATE;
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	220d      	movs	r2, #13
 8009046:	701a      	strb	r2, [r3, #0]
      break;
 8009048:	e06f      	b.n	800912a <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	220d      	movs	r2, #13
 800904e:	701a      	strb	r2, [r3, #0]
      break;
 8009050:	e06b      	b.n	800912a <USBH_Process+0x3c2>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009058:	2b00      	cmp	r3, #0
 800905a:	d017      	beq.n	800908c <USBH_Process+0x324>
      {
        status = phost->pActiveClass->Requests(phost);
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009062:	691b      	ldr	r3, [r3, #16]
 8009064:	6878      	ldr	r0, [r7, #4]
 8009066:	4798      	blx	r3
 8009068:	4603      	mov	r3, r0
 800906a:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800906c:	7bbb      	ldrb	r3, [r7, #14]
 800906e:	b2db      	uxtb	r3, r3
 8009070:	2b00      	cmp	r3, #0
 8009072:	d103      	bne.n	800907c <USBH_Process+0x314>
        {
          phost->gState = HOST_CLASS;
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	220b      	movs	r2, #11
 8009078:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800907a:	e058      	b.n	800912e <USBH_Process+0x3c6>
        else if (status == USBH_FAIL)
 800907c:	7bbb      	ldrb	r3, [r7, #14]
 800907e:	b2db      	uxtb	r3, r3
 8009080:	2b02      	cmp	r3, #2
 8009082:	d154      	bne.n	800912e <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	220d      	movs	r2, #13
 8009088:	701a      	strb	r2, [r3, #0]
      break;
 800908a:	e050      	b.n	800912e <USBH_Process+0x3c6>
        phost->gState = HOST_ABORT_STATE;
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	220d      	movs	r2, #13
 8009090:	701a      	strb	r2, [r3, #0]
      break;
 8009092:	e04c      	b.n	800912e <USBH_Process+0x3c6>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800909a:	2b00      	cmp	r3, #0
 800909c:	d049      	beq.n	8009132 <USBH_Process+0x3ca>
      {
        phost->pActiveClass->BgndProcess(phost);
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80090a4:	695b      	ldr	r3, [r3, #20]
 80090a6:	6878      	ldr	r0, [r7, #4]
 80090a8:	4798      	blx	r3
      }
      break;
 80090aa:	e042      	b.n	8009132 <USBH_Process+0x3ca>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	2200      	movs	r2, #0
 80090b0:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      (void)DeInitStateMachine(phost);
 80090b4:	6878      	ldr	r0, [r7, #4]
 80090b6:	f7ff fd67 	bl	8008b88 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d009      	beq.n	80090d8 <USBH_Process+0x370>
      {
        phost->pActiveClass->DeInit(phost);
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80090ca:	68db      	ldr	r3, [r3, #12]
 80090cc:	6878      	ldr	r0, [r7, #4]
 80090ce:	4798      	blx	r3
        phost->pActiveClass = NULL;
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	2200      	movs	r2, #0
 80090d4:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d005      	beq.n	80090ee <USBH_Process+0x386>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80090e8:	2105      	movs	r1, #5
 80090ea:	6878      	ldr	r0, [r7, #4]
 80090ec:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 80090f4:	b2db      	uxtb	r3, r3
 80090f6:	2b01      	cmp	r3, #1
 80090f8:	d107      	bne.n	800910a <USBH_Process+0x3a2>
      {
        phost->device.is_ReEnumerated = 0U;
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	2200      	movs	r2, #0
 80090fe:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8009102:	6878      	ldr	r0, [r7, #4]
 8009104:	f7ff fe20 	bl	8008d48 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009108:	e014      	b.n	8009134 <USBH_Process+0x3cc>
        (void)USBH_LL_Start(phost);
 800910a:	6878      	ldr	r0, [r7, #4]
 800910c:	f001 faa4 	bl	800a658 <USBH_LL_Start>
      break;
 8009110:	e010      	b.n	8009134 <USBH_Process+0x3cc>

    case HOST_ABORT_STATE:
    default :
      break;
 8009112:	bf00      	nop
 8009114:	e00e      	b.n	8009134 <USBH_Process+0x3cc>
      break;
 8009116:	bf00      	nop
 8009118:	e00c      	b.n	8009134 <USBH_Process+0x3cc>
      break;
 800911a:	bf00      	nop
 800911c:	e00a      	b.n	8009134 <USBH_Process+0x3cc>
    break;
 800911e:	bf00      	nop
 8009120:	e008      	b.n	8009134 <USBH_Process+0x3cc>
      break;
 8009122:	bf00      	nop
 8009124:	e006      	b.n	8009134 <USBH_Process+0x3cc>
      break;
 8009126:	bf00      	nop
 8009128:	e004      	b.n	8009134 <USBH_Process+0x3cc>
      break;
 800912a:	bf00      	nop
 800912c:	e002      	b.n	8009134 <USBH_Process+0x3cc>
      break;
 800912e:	bf00      	nop
 8009130:	e000      	b.n	8009134 <USBH_Process+0x3cc>
      break;
 8009132:	bf00      	nop
  }
  return USBH_OK;
 8009134:	2300      	movs	r3, #0
}
 8009136:	4618      	mov	r0, r3
 8009138:	3710      	adds	r7, #16
 800913a:	46bd      	mov	sp, r7
 800913c:	bd80      	pop	{r7, pc}
 800913e:	bf00      	nop

08009140 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8009140:	b580      	push	{r7, lr}
 8009142:	b088      	sub	sp, #32
 8009144:	af04      	add	r7, sp, #16
 8009146:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8009148:	2301      	movs	r3, #1
 800914a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800914c:	2301      	movs	r3, #1
 800914e:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	785b      	ldrb	r3, [r3, #1]
 8009154:	2b07      	cmp	r3, #7
 8009156:	f200 81c1 	bhi.w	80094dc <USBH_HandleEnum+0x39c>
 800915a:	a201      	add	r2, pc, #4	; (adr r2, 8009160 <USBH_HandleEnum+0x20>)
 800915c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009160:	08009181 	.word	0x08009181
 8009164:	0800923f 	.word	0x0800923f
 8009168:	080092a9 	.word	0x080092a9
 800916c:	08009337 	.word	0x08009337
 8009170:	080093a1 	.word	0x080093a1
 8009174:	08009411 	.word	0x08009411
 8009178:	08009457 	.word	0x08009457
 800917c:	0800949d 	.word	0x0800949d
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8009180:	2108      	movs	r1, #8
 8009182:	6878      	ldr	r0, [r7, #4]
 8009184:	f000 fa50 	bl	8009628 <USBH_Get_DevDesc>
 8009188:	4603      	mov	r3, r0
 800918a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800918c:	7bbb      	ldrb	r3, [r7, #14]
 800918e:	2b00      	cmp	r3, #0
 8009190:	d130      	bne.n	80091f4 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	2201      	movs	r2, #1
 80091a0:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	7919      	ldrb	r1, [r3, #4]
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80091b2:	687a      	ldr	r2, [r7, #4]
 80091b4:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80091b6:	b292      	uxth	r2, r2
 80091b8:	9202      	str	r2, [sp, #8]
 80091ba:	2200      	movs	r2, #0
 80091bc:	9201      	str	r2, [sp, #4]
 80091be:	9300      	str	r3, [sp, #0]
 80091c0:	4603      	mov	r3, r0
 80091c2:	2280      	movs	r2, #128	; 0x80
 80091c4:	6878      	ldr	r0, [r7, #4]
 80091c6:	f001 f865 	bl	800a294 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	7959      	ldrb	r1, [r3, #5]
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80091da:	687a      	ldr	r2, [r7, #4]
 80091dc:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80091de:	b292      	uxth	r2, r2
 80091e0:	9202      	str	r2, [sp, #8]
 80091e2:	2200      	movs	r2, #0
 80091e4:	9201      	str	r2, [sp, #4]
 80091e6:	9300      	str	r3, [sp, #0]
 80091e8:	4603      	mov	r3, r0
 80091ea:	2200      	movs	r2, #0
 80091ec:	6878      	ldr	r0, [r7, #4]
 80091ee:	f001 f851 	bl	800a294 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80091f2:	e175      	b.n	80094e0 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80091f4:	7bbb      	ldrb	r3, [r7, #14]
 80091f6:	2b03      	cmp	r3, #3
 80091f8:	f040 8172 	bne.w	80094e0 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009202:	3301      	adds	r3, #1
 8009204:	b2da      	uxtb	r2, r3
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009212:	2b03      	cmp	r3, #3
 8009214:	d903      	bls.n	800921e <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	220d      	movs	r2, #13
 800921a:	701a      	strb	r2, [r3, #0]
      break;
 800921c:	e160      	b.n	80094e0 <USBH_HandleEnum+0x3a0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	795b      	ldrb	r3, [r3, #5]
 8009222:	4619      	mov	r1, r3
 8009224:	6878      	ldr	r0, [r7, #4]
 8009226:	f001 f885 	bl	800a334 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	791b      	ldrb	r3, [r3, #4]
 800922e:	4619      	mov	r1, r3
 8009230:	6878      	ldr	r0, [r7, #4]
 8009232:	f001 f87f 	bl	800a334 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	2200      	movs	r2, #0
 800923a:	701a      	strb	r2, [r3, #0]
      break;
 800923c:	e150      	b.n	80094e0 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800923e:	2112      	movs	r1, #18
 8009240:	6878      	ldr	r0, [r7, #4]
 8009242:	f000 f9f1 	bl	8009628 <USBH_Get_DevDesc>
 8009246:	4603      	mov	r3, r0
 8009248:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800924a:	7bbb      	ldrb	r3, [r7, #14]
 800924c:	2b00      	cmp	r3, #0
 800924e:	d103      	bne.n	8009258 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	2202      	movs	r2, #2
 8009254:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8009256:	e145      	b.n	80094e4 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009258:	7bbb      	ldrb	r3, [r7, #14]
 800925a:	2b03      	cmp	r3, #3
 800925c:	f040 8142 	bne.w	80094e4 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009266:	3301      	adds	r3, #1
 8009268:	b2da      	uxtb	r2, r3
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009276:	2b03      	cmp	r3, #3
 8009278:	d903      	bls.n	8009282 <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	220d      	movs	r2, #13
 800927e:	701a      	strb	r2, [r3, #0]
      break;
 8009280:	e130      	b.n	80094e4 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	795b      	ldrb	r3, [r3, #5]
 8009286:	4619      	mov	r1, r3
 8009288:	6878      	ldr	r0, [r7, #4]
 800928a:	f001 f853 	bl	800a334 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	791b      	ldrb	r3, [r3, #4]
 8009292:	4619      	mov	r1, r3
 8009294:	6878      	ldr	r0, [r7, #4]
 8009296:	f001 f84d 	bl	800a334 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	2200      	movs	r2, #0
 800929e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	2200      	movs	r2, #0
 80092a4:	701a      	strb	r2, [r3, #0]
      break;
 80092a6:	e11d      	b.n	80094e4 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 80092a8:	2101      	movs	r1, #1
 80092aa:	6878      	ldr	r0, [r7, #4]
 80092ac:	f000 fa68 	bl	8009780 <USBH_SetAddress>
 80092b0:	4603      	mov	r3, r0
 80092b2:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80092b4:	7bbb      	ldrb	r3, [r7, #14]
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d132      	bne.n	8009320 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 80092ba:	2002      	movs	r0, #2
 80092bc:	f001 fb30 	bl	800a920 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	2201      	movs	r2, #1
 80092c4:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	2203      	movs	r2, #3
 80092cc:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	7919      	ldrb	r1, [r3, #4]
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80092de:	687a      	ldr	r2, [r7, #4]
 80092e0:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80092e2:	b292      	uxth	r2, r2
 80092e4:	9202      	str	r2, [sp, #8]
 80092e6:	2200      	movs	r2, #0
 80092e8:	9201      	str	r2, [sp, #4]
 80092ea:	9300      	str	r3, [sp, #0]
 80092ec:	4603      	mov	r3, r0
 80092ee:	2280      	movs	r2, #128	; 0x80
 80092f0:	6878      	ldr	r0, [r7, #4]
 80092f2:	f000 ffcf 	bl	800a294 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	7959      	ldrb	r1, [r3, #5]
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009306:	687a      	ldr	r2, [r7, #4]
 8009308:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800930a:	b292      	uxth	r2, r2
 800930c:	9202      	str	r2, [sp, #8]
 800930e:	2200      	movs	r2, #0
 8009310:	9201      	str	r2, [sp, #4]
 8009312:	9300      	str	r3, [sp, #0]
 8009314:	4603      	mov	r3, r0
 8009316:	2200      	movs	r2, #0
 8009318:	6878      	ldr	r0, [r7, #4]
 800931a:	f000 ffbb 	bl	800a294 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800931e:	e0e3      	b.n	80094e8 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009320:	7bbb      	ldrb	r3, [r7, #14]
 8009322:	2b03      	cmp	r3, #3
 8009324:	f040 80e0 	bne.w	80094e8 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	220d      	movs	r2, #13
 800932c:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	2200      	movs	r2, #0
 8009332:	705a      	strb	r2, [r3, #1]
      break;
 8009334:	e0d8      	b.n	80094e8 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8009336:	2109      	movs	r1, #9
 8009338:	6878      	ldr	r0, [r7, #4]
 800933a:	f000 f99d 	bl	8009678 <USBH_Get_CfgDesc>
 800933e:	4603      	mov	r3, r0
 8009340:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009342:	7bbb      	ldrb	r3, [r7, #14]
 8009344:	2b00      	cmp	r3, #0
 8009346:	d103      	bne.n	8009350 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	2204      	movs	r2, #4
 800934c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800934e:	e0cd      	b.n	80094ec <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009350:	7bbb      	ldrb	r3, [r7, #14]
 8009352:	2b03      	cmp	r3, #3
 8009354:	f040 80ca 	bne.w	80094ec <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800935e:	3301      	adds	r3, #1
 8009360:	b2da      	uxtb	r2, r3
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800936e:	2b03      	cmp	r3, #3
 8009370:	d903      	bls.n	800937a <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	220d      	movs	r2, #13
 8009376:	701a      	strb	r2, [r3, #0]
      break;
 8009378:	e0b8      	b.n	80094ec <USBH_HandleEnum+0x3ac>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	795b      	ldrb	r3, [r3, #5]
 800937e:	4619      	mov	r1, r3
 8009380:	6878      	ldr	r0, [r7, #4]
 8009382:	f000 ffd7 	bl	800a334 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	791b      	ldrb	r3, [r3, #4]
 800938a:	4619      	mov	r1, r3
 800938c:	6878      	ldr	r0, [r7, #4]
 800938e:	f000 ffd1 	bl	800a334 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	2200      	movs	r2, #0
 8009396:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	2200      	movs	r2, #0
 800939c:	701a      	strb	r2, [r3, #0]
      break;
 800939e:	e0a5      	b.n	80094ec <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 80093a6:	4619      	mov	r1, r3
 80093a8:	6878      	ldr	r0, [r7, #4]
 80093aa:	f000 f965 	bl	8009678 <USBH_Get_CfgDesc>
 80093ae:	4603      	mov	r3, r0
 80093b0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80093b2:	7bbb      	ldrb	r3, [r7, #14]
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d103      	bne.n	80093c0 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	2205      	movs	r2, #5
 80093bc:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80093be:	e097      	b.n	80094f0 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80093c0:	7bbb      	ldrb	r3, [r7, #14]
 80093c2:	2b03      	cmp	r3, #3
 80093c4:	f040 8094 	bne.w	80094f0 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80093ce:	3301      	adds	r3, #1
 80093d0:	b2da      	uxtb	r2, r3
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80093de:	2b03      	cmp	r3, #3
 80093e0:	d903      	bls.n	80093ea <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	220d      	movs	r2, #13
 80093e6:	701a      	strb	r2, [r3, #0]
      break;
 80093e8:	e082      	b.n	80094f0 <USBH_HandleEnum+0x3b0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	795b      	ldrb	r3, [r3, #5]
 80093ee:	4619      	mov	r1, r3
 80093f0:	6878      	ldr	r0, [r7, #4]
 80093f2:	f000 ff9f 	bl	800a334 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	791b      	ldrb	r3, [r3, #4]
 80093fa:	4619      	mov	r1, r3
 80093fc:	6878      	ldr	r0, [r7, #4]
 80093fe:	f000 ff99 	bl	800a334 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	2200      	movs	r2, #0
 8009406:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	2200      	movs	r2, #0
 800940c:	701a      	strb	r2, [r3, #0]
      break;
 800940e:	e06f      	b.n	80094f0 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 8009416:	2b00      	cmp	r3, #0
 8009418:	d019      	beq.n	800944e <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8009426:	23ff      	movs	r3, #255	; 0xff
 8009428:	6878      	ldr	r0, [r7, #4]
 800942a:	f000 f949 	bl	80096c0 <USBH_Get_StringDesc>
 800942e:	4603      	mov	r3, r0
 8009430:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009432:	7bbb      	ldrb	r3, [r7, #14]
 8009434:	2b00      	cmp	r3, #0
 8009436:	d103      	bne.n	8009440 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	2206      	movs	r2, #6
 800943c:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800943e:	e059      	b.n	80094f4 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009440:	7bbb      	ldrb	r3, [r7, #14]
 8009442:	2b03      	cmp	r3, #3
 8009444:	d156      	bne.n	80094f4 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	2206      	movs	r2, #6
 800944a:	705a      	strb	r2, [r3, #1]
      break;
 800944c:	e052      	b.n	80094f4 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	2206      	movs	r2, #6
 8009452:	705a      	strb	r2, [r3, #1]
      break;
 8009454:	e04e      	b.n	80094f4 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 800945c:	2b00      	cmp	r3, #0
 800945e:	d019      	beq.n	8009494 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800946c:	23ff      	movs	r3, #255	; 0xff
 800946e:	6878      	ldr	r0, [r7, #4]
 8009470:	f000 f926 	bl	80096c0 <USBH_Get_StringDesc>
 8009474:	4603      	mov	r3, r0
 8009476:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009478:	7bbb      	ldrb	r3, [r7, #14]
 800947a:	2b00      	cmp	r3, #0
 800947c:	d103      	bne.n	8009486 <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	2207      	movs	r2, #7
 8009482:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8009484:	e038      	b.n	80094f8 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009486:	7bbb      	ldrb	r3, [r7, #14]
 8009488:	2b03      	cmp	r3, #3
 800948a:	d135      	bne.n	80094f8 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	2207      	movs	r2, #7
 8009490:	705a      	strb	r2, [r3, #1]
      break;
 8009492:	e031      	b.n	80094f8 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	2207      	movs	r2, #7
 8009498:	705a      	strb	r2, [r3, #1]
      break;
 800949a:	e02d      	b.n	80094f8 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d017      	beq.n	80094d6 <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80094b2:	23ff      	movs	r3, #255	; 0xff
 80094b4:	6878      	ldr	r0, [r7, #4]
 80094b6:	f000 f903 	bl	80096c0 <USBH_Get_StringDesc>
 80094ba:	4603      	mov	r3, r0
 80094bc:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80094be:	7bbb      	ldrb	r3, [r7, #14]
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d102      	bne.n	80094ca <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 80094c4:	2300      	movs	r3, #0
 80094c6:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 80094c8:	e018      	b.n	80094fc <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80094ca:	7bbb      	ldrb	r3, [r7, #14]
 80094cc:	2b03      	cmp	r3, #3
 80094ce:	d115      	bne.n	80094fc <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 80094d0:	2300      	movs	r3, #0
 80094d2:	73fb      	strb	r3, [r7, #15]
      break;
 80094d4:	e012      	b.n	80094fc <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 80094d6:	2300      	movs	r3, #0
 80094d8:	73fb      	strb	r3, [r7, #15]
      break;
 80094da:	e00f      	b.n	80094fc <USBH_HandleEnum+0x3bc>

    default:
      break;
 80094dc:	bf00      	nop
 80094de:	e00e      	b.n	80094fe <USBH_HandleEnum+0x3be>
      break;
 80094e0:	bf00      	nop
 80094e2:	e00c      	b.n	80094fe <USBH_HandleEnum+0x3be>
      break;
 80094e4:	bf00      	nop
 80094e6:	e00a      	b.n	80094fe <USBH_HandleEnum+0x3be>
      break;
 80094e8:	bf00      	nop
 80094ea:	e008      	b.n	80094fe <USBH_HandleEnum+0x3be>
      break;
 80094ec:	bf00      	nop
 80094ee:	e006      	b.n	80094fe <USBH_HandleEnum+0x3be>
      break;
 80094f0:	bf00      	nop
 80094f2:	e004      	b.n	80094fe <USBH_HandleEnum+0x3be>
      break;
 80094f4:	bf00      	nop
 80094f6:	e002      	b.n	80094fe <USBH_HandleEnum+0x3be>
      break;
 80094f8:	bf00      	nop
 80094fa:	e000      	b.n	80094fe <USBH_HandleEnum+0x3be>
      break;
 80094fc:	bf00      	nop
  }
  return Status;
 80094fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8009500:	4618      	mov	r0, r3
 8009502:	3710      	adds	r7, #16
 8009504:	46bd      	mov	sp, r7
 8009506:	bd80      	pop	{r7, pc}

08009508 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8009508:	b480      	push	{r7}
 800950a:	b083      	sub	sp, #12
 800950c:	af00      	add	r7, sp, #0
 800950e:	6078      	str	r0, [r7, #4]
 8009510:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	683a      	ldr	r2, [r7, #0]
 8009516:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 800951a:	bf00      	nop
 800951c:	370c      	adds	r7, #12
 800951e:	46bd      	mov	sp, r7
 8009520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009524:	4770      	bx	lr

08009526 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8009526:	b580      	push	{r7, lr}
 8009528:	b082      	sub	sp, #8
 800952a:	af00      	add	r7, sp, #0
 800952c:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009534:	1c5a      	adds	r2, r3, #1
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 800953c:	6878      	ldr	r0, [r7, #4]
 800953e:	f000 f804 	bl	800954a <USBH_HandleSof>
}
 8009542:	bf00      	nop
 8009544:	3708      	adds	r7, #8
 8009546:	46bd      	mov	sp, r7
 8009548:	bd80      	pop	{r7, pc}

0800954a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800954a:	b580      	push	{r7, lr}
 800954c:	b082      	sub	sp, #8
 800954e:	af00      	add	r7, sp, #0
 8009550:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	781b      	ldrb	r3, [r3, #0]
 8009556:	b2db      	uxtb	r3, r3
 8009558:	2b0b      	cmp	r3, #11
 800955a:	d10a      	bne.n	8009572 <USBH_HandleSof+0x28>
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009562:	2b00      	cmp	r3, #0
 8009564:	d005      	beq.n	8009572 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800956c:	699b      	ldr	r3, [r3, #24]
 800956e:	6878      	ldr	r0, [r7, #4]
 8009570:	4798      	blx	r3
  }
}
 8009572:	bf00      	nop
 8009574:	3708      	adds	r7, #8
 8009576:	46bd      	mov	sp, r7
 8009578:	bd80      	pop	{r7, pc}

0800957a <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800957a:	b480      	push	{r7}
 800957c:	b083      	sub	sp, #12
 800957e:	af00      	add	r7, sp, #0
 8009580:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	2201      	movs	r2, #1
 8009586:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 800958a:	bf00      	nop
}
 800958c:	370c      	adds	r7, #12
 800958e:	46bd      	mov	sp, r7
 8009590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009594:	4770      	bx	lr

08009596 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8009596:	b480      	push	{r7}
 8009598:	b083      	sub	sp, #12
 800959a:	af00      	add	r7, sp, #0
 800959c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	2200      	movs	r2, #0
 80095a2:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 80095a6:	bf00      	nop
}
 80095a8:	370c      	adds	r7, #12
 80095aa:	46bd      	mov	sp, r7
 80095ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b0:	4770      	bx	lr

080095b2 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 80095b2:	b480      	push	{r7}
 80095b4:	b083      	sub	sp, #12
 80095b6:	af00      	add	r7, sp, #0
 80095b8:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	2201      	movs	r2, #1
 80095be:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	2200      	movs	r2, #0
 80095c6:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	2200      	movs	r2, #0
 80095ce:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 80095d2:	2300      	movs	r3, #0
}
 80095d4:	4618      	mov	r0, r3
 80095d6:	370c      	adds	r7, #12
 80095d8:	46bd      	mov	sp, r7
 80095da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095de:	4770      	bx	lr

080095e0 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 80095e0:	b580      	push	{r7, lr}
 80095e2:	b082      	sub	sp, #8
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	2201      	movs	r2, #1
 80095ec:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	2200      	movs	r2, #0
 80095f4:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	2200      	movs	r2, #0
 80095fc:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8009600:	6878      	ldr	r0, [r7, #4]
 8009602:	f001 f844 	bl	800a68e <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	791b      	ldrb	r3, [r3, #4]
 800960a:	4619      	mov	r1, r3
 800960c:	6878      	ldr	r0, [r7, #4]
 800960e:	f000 fe91 	bl	800a334 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	795b      	ldrb	r3, [r3, #5]
 8009616:	4619      	mov	r1, r3
 8009618:	6878      	ldr	r0, [r7, #4]
 800961a:	f000 fe8b 	bl	800a334 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800961e:	2300      	movs	r3, #0
}
 8009620:	4618      	mov	r0, r3
 8009622:	3708      	adds	r7, #8
 8009624:	46bd      	mov	sp, r7
 8009626:	bd80      	pop	{r7, pc}

08009628 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8009628:	b580      	push	{r7, lr}
 800962a:	b086      	sub	sp, #24
 800962c:	af02      	add	r7, sp, #8
 800962e:	6078      	str	r0, [r7, #4]
 8009630:	460b      	mov	r3, r1
 8009632:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data,
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 800963a:	78fb      	ldrb	r3, [r7, #3]
 800963c:	b29b      	uxth	r3, r3
 800963e:	9300      	str	r3, [sp, #0]
 8009640:	4613      	mov	r3, r2
 8009642:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009646:	2100      	movs	r1, #0
 8009648:	6878      	ldr	r0, [r7, #4]
 800964a:	f000 f864 	bl	8009716 <USBH_GetDescriptor>
 800964e:	4603      	mov	r3, r0
 8009650:	73fb      	strb	r3, [r7, #15]
                              (uint16_t)length);

  if (status == USBH_OK)
 8009652:	7bfb      	ldrb	r3, [r7, #15]
 8009654:	2b00      	cmp	r3, #0
 8009656:	d10a      	bne.n	800966e <USBH_Get_DevDesc+0x46>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	f203 3026 	addw	r0, r3, #806	; 0x326
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8009664:	78fa      	ldrb	r2, [r7, #3]
 8009666:	b292      	uxth	r2, r2
 8009668:	4619      	mov	r1, r3
 800966a:	f000 f918 	bl	800989e <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 800966e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009670:	4618      	mov	r0, r3
 8009672:	3710      	adds	r7, #16
 8009674:	46bd      	mov	sp, r7
 8009676:	bd80      	pop	{r7, pc}

08009678 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 8009678:	b580      	push	{r7, lr}
 800967a:	b086      	sub	sp, #24
 800967c:	af02      	add	r7, sp, #8
 800967e:	6078      	str	r0, [r7, #4]
 8009680:	460b      	mov	r3, r1
 8009682:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	331c      	adds	r3, #28
 8009688:	60bb      	str	r3, [r7, #8]

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800968a:	887b      	ldrh	r3, [r7, #2]
 800968c:	9300      	str	r3, [sp, #0]
 800968e:	68bb      	ldr	r3, [r7, #8]
 8009690:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009694:	2100      	movs	r1, #0
 8009696:	6878      	ldr	r0, [r7, #4]
 8009698:	f000 f83d 	bl	8009716 <USBH_GetDescriptor>
 800969c:	4603      	mov	r3, r0
 800969e:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 80096a0:	7bfb      	ldrb	r3, [r7, #15]
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d107      	bne.n	80096b6 <USBH_Get_CfgDesc+0x3e>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 80096a6:	887b      	ldrh	r3, [r7, #2]
 80096a8:	461a      	mov	r2, r3
 80096aa:	68b9      	ldr	r1, [r7, #8]
 80096ac:	6878      	ldr	r0, [r7, #4]
 80096ae:	f000 f987 	bl	80099c0 <USBH_ParseCfgDesc>
 80096b2:	4603      	mov	r3, r0
 80096b4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80096b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80096b8:	4618      	mov	r0, r3
 80096ba:	3710      	adds	r7, #16
 80096bc:	46bd      	mov	sp, r7
 80096be:	bd80      	pop	{r7, pc}

080096c0 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 80096c0:	b580      	push	{r7, lr}
 80096c2:	b088      	sub	sp, #32
 80096c4:	af02      	add	r7, sp, #8
 80096c6:	60f8      	str	r0, [r7, #12]
 80096c8:	607a      	str	r2, [r7, #4]
 80096ca:	461a      	mov	r2, r3
 80096cc:	460b      	mov	r3, r1
 80096ce:	72fb      	strb	r3, [r7, #11]
 80096d0:	4613      	mov	r3, r2
 80096d2:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
 80096d4:	7afb      	ldrb	r3, [r7, #11]
 80096d6:	b29b      	uxth	r3, r3
 80096d8:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80096dc:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 80096e4:	893b      	ldrh	r3, [r7, #8]
 80096e6:	9300      	str	r3, [sp, #0]
 80096e8:	460b      	mov	r3, r1
 80096ea:	2100      	movs	r1, #0
 80096ec:	68f8      	ldr	r0, [r7, #12]
 80096ee:	f000 f812 	bl	8009716 <USBH_GetDescriptor>
 80096f2:	4603      	mov	r3, r0
 80096f4:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 80096f6:	7dfb      	ldrb	r3, [r7, #23]
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d107      	bne.n	800970c <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8009702:	893a      	ldrh	r2, [r7, #8]
 8009704:	6879      	ldr	r1, [r7, #4]
 8009706:	4618      	mov	r0, r3
 8009708:	f000 fb24 	bl	8009d54 <USBH_ParseStringDesc>
  }

  return status;
 800970c:	7dfb      	ldrb	r3, [r7, #23]
}
 800970e:	4618      	mov	r0, r3
 8009710:	3718      	adds	r7, #24
 8009712:	46bd      	mov	sp, r7
 8009714:	bd80      	pop	{r7, pc}

08009716 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 8009716:	b580      	push	{r7, lr}
 8009718:	b084      	sub	sp, #16
 800971a:	af00      	add	r7, sp, #0
 800971c:	60f8      	str	r0, [r7, #12]
 800971e:	607b      	str	r3, [r7, #4]
 8009720:	460b      	mov	r3, r1
 8009722:	72fb      	strb	r3, [r7, #11]
 8009724:	4613      	mov	r3, r2
 8009726:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	789b      	ldrb	r3, [r3, #2]
 800972c:	2b01      	cmp	r3, #1
 800972e:	d11c      	bne.n	800976a <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8009730:	7afb      	ldrb	r3, [r7, #11]
 8009732:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009736:	b2da      	uxtb	r2, r3
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	2206      	movs	r2, #6
 8009740:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	893a      	ldrh	r2, [r7, #8]
 8009746:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8009748:	893b      	ldrh	r3, [r7, #8]
 800974a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800974e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009752:	d104      	bne.n	800975e <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	f240 4209 	movw	r2, #1033	; 0x409
 800975a:	829a      	strh	r2, [r3, #20]
 800975c:	e002      	b.n	8009764 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	2200      	movs	r2, #0
 8009762:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	8b3a      	ldrh	r2, [r7, #24]
 8009768:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800976a:	8b3b      	ldrh	r3, [r7, #24]
 800976c:	461a      	mov	r2, r3
 800976e:	6879      	ldr	r1, [r7, #4]
 8009770:	68f8      	ldr	r0, [r7, #12]
 8009772:	f000 fb3d 	bl	8009df0 <USBH_CtlReq>
 8009776:	4603      	mov	r3, r0
}
 8009778:	4618      	mov	r0, r3
 800977a:	3710      	adds	r7, #16
 800977c:	46bd      	mov	sp, r7
 800977e:	bd80      	pop	{r7, pc}

08009780 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8009780:	b580      	push	{r7, lr}
 8009782:	b082      	sub	sp, #8
 8009784:	af00      	add	r7, sp, #0
 8009786:	6078      	str	r0, [r7, #4]
 8009788:	460b      	mov	r3, r1
 800978a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	789b      	ldrb	r3, [r3, #2]
 8009790:	2b01      	cmp	r3, #1
 8009792:	d10f      	bne.n	80097b4 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	2200      	movs	r2, #0
 8009798:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	2205      	movs	r2, #5
 800979e:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80097a0:	78fb      	ldrb	r3, [r7, #3]
 80097a2:	b29a      	uxth	r2, r3
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	2200      	movs	r2, #0
 80097ac:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	2200      	movs	r2, #0
 80097b2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80097b4:	2200      	movs	r2, #0
 80097b6:	2100      	movs	r1, #0
 80097b8:	6878      	ldr	r0, [r7, #4]
 80097ba:	f000 fb19 	bl	8009df0 <USBH_CtlReq>
 80097be:	4603      	mov	r3, r0
}
 80097c0:	4618      	mov	r0, r3
 80097c2:	3708      	adds	r7, #8
 80097c4:	46bd      	mov	sp, r7
 80097c6:	bd80      	pop	{r7, pc}

080097c8 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 80097c8:	b580      	push	{r7, lr}
 80097ca:	b082      	sub	sp, #8
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	6078      	str	r0, [r7, #4]
 80097d0:	460b      	mov	r3, r1
 80097d2:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	789b      	ldrb	r3, [r3, #2]
 80097d8:	2b01      	cmp	r3, #1
 80097da:	d10e      	bne.n	80097fa <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	2200      	movs	r2, #0
 80097e0:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	2209      	movs	r2, #9
 80097e6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	887a      	ldrh	r2, [r7, #2]
 80097ec:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	2200      	movs	r2, #0
 80097f2:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	2200      	movs	r2, #0
 80097f8:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80097fa:	2200      	movs	r2, #0
 80097fc:	2100      	movs	r1, #0
 80097fe:	6878      	ldr	r0, [r7, #4]
 8009800:	f000 faf6 	bl	8009df0 <USBH_CtlReq>
 8009804:	4603      	mov	r3, r0
}
 8009806:	4618      	mov	r0, r3
 8009808:	3708      	adds	r7, #8
 800980a:	46bd      	mov	sp, r7
 800980c:	bd80      	pop	{r7, pc}

0800980e <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800980e:	b580      	push	{r7, lr}
 8009810:	b082      	sub	sp, #8
 8009812:	af00      	add	r7, sp, #0
 8009814:	6078      	str	r0, [r7, #4]
 8009816:	460b      	mov	r3, r1
 8009818:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	789b      	ldrb	r3, [r3, #2]
 800981e:	2b01      	cmp	r3, #1
 8009820:	d10f      	bne.n	8009842 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	2200      	movs	r2, #0
 8009826:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	2203      	movs	r2, #3
 800982c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800982e:	78fb      	ldrb	r3, [r7, #3]
 8009830:	b29a      	uxth	r2, r3
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	2200      	movs	r2, #0
 800983a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	2200      	movs	r2, #0
 8009840:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009842:	2200      	movs	r2, #0
 8009844:	2100      	movs	r1, #0
 8009846:	6878      	ldr	r0, [r7, #4]
 8009848:	f000 fad2 	bl	8009df0 <USBH_CtlReq>
 800984c:	4603      	mov	r3, r0
}
 800984e:	4618      	mov	r0, r3
 8009850:	3708      	adds	r7, #8
 8009852:	46bd      	mov	sp, r7
 8009854:	bd80      	pop	{r7, pc}

08009856 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8009856:	b580      	push	{r7, lr}
 8009858:	b082      	sub	sp, #8
 800985a:	af00      	add	r7, sp, #0
 800985c:	6078      	str	r0, [r7, #4]
 800985e:	460b      	mov	r3, r1
 8009860:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	789b      	ldrb	r3, [r3, #2]
 8009866:	2b01      	cmp	r3, #1
 8009868:	d10f      	bne.n	800988a <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	2202      	movs	r2, #2
 800986e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	2201      	movs	r2, #1
 8009874:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	2200      	movs	r2, #0
 800987a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800987c:	78fb      	ldrb	r3, [r7, #3]
 800987e:	b29a      	uxth	r2, r3
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	2200      	movs	r2, #0
 8009888:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, NULL, 0U);
 800988a:	2200      	movs	r2, #0
 800988c:	2100      	movs	r1, #0
 800988e:	6878      	ldr	r0, [r7, #4]
 8009890:	f000 faae 	bl	8009df0 <USBH_CtlReq>
 8009894:	4603      	mov	r3, r0
}
 8009896:	4618      	mov	r0, r3
 8009898:	3708      	adds	r7, #8
 800989a:	46bd      	mov	sp, r7
 800989c:	bd80      	pop	{r7, pc}

0800989e <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 800989e:	b480      	push	{r7}
 80098a0:	b085      	sub	sp, #20
 80098a2:	af00      	add	r7, sp, #0
 80098a4:	60f8      	str	r0, [r7, #12]
 80098a6:	60b9      	str	r1, [r7, #8]
 80098a8:	4613      	mov	r3, r2
 80098aa:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 80098ac:	68bb      	ldr	r3, [r7, #8]
 80098ae:	781a      	ldrb	r2, [r3, #0]
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 80098b4:	68bb      	ldr	r3, [r7, #8]
 80098b6:	785a      	ldrb	r2, [r3, #1]
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 80098bc:	68bb      	ldr	r3, [r7, #8]
 80098be:	3302      	adds	r3, #2
 80098c0:	781b      	ldrb	r3, [r3, #0]
 80098c2:	b29a      	uxth	r2, r3
 80098c4:	68bb      	ldr	r3, [r7, #8]
 80098c6:	3303      	adds	r3, #3
 80098c8:	781b      	ldrb	r3, [r3, #0]
 80098ca:	b29b      	uxth	r3, r3
 80098cc:	021b      	lsls	r3, r3, #8
 80098ce:	b29b      	uxth	r3, r3
 80098d0:	4313      	orrs	r3, r2
 80098d2:	b29a      	uxth	r2, r3
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 80098d8:	68bb      	ldr	r3, [r7, #8]
 80098da:	791a      	ldrb	r2, [r3, #4]
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 80098e0:	68bb      	ldr	r3, [r7, #8]
 80098e2:	795a      	ldrb	r2, [r3, #5]
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 80098e8:	68bb      	ldr	r3, [r7, #8]
 80098ea:	799a      	ldrb	r2, [r3, #6]
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 80098f0:	68bb      	ldr	r3, [r7, #8]
 80098f2:	79da      	ldrb	r2, [r3, #7]
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	71da      	strb	r2, [r3, #7]

  /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to 64 */
  switch (dev_desc->bMaxPacketSize)
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	79db      	ldrb	r3, [r3, #7]
 80098fc:	2b20      	cmp	r3, #32
 80098fe:	dc11      	bgt.n	8009924 <USBH_ParseDevDesc+0x86>
 8009900:	2b08      	cmp	r3, #8
 8009902:	db16      	blt.n	8009932 <USBH_ParseDevDesc+0x94>
 8009904:	3b08      	subs	r3, #8
 8009906:	2201      	movs	r2, #1
 8009908:	fa02 f303 	lsl.w	r3, r2, r3
 800990c:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 8009910:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009914:	2b00      	cmp	r3, #0
 8009916:	bf14      	ite	ne
 8009918:	2301      	movne	r3, #1
 800991a:	2300      	moveq	r3, #0
 800991c:	b2db      	uxtb	r3, r3
 800991e:	2b00      	cmp	r3, #0
 8009920:	d102      	bne.n	8009928 <USBH_ParseDevDesc+0x8a>
 8009922:	e006      	b.n	8009932 <USBH_ParseDevDesc+0x94>
 8009924:	2b40      	cmp	r3, #64	; 0x40
 8009926:	d104      	bne.n	8009932 <USBH_ParseDevDesc+0x94>
  {
    case 8:
    case 16:
    case 32:
    case 64:
      dev_desc->bMaxPacketSize = dev_desc->bMaxPacketSize;
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	79da      	ldrb	r2, [r3, #7]
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	71da      	strb	r2, [r3, #7]
      break;
 8009930:	e003      	b.n	800993a <USBH_ParseDevDesc+0x9c>

    default:
      /*set the size to 64 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 64U;
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	2240      	movs	r2, #64	; 0x40
 8009936:	71da      	strb	r2, [r3, #7]
      break;
 8009938:	bf00      	nop
  }

  if (length > 8U)
 800993a:	88fb      	ldrh	r3, [r7, #6]
 800993c:	2b08      	cmp	r3, #8
 800993e:	d939      	bls.n	80099b4 <USBH_ParseDevDesc+0x116>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 8009940:	68bb      	ldr	r3, [r7, #8]
 8009942:	3308      	adds	r3, #8
 8009944:	781b      	ldrb	r3, [r3, #0]
 8009946:	b29a      	uxth	r2, r3
 8009948:	68bb      	ldr	r3, [r7, #8]
 800994a:	3309      	adds	r3, #9
 800994c:	781b      	ldrb	r3, [r3, #0]
 800994e:	b29b      	uxth	r3, r3
 8009950:	021b      	lsls	r3, r3, #8
 8009952:	b29b      	uxth	r3, r3
 8009954:	4313      	orrs	r3, r2
 8009956:	b29a      	uxth	r2, r3
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800995c:	68bb      	ldr	r3, [r7, #8]
 800995e:	330a      	adds	r3, #10
 8009960:	781b      	ldrb	r3, [r3, #0]
 8009962:	b29a      	uxth	r2, r3
 8009964:	68bb      	ldr	r3, [r7, #8]
 8009966:	330b      	adds	r3, #11
 8009968:	781b      	ldrb	r3, [r3, #0]
 800996a:	b29b      	uxth	r3, r3
 800996c:	021b      	lsls	r3, r3, #8
 800996e:	b29b      	uxth	r3, r3
 8009970:	4313      	orrs	r3, r2
 8009972:	b29a      	uxth	r2, r3
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 8009978:	68bb      	ldr	r3, [r7, #8]
 800997a:	330c      	adds	r3, #12
 800997c:	781b      	ldrb	r3, [r3, #0]
 800997e:	b29a      	uxth	r2, r3
 8009980:	68bb      	ldr	r3, [r7, #8]
 8009982:	330d      	adds	r3, #13
 8009984:	781b      	ldrb	r3, [r3, #0]
 8009986:	b29b      	uxth	r3, r3
 8009988:	021b      	lsls	r3, r3, #8
 800998a:	b29b      	uxth	r3, r3
 800998c:	4313      	orrs	r3, r2
 800998e:	b29a      	uxth	r2, r3
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 8009994:	68bb      	ldr	r3, [r7, #8]
 8009996:	7b9a      	ldrb	r2, [r3, #14]
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 800999c:	68bb      	ldr	r3, [r7, #8]
 800999e:	7bda      	ldrb	r2, [r3, #15]
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 80099a4:	68bb      	ldr	r3, [r7, #8]
 80099a6:	7c1a      	ldrb	r2, [r3, #16]
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 80099ac:	68bb      	ldr	r3, [r7, #8]
 80099ae:	7c5a      	ldrb	r2, [r3, #17]
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	745a      	strb	r2, [r3, #17]
  }
}
 80099b4:	bf00      	nop
 80099b6:	3714      	adds	r7, #20
 80099b8:	46bd      	mov	sp, r7
 80099ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099be:	4770      	bx	lr

080099c0 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH statuse
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 80099c0:	b580      	push	{r7, lr}
 80099c2:	b08c      	sub	sp, #48	; 0x30
 80099c4:	af00      	add	r7, sp, #0
 80099c6:	60f8      	str	r0, [r7, #12]
 80099c8:	60b9      	str	r1, [r7, #8]
 80099ca:	4613      	mov	r3, r2
 80099cc:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	f503 734e 	add.w	r3, r3, #824	; 0x338
 80099d4:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 80099d6:	2300      	movs	r3, #0
 80099d8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 80099dc:	68bb      	ldr	r3, [r7, #8]
 80099de:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 80099e0:	2300      	movs	r3, #0
 80099e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t                      ep_ix = 0U;
 80099e6:	2300      	movs	r3, #0
 80099e8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 80099ec:	68bb      	ldr	r3, [r7, #8]
 80099ee:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 80099f0:	68bb      	ldr	r3, [r7, #8]
 80099f2:	781a      	ldrb	r2, [r3, #0]
 80099f4:	6a3b      	ldr	r3, [r7, #32]
 80099f6:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 80099f8:	68bb      	ldr	r3, [r7, #8]
 80099fa:	785a      	ldrb	r2, [r3, #1]
 80099fc:	6a3b      	ldr	r3, [r7, #32]
 80099fe:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8009a00:	68bb      	ldr	r3, [r7, #8]
 8009a02:	3302      	adds	r3, #2
 8009a04:	781b      	ldrb	r3, [r3, #0]
 8009a06:	b29a      	uxth	r2, r3
 8009a08:	68bb      	ldr	r3, [r7, #8]
 8009a0a:	3303      	adds	r3, #3
 8009a0c:	781b      	ldrb	r3, [r3, #0]
 8009a0e:	b29b      	uxth	r3, r3
 8009a10:	021b      	lsls	r3, r3, #8
 8009a12:	b29b      	uxth	r3, r3
 8009a14:	4313      	orrs	r3, r2
 8009a16:	b29b      	uxth	r3, r3
 8009a18:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009a1c:	bf28      	it	cs
 8009a1e:	f44f 7380 	movcs.w	r3, #256	; 0x100
 8009a22:	b29a      	uxth	r2, r3
 8009a24:	6a3b      	ldr	r3, [r7, #32]
 8009a26:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 8009a28:	68bb      	ldr	r3, [r7, #8]
 8009a2a:	791a      	ldrb	r2, [r3, #4]
 8009a2c:	6a3b      	ldr	r3, [r7, #32]
 8009a2e:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 8009a30:	68bb      	ldr	r3, [r7, #8]
 8009a32:	795a      	ldrb	r2, [r3, #5]
 8009a34:	6a3b      	ldr	r3, [r7, #32]
 8009a36:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 8009a38:	68bb      	ldr	r3, [r7, #8]
 8009a3a:	799a      	ldrb	r2, [r3, #6]
 8009a3c:	6a3b      	ldr	r3, [r7, #32]
 8009a3e:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 8009a40:	68bb      	ldr	r3, [r7, #8]
 8009a42:	79da      	ldrb	r2, [r3, #7]
 8009a44:	6a3b      	ldr	r3, [r7, #32]
 8009a46:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 8009a48:	68bb      	ldr	r3, [r7, #8]
 8009a4a:	7a1a      	ldrb	r2, [r3, #8]
 8009a4c:	6a3b      	ldr	r3, [r7, #32]
 8009a4e:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Confguration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength  != USB_CONFIGURATION_DESC_SIZE)
 8009a50:	6a3b      	ldr	r3, [r7, #32]
 8009a52:	781b      	ldrb	r3, [r3, #0]
 8009a54:	2b09      	cmp	r3, #9
 8009a56:	d002      	beq.n	8009a5e <USBH_ParseCfgDesc+0x9e>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8009a58:	6a3b      	ldr	r3, [r7, #32]
 8009a5a:	2209      	movs	r2, #9
 8009a5c:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8009a5e:	88fb      	ldrh	r3, [r7, #6]
 8009a60:	2b09      	cmp	r3, #9
 8009a62:	f240 809d 	bls.w	8009ba0 <USBH_ParseCfgDesc+0x1e0>
  {
    ptr = USB_LEN_CFG_DESC;
 8009a66:	2309      	movs	r3, #9
 8009a68:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8009a6a:	2300      	movs	r3, #0
 8009a6c:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009a6e:	e081      	b.n	8009b74 <USBH_ParseCfgDesc+0x1b4>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009a70:	f107 0316 	add.w	r3, r7, #22
 8009a74:	4619      	mov	r1, r3
 8009a76:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009a78:	f000 f99f 	bl	8009dba <USBH_GetNextDesc>
 8009a7c:	62b8      	str	r0, [r7, #40]	; 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8009a7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a80:	785b      	ldrb	r3, [r3, #1]
 8009a82:	2b04      	cmp	r3, #4
 8009a84:	d176      	bne.n	8009b74 <USBH_ParseCfgDesc+0x1b4>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8009a86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a88:	781b      	ldrb	r3, [r3, #0]
 8009a8a:	2b09      	cmp	r3, #9
 8009a8c:	d002      	beq.n	8009a94 <USBH_ParseCfgDesc+0xd4>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8009a8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a90:	2209      	movs	r2, #9
 8009a92:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8009a94:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009a98:	221a      	movs	r2, #26
 8009a9a:	fb02 f303 	mul.w	r3, r2, r3
 8009a9e:	3308      	adds	r3, #8
 8009aa0:	6a3a      	ldr	r2, [r7, #32]
 8009aa2:	4413      	add	r3, r2
 8009aa4:	3302      	adds	r3, #2
 8009aa6:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8009aa8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009aaa:	69f8      	ldr	r0, [r7, #28]
 8009aac:	f000 f87e 	bl	8009bac <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8009ab0:	2300      	movs	r3, #0
 8009ab2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8009ab6:	2300      	movs	r3, #0
 8009ab8:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009aba:	e043      	b.n	8009b44 <USBH_ParseCfgDesc+0x184>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009abc:	f107 0316 	add.w	r3, r7, #22
 8009ac0:	4619      	mov	r1, r3
 8009ac2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009ac4:	f000 f979 	bl	8009dba <USBH_GetNextDesc>
 8009ac8:	62b8      	str	r0, [r7, #40]	; 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009aca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009acc:	785b      	ldrb	r3, [r3, #1]
 8009ace:	2b05      	cmp	r3, #5
 8009ad0:	d138      	bne.n	8009b44 <USBH_ParseCfgDesc+0x184>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) && (pif->bInterfaceSubClass == 0x02U))
 8009ad2:	69fb      	ldr	r3, [r7, #28]
 8009ad4:	795b      	ldrb	r3, [r3, #5]
 8009ad6:	2b01      	cmp	r3, #1
 8009ad8:	d10f      	bne.n	8009afa <USBH_ParseCfgDesc+0x13a>
 8009ada:	69fb      	ldr	r3, [r7, #28]
 8009adc:	799b      	ldrb	r3, [r3, #6]
 8009ade:	2b02      	cmp	r3, #2
 8009ae0:	d10b      	bne.n	8009afa <USBH_ParseCfgDesc+0x13a>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009ae2:	69fb      	ldr	r3, [r7, #28]
 8009ae4:	79db      	ldrb	r3, [r3, #7]
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d10f      	bne.n	8009b0a <USBH_ParseCfgDesc+0x14a>
 8009aea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009aec:	781b      	ldrb	r3, [r3, #0]
 8009aee:	2b09      	cmp	r3, #9
 8009af0:	d00b      	beq.n	8009b0a <USBH_ParseCfgDesc+0x14a>
              {
                pdesc->bLength = 0x09U;
 8009af2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009af4:	2209      	movs	r2, #9
 8009af6:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009af8:	e007      	b.n	8009b0a <USBH_ParseCfgDesc+0x14a>
              }
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else if (pdesc->bLength != USB_ENDPOINT_DESC_SIZE)
 8009afa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009afc:	781b      	ldrb	r3, [r3, #0]
 8009afe:	2b07      	cmp	r3, #7
 8009b00:	d004      	beq.n	8009b0c <USBH_ParseCfgDesc+0x14c>
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8009b02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b04:	2207      	movs	r2, #7
 8009b06:	701a      	strb	r2, [r3, #0]
 8009b08:	e000      	b.n	8009b0c <USBH_ParseCfgDesc+0x14c>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009b0a:	bf00      	nop
            else
            {
              /* ... */
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8009b0c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009b10:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8009b14:	3201      	adds	r2, #1
 8009b16:	00d2      	lsls	r2, r2, #3
 8009b18:	211a      	movs	r1, #26
 8009b1a:	fb01 f303 	mul.w	r3, r1, r3
 8009b1e:	4413      	add	r3, r2
 8009b20:	3308      	adds	r3, #8
 8009b22:	6a3a      	ldr	r2, [r7, #32]
 8009b24:	4413      	add	r3, r2
 8009b26:	3304      	adds	r3, #4
 8009b28:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8009b2a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009b2c:	69b9      	ldr	r1, [r7, #24]
 8009b2e:	68f8      	ldr	r0, [r7, #12]
 8009b30:	f000 f86b 	bl	8009c0a <USBH_ParseEPDesc>
 8009b34:	4603      	mov	r3, r0
 8009b36:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            ep_ix++;
 8009b3a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009b3e:	3301      	adds	r3, #1
 8009b40:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009b44:	69fb      	ldr	r3, [r7, #28]
 8009b46:	791b      	ldrb	r3, [r3, #4]
 8009b48:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8009b4c:	429a      	cmp	r2, r3
 8009b4e:	d204      	bcs.n	8009b5a <USBH_ParseCfgDesc+0x19a>
 8009b50:	6a3b      	ldr	r3, [r7, #32]
 8009b52:	885a      	ldrh	r2, [r3, #2]
 8009b54:	8afb      	ldrh	r3, [r7, #22]
 8009b56:	429a      	cmp	r2, r3
 8009b58:	d8b0      	bhi.n	8009abc <USBH_ParseCfgDesc+0xfc>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8009b5a:	69fb      	ldr	r3, [r7, #28]
 8009b5c:	791b      	ldrb	r3, [r3, #4]
 8009b5e:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8009b62:	429a      	cmp	r2, r3
 8009b64:	d201      	bcs.n	8009b6a <USBH_ParseCfgDesc+0x1aa>
        {
          return USBH_NOT_SUPPORTED;
 8009b66:	2303      	movs	r3, #3
 8009b68:	e01c      	b.n	8009ba4 <USBH_ParseCfgDesc+0x1e4>
        }

        if_ix++;
 8009b6a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009b6e:	3301      	adds	r3, #1
 8009b70:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009b74:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009b78:	2b01      	cmp	r3, #1
 8009b7a:	d805      	bhi.n	8009b88 <USBH_ParseCfgDesc+0x1c8>
 8009b7c:	6a3b      	ldr	r3, [r7, #32]
 8009b7e:	885a      	ldrh	r2, [r3, #2]
 8009b80:	8afb      	ldrh	r3, [r7, #22]
 8009b82:	429a      	cmp	r2, r3
 8009b84:	f63f af74 	bhi.w	8009a70 <USBH_ParseCfgDesc+0xb0>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8009b88:	6a3b      	ldr	r3, [r7, #32]
 8009b8a:	791b      	ldrb	r3, [r3, #4]
 8009b8c:	2b02      	cmp	r3, #2
 8009b8e:	bf28      	it	cs
 8009b90:	2302      	movcs	r3, #2
 8009b92:	b2db      	uxtb	r3, r3
 8009b94:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8009b98:	429a      	cmp	r2, r3
 8009b9a:	d201      	bcs.n	8009ba0 <USBH_ParseCfgDesc+0x1e0>
    {
      return USBH_NOT_SUPPORTED;
 8009b9c:	2303      	movs	r3, #3
 8009b9e:	e001      	b.n	8009ba4 <USBH_ParseCfgDesc+0x1e4>
    }
  }

  return status;
 8009ba0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8009ba4:	4618      	mov	r0, r3
 8009ba6:	3730      	adds	r7, #48	; 0x30
 8009ba8:	46bd      	mov	sp, r7
 8009baa:	bd80      	pop	{r7, pc}

08009bac <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 8009bac:	b480      	push	{r7}
 8009bae:	b083      	sub	sp, #12
 8009bb0:	af00      	add	r7, sp, #0
 8009bb2:	6078      	str	r0, [r7, #4]
 8009bb4:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 8009bb6:	683b      	ldr	r3, [r7, #0]
 8009bb8:	781a      	ldrb	r2, [r3, #0]
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 8009bbe:	683b      	ldr	r3, [r7, #0]
 8009bc0:	785a      	ldrb	r2, [r3, #1]
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 8009bc6:	683b      	ldr	r3, [r7, #0]
 8009bc8:	789a      	ldrb	r2, [r3, #2]
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 8009bce:	683b      	ldr	r3, [r7, #0]
 8009bd0:	78da      	ldrb	r2, [r3, #3]
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 8009bd6:	683b      	ldr	r3, [r7, #0]
 8009bd8:	791a      	ldrb	r2, [r3, #4]
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 8009bde:	683b      	ldr	r3, [r7, #0]
 8009be0:	795a      	ldrb	r2, [r3, #5]
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 8009be6:	683b      	ldr	r3, [r7, #0]
 8009be8:	799a      	ldrb	r2, [r3, #6]
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 8009bee:	683b      	ldr	r3, [r7, #0]
 8009bf0:	79da      	ldrb	r2, [r3, #7]
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 8009bf6:	683b      	ldr	r3, [r7, #0]
 8009bf8:	7a1a      	ldrb	r2, [r3, #8]
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	721a      	strb	r2, [r3, #8]
}
 8009bfe:	bf00      	nop
 8009c00:	370c      	adds	r7, #12
 8009c02:	46bd      	mov	sp, r7
 8009c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c08:	4770      	bx	lr

08009c0a <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef  USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef  *ep_descriptor,
                                            uint8_t *buf)
{
 8009c0a:	b480      	push	{r7}
 8009c0c:	b087      	sub	sp, #28
 8009c0e:	af00      	add	r7, sp, #0
 8009c10:	60f8      	str	r0, [r7, #12]
 8009c12:	60b9      	str	r1, [r7, #8]
 8009c14:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8009c16:	2300      	movs	r3, #0
 8009c18:	75fb      	strb	r3, [r7, #23]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	781a      	ldrb	r2, [r3, #0]
 8009c1e:	68bb      	ldr	r3, [r7, #8]
 8009c20:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	785a      	ldrb	r2, [r3, #1]
 8009c26:	68bb      	ldr	r3, [r7, #8]
 8009c28:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	789a      	ldrb	r2, [r3, #2]
 8009c2e:	68bb      	ldr	r3, [r7, #8]
 8009c30:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	78da      	ldrb	r2, [r3, #3]
 8009c36:	68bb      	ldr	r3, [r7, #8]
 8009c38:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	3304      	adds	r3, #4
 8009c3e:	781b      	ldrb	r3, [r3, #0]
 8009c40:	b29a      	uxth	r2, r3
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	3305      	adds	r3, #5
 8009c46:	781b      	ldrb	r3, [r3, #0]
 8009c48:	b29b      	uxth	r3, r3
 8009c4a:	021b      	lsls	r3, r3, #8
 8009c4c:	b29b      	uxth	r3, r3
 8009c4e:	4313      	orrs	r3, r2
 8009c50:	b29a      	uxth	r2, r3
 8009c52:	68bb      	ldr	r3, [r7, #8]
 8009c54:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	799a      	ldrb	r2, [r3, #6]
 8009c5a:	68bb      	ldr	r3, [r7, #8]
 8009c5c:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if (ep_descriptor->wMaxPacketSize == 0x00U)
 8009c5e:	68bb      	ldr	r3, [r7, #8]
 8009c60:	889b      	ldrh	r3, [r3, #4]
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d102      	bne.n	8009c6c <USBH_ParseEPDesc+0x62>
  {
    status = USBH_NOT_SUPPORTED;
 8009c66:	2303      	movs	r3, #3
 8009c68:	75fb      	strb	r3, [r7, #23]
 8009c6a:	e033      	b.n	8009cd4 <USBH_ParseEPDesc+0xca>

  }
  else if ((uint16_t)USBH_MAX_DATA_BUFFER < USBH_MAX_EP_PACKET_SIZE)
  {
    /* Make sure that maximum packet size (bits 0..10) does not exceed the total buffer length */
    ep_descriptor->wMaxPacketSize &= ~0x7FFU;
 8009c6c:	68bb      	ldr	r3, [r7, #8]
 8009c6e:	889b      	ldrh	r3, [r3, #4]
 8009c70:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8009c74:	f023 0307 	bic.w	r3, r3, #7
 8009c78:	b29a      	uxth	r2, r3
 8009c7a:	68bb      	ldr	r3, [r7, #8]
 8009c7c:	809a      	strh	r2, [r3, #4]
    ep_descriptor->wMaxPacketSize |= MIN((uint16_t)(LE16(buf + 4) & 0x7FFU), (uint16_t)USBH_MAX_DATA_BUFFER);
 8009c7e:	68bb      	ldr	r3, [r7, #8]
 8009c80:	889b      	ldrh	r3, [r3, #4]
 8009c82:	b21a      	sxth	r2, r3
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	3304      	adds	r3, #4
 8009c88:	781b      	ldrb	r3, [r3, #0]
 8009c8a:	b299      	uxth	r1, r3
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	3305      	adds	r3, #5
 8009c90:	781b      	ldrb	r3, [r3, #0]
 8009c92:	b29b      	uxth	r3, r3
 8009c94:	021b      	lsls	r3, r3, #8
 8009c96:	b29b      	uxth	r3, r3
 8009c98:	430b      	orrs	r3, r1
 8009c9a:	b29b      	uxth	r3, r3
 8009c9c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d110      	bne.n	8009cc6 <USBH_ParseEPDesc+0xbc>
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	3304      	adds	r3, #4
 8009ca8:	781b      	ldrb	r3, [r3, #0]
 8009caa:	b299      	uxth	r1, r3
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	3305      	adds	r3, #5
 8009cb0:	781b      	ldrb	r3, [r3, #0]
 8009cb2:	b29b      	uxth	r3, r3
 8009cb4:	021b      	lsls	r3, r3, #8
 8009cb6:	b29b      	uxth	r3, r3
 8009cb8:	430b      	orrs	r3, r1
 8009cba:	b29b      	uxth	r3, r3
 8009cbc:	b21b      	sxth	r3, r3
 8009cbe:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009cc2:	b21b      	sxth	r3, r3
 8009cc4:	e001      	b.n	8009cca <USBH_ParseEPDesc+0xc0>
 8009cc6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009cca:	4313      	orrs	r3, r2
 8009ccc:	b21b      	sxth	r3, r3
 8009cce:	b29a      	uxth	r2, r3
 8009cd0:	68bb      	ldr	r3, [r7, #8]
 8009cd2:	809a      	strh	r2, [r3, #4]
  {
    /* ... */
  }

  /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d116      	bne.n	8009d0c <USBH_ParseEPDesc+0x102>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8009cde:	68bb      	ldr	r3, [r7, #8]
 8009ce0:	78db      	ldrb	r3, [r3, #3]
 8009ce2:	f003 0303 	and.w	r3, r3, #3
 8009ce6:	2b01      	cmp	r3, #1
 8009ce8:	d005      	beq.n	8009cf6 <USBH_ParseEPDesc+0xec>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8009cea:	68bb      	ldr	r3, [r7, #8]
 8009cec:	78db      	ldrb	r3, [r3, #3]
 8009cee:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8009cf2:	2b03      	cmp	r3, #3
 8009cf4:	d127      	bne.n	8009d46 <USBH_ParseEPDesc+0x13c>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009cf6:	68bb      	ldr	r3, [r7, #8]
 8009cf8:	799b      	ldrb	r3, [r3, #6]
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d003      	beq.n	8009d06 <USBH_ParseEPDesc+0xfc>
 8009cfe:	68bb      	ldr	r3, [r7, #8]
 8009d00:	799b      	ldrb	r3, [r3, #6]
 8009d02:	2b10      	cmp	r3, #16
 8009d04:	d91f      	bls.n	8009d46 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 8009d06:	2303      	movs	r3, #3
 8009d08:	75fb      	strb	r3, [r7, #23]
 8009d0a:	e01c      	b.n	8009d46 <USBH_ParseEPDesc+0x13c>
    }
  }
  else
  {
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8009d0c:	68bb      	ldr	r3, [r7, #8]
 8009d0e:	78db      	ldrb	r3, [r3, #3]
 8009d10:	f003 0303 	and.w	r3, r3, #3
 8009d14:	2b01      	cmp	r3, #1
 8009d16:	d10a      	bne.n	8009d2e <USBH_ParseEPDesc+0x124>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009d18:	68bb      	ldr	r3, [r7, #8]
 8009d1a:	799b      	ldrb	r3, [r3, #6]
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d003      	beq.n	8009d28 <USBH_ParseEPDesc+0x11e>
 8009d20:	68bb      	ldr	r3, [r7, #8]
 8009d22:	799b      	ldrb	r3, [r3, #6]
 8009d24:	2b10      	cmp	r3, #16
 8009d26:	d90e      	bls.n	8009d46 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 8009d28:	2303      	movs	r3, #3
 8009d2a:	75fb      	strb	r3, [r7, #23]
 8009d2c:	e00b      	b.n	8009d46 <USBH_ParseEPDesc+0x13c>
      }
    }
    /* For full-/low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8009d2e:	68bb      	ldr	r3, [r7, #8]
 8009d30:	78db      	ldrb	r3, [r3, #3]
 8009d32:	f003 0303 	and.w	r3, r3, #3
 8009d36:	2b03      	cmp	r3, #3
 8009d38:	d105      	bne.n	8009d46 <USBH_ParseEPDesc+0x13c>
    {
      if (ep_descriptor->bInterval == 0U)
 8009d3a:	68bb      	ldr	r3, [r7, #8]
 8009d3c:	799b      	ldrb	r3, [r3, #6]
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d101      	bne.n	8009d46 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 8009d42:	2303      	movs	r3, #3
 8009d44:	75fb      	strb	r3, [r7, #23]
    {
      /* ... */
    }
  }

  return status;
 8009d46:	7dfb      	ldrb	r3, [r7, #23]
}
 8009d48:	4618      	mov	r0, r3
 8009d4a:	371c      	adds	r7, #28
 8009d4c:	46bd      	mov	sp, r7
 8009d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d52:	4770      	bx	lr

08009d54 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8009d54:	b480      	push	{r7}
 8009d56:	b087      	sub	sp, #28
 8009d58:	af00      	add	r7, sp, #0
 8009d5a:	60f8      	str	r0, [r7, #12]
 8009d5c:	60b9      	str	r1, [r7, #8]
 8009d5e:	4613      	mov	r3, r2
 8009d60:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	3301      	adds	r3, #1
 8009d66:	781b      	ldrb	r3, [r3, #0]
 8009d68:	2b03      	cmp	r3, #3
 8009d6a:	d120      	bne.n	8009dae <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	781b      	ldrb	r3, [r3, #0]
 8009d70:	1e9a      	subs	r2, r3, #2
 8009d72:	88fb      	ldrh	r3, [r7, #6]
 8009d74:	4293      	cmp	r3, r2
 8009d76:	bf28      	it	cs
 8009d78:	4613      	movcs	r3, r2
 8009d7a:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	3302      	adds	r3, #2
 8009d80:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8009d82:	2300      	movs	r3, #0
 8009d84:	82fb      	strh	r3, [r7, #22]
 8009d86:	e00b      	b.n	8009da0 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8009d88:	8afb      	ldrh	r3, [r7, #22]
 8009d8a:	68fa      	ldr	r2, [r7, #12]
 8009d8c:	4413      	add	r3, r2
 8009d8e:	781a      	ldrb	r2, [r3, #0]
 8009d90:	68bb      	ldr	r3, [r7, #8]
 8009d92:	701a      	strb	r2, [r3, #0]
      pdest++;
 8009d94:	68bb      	ldr	r3, [r7, #8]
 8009d96:	3301      	adds	r3, #1
 8009d98:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8009d9a:	8afb      	ldrh	r3, [r7, #22]
 8009d9c:	3302      	adds	r3, #2
 8009d9e:	82fb      	strh	r3, [r7, #22]
 8009da0:	8afa      	ldrh	r2, [r7, #22]
 8009da2:	8abb      	ldrh	r3, [r7, #20]
 8009da4:	429a      	cmp	r2, r3
 8009da6:	d3ef      	bcc.n	8009d88 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8009da8:	68bb      	ldr	r3, [r7, #8]
 8009daa:	2200      	movs	r2, #0
 8009dac:	701a      	strb	r2, [r3, #0]
  }
}
 8009dae:	bf00      	nop
 8009db0:	371c      	adds	r7, #28
 8009db2:	46bd      	mov	sp, r7
 8009db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db8:	4770      	bx	lr

08009dba <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 8009dba:	b480      	push	{r7}
 8009dbc:	b085      	sub	sp, #20
 8009dbe:	af00      	add	r7, sp, #0
 8009dc0:	6078      	str	r0, [r7, #4]
 8009dc2:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8009dc4:	683b      	ldr	r3, [r7, #0]
 8009dc6:	881a      	ldrh	r2, [r3, #0]
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	781b      	ldrb	r3, [r3, #0]
 8009dcc:	b29b      	uxth	r3, r3
 8009dce:	4413      	add	r3, r2
 8009dd0:	b29a      	uxth	r2, r3
 8009dd2:	683b      	ldr	r3, [r7, #0]
 8009dd4:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	781b      	ldrb	r3, [r3, #0]
 8009dda:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	4413      	add	r3, r2
 8009de0:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8009de2:	68fb      	ldr	r3, [r7, #12]
}
 8009de4:	4618      	mov	r0, r3
 8009de6:	3714      	adds	r7, #20
 8009de8:	46bd      	mov	sp, r7
 8009dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dee:	4770      	bx	lr

08009df0 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8009df0:	b580      	push	{r7, lr}
 8009df2:	b086      	sub	sp, #24
 8009df4:	af00      	add	r7, sp, #0
 8009df6:	60f8      	str	r0, [r7, #12]
 8009df8:	60b9      	str	r1, [r7, #8]
 8009dfa:	4613      	mov	r3, r2
 8009dfc:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8009dfe:	2301      	movs	r3, #1
 8009e00:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	789b      	ldrb	r3, [r3, #2]
 8009e06:	2b01      	cmp	r3, #1
 8009e08:	d002      	beq.n	8009e10 <USBH_CtlReq+0x20>
 8009e0a:	2b02      	cmp	r3, #2
 8009e0c:	d00f      	beq.n	8009e2e <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 8009e0e:	e027      	b.n	8009e60 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	68ba      	ldr	r2, [r7, #8]
 8009e14:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	88fa      	ldrh	r2, [r7, #6]
 8009e1a:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	2201      	movs	r2, #1
 8009e20:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	2202      	movs	r2, #2
 8009e26:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8009e28:	2301      	movs	r3, #1
 8009e2a:	75fb      	strb	r3, [r7, #23]
      break;
 8009e2c:	e018      	b.n	8009e60 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8009e2e:	68f8      	ldr	r0, [r7, #12]
 8009e30:	f000 f81c 	bl	8009e6c <USBH_HandleControl>
 8009e34:	4603      	mov	r3, r0
 8009e36:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8009e38:	7dfb      	ldrb	r3, [r7, #23]
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d002      	beq.n	8009e44 <USBH_CtlReq+0x54>
 8009e3e:	7dfb      	ldrb	r3, [r7, #23]
 8009e40:	2b03      	cmp	r3, #3
 8009e42:	d106      	bne.n	8009e52 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	2201      	movs	r2, #1
 8009e48:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	2200      	movs	r2, #0
 8009e4e:	761a      	strb	r2, [r3, #24]
      break;
 8009e50:	e005      	b.n	8009e5e <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8009e52:	7dfb      	ldrb	r3, [r7, #23]
 8009e54:	2b02      	cmp	r3, #2
 8009e56:	d102      	bne.n	8009e5e <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	2201      	movs	r2, #1
 8009e5c:	709a      	strb	r2, [r3, #2]
      break;
 8009e5e:	bf00      	nop
  }
  return status;
 8009e60:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e62:	4618      	mov	r0, r3
 8009e64:	3718      	adds	r7, #24
 8009e66:	46bd      	mov	sp, r7
 8009e68:	bd80      	pop	{r7, pc}
	...

08009e6c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8009e6c:	b580      	push	{r7, lr}
 8009e6e:	b086      	sub	sp, #24
 8009e70:	af02      	add	r7, sp, #8
 8009e72:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8009e74:	2301      	movs	r3, #1
 8009e76:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009e78:	2300      	movs	r3, #0
 8009e7a:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	7e1b      	ldrb	r3, [r3, #24]
 8009e80:	3b01      	subs	r3, #1
 8009e82:	2b0a      	cmp	r3, #10
 8009e84:	f200 8156 	bhi.w	800a134 <USBH_HandleControl+0x2c8>
 8009e88:	a201      	add	r2, pc, #4	; (adr r2, 8009e90 <USBH_HandleControl+0x24>)
 8009e8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e8e:	bf00      	nop
 8009e90:	08009ebd 	.word	0x08009ebd
 8009e94:	08009ed7 	.word	0x08009ed7
 8009e98:	08009f41 	.word	0x08009f41
 8009e9c:	08009f67 	.word	0x08009f67
 8009ea0:	08009f9f 	.word	0x08009f9f
 8009ea4:	08009fc9 	.word	0x08009fc9
 8009ea8:	0800a01b 	.word	0x0800a01b
 8009eac:	0800a03d 	.word	0x0800a03d
 8009eb0:	0800a079 	.word	0x0800a079
 8009eb4:	0800a09f 	.word	0x0800a09f
 8009eb8:	0800a0dd 	.word	0x0800a0dd
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	f103 0110 	add.w	r1, r3, #16
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	795b      	ldrb	r3, [r3, #5]
 8009ec6:	461a      	mov	r2, r3
 8009ec8:	6878      	ldr	r0, [r7, #4]
 8009eca:	f000 f943 	bl	800a154 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	2202      	movs	r2, #2
 8009ed2:	761a      	strb	r2, [r3, #24]
      break;
 8009ed4:	e139      	b.n	800a14a <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	795b      	ldrb	r3, [r3, #5]
 8009eda:	4619      	mov	r1, r3
 8009edc:	6878      	ldr	r0, [r7, #4]
 8009ede:	f000 fcc5 	bl	800a86c <USBH_LL_GetURBState>
 8009ee2:	4603      	mov	r3, r0
 8009ee4:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8009ee6:	7bbb      	ldrb	r3, [r7, #14]
 8009ee8:	2b01      	cmp	r3, #1
 8009eea:	d11e      	bne.n	8009f2a <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	7c1b      	ldrb	r3, [r3, #16]
 8009ef0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009ef4:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	8adb      	ldrh	r3, [r3, #22]
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d00a      	beq.n	8009f14 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8009efe:	7b7b      	ldrb	r3, [r7, #13]
 8009f00:	2b80      	cmp	r3, #128	; 0x80
 8009f02:	d103      	bne.n	8009f0c <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	2203      	movs	r2, #3
 8009f08:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009f0a:	e115      	b.n	800a138 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	2205      	movs	r2, #5
 8009f10:	761a      	strb	r2, [r3, #24]
      break;
 8009f12:	e111      	b.n	800a138 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 8009f14:	7b7b      	ldrb	r3, [r7, #13]
 8009f16:	2b80      	cmp	r3, #128	; 0x80
 8009f18:	d103      	bne.n	8009f22 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	2209      	movs	r2, #9
 8009f1e:	761a      	strb	r2, [r3, #24]
      break;
 8009f20:	e10a      	b.n	800a138 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	2207      	movs	r2, #7
 8009f26:	761a      	strb	r2, [r3, #24]
      break;
 8009f28:	e106      	b.n	800a138 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8009f2a:	7bbb      	ldrb	r3, [r7, #14]
 8009f2c:	2b04      	cmp	r3, #4
 8009f2e:	d003      	beq.n	8009f38 <USBH_HandleControl+0xcc>
 8009f30:	7bbb      	ldrb	r3, [r7, #14]
 8009f32:	2b02      	cmp	r3, #2
 8009f34:	f040 8100 	bne.w	800a138 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	220b      	movs	r2, #11
 8009f3c:	761a      	strb	r2, [r3, #24]
      break;
 8009f3e:	e0fb      	b.n	800a138 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009f46:	b29a      	uxth	r2, r3
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	6899      	ldr	r1, [r3, #8]
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	899a      	ldrh	r2, [r3, #12]
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	791b      	ldrb	r3, [r3, #4]
 8009f58:	6878      	ldr	r0, [r7, #4]
 8009f5a:	f000 f93a 	bl	800a1d2 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	2204      	movs	r2, #4
 8009f62:	761a      	strb	r2, [r3, #24]
      break;
 8009f64:	e0f1      	b.n	800a14a <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	791b      	ldrb	r3, [r3, #4]
 8009f6a:	4619      	mov	r1, r3
 8009f6c:	6878      	ldr	r0, [r7, #4]
 8009f6e:	f000 fc7d 	bl	800a86c <USBH_LL_GetURBState>
 8009f72:	4603      	mov	r3, r0
 8009f74:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8009f76:	7bbb      	ldrb	r3, [r7, #14]
 8009f78:	2b01      	cmp	r3, #1
 8009f7a:	d102      	bne.n	8009f82 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	2209      	movs	r2, #9
 8009f80:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8009f82:	7bbb      	ldrb	r3, [r7, #14]
 8009f84:	2b05      	cmp	r3, #5
 8009f86:	d102      	bne.n	8009f8e <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8009f88:	2303      	movs	r3, #3
 8009f8a:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009f8c:	e0d6      	b.n	800a13c <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 8009f8e:	7bbb      	ldrb	r3, [r7, #14]
 8009f90:	2b04      	cmp	r3, #4
 8009f92:	f040 80d3 	bne.w	800a13c <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	220b      	movs	r2, #11
 8009f9a:	761a      	strb	r2, [r3, #24]
      break;
 8009f9c:	e0ce      	b.n	800a13c <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	6899      	ldr	r1, [r3, #8]
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	899a      	ldrh	r2, [r3, #12]
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	795b      	ldrb	r3, [r3, #5]
 8009faa:	2001      	movs	r0, #1
 8009fac:	9000      	str	r0, [sp, #0]
 8009fae:	6878      	ldr	r0, [r7, #4]
 8009fb0:	f000 f8ea 	bl	800a188 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009fba:	b29a      	uxth	r2, r3
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	2206      	movs	r2, #6
 8009fc4:	761a      	strb	r2, [r3, #24]
      break;
 8009fc6:	e0c0      	b.n	800a14a <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	795b      	ldrb	r3, [r3, #5]
 8009fcc:	4619      	mov	r1, r3
 8009fce:	6878      	ldr	r0, [r7, #4]
 8009fd0:	f000 fc4c 	bl	800a86c <USBH_LL_GetURBState>
 8009fd4:	4603      	mov	r3, r0
 8009fd6:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8009fd8:	7bbb      	ldrb	r3, [r7, #14]
 8009fda:	2b01      	cmp	r3, #1
 8009fdc:	d103      	bne.n	8009fe6 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	2207      	movs	r2, #7
 8009fe2:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009fe4:	e0ac      	b.n	800a140 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 8009fe6:	7bbb      	ldrb	r3, [r7, #14]
 8009fe8:	2b05      	cmp	r3, #5
 8009fea:	d105      	bne.n	8009ff8 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	220c      	movs	r2, #12
 8009ff0:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8009ff2:	2303      	movs	r3, #3
 8009ff4:	73fb      	strb	r3, [r7, #15]
      break;
 8009ff6:	e0a3      	b.n	800a140 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 8009ff8:	7bbb      	ldrb	r3, [r7, #14]
 8009ffa:	2b02      	cmp	r3, #2
 8009ffc:	d103      	bne.n	800a006 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	2205      	movs	r2, #5
 800a002:	761a      	strb	r2, [r3, #24]
      break;
 800a004:	e09c      	b.n	800a140 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800a006:	7bbb      	ldrb	r3, [r7, #14]
 800a008:	2b04      	cmp	r3, #4
 800a00a:	f040 8099 	bne.w	800a140 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	220b      	movs	r2, #11
 800a012:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800a014:	2302      	movs	r3, #2
 800a016:	73fb      	strb	r3, [r7, #15]
      break;
 800a018:	e092      	b.n	800a140 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	791b      	ldrb	r3, [r3, #4]
 800a01e:	2200      	movs	r2, #0
 800a020:	2100      	movs	r1, #0
 800a022:	6878      	ldr	r0, [r7, #4]
 800a024:	f000 f8d5 	bl	800a1d2 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a02e:	b29a      	uxth	r2, r3
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	2208      	movs	r2, #8
 800a038:	761a      	strb	r2, [r3, #24]

      break;
 800a03a:	e086      	b.n	800a14a <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	791b      	ldrb	r3, [r3, #4]
 800a040:	4619      	mov	r1, r3
 800a042:	6878      	ldr	r0, [r7, #4]
 800a044:	f000 fc12 	bl	800a86c <USBH_LL_GetURBState>
 800a048:	4603      	mov	r3, r0
 800a04a:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800a04c:	7bbb      	ldrb	r3, [r7, #14]
 800a04e:	2b01      	cmp	r3, #1
 800a050:	d105      	bne.n	800a05e <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	220d      	movs	r2, #13
 800a056:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800a058:	2300      	movs	r3, #0
 800a05a:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800a05c:	e072      	b.n	800a144 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800a05e:	7bbb      	ldrb	r3, [r7, #14]
 800a060:	2b04      	cmp	r3, #4
 800a062:	d103      	bne.n	800a06c <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	220b      	movs	r2, #11
 800a068:	761a      	strb	r2, [r3, #24]
      break;
 800a06a:	e06b      	b.n	800a144 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 800a06c:	7bbb      	ldrb	r3, [r7, #14]
 800a06e:	2b05      	cmp	r3, #5
 800a070:	d168      	bne.n	800a144 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 800a072:	2303      	movs	r3, #3
 800a074:	73fb      	strb	r3, [r7, #15]
      break;
 800a076:	e065      	b.n	800a144 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	795b      	ldrb	r3, [r3, #5]
 800a07c:	2201      	movs	r2, #1
 800a07e:	9200      	str	r2, [sp, #0]
 800a080:	2200      	movs	r2, #0
 800a082:	2100      	movs	r1, #0
 800a084:	6878      	ldr	r0, [r7, #4]
 800a086:	f000 f87f 	bl	800a188 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a090:	b29a      	uxth	r2, r3
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	220a      	movs	r2, #10
 800a09a:	761a      	strb	r2, [r3, #24]
      break;
 800a09c:	e055      	b.n	800a14a <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	795b      	ldrb	r3, [r3, #5]
 800a0a2:	4619      	mov	r1, r3
 800a0a4:	6878      	ldr	r0, [r7, #4]
 800a0a6:	f000 fbe1 	bl	800a86c <USBH_LL_GetURBState>
 800a0aa:	4603      	mov	r3, r0
 800a0ac:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800a0ae:	7bbb      	ldrb	r3, [r7, #14]
 800a0b0:	2b01      	cmp	r3, #1
 800a0b2:	d105      	bne.n	800a0c0 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800a0b4:	2300      	movs	r3, #0
 800a0b6:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	220d      	movs	r2, #13
 800a0bc:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800a0be:	e043      	b.n	800a148 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a0c0:	7bbb      	ldrb	r3, [r7, #14]
 800a0c2:	2b02      	cmp	r3, #2
 800a0c4:	d103      	bne.n	800a0ce <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	2209      	movs	r2, #9
 800a0ca:	761a      	strb	r2, [r3, #24]
      break;
 800a0cc:	e03c      	b.n	800a148 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 800a0ce:	7bbb      	ldrb	r3, [r7, #14]
 800a0d0:	2b04      	cmp	r3, #4
 800a0d2:	d139      	bne.n	800a148 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	220b      	movs	r2, #11
 800a0d8:	761a      	strb	r2, [r3, #24]
      break;
 800a0da:	e035      	b.n	800a148 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	7e5b      	ldrb	r3, [r3, #25]
 800a0e0:	3301      	adds	r3, #1
 800a0e2:	b2da      	uxtb	r2, r3
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	765a      	strb	r2, [r3, #25]
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	7e5b      	ldrb	r3, [r3, #25]
 800a0ec:	2b02      	cmp	r3, #2
 800a0ee:	d806      	bhi.n	800a0fe <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	2201      	movs	r2, #1
 800a0f4:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	2201      	movs	r2, #1
 800a0fa:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800a0fc:	e025      	b.n	800a14a <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800a104:	2106      	movs	r1, #6
 800a106:	6878      	ldr	r0, [r7, #4]
 800a108:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	2200      	movs	r2, #0
 800a10e:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	795b      	ldrb	r3, [r3, #5]
 800a114:	4619      	mov	r1, r3
 800a116:	6878      	ldr	r0, [r7, #4]
 800a118:	f000 f90c 	bl	800a334 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	791b      	ldrb	r3, [r3, #4]
 800a120:	4619      	mov	r1, r3
 800a122:	6878      	ldr	r0, [r7, #4]
 800a124:	f000 f906 	bl	800a334 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	2200      	movs	r2, #0
 800a12c:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800a12e:	2302      	movs	r3, #2
 800a130:	73fb      	strb	r3, [r7, #15]
      break;
 800a132:	e00a      	b.n	800a14a <USBH_HandleControl+0x2de>

    default:
      break;
 800a134:	bf00      	nop
 800a136:	e008      	b.n	800a14a <USBH_HandleControl+0x2de>
      break;
 800a138:	bf00      	nop
 800a13a:	e006      	b.n	800a14a <USBH_HandleControl+0x2de>
      break;
 800a13c:	bf00      	nop
 800a13e:	e004      	b.n	800a14a <USBH_HandleControl+0x2de>
      break;
 800a140:	bf00      	nop
 800a142:	e002      	b.n	800a14a <USBH_HandleControl+0x2de>
      break;
 800a144:	bf00      	nop
 800a146:	e000      	b.n	800a14a <USBH_HandleControl+0x2de>
      break;
 800a148:	bf00      	nop
  }

  return status;
 800a14a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a14c:	4618      	mov	r0, r3
 800a14e:	3710      	adds	r7, #16
 800a150:	46bd      	mov	sp, r7
 800a152:	bd80      	pop	{r7, pc}

0800a154 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800a154:	b580      	push	{r7, lr}
 800a156:	b088      	sub	sp, #32
 800a158:	af04      	add	r7, sp, #16
 800a15a:	60f8      	str	r0, [r7, #12]
 800a15c:	60b9      	str	r1, [r7, #8]
 800a15e:	4613      	mov	r3, r2
 800a160:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a162:	79f9      	ldrb	r1, [r7, #7]
 800a164:	2300      	movs	r3, #0
 800a166:	9303      	str	r3, [sp, #12]
 800a168:	2308      	movs	r3, #8
 800a16a:	9302      	str	r3, [sp, #8]
 800a16c:	68bb      	ldr	r3, [r7, #8]
 800a16e:	9301      	str	r3, [sp, #4]
 800a170:	2300      	movs	r3, #0
 800a172:	9300      	str	r3, [sp, #0]
 800a174:	2300      	movs	r3, #0
 800a176:	2200      	movs	r2, #0
 800a178:	68f8      	ldr	r0, [r7, #12]
 800a17a:	f000 fb46 	bl	800a80a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800a17e:	2300      	movs	r3, #0
}
 800a180:	4618      	mov	r0, r3
 800a182:	3710      	adds	r7, #16
 800a184:	46bd      	mov	sp, r7
 800a186:	bd80      	pop	{r7, pc}

0800a188 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800a188:	b580      	push	{r7, lr}
 800a18a:	b088      	sub	sp, #32
 800a18c:	af04      	add	r7, sp, #16
 800a18e:	60f8      	str	r0, [r7, #12]
 800a190:	60b9      	str	r1, [r7, #8]
 800a192:	4611      	mov	r1, r2
 800a194:	461a      	mov	r2, r3
 800a196:	460b      	mov	r3, r1
 800a198:	80fb      	strh	r3, [r7, #6]
 800a19a:	4613      	mov	r3, r2
 800a19c:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d001      	beq.n	800a1ac <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800a1a8:	2300      	movs	r3, #0
 800a1aa:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a1ac:	7979      	ldrb	r1, [r7, #5]
 800a1ae:	7e3b      	ldrb	r3, [r7, #24]
 800a1b0:	9303      	str	r3, [sp, #12]
 800a1b2:	88fb      	ldrh	r3, [r7, #6]
 800a1b4:	9302      	str	r3, [sp, #8]
 800a1b6:	68bb      	ldr	r3, [r7, #8]
 800a1b8:	9301      	str	r3, [sp, #4]
 800a1ba:	2301      	movs	r3, #1
 800a1bc:	9300      	str	r3, [sp, #0]
 800a1be:	2300      	movs	r3, #0
 800a1c0:	2200      	movs	r2, #0
 800a1c2:	68f8      	ldr	r0, [r7, #12]
 800a1c4:	f000 fb21 	bl	800a80a <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800a1c8:	2300      	movs	r3, #0
}
 800a1ca:	4618      	mov	r0, r3
 800a1cc:	3710      	adds	r7, #16
 800a1ce:	46bd      	mov	sp, r7
 800a1d0:	bd80      	pop	{r7, pc}

0800a1d2 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800a1d2:	b580      	push	{r7, lr}
 800a1d4:	b088      	sub	sp, #32
 800a1d6:	af04      	add	r7, sp, #16
 800a1d8:	60f8      	str	r0, [r7, #12]
 800a1da:	60b9      	str	r1, [r7, #8]
 800a1dc:	4611      	mov	r1, r2
 800a1de:	461a      	mov	r2, r3
 800a1e0:	460b      	mov	r3, r1
 800a1e2:	80fb      	strh	r3, [r7, #6]
 800a1e4:	4613      	mov	r3, r2
 800a1e6:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a1e8:	7979      	ldrb	r1, [r7, #5]
 800a1ea:	2300      	movs	r3, #0
 800a1ec:	9303      	str	r3, [sp, #12]
 800a1ee:	88fb      	ldrh	r3, [r7, #6]
 800a1f0:	9302      	str	r3, [sp, #8]
 800a1f2:	68bb      	ldr	r3, [r7, #8]
 800a1f4:	9301      	str	r3, [sp, #4]
 800a1f6:	2301      	movs	r3, #1
 800a1f8:	9300      	str	r3, [sp, #0]
 800a1fa:	2300      	movs	r3, #0
 800a1fc:	2201      	movs	r2, #1
 800a1fe:	68f8      	ldr	r0, [r7, #12]
 800a200:	f000 fb03 	bl	800a80a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800a204:	2300      	movs	r3, #0

}
 800a206:	4618      	mov	r0, r3
 800a208:	3710      	adds	r7, #16
 800a20a:	46bd      	mov	sp, r7
 800a20c:	bd80      	pop	{r7, pc}

0800a20e <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800a20e:	b580      	push	{r7, lr}
 800a210:	b088      	sub	sp, #32
 800a212:	af04      	add	r7, sp, #16
 800a214:	60f8      	str	r0, [r7, #12]
 800a216:	60b9      	str	r1, [r7, #8]
 800a218:	4611      	mov	r1, r2
 800a21a:	461a      	mov	r2, r3
 800a21c:	460b      	mov	r3, r1
 800a21e:	80fb      	strh	r3, [r7, #6]
 800a220:	4613      	mov	r3, r2
 800a222:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d001      	beq.n	800a232 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800a22e:	2300      	movs	r3, #0
 800a230:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a232:	7979      	ldrb	r1, [r7, #5]
 800a234:	7e3b      	ldrb	r3, [r7, #24]
 800a236:	9303      	str	r3, [sp, #12]
 800a238:	88fb      	ldrh	r3, [r7, #6]
 800a23a:	9302      	str	r3, [sp, #8]
 800a23c:	68bb      	ldr	r3, [r7, #8]
 800a23e:	9301      	str	r3, [sp, #4]
 800a240:	2301      	movs	r3, #1
 800a242:	9300      	str	r3, [sp, #0]
 800a244:	2302      	movs	r3, #2
 800a246:	2200      	movs	r2, #0
 800a248:	68f8      	ldr	r0, [r7, #12]
 800a24a:	f000 fade 	bl	800a80a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800a24e:	2300      	movs	r3, #0
}
 800a250:	4618      	mov	r0, r3
 800a252:	3710      	adds	r7, #16
 800a254:	46bd      	mov	sp, r7
 800a256:	bd80      	pop	{r7, pc}

0800a258 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800a258:	b580      	push	{r7, lr}
 800a25a:	b088      	sub	sp, #32
 800a25c:	af04      	add	r7, sp, #16
 800a25e:	60f8      	str	r0, [r7, #12]
 800a260:	60b9      	str	r1, [r7, #8]
 800a262:	4611      	mov	r1, r2
 800a264:	461a      	mov	r2, r3
 800a266:	460b      	mov	r3, r1
 800a268:	80fb      	strh	r3, [r7, #6]
 800a26a:	4613      	mov	r3, r2
 800a26c:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a26e:	7979      	ldrb	r1, [r7, #5]
 800a270:	2300      	movs	r3, #0
 800a272:	9303      	str	r3, [sp, #12]
 800a274:	88fb      	ldrh	r3, [r7, #6]
 800a276:	9302      	str	r3, [sp, #8]
 800a278:	68bb      	ldr	r3, [r7, #8]
 800a27a:	9301      	str	r3, [sp, #4]
 800a27c:	2301      	movs	r3, #1
 800a27e:	9300      	str	r3, [sp, #0]
 800a280:	2302      	movs	r3, #2
 800a282:	2201      	movs	r2, #1
 800a284:	68f8      	ldr	r0, [r7, #12]
 800a286:	f000 fac0 	bl	800a80a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800a28a:	2300      	movs	r3, #0
}
 800a28c:	4618      	mov	r0, r3
 800a28e:	3710      	adds	r7, #16
 800a290:	46bd      	mov	sp, r7
 800a292:	bd80      	pop	{r7, pc}

0800a294 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800a294:	b580      	push	{r7, lr}
 800a296:	b086      	sub	sp, #24
 800a298:	af04      	add	r7, sp, #16
 800a29a:	6078      	str	r0, [r7, #4]
 800a29c:	4608      	mov	r0, r1
 800a29e:	4611      	mov	r1, r2
 800a2a0:	461a      	mov	r2, r3
 800a2a2:	4603      	mov	r3, r0
 800a2a4:	70fb      	strb	r3, [r7, #3]
 800a2a6:	460b      	mov	r3, r1
 800a2a8:	70bb      	strb	r3, [r7, #2]
 800a2aa:	4613      	mov	r3, r2
 800a2ac:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800a2ae:	7878      	ldrb	r0, [r7, #1]
 800a2b0:	78ba      	ldrb	r2, [r7, #2]
 800a2b2:	78f9      	ldrb	r1, [r7, #3]
 800a2b4:	8b3b      	ldrh	r3, [r7, #24]
 800a2b6:	9302      	str	r3, [sp, #8]
 800a2b8:	7d3b      	ldrb	r3, [r7, #20]
 800a2ba:	9301      	str	r3, [sp, #4]
 800a2bc:	7c3b      	ldrb	r3, [r7, #16]
 800a2be:	9300      	str	r3, [sp, #0]
 800a2c0:	4603      	mov	r3, r0
 800a2c2:	6878      	ldr	r0, [r7, #4]
 800a2c4:	f000 fa53 	bl	800a76e <USBH_LL_OpenPipe>

  return USBH_OK;
 800a2c8:	2300      	movs	r3, #0
}
 800a2ca:	4618      	mov	r0, r3
 800a2cc:	3708      	adds	r7, #8
 800a2ce:	46bd      	mov	sp, r7
 800a2d0:	bd80      	pop	{r7, pc}

0800a2d2 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800a2d2:	b580      	push	{r7, lr}
 800a2d4:	b082      	sub	sp, #8
 800a2d6:	af00      	add	r7, sp, #0
 800a2d8:	6078      	str	r0, [r7, #4]
 800a2da:	460b      	mov	r3, r1
 800a2dc:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800a2de:	78fb      	ldrb	r3, [r7, #3]
 800a2e0:	4619      	mov	r1, r3
 800a2e2:	6878      	ldr	r0, [r7, #4]
 800a2e4:	f000 fa72 	bl	800a7cc <USBH_LL_ClosePipe>

  return USBH_OK;
 800a2e8:	2300      	movs	r3, #0
}
 800a2ea:	4618      	mov	r0, r3
 800a2ec:	3708      	adds	r7, #8
 800a2ee:	46bd      	mov	sp, r7
 800a2f0:	bd80      	pop	{r7, pc}

0800a2f2 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800a2f2:	b580      	push	{r7, lr}
 800a2f4:	b084      	sub	sp, #16
 800a2f6:	af00      	add	r7, sp, #0
 800a2f8:	6078      	str	r0, [r7, #4]
 800a2fa:	460b      	mov	r3, r1
 800a2fc:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800a2fe:	6878      	ldr	r0, [r7, #4]
 800a300:	f000 f836 	bl	800a370 <USBH_GetFreePipe>
 800a304:	4603      	mov	r3, r0
 800a306:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800a308:	89fb      	ldrh	r3, [r7, #14]
 800a30a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a30e:	4293      	cmp	r3, r2
 800a310:	d00a      	beq.n	800a328 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800a312:	78fa      	ldrb	r2, [r7, #3]
 800a314:	89fb      	ldrh	r3, [r7, #14]
 800a316:	f003 030f 	and.w	r3, r3, #15
 800a31a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a31e:	6879      	ldr	r1, [r7, #4]
 800a320:	33e0      	adds	r3, #224	; 0xe0
 800a322:	009b      	lsls	r3, r3, #2
 800a324:	440b      	add	r3, r1
 800a326:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800a328:	89fb      	ldrh	r3, [r7, #14]
 800a32a:	b2db      	uxtb	r3, r3
}
 800a32c:	4618      	mov	r0, r3
 800a32e:	3710      	adds	r7, #16
 800a330:	46bd      	mov	sp, r7
 800a332:	bd80      	pop	{r7, pc}

0800a334 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800a334:	b480      	push	{r7}
 800a336:	b083      	sub	sp, #12
 800a338:	af00      	add	r7, sp, #0
 800a33a:	6078      	str	r0, [r7, #4]
 800a33c:	460b      	mov	r3, r1
 800a33e:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800a340:	78fb      	ldrb	r3, [r7, #3]
 800a342:	2b0f      	cmp	r3, #15
 800a344:	d80d      	bhi.n	800a362 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800a346:	78fb      	ldrb	r3, [r7, #3]
 800a348:	687a      	ldr	r2, [r7, #4]
 800a34a:	33e0      	adds	r3, #224	; 0xe0
 800a34c:	009b      	lsls	r3, r3, #2
 800a34e:	4413      	add	r3, r2
 800a350:	685a      	ldr	r2, [r3, #4]
 800a352:	78fb      	ldrb	r3, [r7, #3]
 800a354:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800a358:	6879      	ldr	r1, [r7, #4]
 800a35a:	33e0      	adds	r3, #224	; 0xe0
 800a35c:	009b      	lsls	r3, r3, #2
 800a35e:	440b      	add	r3, r1
 800a360:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800a362:	2300      	movs	r3, #0
}
 800a364:	4618      	mov	r0, r3
 800a366:	370c      	adds	r7, #12
 800a368:	46bd      	mov	sp, r7
 800a36a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a36e:	4770      	bx	lr

0800a370 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800a370:	b480      	push	{r7}
 800a372:	b085      	sub	sp, #20
 800a374:	af00      	add	r7, sp, #0
 800a376:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800a378:	2300      	movs	r3, #0
 800a37a:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 800a37c:	2300      	movs	r3, #0
 800a37e:	73fb      	strb	r3, [r7, #15]
 800a380:	e00f      	b.n	800a3a2 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800a382:	7bfb      	ldrb	r3, [r7, #15]
 800a384:	687a      	ldr	r2, [r7, #4]
 800a386:	33e0      	adds	r3, #224	; 0xe0
 800a388:	009b      	lsls	r3, r3, #2
 800a38a:	4413      	add	r3, r2
 800a38c:	685b      	ldr	r3, [r3, #4]
 800a38e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a392:	2b00      	cmp	r3, #0
 800a394:	d102      	bne.n	800a39c <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800a396:	7bfb      	ldrb	r3, [r7, #15]
 800a398:	b29b      	uxth	r3, r3
 800a39a:	e007      	b.n	800a3ac <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 800a39c:	7bfb      	ldrb	r3, [r7, #15]
 800a39e:	3301      	adds	r3, #1
 800a3a0:	73fb      	strb	r3, [r7, #15]
 800a3a2:	7bfb      	ldrb	r3, [r7, #15]
 800a3a4:	2b0f      	cmp	r3, #15
 800a3a6:	d9ec      	bls.n	800a382 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800a3a8:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800a3ac:	4618      	mov	r0, r3
 800a3ae:	3714      	adds	r7, #20
 800a3b0:	46bd      	mov	sp, r7
 800a3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3b6:	4770      	bx	lr

0800a3b8 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800a3b8:	b580      	push	{r7, lr}
 800a3ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800a3bc:	2201      	movs	r2, #1
 800a3be:	490e      	ldr	r1, [pc, #56]	; (800a3f8 <MX_USB_HOST_Init+0x40>)
 800a3c0:	480e      	ldr	r0, [pc, #56]	; (800a3fc <MX_USB_HOST_Init+0x44>)
 800a3c2:	f7fe fba7 	bl	8008b14 <USBH_Init>
 800a3c6:	4603      	mov	r3, r0
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d001      	beq.n	800a3d0 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800a3cc:	f7f7 fd7c 	bl	8001ec8 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800a3d0:	490b      	ldr	r1, [pc, #44]	; (800a400 <MX_USB_HOST_Init+0x48>)
 800a3d2:	480a      	ldr	r0, [pc, #40]	; (800a3fc <MX_USB_HOST_Init+0x44>)
 800a3d4:	f7fe fc2c 	bl	8008c30 <USBH_RegisterClass>
 800a3d8:	4603      	mov	r3, r0
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d001      	beq.n	800a3e2 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800a3de:	f7f7 fd73 	bl	8001ec8 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800a3e2:	4806      	ldr	r0, [pc, #24]	; (800a3fc <MX_USB_HOST_Init+0x44>)
 800a3e4:	f7fe fcb0 	bl	8008d48 <USBH_Start>
 800a3e8:	4603      	mov	r3, r0
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d001      	beq.n	800a3f2 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800a3ee:	f7f7 fd6b 	bl	8001ec8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800a3f2:	bf00      	nop
 800a3f4:	bd80      	pop	{r7, pc}
 800a3f6:	bf00      	nop
 800a3f8:	0800a419 	.word	0x0800a419
 800a3fc:	200001e8 	.word	0x200001e8
 800a400:	2000000c 	.word	0x2000000c

0800a404 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800a404:	b580      	push	{r7, lr}
 800a406:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800a408:	4802      	ldr	r0, [pc, #8]	; (800a414 <MX_USB_HOST_Process+0x10>)
 800a40a:	f7fe fcad 	bl	8008d68 <USBH_Process>
}
 800a40e:	bf00      	nop
 800a410:	bd80      	pop	{r7, pc}
 800a412:	bf00      	nop
 800a414:	200001e8 	.word	0x200001e8

0800a418 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800a418:	b480      	push	{r7}
 800a41a:	b083      	sub	sp, #12
 800a41c:	af00      	add	r7, sp, #0
 800a41e:	6078      	str	r0, [r7, #4]
 800a420:	460b      	mov	r3, r1
 800a422:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800a424:	78fb      	ldrb	r3, [r7, #3]
 800a426:	3b01      	subs	r3, #1
 800a428:	2b04      	cmp	r3, #4
 800a42a:	d819      	bhi.n	800a460 <USBH_UserProcess+0x48>
 800a42c:	a201      	add	r2, pc, #4	; (adr r2, 800a434 <USBH_UserProcess+0x1c>)
 800a42e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a432:	bf00      	nop
 800a434:	0800a461 	.word	0x0800a461
 800a438:	0800a451 	.word	0x0800a451
 800a43c:	0800a461 	.word	0x0800a461
 800a440:	0800a459 	.word	0x0800a459
 800a444:	0800a449 	.word	0x0800a449
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800a448:	4b09      	ldr	r3, [pc, #36]	; (800a470 <USBH_UserProcess+0x58>)
 800a44a:	2203      	movs	r2, #3
 800a44c:	701a      	strb	r2, [r3, #0]
  break;
 800a44e:	e008      	b.n	800a462 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800a450:	4b07      	ldr	r3, [pc, #28]	; (800a470 <USBH_UserProcess+0x58>)
 800a452:	2202      	movs	r2, #2
 800a454:	701a      	strb	r2, [r3, #0]
  break;
 800a456:	e004      	b.n	800a462 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800a458:	4b05      	ldr	r3, [pc, #20]	; (800a470 <USBH_UserProcess+0x58>)
 800a45a:	2201      	movs	r2, #1
 800a45c:	701a      	strb	r2, [r3, #0]
  break;
 800a45e:	e000      	b.n	800a462 <USBH_UserProcess+0x4a>

  default:
  break;
 800a460:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800a462:	bf00      	nop
 800a464:	370c      	adds	r7, #12
 800a466:	46bd      	mov	sp, r7
 800a468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a46c:	4770      	bx	lr
 800a46e:	bf00      	nop
 800a470:	200005c0 	.word	0x200005c0

0800a474 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800a474:	b580      	push	{r7, lr}
 800a476:	b08a      	sub	sp, #40	; 0x28
 800a478:	af00      	add	r7, sp, #0
 800a47a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a47c:	f107 0314 	add.w	r3, r7, #20
 800a480:	2200      	movs	r2, #0
 800a482:	601a      	str	r2, [r3, #0]
 800a484:	605a      	str	r2, [r3, #4]
 800a486:	609a      	str	r2, [r3, #8]
 800a488:	60da      	str	r2, [r3, #12]
 800a48a:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a494:	d147      	bne.n	800a526 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a496:	2300      	movs	r3, #0
 800a498:	613b      	str	r3, [r7, #16]
 800a49a:	4b25      	ldr	r3, [pc, #148]	; (800a530 <HAL_HCD_MspInit+0xbc>)
 800a49c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a49e:	4a24      	ldr	r2, [pc, #144]	; (800a530 <HAL_HCD_MspInit+0xbc>)
 800a4a0:	f043 0301 	orr.w	r3, r3, #1
 800a4a4:	6313      	str	r3, [r2, #48]	; 0x30
 800a4a6:	4b22      	ldr	r3, [pc, #136]	; (800a530 <HAL_HCD_MspInit+0xbc>)
 800a4a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4aa:	f003 0301 	and.w	r3, r3, #1
 800a4ae:	613b      	str	r3, [r7, #16]
 800a4b0:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800a4b2:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a4b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a4b8:	2300      	movs	r3, #0
 800a4ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a4bc:	2300      	movs	r3, #0
 800a4be:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800a4c0:	f107 0314 	add.w	r3, r7, #20
 800a4c4:	4619      	mov	r1, r3
 800a4c6:	481b      	ldr	r0, [pc, #108]	; (800a534 <HAL_HCD_MspInit+0xc0>)
 800a4c8:	f7f8 f8dc 	bl	8002684 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800a4cc:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800a4d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a4d2:	2302      	movs	r3, #2
 800a4d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a4d6:	2300      	movs	r3, #0
 800a4d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a4da:	2300      	movs	r3, #0
 800a4dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a4de:	230a      	movs	r3, #10
 800a4e0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a4e2:	f107 0314 	add.w	r3, r7, #20
 800a4e6:	4619      	mov	r1, r3
 800a4e8:	4812      	ldr	r0, [pc, #72]	; (800a534 <HAL_HCD_MspInit+0xc0>)
 800a4ea:	f7f8 f8cb 	bl	8002684 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a4ee:	4b10      	ldr	r3, [pc, #64]	; (800a530 <HAL_HCD_MspInit+0xbc>)
 800a4f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a4f2:	4a0f      	ldr	r2, [pc, #60]	; (800a530 <HAL_HCD_MspInit+0xbc>)
 800a4f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a4f8:	6353      	str	r3, [r2, #52]	; 0x34
 800a4fa:	2300      	movs	r3, #0
 800a4fc:	60fb      	str	r3, [r7, #12]
 800a4fe:	4b0c      	ldr	r3, [pc, #48]	; (800a530 <HAL_HCD_MspInit+0xbc>)
 800a500:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a502:	4a0b      	ldr	r2, [pc, #44]	; (800a530 <HAL_HCD_MspInit+0xbc>)
 800a504:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a508:	6453      	str	r3, [r2, #68]	; 0x44
 800a50a:	4b09      	ldr	r3, [pc, #36]	; (800a530 <HAL_HCD_MspInit+0xbc>)
 800a50c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a50e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a512:	60fb      	str	r3, [r7, #12]
 800a514:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800a516:	2200      	movs	r2, #0
 800a518:	2100      	movs	r1, #0
 800a51a:	2043      	movs	r0, #67	; 0x43
 800a51c:	f7f8 f87b 	bl	8002616 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a520:	2043      	movs	r0, #67	; 0x43
 800a522:	f7f8 f894 	bl	800264e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a526:	bf00      	nop
 800a528:	3728      	adds	r7, #40	; 0x28
 800a52a:	46bd      	mov	sp, r7
 800a52c:	bd80      	pop	{r7, pc}
 800a52e:	bf00      	nop
 800a530:	40023800 	.word	0x40023800
 800a534:	40020000 	.word	0x40020000

0800a538 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800a538:	b580      	push	{r7, lr}
 800a53a:	b082      	sub	sp, #8
 800a53c:	af00      	add	r7, sp, #0
 800a53e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800a546:	4618      	mov	r0, r3
 800a548:	f7fe ffed 	bl	8009526 <USBH_LL_IncTimer>
}
 800a54c:	bf00      	nop
 800a54e:	3708      	adds	r7, #8
 800a550:	46bd      	mov	sp, r7
 800a552:	bd80      	pop	{r7, pc}

0800a554 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800a554:	b580      	push	{r7, lr}
 800a556:	b082      	sub	sp, #8
 800a558:	af00      	add	r7, sp, #0
 800a55a:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800a562:	4618      	mov	r0, r3
 800a564:	f7ff f825 	bl	80095b2 <USBH_LL_Connect>
}
 800a568:	bf00      	nop
 800a56a:	3708      	adds	r7, #8
 800a56c:	46bd      	mov	sp, r7
 800a56e:	bd80      	pop	{r7, pc}

0800a570 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800a570:	b580      	push	{r7, lr}
 800a572:	b082      	sub	sp, #8
 800a574:	af00      	add	r7, sp, #0
 800a576:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800a57e:	4618      	mov	r0, r3
 800a580:	f7ff f82e 	bl	80095e0 <USBH_LL_Disconnect>
}
 800a584:	bf00      	nop
 800a586:	3708      	adds	r7, #8
 800a588:	46bd      	mov	sp, r7
 800a58a:	bd80      	pop	{r7, pc}

0800a58c <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800a58c:	b480      	push	{r7}
 800a58e:	b083      	sub	sp, #12
 800a590:	af00      	add	r7, sp, #0
 800a592:	6078      	str	r0, [r7, #4]
 800a594:	460b      	mov	r3, r1
 800a596:	70fb      	strb	r3, [r7, #3]
 800a598:	4613      	mov	r3, r2
 800a59a:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800a59c:	bf00      	nop
 800a59e:	370c      	adds	r7, #12
 800a5a0:	46bd      	mov	sp, r7
 800a5a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5a6:	4770      	bx	lr

0800a5a8 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800a5a8:	b580      	push	{r7, lr}
 800a5aa:	b082      	sub	sp, #8
 800a5ac:	af00      	add	r7, sp, #0
 800a5ae:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800a5b6:	4618      	mov	r0, r3
 800a5b8:	f7fe ffdf 	bl	800957a <USBH_LL_PortEnabled>
}
 800a5bc:	bf00      	nop
 800a5be:	3708      	adds	r7, #8
 800a5c0:	46bd      	mov	sp, r7
 800a5c2:	bd80      	pop	{r7, pc}

0800a5c4 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800a5c4:	b580      	push	{r7, lr}
 800a5c6:	b082      	sub	sp, #8
 800a5c8:	af00      	add	r7, sp, #0
 800a5ca:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800a5d2:	4618      	mov	r0, r3
 800a5d4:	f7fe ffdf 	bl	8009596 <USBH_LL_PortDisabled>
}
 800a5d8:	bf00      	nop
 800a5da:	3708      	adds	r7, #8
 800a5dc:	46bd      	mov	sp, r7
 800a5de:	bd80      	pop	{r7, pc}

0800a5e0 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800a5e0:	b580      	push	{r7, lr}
 800a5e2:	b082      	sub	sp, #8
 800a5e4:	af00      	add	r7, sp, #0
 800a5e6:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800a5ee:	2b01      	cmp	r3, #1
 800a5f0:	d12a      	bne.n	800a648 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800a5f2:	4a18      	ldr	r2, [pc, #96]	; (800a654 <USBH_LL_Init+0x74>)
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	4a15      	ldr	r2, [pc, #84]	; (800a654 <USBH_LL_Init+0x74>)
 800a5fe:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a602:	4b14      	ldr	r3, [pc, #80]	; (800a654 <USBH_LL_Init+0x74>)
 800a604:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800a608:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800a60a:	4b12      	ldr	r3, [pc, #72]	; (800a654 <USBH_LL_Init+0x74>)
 800a60c:	2208      	movs	r2, #8
 800a60e:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800a610:	4b10      	ldr	r3, [pc, #64]	; (800a654 <USBH_LL_Init+0x74>)
 800a612:	2201      	movs	r2, #1
 800a614:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a616:	4b0f      	ldr	r3, [pc, #60]	; (800a654 <USBH_LL_Init+0x74>)
 800a618:	2200      	movs	r2, #0
 800a61a:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800a61c:	4b0d      	ldr	r3, [pc, #52]	; (800a654 <USBH_LL_Init+0x74>)
 800a61e:	2202      	movs	r2, #2
 800a620:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a622:	4b0c      	ldr	r3, [pc, #48]	; (800a654 <USBH_LL_Init+0x74>)
 800a624:	2200      	movs	r2, #0
 800a626:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800a628:	480a      	ldr	r0, [pc, #40]	; (800a654 <USBH_LL_Init+0x74>)
 800a62a:	f7f8 f9e0 	bl	80029ee <HAL_HCD_Init>
 800a62e:	4603      	mov	r3, r0
 800a630:	2b00      	cmp	r3, #0
 800a632:	d001      	beq.n	800a638 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800a634:	f7f7 fc48 	bl	8001ec8 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800a638:	4806      	ldr	r0, [pc, #24]	; (800a654 <USBH_LL_Init+0x74>)
 800a63a:	f7f8 fdc4 	bl	80031c6 <HAL_HCD_GetCurrentFrame>
 800a63e:	4603      	mov	r3, r0
 800a640:	4619      	mov	r1, r3
 800a642:	6878      	ldr	r0, [r7, #4]
 800a644:	f7fe ff60 	bl	8009508 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800a648:	2300      	movs	r3, #0
}
 800a64a:	4618      	mov	r0, r3
 800a64c:	3708      	adds	r7, #8
 800a64e:	46bd      	mov	sp, r7
 800a650:	bd80      	pop	{r7, pc}
 800a652:	bf00      	nop
 800a654:	200005c4 	.word	0x200005c4

0800a658 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800a658:	b580      	push	{r7, lr}
 800a65a:	b084      	sub	sp, #16
 800a65c:	af00      	add	r7, sp, #0
 800a65e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a660:	2300      	movs	r3, #0
 800a662:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a664:	2300      	movs	r3, #0
 800a666:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800a66e:	4618      	mov	r0, r3
 800a670:	f7f8 fd33 	bl	80030da <HAL_HCD_Start>
 800a674:	4603      	mov	r3, r0
 800a676:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a678:	7bfb      	ldrb	r3, [r7, #15]
 800a67a:	4618      	mov	r0, r3
 800a67c:	f000 f95c 	bl	800a938 <USBH_Get_USB_Status>
 800a680:	4603      	mov	r3, r0
 800a682:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a684:	7bbb      	ldrb	r3, [r7, #14]
}
 800a686:	4618      	mov	r0, r3
 800a688:	3710      	adds	r7, #16
 800a68a:	46bd      	mov	sp, r7
 800a68c:	bd80      	pop	{r7, pc}

0800a68e <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800a68e:	b580      	push	{r7, lr}
 800a690:	b084      	sub	sp, #16
 800a692:	af00      	add	r7, sp, #0
 800a694:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a696:	2300      	movs	r3, #0
 800a698:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a69a:	2300      	movs	r3, #0
 800a69c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800a6a4:	4618      	mov	r0, r3
 800a6a6:	f7f8 fd3b 	bl	8003120 <HAL_HCD_Stop>
 800a6aa:	4603      	mov	r3, r0
 800a6ac:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a6ae:	7bfb      	ldrb	r3, [r7, #15]
 800a6b0:	4618      	mov	r0, r3
 800a6b2:	f000 f941 	bl	800a938 <USBH_Get_USB_Status>
 800a6b6:	4603      	mov	r3, r0
 800a6b8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a6ba:	7bbb      	ldrb	r3, [r7, #14]
}
 800a6bc:	4618      	mov	r0, r3
 800a6be:	3710      	adds	r7, #16
 800a6c0:	46bd      	mov	sp, r7
 800a6c2:	bd80      	pop	{r7, pc}

0800a6c4 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800a6c4:	b580      	push	{r7, lr}
 800a6c6:	b084      	sub	sp, #16
 800a6c8:	af00      	add	r7, sp, #0
 800a6ca:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800a6cc:	2301      	movs	r3, #1
 800a6ce:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800a6d6:	4618      	mov	r0, r3
 800a6d8:	f7f8 fd83 	bl	80031e2 <HAL_HCD_GetCurrentSpeed>
 800a6dc:	4603      	mov	r3, r0
 800a6de:	2b02      	cmp	r3, #2
 800a6e0:	d00c      	beq.n	800a6fc <USBH_LL_GetSpeed+0x38>
 800a6e2:	2b02      	cmp	r3, #2
 800a6e4:	d80d      	bhi.n	800a702 <USBH_LL_GetSpeed+0x3e>
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d002      	beq.n	800a6f0 <USBH_LL_GetSpeed+0x2c>
 800a6ea:	2b01      	cmp	r3, #1
 800a6ec:	d003      	beq.n	800a6f6 <USBH_LL_GetSpeed+0x32>
 800a6ee:	e008      	b.n	800a702 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800a6f0:	2300      	movs	r3, #0
 800a6f2:	73fb      	strb	r3, [r7, #15]
    break;
 800a6f4:	e008      	b.n	800a708 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800a6f6:	2301      	movs	r3, #1
 800a6f8:	73fb      	strb	r3, [r7, #15]
    break;
 800a6fa:	e005      	b.n	800a708 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800a6fc:	2302      	movs	r3, #2
 800a6fe:	73fb      	strb	r3, [r7, #15]
    break;
 800a700:	e002      	b.n	800a708 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800a702:	2301      	movs	r3, #1
 800a704:	73fb      	strb	r3, [r7, #15]
    break;
 800a706:	bf00      	nop
  }
  return  speed;
 800a708:	7bfb      	ldrb	r3, [r7, #15]
}
 800a70a:	4618      	mov	r0, r3
 800a70c:	3710      	adds	r7, #16
 800a70e:	46bd      	mov	sp, r7
 800a710:	bd80      	pop	{r7, pc}

0800a712 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800a712:	b580      	push	{r7, lr}
 800a714:	b084      	sub	sp, #16
 800a716:	af00      	add	r7, sp, #0
 800a718:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a71a:	2300      	movs	r3, #0
 800a71c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a71e:	2300      	movs	r3, #0
 800a720:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800a728:	4618      	mov	r0, r3
 800a72a:	f7f8 fd16 	bl	800315a <HAL_HCD_ResetPort>
 800a72e:	4603      	mov	r3, r0
 800a730:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a732:	7bfb      	ldrb	r3, [r7, #15]
 800a734:	4618      	mov	r0, r3
 800a736:	f000 f8ff 	bl	800a938 <USBH_Get_USB_Status>
 800a73a:	4603      	mov	r3, r0
 800a73c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a73e:	7bbb      	ldrb	r3, [r7, #14]
}
 800a740:	4618      	mov	r0, r3
 800a742:	3710      	adds	r7, #16
 800a744:	46bd      	mov	sp, r7
 800a746:	bd80      	pop	{r7, pc}

0800a748 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a748:	b580      	push	{r7, lr}
 800a74a:	b082      	sub	sp, #8
 800a74c:	af00      	add	r7, sp, #0
 800a74e:	6078      	str	r0, [r7, #4]
 800a750:	460b      	mov	r3, r1
 800a752:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800a75a:	78fa      	ldrb	r2, [r7, #3]
 800a75c:	4611      	mov	r1, r2
 800a75e:	4618      	mov	r0, r3
 800a760:	f7f8 fd1d 	bl	800319e <HAL_HCD_HC_GetXferCount>
 800a764:	4603      	mov	r3, r0
}
 800a766:	4618      	mov	r0, r3
 800a768:	3708      	adds	r7, #8
 800a76a:	46bd      	mov	sp, r7
 800a76c:	bd80      	pop	{r7, pc}

0800a76e <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800a76e:	b590      	push	{r4, r7, lr}
 800a770:	b089      	sub	sp, #36	; 0x24
 800a772:	af04      	add	r7, sp, #16
 800a774:	6078      	str	r0, [r7, #4]
 800a776:	4608      	mov	r0, r1
 800a778:	4611      	mov	r1, r2
 800a77a:	461a      	mov	r2, r3
 800a77c:	4603      	mov	r3, r0
 800a77e:	70fb      	strb	r3, [r7, #3]
 800a780:	460b      	mov	r3, r1
 800a782:	70bb      	strb	r3, [r7, #2]
 800a784:	4613      	mov	r3, r2
 800a786:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a788:	2300      	movs	r3, #0
 800a78a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a78c:	2300      	movs	r3, #0
 800a78e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800a796:	787c      	ldrb	r4, [r7, #1]
 800a798:	78ba      	ldrb	r2, [r7, #2]
 800a79a:	78f9      	ldrb	r1, [r7, #3]
 800a79c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800a79e:	9302      	str	r3, [sp, #8]
 800a7a0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a7a4:	9301      	str	r3, [sp, #4]
 800a7a6:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a7aa:	9300      	str	r3, [sp, #0]
 800a7ac:	4623      	mov	r3, r4
 800a7ae:	f7f8 f980 	bl	8002ab2 <HAL_HCD_HC_Init>
 800a7b2:	4603      	mov	r3, r0
 800a7b4:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800a7b6:	7bfb      	ldrb	r3, [r7, #15]
 800a7b8:	4618      	mov	r0, r3
 800a7ba:	f000 f8bd 	bl	800a938 <USBH_Get_USB_Status>
 800a7be:	4603      	mov	r3, r0
 800a7c0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a7c2:	7bbb      	ldrb	r3, [r7, #14]
}
 800a7c4:	4618      	mov	r0, r3
 800a7c6:	3714      	adds	r7, #20
 800a7c8:	46bd      	mov	sp, r7
 800a7ca:	bd90      	pop	{r4, r7, pc}

0800a7cc <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a7cc:	b580      	push	{r7, lr}
 800a7ce:	b084      	sub	sp, #16
 800a7d0:	af00      	add	r7, sp, #0
 800a7d2:	6078      	str	r0, [r7, #4]
 800a7d4:	460b      	mov	r3, r1
 800a7d6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a7d8:	2300      	movs	r3, #0
 800a7da:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a7dc:	2300      	movs	r3, #0
 800a7de:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800a7e6:	78fa      	ldrb	r2, [r7, #3]
 800a7e8:	4611      	mov	r1, r2
 800a7ea:	4618      	mov	r0, r3
 800a7ec:	f7f8 f9f0 	bl	8002bd0 <HAL_HCD_HC_Halt>
 800a7f0:	4603      	mov	r3, r0
 800a7f2:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a7f4:	7bfb      	ldrb	r3, [r7, #15]
 800a7f6:	4618      	mov	r0, r3
 800a7f8:	f000 f89e 	bl	800a938 <USBH_Get_USB_Status>
 800a7fc:	4603      	mov	r3, r0
 800a7fe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a800:	7bbb      	ldrb	r3, [r7, #14]
}
 800a802:	4618      	mov	r0, r3
 800a804:	3710      	adds	r7, #16
 800a806:	46bd      	mov	sp, r7
 800a808:	bd80      	pop	{r7, pc}

0800a80a <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800a80a:	b590      	push	{r4, r7, lr}
 800a80c:	b089      	sub	sp, #36	; 0x24
 800a80e:	af04      	add	r7, sp, #16
 800a810:	6078      	str	r0, [r7, #4]
 800a812:	4608      	mov	r0, r1
 800a814:	4611      	mov	r1, r2
 800a816:	461a      	mov	r2, r3
 800a818:	4603      	mov	r3, r0
 800a81a:	70fb      	strb	r3, [r7, #3]
 800a81c:	460b      	mov	r3, r1
 800a81e:	70bb      	strb	r3, [r7, #2]
 800a820:	4613      	mov	r3, r2
 800a822:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a824:	2300      	movs	r3, #0
 800a826:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a828:	2300      	movs	r3, #0
 800a82a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800a832:	787c      	ldrb	r4, [r7, #1]
 800a834:	78ba      	ldrb	r2, [r7, #2]
 800a836:	78f9      	ldrb	r1, [r7, #3]
 800a838:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800a83c:	9303      	str	r3, [sp, #12]
 800a83e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800a840:	9302      	str	r3, [sp, #8]
 800a842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a844:	9301      	str	r3, [sp, #4]
 800a846:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a84a:	9300      	str	r3, [sp, #0]
 800a84c:	4623      	mov	r3, r4
 800a84e:	f7f8 f9e3 	bl	8002c18 <HAL_HCD_HC_SubmitRequest>
 800a852:	4603      	mov	r3, r0
 800a854:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800a856:	7bfb      	ldrb	r3, [r7, #15]
 800a858:	4618      	mov	r0, r3
 800a85a:	f000 f86d 	bl	800a938 <USBH_Get_USB_Status>
 800a85e:	4603      	mov	r3, r0
 800a860:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a862:	7bbb      	ldrb	r3, [r7, #14]
}
 800a864:	4618      	mov	r0, r3
 800a866:	3714      	adds	r7, #20
 800a868:	46bd      	mov	sp, r7
 800a86a:	bd90      	pop	{r4, r7, pc}

0800a86c <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a86c:	b580      	push	{r7, lr}
 800a86e:	b082      	sub	sp, #8
 800a870:	af00      	add	r7, sp, #0
 800a872:	6078      	str	r0, [r7, #4]
 800a874:	460b      	mov	r3, r1
 800a876:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800a87e:	78fa      	ldrb	r2, [r7, #3]
 800a880:	4611      	mov	r1, r2
 800a882:	4618      	mov	r0, r3
 800a884:	f7f8 fc77 	bl	8003176 <HAL_HCD_HC_GetURBState>
 800a888:	4603      	mov	r3, r0
}
 800a88a:	4618      	mov	r0, r3
 800a88c:	3708      	adds	r7, #8
 800a88e:	46bd      	mov	sp, r7
 800a890:	bd80      	pop	{r7, pc}

0800a892 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800a892:	b580      	push	{r7, lr}
 800a894:	b082      	sub	sp, #8
 800a896:	af00      	add	r7, sp, #0
 800a898:	6078      	str	r0, [r7, #4]
 800a89a:	460b      	mov	r3, r1
 800a89c:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800a8a4:	2b01      	cmp	r3, #1
 800a8a6:	d103      	bne.n	800a8b0 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800a8a8:	78fb      	ldrb	r3, [r7, #3]
 800a8aa:	4618      	mov	r0, r3
 800a8ac:	f000 f870 	bl	800a990 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800a8b0:	20c8      	movs	r0, #200	; 0xc8
 800a8b2:	f7f7 fdb1 	bl	8002418 <HAL_Delay>
  return USBH_OK;
 800a8b6:	2300      	movs	r3, #0
}
 800a8b8:	4618      	mov	r0, r3
 800a8ba:	3708      	adds	r7, #8
 800a8bc:	46bd      	mov	sp, r7
 800a8be:	bd80      	pop	{r7, pc}

0800a8c0 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800a8c0:	b480      	push	{r7}
 800a8c2:	b085      	sub	sp, #20
 800a8c4:	af00      	add	r7, sp, #0
 800a8c6:	6078      	str	r0, [r7, #4]
 800a8c8:	460b      	mov	r3, r1
 800a8ca:	70fb      	strb	r3, [r7, #3]
 800a8cc:	4613      	mov	r3, r2
 800a8ce:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800a8d6:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800a8d8:	78fb      	ldrb	r3, [r7, #3]
 800a8da:	68fa      	ldr	r2, [r7, #12]
 800a8dc:	212c      	movs	r1, #44	; 0x2c
 800a8de:	fb01 f303 	mul.w	r3, r1, r3
 800a8e2:	4413      	add	r3, r2
 800a8e4:	333b      	adds	r3, #59	; 0x3b
 800a8e6:	781b      	ldrb	r3, [r3, #0]
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d009      	beq.n	800a900 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800a8ec:	78fb      	ldrb	r3, [r7, #3]
 800a8ee:	68fa      	ldr	r2, [r7, #12]
 800a8f0:	212c      	movs	r1, #44	; 0x2c
 800a8f2:	fb01 f303 	mul.w	r3, r1, r3
 800a8f6:	4413      	add	r3, r2
 800a8f8:	3354      	adds	r3, #84	; 0x54
 800a8fa:	78ba      	ldrb	r2, [r7, #2]
 800a8fc:	701a      	strb	r2, [r3, #0]
 800a8fe:	e008      	b.n	800a912 <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800a900:	78fb      	ldrb	r3, [r7, #3]
 800a902:	68fa      	ldr	r2, [r7, #12]
 800a904:	212c      	movs	r1, #44	; 0x2c
 800a906:	fb01 f303 	mul.w	r3, r1, r3
 800a90a:	4413      	add	r3, r2
 800a90c:	3355      	adds	r3, #85	; 0x55
 800a90e:	78ba      	ldrb	r2, [r7, #2]
 800a910:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800a912:	2300      	movs	r3, #0
}
 800a914:	4618      	mov	r0, r3
 800a916:	3714      	adds	r7, #20
 800a918:	46bd      	mov	sp, r7
 800a91a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a91e:	4770      	bx	lr

0800a920 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800a920:	b580      	push	{r7, lr}
 800a922:	b082      	sub	sp, #8
 800a924:	af00      	add	r7, sp, #0
 800a926:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800a928:	6878      	ldr	r0, [r7, #4]
 800a92a:	f7f7 fd75 	bl	8002418 <HAL_Delay>
}
 800a92e:	bf00      	nop
 800a930:	3708      	adds	r7, #8
 800a932:	46bd      	mov	sp, r7
 800a934:	bd80      	pop	{r7, pc}
	...

0800a938 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a938:	b480      	push	{r7}
 800a93a:	b085      	sub	sp, #20
 800a93c:	af00      	add	r7, sp, #0
 800a93e:	4603      	mov	r3, r0
 800a940:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a942:	2300      	movs	r3, #0
 800a944:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a946:	79fb      	ldrb	r3, [r7, #7]
 800a948:	2b03      	cmp	r3, #3
 800a94a:	d817      	bhi.n	800a97c <USBH_Get_USB_Status+0x44>
 800a94c:	a201      	add	r2, pc, #4	; (adr r2, 800a954 <USBH_Get_USB_Status+0x1c>)
 800a94e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a952:	bf00      	nop
 800a954:	0800a965 	.word	0x0800a965
 800a958:	0800a96b 	.word	0x0800a96b
 800a95c:	0800a971 	.word	0x0800a971
 800a960:	0800a977 	.word	0x0800a977
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800a964:	2300      	movs	r3, #0
 800a966:	73fb      	strb	r3, [r7, #15]
    break;
 800a968:	e00b      	b.n	800a982 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800a96a:	2302      	movs	r3, #2
 800a96c:	73fb      	strb	r3, [r7, #15]
    break;
 800a96e:	e008      	b.n	800a982 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800a970:	2301      	movs	r3, #1
 800a972:	73fb      	strb	r3, [r7, #15]
    break;
 800a974:	e005      	b.n	800a982 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800a976:	2302      	movs	r3, #2
 800a978:	73fb      	strb	r3, [r7, #15]
    break;
 800a97a:	e002      	b.n	800a982 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800a97c:	2302      	movs	r3, #2
 800a97e:	73fb      	strb	r3, [r7, #15]
    break;
 800a980:	bf00      	nop
  }
  return usb_status;
 800a982:	7bfb      	ldrb	r3, [r7, #15]
}
 800a984:	4618      	mov	r0, r3
 800a986:	3714      	adds	r7, #20
 800a988:	46bd      	mov	sp, r7
 800a98a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a98e:	4770      	bx	lr

0800a990 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800a990:	b580      	push	{r7, lr}
 800a992:	b084      	sub	sp, #16
 800a994:	af00      	add	r7, sp, #0
 800a996:	4603      	mov	r3, r0
 800a998:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800a99a:	79fb      	ldrb	r3, [r7, #7]
 800a99c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800a99e:	79fb      	ldrb	r3, [r7, #7]
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d102      	bne.n	800a9aa <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800a9a4:	2300      	movs	r3, #0
 800a9a6:	73fb      	strb	r3, [r7, #15]
 800a9a8:	e001      	b.n	800a9ae <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800a9aa:	2301      	movs	r3, #1
 800a9ac:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800a9ae:	7bfb      	ldrb	r3, [r7, #15]
 800a9b0:	461a      	mov	r2, r3
 800a9b2:	2101      	movs	r1, #1
 800a9b4:	4803      	ldr	r0, [pc, #12]	; (800a9c4 <MX_DriverVbusFS+0x34>)
 800a9b6:	f7f8 f801 	bl	80029bc <HAL_GPIO_WritePin>
}
 800a9ba:	bf00      	nop
 800a9bc:	3710      	adds	r7, #16
 800a9be:	46bd      	mov	sp, r7
 800a9c0:	bd80      	pop	{r7, pc}
 800a9c2:	bf00      	nop
 800a9c4:	40020800 	.word	0x40020800

0800a9c8 <__errno>:
 800a9c8:	4b01      	ldr	r3, [pc, #4]	; (800a9d0 <__errno+0x8>)
 800a9ca:	6818      	ldr	r0, [r3, #0]
 800a9cc:	4770      	bx	lr
 800a9ce:	bf00      	nop
 800a9d0:	2000002c 	.word	0x2000002c

0800a9d4 <__libc_init_array>:
 800a9d4:	b570      	push	{r4, r5, r6, lr}
 800a9d6:	4d0d      	ldr	r5, [pc, #52]	; (800aa0c <__libc_init_array+0x38>)
 800a9d8:	4c0d      	ldr	r4, [pc, #52]	; (800aa10 <__libc_init_array+0x3c>)
 800a9da:	1b64      	subs	r4, r4, r5
 800a9dc:	10a4      	asrs	r4, r4, #2
 800a9de:	2600      	movs	r6, #0
 800a9e0:	42a6      	cmp	r6, r4
 800a9e2:	d109      	bne.n	800a9f8 <__libc_init_array+0x24>
 800a9e4:	4d0b      	ldr	r5, [pc, #44]	; (800aa14 <__libc_init_array+0x40>)
 800a9e6:	4c0c      	ldr	r4, [pc, #48]	; (800aa18 <__libc_init_array+0x44>)
 800a9e8:	f000 fc9e 	bl	800b328 <_init>
 800a9ec:	1b64      	subs	r4, r4, r5
 800a9ee:	10a4      	asrs	r4, r4, #2
 800a9f0:	2600      	movs	r6, #0
 800a9f2:	42a6      	cmp	r6, r4
 800a9f4:	d105      	bne.n	800aa02 <__libc_init_array+0x2e>
 800a9f6:	bd70      	pop	{r4, r5, r6, pc}
 800a9f8:	f855 3b04 	ldr.w	r3, [r5], #4
 800a9fc:	4798      	blx	r3
 800a9fe:	3601      	adds	r6, #1
 800aa00:	e7ee      	b.n	800a9e0 <__libc_init_array+0xc>
 800aa02:	f855 3b04 	ldr.w	r3, [r5], #4
 800aa06:	4798      	blx	r3
 800aa08:	3601      	adds	r6, #1
 800aa0a:	e7f2      	b.n	800a9f2 <__libc_init_array+0x1e>
 800aa0c:	0800b490 	.word	0x0800b490
 800aa10:	0800b490 	.word	0x0800b490
 800aa14:	0800b490 	.word	0x0800b490
 800aa18:	0800b494 	.word	0x0800b494

0800aa1c <malloc>:
 800aa1c:	4b02      	ldr	r3, [pc, #8]	; (800aa28 <malloc+0xc>)
 800aa1e:	4601      	mov	r1, r0
 800aa20:	6818      	ldr	r0, [r3, #0]
 800aa22:	f000 b87f 	b.w	800ab24 <_malloc_r>
 800aa26:	bf00      	nop
 800aa28:	2000002c 	.word	0x2000002c

0800aa2c <free>:
 800aa2c:	4b02      	ldr	r3, [pc, #8]	; (800aa38 <free+0xc>)
 800aa2e:	4601      	mov	r1, r0
 800aa30:	6818      	ldr	r0, [r3, #0]
 800aa32:	f000 b80b 	b.w	800aa4c <_free_r>
 800aa36:	bf00      	nop
 800aa38:	2000002c 	.word	0x2000002c

0800aa3c <memset>:
 800aa3c:	4402      	add	r2, r0
 800aa3e:	4603      	mov	r3, r0
 800aa40:	4293      	cmp	r3, r2
 800aa42:	d100      	bne.n	800aa46 <memset+0xa>
 800aa44:	4770      	bx	lr
 800aa46:	f803 1b01 	strb.w	r1, [r3], #1
 800aa4a:	e7f9      	b.n	800aa40 <memset+0x4>

0800aa4c <_free_r>:
 800aa4c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800aa4e:	2900      	cmp	r1, #0
 800aa50:	d044      	beq.n	800aadc <_free_r+0x90>
 800aa52:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aa56:	9001      	str	r0, [sp, #4]
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	f1a1 0404 	sub.w	r4, r1, #4
 800aa5e:	bfb8      	it	lt
 800aa60:	18e4      	addlt	r4, r4, r3
 800aa62:	f000 f903 	bl	800ac6c <__malloc_lock>
 800aa66:	4a1e      	ldr	r2, [pc, #120]	; (800aae0 <_free_r+0x94>)
 800aa68:	9801      	ldr	r0, [sp, #4]
 800aa6a:	6813      	ldr	r3, [r2, #0]
 800aa6c:	b933      	cbnz	r3, 800aa7c <_free_r+0x30>
 800aa6e:	6063      	str	r3, [r4, #4]
 800aa70:	6014      	str	r4, [r2, #0]
 800aa72:	b003      	add	sp, #12
 800aa74:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800aa78:	f000 b8fe 	b.w	800ac78 <__malloc_unlock>
 800aa7c:	42a3      	cmp	r3, r4
 800aa7e:	d908      	bls.n	800aa92 <_free_r+0x46>
 800aa80:	6825      	ldr	r5, [r4, #0]
 800aa82:	1961      	adds	r1, r4, r5
 800aa84:	428b      	cmp	r3, r1
 800aa86:	bf01      	itttt	eq
 800aa88:	6819      	ldreq	r1, [r3, #0]
 800aa8a:	685b      	ldreq	r3, [r3, #4]
 800aa8c:	1949      	addeq	r1, r1, r5
 800aa8e:	6021      	streq	r1, [r4, #0]
 800aa90:	e7ed      	b.n	800aa6e <_free_r+0x22>
 800aa92:	461a      	mov	r2, r3
 800aa94:	685b      	ldr	r3, [r3, #4]
 800aa96:	b10b      	cbz	r3, 800aa9c <_free_r+0x50>
 800aa98:	42a3      	cmp	r3, r4
 800aa9a:	d9fa      	bls.n	800aa92 <_free_r+0x46>
 800aa9c:	6811      	ldr	r1, [r2, #0]
 800aa9e:	1855      	adds	r5, r2, r1
 800aaa0:	42a5      	cmp	r5, r4
 800aaa2:	d10b      	bne.n	800aabc <_free_r+0x70>
 800aaa4:	6824      	ldr	r4, [r4, #0]
 800aaa6:	4421      	add	r1, r4
 800aaa8:	1854      	adds	r4, r2, r1
 800aaaa:	42a3      	cmp	r3, r4
 800aaac:	6011      	str	r1, [r2, #0]
 800aaae:	d1e0      	bne.n	800aa72 <_free_r+0x26>
 800aab0:	681c      	ldr	r4, [r3, #0]
 800aab2:	685b      	ldr	r3, [r3, #4]
 800aab4:	6053      	str	r3, [r2, #4]
 800aab6:	4421      	add	r1, r4
 800aab8:	6011      	str	r1, [r2, #0]
 800aaba:	e7da      	b.n	800aa72 <_free_r+0x26>
 800aabc:	d902      	bls.n	800aac4 <_free_r+0x78>
 800aabe:	230c      	movs	r3, #12
 800aac0:	6003      	str	r3, [r0, #0]
 800aac2:	e7d6      	b.n	800aa72 <_free_r+0x26>
 800aac4:	6825      	ldr	r5, [r4, #0]
 800aac6:	1961      	adds	r1, r4, r5
 800aac8:	428b      	cmp	r3, r1
 800aaca:	bf04      	itt	eq
 800aacc:	6819      	ldreq	r1, [r3, #0]
 800aace:	685b      	ldreq	r3, [r3, #4]
 800aad0:	6063      	str	r3, [r4, #4]
 800aad2:	bf04      	itt	eq
 800aad4:	1949      	addeq	r1, r1, r5
 800aad6:	6021      	streq	r1, [r4, #0]
 800aad8:	6054      	str	r4, [r2, #4]
 800aada:	e7ca      	b.n	800aa72 <_free_r+0x26>
 800aadc:	b003      	add	sp, #12
 800aade:	bd30      	pop	{r4, r5, pc}
 800aae0:	200008c8 	.word	0x200008c8

0800aae4 <sbrk_aligned>:
 800aae4:	b570      	push	{r4, r5, r6, lr}
 800aae6:	4e0e      	ldr	r6, [pc, #56]	; (800ab20 <sbrk_aligned+0x3c>)
 800aae8:	460c      	mov	r4, r1
 800aaea:	6831      	ldr	r1, [r6, #0]
 800aaec:	4605      	mov	r5, r0
 800aaee:	b911      	cbnz	r1, 800aaf6 <sbrk_aligned+0x12>
 800aaf0:	f000 f88c 	bl	800ac0c <_sbrk_r>
 800aaf4:	6030      	str	r0, [r6, #0]
 800aaf6:	4621      	mov	r1, r4
 800aaf8:	4628      	mov	r0, r5
 800aafa:	f000 f887 	bl	800ac0c <_sbrk_r>
 800aafe:	1c43      	adds	r3, r0, #1
 800ab00:	d00a      	beq.n	800ab18 <sbrk_aligned+0x34>
 800ab02:	1cc4      	adds	r4, r0, #3
 800ab04:	f024 0403 	bic.w	r4, r4, #3
 800ab08:	42a0      	cmp	r0, r4
 800ab0a:	d007      	beq.n	800ab1c <sbrk_aligned+0x38>
 800ab0c:	1a21      	subs	r1, r4, r0
 800ab0e:	4628      	mov	r0, r5
 800ab10:	f000 f87c 	bl	800ac0c <_sbrk_r>
 800ab14:	3001      	adds	r0, #1
 800ab16:	d101      	bne.n	800ab1c <sbrk_aligned+0x38>
 800ab18:	f04f 34ff 	mov.w	r4, #4294967295
 800ab1c:	4620      	mov	r0, r4
 800ab1e:	bd70      	pop	{r4, r5, r6, pc}
 800ab20:	200008cc 	.word	0x200008cc

0800ab24 <_malloc_r>:
 800ab24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab28:	1ccd      	adds	r5, r1, #3
 800ab2a:	f025 0503 	bic.w	r5, r5, #3
 800ab2e:	3508      	adds	r5, #8
 800ab30:	2d0c      	cmp	r5, #12
 800ab32:	bf38      	it	cc
 800ab34:	250c      	movcc	r5, #12
 800ab36:	2d00      	cmp	r5, #0
 800ab38:	4607      	mov	r7, r0
 800ab3a:	db01      	blt.n	800ab40 <_malloc_r+0x1c>
 800ab3c:	42a9      	cmp	r1, r5
 800ab3e:	d905      	bls.n	800ab4c <_malloc_r+0x28>
 800ab40:	230c      	movs	r3, #12
 800ab42:	603b      	str	r3, [r7, #0]
 800ab44:	2600      	movs	r6, #0
 800ab46:	4630      	mov	r0, r6
 800ab48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ab4c:	4e2e      	ldr	r6, [pc, #184]	; (800ac08 <_malloc_r+0xe4>)
 800ab4e:	f000 f88d 	bl	800ac6c <__malloc_lock>
 800ab52:	6833      	ldr	r3, [r6, #0]
 800ab54:	461c      	mov	r4, r3
 800ab56:	bb34      	cbnz	r4, 800aba6 <_malloc_r+0x82>
 800ab58:	4629      	mov	r1, r5
 800ab5a:	4638      	mov	r0, r7
 800ab5c:	f7ff ffc2 	bl	800aae4 <sbrk_aligned>
 800ab60:	1c43      	adds	r3, r0, #1
 800ab62:	4604      	mov	r4, r0
 800ab64:	d14d      	bne.n	800ac02 <_malloc_r+0xde>
 800ab66:	6834      	ldr	r4, [r6, #0]
 800ab68:	4626      	mov	r6, r4
 800ab6a:	2e00      	cmp	r6, #0
 800ab6c:	d140      	bne.n	800abf0 <_malloc_r+0xcc>
 800ab6e:	6823      	ldr	r3, [r4, #0]
 800ab70:	4631      	mov	r1, r6
 800ab72:	4638      	mov	r0, r7
 800ab74:	eb04 0803 	add.w	r8, r4, r3
 800ab78:	f000 f848 	bl	800ac0c <_sbrk_r>
 800ab7c:	4580      	cmp	r8, r0
 800ab7e:	d13a      	bne.n	800abf6 <_malloc_r+0xd2>
 800ab80:	6821      	ldr	r1, [r4, #0]
 800ab82:	3503      	adds	r5, #3
 800ab84:	1a6d      	subs	r5, r5, r1
 800ab86:	f025 0503 	bic.w	r5, r5, #3
 800ab8a:	3508      	adds	r5, #8
 800ab8c:	2d0c      	cmp	r5, #12
 800ab8e:	bf38      	it	cc
 800ab90:	250c      	movcc	r5, #12
 800ab92:	4629      	mov	r1, r5
 800ab94:	4638      	mov	r0, r7
 800ab96:	f7ff ffa5 	bl	800aae4 <sbrk_aligned>
 800ab9a:	3001      	adds	r0, #1
 800ab9c:	d02b      	beq.n	800abf6 <_malloc_r+0xd2>
 800ab9e:	6823      	ldr	r3, [r4, #0]
 800aba0:	442b      	add	r3, r5
 800aba2:	6023      	str	r3, [r4, #0]
 800aba4:	e00e      	b.n	800abc4 <_malloc_r+0xa0>
 800aba6:	6822      	ldr	r2, [r4, #0]
 800aba8:	1b52      	subs	r2, r2, r5
 800abaa:	d41e      	bmi.n	800abea <_malloc_r+0xc6>
 800abac:	2a0b      	cmp	r2, #11
 800abae:	d916      	bls.n	800abde <_malloc_r+0xba>
 800abb0:	1961      	adds	r1, r4, r5
 800abb2:	42a3      	cmp	r3, r4
 800abb4:	6025      	str	r5, [r4, #0]
 800abb6:	bf18      	it	ne
 800abb8:	6059      	strne	r1, [r3, #4]
 800abba:	6863      	ldr	r3, [r4, #4]
 800abbc:	bf08      	it	eq
 800abbe:	6031      	streq	r1, [r6, #0]
 800abc0:	5162      	str	r2, [r4, r5]
 800abc2:	604b      	str	r3, [r1, #4]
 800abc4:	4638      	mov	r0, r7
 800abc6:	f104 060b 	add.w	r6, r4, #11
 800abca:	f000 f855 	bl	800ac78 <__malloc_unlock>
 800abce:	f026 0607 	bic.w	r6, r6, #7
 800abd2:	1d23      	adds	r3, r4, #4
 800abd4:	1af2      	subs	r2, r6, r3
 800abd6:	d0b6      	beq.n	800ab46 <_malloc_r+0x22>
 800abd8:	1b9b      	subs	r3, r3, r6
 800abda:	50a3      	str	r3, [r4, r2]
 800abdc:	e7b3      	b.n	800ab46 <_malloc_r+0x22>
 800abde:	6862      	ldr	r2, [r4, #4]
 800abe0:	42a3      	cmp	r3, r4
 800abe2:	bf0c      	ite	eq
 800abe4:	6032      	streq	r2, [r6, #0]
 800abe6:	605a      	strne	r2, [r3, #4]
 800abe8:	e7ec      	b.n	800abc4 <_malloc_r+0xa0>
 800abea:	4623      	mov	r3, r4
 800abec:	6864      	ldr	r4, [r4, #4]
 800abee:	e7b2      	b.n	800ab56 <_malloc_r+0x32>
 800abf0:	4634      	mov	r4, r6
 800abf2:	6876      	ldr	r6, [r6, #4]
 800abf4:	e7b9      	b.n	800ab6a <_malloc_r+0x46>
 800abf6:	230c      	movs	r3, #12
 800abf8:	603b      	str	r3, [r7, #0]
 800abfa:	4638      	mov	r0, r7
 800abfc:	f000 f83c 	bl	800ac78 <__malloc_unlock>
 800ac00:	e7a1      	b.n	800ab46 <_malloc_r+0x22>
 800ac02:	6025      	str	r5, [r4, #0]
 800ac04:	e7de      	b.n	800abc4 <_malloc_r+0xa0>
 800ac06:	bf00      	nop
 800ac08:	200008c8 	.word	0x200008c8

0800ac0c <_sbrk_r>:
 800ac0c:	b538      	push	{r3, r4, r5, lr}
 800ac0e:	4d06      	ldr	r5, [pc, #24]	; (800ac28 <_sbrk_r+0x1c>)
 800ac10:	2300      	movs	r3, #0
 800ac12:	4604      	mov	r4, r0
 800ac14:	4608      	mov	r0, r1
 800ac16:	602b      	str	r3, [r5, #0]
 800ac18:	f7f7 fb1a 	bl	8002250 <_sbrk>
 800ac1c:	1c43      	adds	r3, r0, #1
 800ac1e:	d102      	bne.n	800ac26 <_sbrk_r+0x1a>
 800ac20:	682b      	ldr	r3, [r5, #0]
 800ac22:	b103      	cbz	r3, 800ac26 <_sbrk_r+0x1a>
 800ac24:	6023      	str	r3, [r4, #0]
 800ac26:	bd38      	pop	{r3, r4, r5, pc}
 800ac28:	200008d0 	.word	0x200008d0

0800ac2c <siprintf>:
 800ac2c:	b40e      	push	{r1, r2, r3}
 800ac2e:	b500      	push	{lr}
 800ac30:	b09c      	sub	sp, #112	; 0x70
 800ac32:	ab1d      	add	r3, sp, #116	; 0x74
 800ac34:	9002      	str	r0, [sp, #8]
 800ac36:	9006      	str	r0, [sp, #24]
 800ac38:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800ac3c:	4809      	ldr	r0, [pc, #36]	; (800ac64 <siprintf+0x38>)
 800ac3e:	9107      	str	r1, [sp, #28]
 800ac40:	9104      	str	r1, [sp, #16]
 800ac42:	4909      	ldr	r1, [pc, #36]	; (800ac68 <siprintf+0x3c>)
 800ac44:	f853 2b04 	ldr.w	r2, [r3], #4
 800ac48:	9105      	str	r1, [sp, #20]
 800ac4a:	6800      	ldr	r0, [r0, #0]
 800ac4c:	9301      	str	r3, [sp, #4]
 800ac4e:	a902      	add	r1, sp, #8
 800ac50:	f000 f874 	bl	800ad3c <_svfiprintf_r>
 800ac54:	9b02      	ldr	r3, [sp, #8]
 800ac56:	2200      	movs	r2, #0
 800ac58:	701a      	strb	r2, [r3, #0]
 800ac5a:	b01c      	add	sp, #112	; 0x70
 800ac5c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ac60:	b003      	add	sp, #12
 800ac62:	4770      	bx	lr
 800ac64:	2000002c 	.word	0x2000002c
 800ac68:	ffff0208 	.word	0xffff0208

0800ac6c <__malloc_lock>:
 800ac6c:	4801      	ldr	r0, [pc, #4]	; (800ac74 <__malloc_lock+0x8>)
 800ac6e:	f000 baf9 	b.w	800b264 <__retarget_lock_acquire_recursive>
 800ac72:	bf00      	nop
 800ac74:	200008d4 	.word	0x200008d4

0800ac78 <__malloc_unlock>:
 800ac78:	4801      	ldr	r0, [pc, #4]	; (800ac80 <__malloc_unlock+0x8>)
 800ac7a:	f000 baf4 	b.w	800b266 <__retarget_lock_release_recursive>
 800ac7e:	bf00      	nop
 800ac80:	200008d4 	.word	0x200008d4

0800ac84 <__ssputs_r>:
 800ac84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ac88:	688e      	ldr	r6, [r1, #8]
 800ac8a:	429e      	cmp	r6, r3
 800ac8c:	4682      	mov	sl, r0
 800ac8e:	460c      	mov	r4, r1
 800ac90:	4690      	mov	r8, r2
 800ac92:	461f      	mov	r7, r3
 800ac94:	d838      	bhi.n	800ad08 <__ssputs_r+0x84>
 800ac96:	898a      	ldrh	r2, [r1, #12]
 800ac98:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ac9c:	d032      	beq.n	800ad04 <__ssputs_r+0x80>
 800ac9e:	6825      	ldr	r5, [r4, #0]
 800aca0:	6909      	ldr	r1, [r1, #16]
 800aca2:	eba5 0901 	sub.w	r9, r5, r1
 800aca6:	6965      	ldr	r5, [r4, #20]
 800aca8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800acac:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800acb0:	3301      	adds	r3, #1
 800acb2:	444b      	add	r3, r9
 800acb4:	106d      	asrs	r5, r5, #1
 800acb6:	429d      	cmp	r5, r3
 800acb8:	bf38      	it	cc
 800acba:	461d      	movcc	r5, r3
 800acbc:	0553      	lsls	r3, r2, #21
 800acbe:	d531      	bpl.n	800ad24 <__ssputs_r+0xa0>
 800acc0:	4629      	mov	r1, r5
 800acc2:	f7ff ff2f 	bl	800ab24 <_malloc_r>
 800acc6:	4606      	mov	r6, r0
 800acc8:	b950      	cbnz	r0, 800ace0 <__ssputs_r+0x5c>
 800acca:	230c      	movs	r3, #12
 800accc:	f8ca 3000 	str.w	r3, [sl]
 800acd0:	89a3      	ldrh	r3, [r4, #12]
 800acd2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800acd6:	81a3      	strh	r3, [r4, #12]
 800acd8:	f04f 30ff 	mov.w	r0, #4294967295
 800acdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ace0:	6921      	ldr	r1, [r4, #16]
 800ace2:	464a      	mov	r2, r9
 800ace4:	f000 fac0 	bl	800b268 <memcpy>
 800ace8:	89a3      	ldrh	r3, [r4, #12]
 800acea:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800acee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800acf2:	81a3      	strh	r3, [r4, #12]
 800acf4:	6126      	str	r6, [r4, #16]
 800acf6:	6165      	str	r5, [r4, #20]
 800acf8:	444e      	add	r6, r9
 800acfa:	eba5 0509 	sub.w	r5, r5, r9
 800acfe:	6026      	str	r6, [r4, #0]
 800ad00:	60a5      	str	r5, [r4, #8]
 800ad02:	463e      	mov	r6, r7
 800ad04:	42be      	cmp	r6, r7
 800ad06:	d900      	bls.n	800ad0a <__ssputs_r+0x86>
 800ad08:	463e      	mov	r6, r7
 800ad0a:	6820      	ldr	r0, [r4, #0]
 800ad0c:	4632      	mov	r2, r6
 800ad0e:	4641      	mov	r1, r8
 800ad10:	f000 fab8 	bl	800b284 <memmove>
 800ad14:	68a3      	ldr	r3, [r4, #8]
 800ad16:	1b9b      	subs	r3, r3, r6
 800ad18:	60a3      	str	r3, [r4, #8]
 800ad1a:	6823      	ldr	r3, [r4, #0]
 800ad1c:	4433      	add	r3, r6
 800ad1e:	6023      	str	r3, [r4, #0]
 800ad20:	2000      	movs	r0, #0
 800ad22:	e7db      	b.n	800acdc <__ssputs_r+0x58>
 800ad24:	462a      	mov	r2, r5
 800ad26:	f000 fac7 	bl	800b2b8 <_realloc_r>
 800ad2a:	4606      	mov	r6, r0
 800ad2c:	2800      	cmp	r0, #0
 800ad2e:	d1e1      	bne.n	800acf4 <__ssputs_r+0x70>
 800ad30:	6921      	ldr	r1, [r4, #16]
 800ad32:	4650      	mov	r0, sl
 800ad34:	f7ff fe8a 	bl	800aa4c <_free_r>
 800ad38:	e7c7      	b.n	800acca <__ssputs_r+0x46>
	...

0800ad3c <_svfiprintf_r>:
 800ad3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad40:	4698      	mov	r8, r3
 800ad42:	898b      	ldrh	r3, [r1, #12]
 800ad44:	061b      	lsls	r3, r3, #24
 800ad46:	b09d      	sub	sp, #116	; 0x74
 800ad48:	4607      	mov	r7, r0
 800ad4a:	460d      	mov	r5, r1
 800ad4c:	4614      	mov	r4, r2
 800ad4e:	d50e      	bpl.n	800ad6e <_svfiprintf_r+0x32>
 800ad50:	690b      	ldr	r3, [r1, #16]
 800ad52:	b963      	cbnz	r3, 800ad6e <_svfiprintf_r+0x32>
 800ad54:	2140      	movs	r1, #64	; 0x40
 800ad56:	f7ff fee5 	bl	800ab24 <_malloc_r>
 800ad5a:	6028      	str	r0, [r5, #0]
 800ad5c:	6128      	str	r0, [r5, #16]
 800ad5e:	b920      	cbnz	r0, 800ad6a <_svfiprintf_r+0x2e>
 800ad60:	230c      	movs	r3, #12
 800ad62:	603b      	str	r3, [r7, #0]
 800ad64:	f04f 30ff 	mov.w	r0, #4294967295
 800ad68:	e0d1      	b.n	800af0e <_svfiprintf_r+0x1d2>
 800ad6a:	2340      	movs	r3, #64	; 0x40
 800ad6c:	616b      	str	r3, [r5, #20]
 800ad6e:	2300      	movs	r3, #0
 800ad70:	9309      	str	r3, [sp, #36]	; 0x24
 800ad72:	2320      	movs	r3, #32
 800ad74:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ad78:	f8cd 800c 	str.w	r8, [sp, #12]
 800ad7c:	2330      	movs	r3, #48	; 0x30
 800ad7e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800af28 <_svfiprintf_r+0x1ec>
 800ad82:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ad86:	f04f 0901 	mov.w	r9, #1
 800ad8a:	4623      	mov	r3, r4
 800ad8c:	469a      	mov	sl, r3
 800ad8e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ad92:	b10a      	cbz	r2, 800ad98 <_svfiprintf_r+0x5c>
 800ad94:	2a25      	cmp	r2, #37	; 0x25
 800ad96:	d1f9      	bne.n	800ad8c <_svfiprintf_r+0x50>
 800ad98:	ebba 0b04 	subs.w	fp, sl, r4
 800ad9c:	d00b      	beq.n	800adb6 <_svfiprintf_r+0x7a>
 800ad9e:	465b      	mov	r3, fp
 800ada0:	4622      	mov	r2, r4
 800ada2:	4629      	mov	r1, r5
 800ada4:	4638      	mov	r0, r7
 800ada6:	f7ff ff6d 	bl	800ac84 <__ssputs_r>
 800adaa:	3001      	adds	r0, #1
 800adac:	f000 80aa 	beq.w	800af04 <_svfiprintf_r+0x1c8>
 800adb0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800adb2:	445a      	add	r2, fp
 800adb4:	9209      	str	r2, [sp, #36]	; 0x24
 800adb6:	f89a 3000 	ldrb.w	r3, [sl]
 800adba:	2b00      	cmp	r3, #0
 800adbc:	f000 80a2 	beq.w	800af04 <_svfiprintf_r+0x1c8>
 800adc0:	2300      	movs	r3, #0
 800adc2:	f04f 32ff 	mov.w	r2, #4294967295
 800adc6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800adca:	f10a 0a01 	add.w	sl, sl, #1
 800adce:	9304      	str	r3, [sp, #16]
 800add0:	9307      	str	r3, [sp, #28]
 800add2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800add6:	931a      	str	r3, [sp, #104]	; 0x68
 800add8:	4654      	mov	r4, sl
 800adda:	2205      	movs	r2, #5
 800addc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ade0:	4851      	ldr	r0, [pc, #324]	; (800af28 <_svfiprintf_r+0x1ec>)
 800ade2:	f7f5 f9fd 	bl	80001e0 <memchr>
 800ade6:	9a04      	ldr	r2, [sp, #16]
 800ade8:	b9d8      	cbnz	r0, 800ae22 <_svfiprintf_r+0xe6>
 800adea:	06d0      	lsls	r0, r2, #27
 800adec:	bf44      	itt	mi
 800adee:	2320      	movmi	r3, #32
 800adf0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800adf4:	0711      	lsls	r1, r2, #28
 800adf6:	bf44      	itt	mi
 800adf8:	232b      	movmi	r3, #43	; 0x2b
 800adfa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800adfe:	f89a 3000 	ldrb.w	r3, [sl]
 800ae02:	2b2a      	cmp	r3, #42	; 0x2a
 800ae04:	d015      	beq.n	800ae32 <_svfiprintf_r+0xf6>
 800ae06:	9a07      	ldr	r2, [sp, #28]
 800ae08:	4654      	mov	r4, sl
 800ae0a:	2000      	movs	r0, #0
 800ae0c:	f04f 0c0a 	mov.w	ip, #10
 800ae10:	4621      	mov	r1, r4
 800ae12:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ae16:	3b30      	subs	r3, #48	; 0x30
 800ae18:	2b09      	cmp	r3, #9
 800ae1a:	d94e      	bls.n	800aeba <_svfiprintf_r+0x17e>
 800ae1c:	b1b0      	cbz	r0, 800ae4c <_svfiprintf_r+0x110>
 800ae1e:	9207      	str	r2, [sp, #28]
 800ae20:	e014      	b.n	800ae4c <_svfiprintf_r+0x110>
 800ae22:	eba0 0308 	sub.w	r3, r0, r8
 800ae26:	fa09 f303 	lsl.w	r3, r9, r3
 800ae2a:	4313      	orrs	r3, r2
 800ae2c:	9304      	str	r3, [sp, #16]
 800ae2e:	46a2      	mov	sl, r4
 800ae30:	e7d2      	b.n	800add8 <_svfiprintf_r+0x9c>
 800ae32:	9b03      	ldr	r3, [sp, #12]
 800ae34:	1d19      	adds	r1, r3, #4
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	9103      	str	r1, [sp, #12]
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	bfbb      	ittet	lt
 800ae3e:	425b      	neglt	r3, r3
 800ae40:	f042 0202 	orrlt.w	r2, r2, #2
 800ae44:	9307      	strge	r3, [sp, #28]
 800ae46:	9307      	strlt	r3, [sp, #28]
 800ae48:	bfb8      	it	lt
 800ae4a:	9204      	strlt	r2, [sp, #16]
 800ae4c:	7823      	ldrb	r3, [r4, #0]
 800ae4e:	2b2e      	cmp	r3, #46	; 0x2e
 800ae50:	d10c      	bne.n	800ae6c <_svfiprintf_r+0x130>
 800ae52:	7863      	ldrb	r3, [r4, #1]
 800ae54:	2b2a      	cmp	r3, #42	; 0x2a
 800ae56:	d135      	bne.n	800aec4 <_svfiprintf_r+0x188>
 800ae58:	9b03      	ldr	r3, [sp, #12]
 800ae5a:	1d1a      	adds	r2, r3, #4
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	9203      	str	r2, [sp, #12]
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	bfb8      	it	lt
 800ae64:	f04f 33ff 	movlt.w	r3, #4294967295
 800ae68:	3402      	adds	r4, #2
 800ae6a:	9305      	str	r3, [sp, #20]
 800ae6c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800af38 <_svfiprintf_r+0x1fc>
 800ae70:	7821      	ldrb	r1, [r4, #0]
 800ae72:	2203      	movs	r2, #3
 800ae74:	4650      	mov	r0, sl
 800ae76:	f7f5 f9b3 	bl	80001e0 <memchr>
 800ae7a:	b140      	cbz	r0, 800ae8e <_svfiprintf_r+0x152>
 800ae7c:	2340      	movs	r3, #64	; 0x40
 800ae7e:	eba0 000a 	sub.w	r0, r0, sl
 800ae82:	fa03 f000 	lsl.w	r0, r3, r0
 800ae86:	9b04      	ldr	r3, [sp, #16]
 800ae88:	4303      	orrs	r3, r0
 800ae8a:	3401      	adds	r4, #1
 800ae8c:	9304      	str	r3, [sp, #16]
 800ae8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae92:	4826      	ldr	r0, [pc, #152]	; (800af2c <_svfiprintf_r+0x1f0>)
 800ae94:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ae98:	2206      	movs	r2, #6
 800ae9a:	f7f5 f9a1 	bl	80001e0 <memchr>
 800ae9e:	2800      	cmp	r0, #0
 800aea0:	d038      	beq.n	800af14 <_svfiprintf_r+0x1d8>
 800aea2:	4b23      	ldr	r3, [pc, #140]	; (800af30 <_svfiprintf_r+0x1f4>)
 800aea4:	bb1b      	cbnz	r3, 800aeee <_svfiprintf_r+0x1b2>
 800aea6:	9b03      	ldr	r3, [sp, #12]
 800aea8:	3307      	adds	r3, #7
 800aeaa:	f023 0307 	bic.w	r3, r3, #7
 800aeae:	3308      	adds	r3, #8
 800aeb0:	9303      	str	r3, [sp, #12]
 800aeb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aeb4:	4433      	add	r3, r6
 800aeb6:	9309      	str	r3, [sp, #36]	; 0x24
 800aeb8:	e767      	b.n	800ad8a <_svfiprintf_r+0x4e>
 800aeba:	fb0c 3202 	mla	r2, ip, r2, r3
 800aebe:	460c      	mov	r4, r1
 800aec0:	2001      	movs	r0, #1
 800aec2:	e7a5      	b.n	800ae10 <_svfiprintf_r+0xd4>
 800aec4:	2300      	movs	r3, #0
 800aec6:	3401      	adds	r4, #1
 800aec8:	9305      	str	r3, [sp, #20]
 800aeca:	4619      	mov	r1, r3
 800aecc:	f04f 0c0a 	mov.w	ip, #10
 800aed0:	4620      	mov	r0, r4
 800aed2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aed6:	3a30      	subs	r2, #48	; 0x30
 800aed8:	2a09      	cmp	r2, #9
 800aeda:	d903      	bls.n	800aee4 <_svfiprintf_r+0x1a8>
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d0c5      	beq.n	800ae6c <_svfiprintf_r+0x130>
 800aee0:	9105      	str	r1, [sp, #20]
 800aee2:	e7c3      	b.n	800ae6c <_svfiprintf_r+0x130>
 800aee4:	fb0c 2101 	mla	r1, ip, r1, r2
 800aee8:	4604      	mov	r4, r0
 800aeea:	2301      	movs	r3, #1
 800aeec:	e7f0      	b.n	800aed0 <_svfiprintf_r+0x194>
 800aeee:	ab03      	add	r3, sp, #12
 800aef0:	9300      	str	r3, [sp, #0]
 800aef2:	462a      	mov	r2, r5
 800aef4:	4b0f      	ldr	r3, [pc, #60]	; (800af34 <_svfiprintf_r+0x1f8>)
 800aef6:	a904      	add	r1, sp, #16
 800aef8:	4638      	mov	r0, r7
 800aefa:	f3af 8000 	nop.w
 800aefe:	1c42      	adds	r2, r0, #1
 800af00:	4606      	mov	r6, r0
 800af02:	d1d6      	bne.n	800aeb2 <_svfiprintf_r+0x176>
 800af04:	89ab      	ldrh	r3, [r5, #12]
 800af06:	065b      	lsls	r3, r3, #25
 800af08:	f53f af2c 	bmi.w	800ad64 <_svfiprintf_r+0x28>
 800af0c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800af0e:	b01d      	add	sp, #116	; 0x74
 800af10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af14:	ab03      	add	r3, sp, #12
 800af16:	9300      	str	r3, [sp, #0]
 800af18:	462a      	mov	r2, r5
 800af1a:	4b06      	ldr	r3, [pc, #24]	; (800af34 <_svfiprintf_r+0x1f8>)
 800af1c:	a904      	add	r1, sp, #16
 800af1e:	4638      	mov	r0, r7
 800af20:	f000 f87a 	bl	800b018 <_printf_i>
 800af24:	e7eb      	b.n	800aefe <_svfiprintf_r+0x1c2>
 800af26:	bf00      	nop
 800af28:	0800b454 	.word	0x0800b454
 800af2c:	0800b45e 	.word	0x0800b45e
 800af30:	00000000 	.word	0x00000000
 800af34:	0800ac85 	.word	0x0800ac85
 800af38:	0800b45a 	.word	0x0800b45a

0800af3c <_printf_common>:
 800af3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af40:	4616      	mov	r6, r2
 800af42:	4699      	mov	r9, r3
 800af44:	688a      	ldr	r2, [r1, #8]
 800af46:	690b      	ldr	r3, [r1, #16]
 800af48:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800af4c:	4293      	cmp	r3, r2
 800af4e:	bfb8      	it	lt
 800af50:	4613      	movlt	r3, r2
 800af52:	6033      	str	r3, [r6, #0]
 800af54:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800af58:	4607      	mov	r7, r0
 800af5a:	460c      	mov	r4, r1
 800af5c:	b10a      	cbz	r2, 800af62 <_printf_common+0x26>
 800af5e:	3301      	adds	r3, #1
 800af60:	6033      	str	r3, [r6, #0]
 800af62:	6823      	ldr	r3, [r4, #0]
 800af64:	0699      	lsls	r1, r3, #26
 800af66:	bf42      	ittt	mi
 800af68:	6833      	ldrmi	r3, [r6, #0]
 800af6a:	3302      	addmi	r3, #2
 800af6c:	6033      	strmi	r3, [r6, #0]
 800af6e:	6825      	ldr	r5, [r4, #0]
 800af70:	f015 0506 	ands.w	r5, r5, #6
 800af74:	d106      	bne.n	800af84 <_printf_common+0x48>
 800af76:	f104 0a19 	add.w	sl, r4, #25
 800af7a:	68e3      	ldr	r3, [r4, #12]
 800af7c:	6832      	ldr	r2, [r6, #0]
 800af7e:	1a9b      	subs	r3, r3, r2
 800af80:	42ab      	cmp	r3, r5
 800af82:	dc26      	bgt.n	800afd2 <_printf_common+0x96>
 800af84:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800af88:	1e13      	subs	r3, r2, #0
 800af8a:	6822      	ldr	r2, [r4, #0]
 800af8c:	bf18      	it	ne
 800af8e:	2301      	movne	r3, #1
 800af90:	0692      	lsls	r2, r2, #26
 800af92:	d42b      	bmi.n	800afec <_printf_common+0xb0>
 800af94:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800af98:	4649      	mov	r1, r9
 800af9a:	4638      	mov	r0, r7
 800af9c:	47c0      	blx	r8
 800af9e:	3001      	adds	r0, #1
 800afa0:	d01e      	beq.n	800afe0 <_printf_common+0xa4>
 800afa2:	6823      	ldr	r3, [r4, #0]
 800afa4:	68e5      	ldr	r5, [r4, #12]
 800afa6:	6832      	ldr	r2, [r6, #0]
 800afa8:	f003 0306 	and.w	r3, r3, #6
 800afac:	2b04      	cmp	r3, #4
 800afae:	bf08      	it	eq
 800afb0:	1aad      	subeq	r5, r5, r2
 800afb2:	68a3      	ldr	r3, [r4, #8]
 800afb4:	6922      	ldr	r2, [r4, #16]
 800afb6:	bf0c      	ite	eq
 800afb8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800afbc:	2500      	movne	r5, #0
 800afbe:	4293      	cmp	r3, r2
 800afc0:	bfc4      	itt	gt
 800afc2:	1a9b      	subgt	r3, r3, r2
 800afc4:	18ed      	addgt	r5, r5, r3
 800afc6:	2600      	movs	r6, #0
 800afc8:	341a      	adds	r4, #26
 800afca:	42b5      	cmp	r5, r6
 800afcc:	d11a      	bne.n	800b004 <_printf_common+0xc8>
 800afce:	2000      	movs	r0, #0
 800afd0:	e008      	b.n	800afe4 <_printf_common+0xa8>
 800afd2:	2301      	movs	r3, #1
 800afd4:	4652      	mov	r2, sl
 800afd6:	4649      	mov	r1, r9
 800afd8:	4638      	mov	r0, r7
 800afda:	47c0      	blx	r8
 800afdc:	3001      	adds	r0, #1
 800afde:	d103      	bne.n	800afe8 <_printf_common+0xac>
 800afe0:	f04f 30ff 	mov.w	r0, #4294967295
 800afe4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800afe8:	3501      	adds	r5, #1
 800afea:	e7c6      	b.n	800af7a <_printf_common+0x3e>
 800afec:	18e1      	adds	r1, r4, r3
 800afee:	1c5a      	adds	r2, r3, #1
 800aff0:	2030      	movs	r0, #48	; 0x30
 800aff2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800aff6:	4422      	add	r2, r4
 800aff8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800affc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b000:	3302      	adds	r3, #2
 800b002:	e7c7      	b.n	800af94 <_printf_common+0x58>
 800b004:	2301      	movs	r3, #1
 800b006:	4622      	mov	r2, r4
 800b008:	4649      	mov	r1, r9
 800b00a:	4638      	mov	r0, r7
 800b00c:	47c0      	blx	r8
 800b00e:	3001      	adds	r0, #1
 800b010:	d0e6      	beq.n	800afe0 <_printf_common+0xa4>
 800b012:	3601      	adds	r6, #1
 800b014:	e7d9      	b.n	800afca <_printf_common+0x8e>
	...

0800b018 <_printf_i>:
 800b018:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b01c:	7e0f      	ldrb	r7, [r1, #24]
 800b01e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b020:	2f78      	cmp	r7, #120	; 0x78
 800b022:	4691      	mov	r9, r2
 800b024:	4680      	mov	r8, r0
 800b026:	460c      	mov	r4, r1
 800b028:	469a      	mov	sl, r3
 800b02a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b02e:	d807      	bhi.n	800b040 <_printf_i+0x28>
 800b030:	2f62      	cmp	r7, #98	; 0x62
 800b032:	d80a      	bhi.n	800b04a <_printf_i+0x32>
 800b034:	2f00      	cmp	r7, #0
 800b036:	f000 80d8 	beq.w	800b1ea <_printf_i+0x1d2>
 800b03a:	2f58      	cmp	r7, #88	; 0x58
 800b03c:	f000 80a3 	beq.w	800b186 <_printf_i+0x16e>
 800b040:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b044:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b048:	e03a      	b.n	800b0c0 <_printf_i+0xa8>
 800b04a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b04e:	2b15      	cmp	r3, #21
 800b050:	d8f6      	bhi.n	800b040 <_printf_i+0x28>
 800b052:	a101      	add	r1, pc, #4	; (adr r1, 800b058 <_printf_i+0x40>)
 800b054:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b058:	0800b0b1 	.word	0x0800b0b1
 800b05c:	0800b0c5 	.word	0x0800b0c5
 800b060:	0800b041 	.word	0x0800b041
 800b064:	0800b041 	.word	0x0800b041
 800b068:	0800b041 	.word	0x0800b041
 800b06c:	0800b041 	.word	0x0800b041
 800b070:	0800b0c5 	.word	0x0800b0c5
 800b074:	0800b041 	.word	0x0800b041
 800b078:	0800b041 	.word	0x0800b041
 800b07c:	0800b041 	.word	0x0800b041
 800b080:	0800b041 	.word	0x0800b041
 800b084:	0800b1d1 	.word	0x0800b1d1
 800b088:	0800b0f5 	.word	0x0800b0f5
 800b08c:	0800b1b3 	.word	0x0800b1b3
 800b090:	0800b041 	.word	0x0800b041
 800b094:	0800b041 	.word	0x0800b041
 800b098:	0800b1f3 	.word	0x0800b1f3
 800b09c:	0800b041 	.word	0x0800b041
 800b0a0:	0800b0f5 	.word	0x0800b0f5
 800b0a4:	0800b041 	.word	0x0800b041
 800b0a8:	0800b041 	.word	0x0800b041
 800b0ac:	0800b1bb 	.word	0x0800b1bb
 800b0b0:	682b      	ldr	r3, [r5, #0]
 800b0b2:	1d1a      	adds	r2, r3, #4
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	602a      	str	r2, [r5, #0]
 800b0b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b0bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b0c0:	2301      	movs	r3, #1
 800b0c2:	e0a3      	b.n	800b20c <_printf_i+0x1f4>
 800b0c4:	6820      	ldr	r0, [r4, #0]
 800b0c6:	6829      	ldr	r1, [r5, #0]
 800b0c8:	0606      	lsls	r6, r0, #24
 800b0ca:	f101 0304 	add.w	r3, r1, #4
 800b0ce:	d50a      	bpl.n	800b0e6 <_printf_i+0xce>
 800b0d0:	680e      	ldr	r6, [r1, #0]
 800b0d2:	602b      	str	r3, [r5, #0]
 800b0d4:	2e00      	cmp	r6, #0
 800b0d6:	da03      	bge.n	800b0e0 <_printf_i+0xc8>
 800b0d8:	232d      	movs	r3, #45	; 0x2d
 800b0da:	4276      	negs	r6, r6
 800b0dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b0e0:	485e      	ldr	r0, [pc, #376]	; (800b25c <_printf_i+0x244>)
 800b0e2:	230a      	movs	r3, #10
 800b0e4:	e019      	b.n	800b11a <_printf_i+0x102>
 800b0e6:	680e      	ldr	r6, [r1, #0]
 800b0e8:	602b      	str	r3, [r5, #0]
 800b0ea:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b0ee:	bf18      	it	ne
 800b0f0:	b236      	sxthne	r6, r6
 800b0f2:	e7ef      	b.n	800b0d4 <_printf_i+0xbc>
 800b0f4:	682b      	ldr	r3, [r5, #0]
 800b0f6:	6820      	ldr	r0, [r4, #0]
 800b0f8:	1d19      	adds	r1, r3, #4
 800b0fa:	6029      	str	r1, [r5, #0]
 800b0fc:	0601      	lsls	r1, r0, #24
 800b0fe:	d501      	bpl.n	800b104 <_printf_i+0xec>
 800b100:	681e      	ldr	r6, [r3, #0]
 800b102:	e002      	b.n	800b10a <_printf_i+0xf2>
 800b104:	0646      	lsls	r6, r0, #25
 800b106:	d5fb      	bpl.n	800b100 <_printf_i+0xe8>
 800b108:	881e      	ldrh	r6, [r3, #0]
 800b10a:	4854      	ldr	r0, [pc, #336]	; (800b25c <_printf_i+0x244>)
 800b10c:	2f6f      	cmp	r7, #111	; 0x6f
 800b10e:	bf0c      	ite	eq
 800b110:	2308      	moveq	r3, #8
 800b112:	230a      	movne	r3, #10
 800b114:	2100      	movs	r1, #0
 800b116:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b11a:	6865      	ldr	r5, [r4, #4]
 800b11c:	60a5      	str	r5, [r4, #8]
 800b11e:	2d00      	cmp	r5, #0
 800b120:	bfa2      	ittt	ge
 800b122:	6821      	ldrge	r1, [r4, #0]
 800b124:	f021 0104 	bicge.w	r1, r1, #4
 800b128:	6021      	strge	r1, [r4, #0]
 800b12a:	b90e      	cbnz	r6, 800b130 <_printf_i+0x118>
 800b12c:	2d00      	cmp	r5, #0
 800b12e:	d04d      	beq.n	800b1cc <_printf_i+0x1b4>
 800b130:	4615      	mov	r5, r2
 800b132:	fbb6 f1f3 	udiv	r1, r6, r3
 800b136:	fb03 6711 	mls	r7, r3, r1, r6
 800b13a:	5dc7      	ldrb	r7, [r0, r7]
 800b13c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b140:	4637      	mov	r7, r6
 800b142:	42bb      	cmp	r3, r7
 800b144:	460e      	mov	r6, r1
 800b146:	d9f4      	bls.n	800b132 <_printf_i+0x11a>
 800b148:	2b08      	cmp	r3, #8
 800b14a:	d10b      	bne.n	800b164 <_printf_i+0x14c>
 800b14c:	6823      	ldr	r3, [r4, #0]
 800b14e:	07de      	lsls	r6, r3, #31
 800b150:	d508      	bpl.n	800b164 <_printf_i+0x14c>
 800b152:	6923      	ldr	r3, [r4, #16]
 800b154:	6861      	ldr	r1, [r4, #4]
 800b156:	4299      	cmp	r1, r3
 800b158:	bfde      	ittt	le
 800b15a:	2330      	movle	r3, #48	; 0x30
 800b15c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b160:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b164:	1b52      	subs	r2, r2, r5
 800b166:	6122      	str	r2, [r4, #16]
 800b168:	f8cd a000 	str.w	sl, [sp]
 800b16c:	464b      	mov	r3, r9
 800b16e:	aa03      	add	r2, sp, #12
 800b170:	4621      	mov	r1, r4
 800b172:	4640      	mov	r0, r8
 800b174:	f7ff fee2 	bl	800af3c <_printf_common>
 800b178:	3001      	adds	r0, #1
 800b17a:	d14c      	bne.n	800b216 <_printf_i+0x1fe>
 800b17c:	f04f 30ff 	mov.w	r0, #4294967295
 800b180:	b004      	add	sp, #16
 800b182:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b186:	4835      	ldr	r0, [pc, #212]	; (800b25c <_printf_i+0x244>)
 800b188:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800b18c:	6829      	ldr	r1, [r5, #0]
 800b18e:	6823      	ldr	r3, [r4, #0]
 800b190:	f851 6b04 	ldr.w	r6, [r1], #4
 800b194:	6029      	str	r1, [r5, #0]
 800b196:	061d      	lsls	r5, r3, #24
 800b198:	d514      	bpl.n	800b1c4 <_printf_i+0x1ac>
 800b19a:	07df      	lsls	r7, r3, #31
 800b19c:	bf44      	itt	mi
 800b19e:	f043 0320 	orrmi.w	r3, r3, #32
 800b1a2:	6023      	strmi	r3, [r4, #0]
 800b1a4:	b91e      	cbnz	r6, 800b1ae <_printf_i+0x196>
 800b1a6:	6823      	ldr	r3, [r4, #0]
 800b1a8:	f023 0320 	bic.w	r3, r3, #32
 800b1ac:	6023      	str	r3, [r4, #0]
 800b1ae:	2310      	movs	r3, #16
 800b1b0:	e7b0      	b.n	800b114 <_printf_i+0xfc>
 800b1b2:	6823      	ldr	r3, [r4, #0]
 800b1b4:	f043 0320 	orr.w	r3, r3, #32
 800b1b8:	6023      	str	r3, [r4, #0]
 800b1ba:	2378      	movs	r3, #120	; 0x78
 800b1bc:	4828      	ldr	r0, [pc, #160]	; (800b260 <_printf_i+0x248>)
 800b1be:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b1c2:	e7e3      	b.n	800b18c <_printf_i+0x174>
 800b1c4:	0659      	lsls	r1, r3, #25
 800b1c6:	bf48      	it	mi
 800b1c8:	b2b6      	uxthmi	r6, r6
 800b1ca:	e7e6      	b.n	800b19a <_printf_i+0x182>
 800b1cc:	4615      	mov	r5, r2
 800b1ce:	e7bb      	b.n	800b148 <_printf_i+0x130>
 800b1d0:	682b      	ldr	r3, [r5, #0]
 800b1d2:	6826      	ldr	r6, [r4, #0]
 800b1d4:	6961      	ldr	r1, [r4, #20]
 800b1d6:	1d18      	adds	r0, r3, #4
 800b1d8:	6028      	str	r0, [r5, #0]
 800b1da:	0635      	lsls	r5, r6, #24
 800b1dc:	681b      	ldr	r3, [r3, #0]
 800b1de:	d501      	bpl.n	800b1e4 <_printf_i+0x1cc>
 800b1e0:	6019      	str	r1, [r3, #0]
 800b1e2:	e002      	b.n	800b1ea <_printf_i+0x1d2>
 800b1e4:	0670      	lsls	r0, r6, #25
 800b1e6:	d5fb      	bpl.n	800b1e0 <_printf_i+0x1c8>
 800b1e8:	8019      	strh	r1, [r3, #0]
 800b1ea:	2300      	movs	r3, #0
 800b1ec:	6123      	str	r3, [r4, #16]
 800b1ee:	4615      	mov	r5, r2
 800b1f0:	e7ba      	b.n	800b168 <_printf_i+0x150>
 800b1f2:	682b      	ldr	r3, [r5, #0]
 800b1f4:	1d1a      	adds	r2, r3, #4
 800b1f6:	602a      	str	r2, [r5, #0]
 800b1f8:	681d      	ldr	r5, [r3, #0]
 800b1fa:	6862      	ldr	r2, [r4, #4]
 800b1fc:	2100      	movs	r1, #0
 800b1fe:	4628      	mov	r0, r5
 800b200:	f7f4 ffee 	bl	80001e0 <memchr>
 800b204:	b108      	cbz	r0, 800b20a <_printf_i+0x1f2>
 800b206:	1b40      	subs	r0, r0, r5
 800b208:	6060      	str	r0, [r4, #4]
 800b20a:	6863      	ldr	r3, [r4, #4]
 800b20c:	6123      	str	r3, [r4, #16]
 800b20e:	2300      	movs	r3, #0
 800b210:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b214:	e7a8      	b.n	800b168 <_printf_i+0x150>
 800b216:	6923      	ldr	r3, [r4, #16]
 800b218:	462a      	mov	r2, r5
 800b21a:	4649      	mov	r1, r9
 800b21c:	4640      	mov	r0, r8
 800b21e:	47d0      	blx	sl
 800b220:	3001      	adds	r0, #1
 800b222:	d0ab      	beq.n	800b17c <_printf_i+0x164>
 800b224:	6823      	ldr	r3, [r4, #0]
 800b226:	079b      	lsls	r3, r3, #30
 800b228:	d413      	bmi.n	800b252 <_printf_i+0x23a>
 800b22a:	68e0      	ldr	r0, [r4, #12]
 800b22c:	9b03      	ldr	r3, [sp, #12]
 800b22e:	4298      	cmp	r0, r3
 800b230:	bfb8      	it	lt
 800b232:	4618      	movlt	r0, r3
 800b234:	e7a4      	b.n	800b180 <_printf_i+0x168>
 800b236:	2301      	movs	r3, #1
 800b238:	4632      	mov	r2, r6
 800b23a:	4649      	mov	r1, r9
 800b23c:	4640      	mov	r0, r8
 800b23e:	47d0      	blx	sl
 800b240:	3001      	adds	r0, #1
 800b242:	d09b      	beq.n	800b17c <_printf_i+0x164>
 800b244:	3501      	adds	r5, #1
 800b246:	68e3      	ldr	r3, [r4, #12]
 800b248:	9903      	ldr	r1, [sp, #12]
 800b24a:	1a5b      	subs	r3, r3, r1
 800b24c:	42ab      	cmp	r3, r5
 800b24e:	dcf2      	bgt.n	800b236 <_printf_i+0x21e>
 800b250:	e7eb      	b.n	800b22a <_printf_i+0x212>
 800b252:	2500      	movs	r5, #0
 800b254:	f104 0619 	add.w	r6, r4, #25
 800b258:	e7f5      	b.n	800b246 <_printf_i+0x22e>
 800b25a:	bf00      	nop
 800b25c:	0800b465 	.word	0x0800b465
 800b260:	0800b476 	.word	0x0800b476

0800b264 <__retarget_lock_acquire_recursive>:
 800b264:	4770      	bx	lr

0800b266 <__retarget_lock_release_recursive>:
 800b266:	4770      	bx	lr

0800b268 <memcpy>:
 800b268:	440a      	add	r2, r1
 800b26a:	4291      	cmp	r1, r2
 800b26c:	f100 33ff 	add.w	r3, r0, #4294967295
 800b270:	d100      	bne.n	800b274 <memcpy+0xc>
 800b272:	4770      	bx	lr
 800b274:	b510      	push	{r4, lr}
 800b276:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b27a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b27e:	4291      	cmp	r1, r2
 800b280:	d1f9      	bne.n	800b276 <memcpy+0xe>
 800b282:	bd10      	pop	{r4, pc}

0800b284 <memmove>:
 800b284:	4288      	cmp	r0, r1
 800b286:	b510      	push	{r4, lr}
 800b288:	eb01 0402 	add.w	r4, r1, r2
 800b28c:	d902      	bls.n	800b294 <memmove+0x10>
 800b28e:	4284      	cmp	r4, r0
 800b290:	4623      	mov	r3, r4
 800b292:	d807      	bhi.n	800b2a4 <memmove+0x20>
 800b294:	1e43      	subs	r3, r0, #1
 800b296:	42a1      	cmp	r1, r4
 800b298:	d008      	beq.n	800b2ac <memmove+0x28>
 800b29a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b29e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b2a2:	e7f8      	b.n	800b296 <memmove+0x12>
 800b2a4:	4402      	add	r2, r0
 800b2a6:	4601      	mov	r1, r0
 800b2a8:	428a      	cmp	r2, r1
 800b2aa:	d100      	bne.n	800b2ae <memmove+0x2a>
 800b2ac:	bd10      	pop	{r4, pc}
 800b2ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b2b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b2b6:	e7f7      	b.n	800b2a8 <memmove+0x24>

0800b2b8 <_realloc_r>:
 800b2b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b2bc:	4680      	mov	r8, r0
 800b2be:	4614      	mov	r4, r2
 800b2c0:	460e      	mov	r6, r1
 800b2c2:	b921      	cbnz	r1, 800b2ce <_realloc_r+0x16>
 800b2c4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b2c8:	4611      	mov	r1, r2
 800b2ca:	f7ff bc2b 	b.w	800ab24 <_malloc_r>
 800b2ce:	b92a      	cbnz	r2, 800b2dc <_realloc_r+0x24>
 800b2d0:	f7ff fbbc 	bl	800aa4c <_free_r>
 800b2d4:	4625      	mov	r5, r4
 800b2d6:	4628      	mov	r0, r5
 800b2d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b2dc:	f000 f81b 	bl	800b316 <_malloc_usable_size_r>
 800b2e0:	4284      	cmp	r4, r0
 800b2e2:	4607      	mov	r7, r0
 800b2e4:	d802      	bhi.n	800b2ec <_realloc_r+0x34>
 800b2e6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b2ea:	d812      	bhi.n	800b312 <_realloc_r+0x5a>
 800b2ec:	4621      	mov	r1, r4
 800b2ee:	4640      	mov	r0, r8
 800b2f0:	f7ff fc18 	bl	800ab24 <_malloc_r>
 800b2f4:	4605      	mov	r5, r0
 800b2f6:	2800      	cmp	r0, #0
 800b2f8:	d0ed      	beq.n	800b2d6 <_realloc_r+0x1e>
 800b2fa:	42bc      	cmp	r4, r7
 800b2fc:	4622      	mov	r2, r4
 800b2fe:	4631      	mov	r1, r6
 800b300:	bf28      	it	cs
 800b302:	463a      	movcs	r2, r7
 800b304:	f7ff ffb0 	bl	800b268 <memcpy>
 800b308:	4631      	mov	r1, r6
 800b30a:	4640      	mov	r0, r8
 800b30c:	f7ff fb9e 	bl	800aa4c <_free_r>
 800b310:	e7e1      	b.n	800b2d6 <_realloc_r+0x1e>
 800b312:	4635      	mov	r5, r6
 800b314:	e7df      	b.n	800b2d6 <_realloc_r+0x1e>

0800b316 <_malloc_usable_size_r>:
 800b316:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b31a:	1f18      	subs	r0, r3, #4
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	bfbc      	itt	lt
 800b320:	580b      	ldrlt	r3, [r1, r0]
 800b322:	18c0      	addlt	r0, r0, r3
 800b324:	4770      	bx	lr
	...

0800b328 <_init>:
 800b328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b32a:	bf00      	nop
 800b32c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b32e:	bc08      	pop	{r3}
 800b330:	469e      	mov	lr, r3
 800b332:	4770      	bx	lr

0800b334 <_fini>:
 800b334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b336:	bf00      	nop
 800b338:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b33a:	bc08      	pop	{r3}
 800b33c:	469e      	mov	lr, r3
 800b33e:	4770      	bx	lr
