<!DOCTYPE html>
<html data-color-mode="light" data-dark-theme="dark" data-light-theme="light" lang="zh-CN">
<head>
    <meta content="text/html; charset=utf-8" http-equiv="content-type" />
    <meta name="viewport" content="width=device-width,initial-scale=1.0">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <link href='https://mirrors.sustech.edu.cn/cdnjs/ajax/libs/Primer/21.0.7/primer.css' rel='stylesheet' />
    
    <link rel="icon" href="https://avatars.githubusercontent.com/u/116006682?v=4"><script>
        let theme = localStorage.getItem("meek_theme") || "light";
        document.documentElement.setAttribute("data-color-mode", theme);
    </script>
<meta name="description" content="1.Verilog 与电路的关系

Verilog 是一种硬件描述语言（HDL, Hardware Description Language）。">
<meta property="og:title" content="verilog语法与wire&reg">
<meta property="og:description" content="1.Verilog 与电路的关系

Verilog 是一种硬件描述语言（HDL, Hardware Description Language）。">
<meta property="og:type" content="article">
<meta property="og:url" content="https://emo-ocean.github.io/post/verilog-yu-fa-yu-wire%26reg.html">
<meta property="og:image" content="https://avatars.githubusercontent.com/u/116006682?v=4">
<title>verilog语法与wire&reg</title>
<link href="//unpkg.com/@wooorm/starry-night@2.1.1/style/both.css" rel="stylesheet" />


</head>
<style>
body{box-sizing: border-box;min-width: 200px;max-width: 900px;margin: 20px auto;padding: 45px;font-size: 16px;font-family: sans-serif;line-height: 1.25;}
#header{display:flex;padding-bottom:8px;border-bottom: 1px solid var(--borderColor-muted, var(--color-border-muted));margin-bottom: 16px;}
#footer {margin-top:64px; text-align: center;font-size: small;}

</style>

<style>
.postTitle{margin: auto 0;font-size:40px;font-weight:bold;}
.title-right{display:flex;margin:auto 0 0 auto;}
.title-right .circle{padding: 14px 16px;margin-right:8px;}
#postBody{border-bottom: 1px solid var(--color-border-default);padding-bottom:36px;}
#postBody hr{height:2px;}
#cmButton{height:48px;margin-top:48px;}
#comments{margin-top:64px;}
.g-emoji{font-size:24px;}
@media (max-width: 600px) {
    body {padding: 8px;}
    .postTitle{font-size:24px;}
}
.copy-feedback {
    display: none;
    position: absolute;
    top: 10px;
    right: 50px;
    color: var(--color-fg-on-emphasis);
    background-color: var(--color-fg-muted);
    border-radius: 3px;
    padding: 5px 8px;
    font-size: 12px;
}
</style>




<body>
    <div id="header">
<h1 class="postTitle">verilog语法与wire&reg</h1>
<div class="title-right">
    <a href="https://emo-ocean.github.io" id="buttonHome" class="btn btn-invisible circle" title="首页">
        <svg class="octicon" width="16" height="16">
            <path id="pathHome" fill-rule="evenodd"></path>
        </svg>
    </a>
    
    <a href="https://github.com/emo-ocean/emo-ocean.github.io/issues/7" target="_blank" class="btn btn-invisible circle" title="Issue">
        <svg class="octicon" width="16" height="16">
            <path id="pathIssue" fill-rule="evenodd"></path>
        </svg>
    </a>
    

    <a class="btn btn-invisible circle" onclick="modeSwitch();" title="切换主题">
        <svg class="octicon" width="16" height="16" >
            <path id="themeSwitch" fill-rule="evenodd"></path>
        </svg>
    </a>

</div>
</div>
    <div id="content">
<div class="markdown-body" id="postBody"><p>1.Verilog 与电路的关系</p>
<p>Verilog 是一种硬件描述语言（HDL, Hardware Description Language）。与 C、Java 这样的软件语言不同，Verilog 并不是用来写“执行步骤”的程序，而是用来描述“电路结构和行为”。</p>
<p>当我们写 C 语言时，计算机会从第一行执行到最后一行，语句是顺序执行的；而 Verilog 描述的电路是并行运行的。所有电路在同一时间都在工作，就像现实世界里的电路板一样。例如：</p>
<div class="highlight highlight-source-verilog"><pre class="notranslate"><span class="pl-k">assign</span> y <span class="pl-k">=</span> a <span class="pl-k">&amp;</span> b;    <span class="pl-c"><span class="pl-c">//</span>assign的含义是组合逻辑中的连续赋值</span></pre></div>
<p>这行代码在 C 语言里好像是“执行一次逻辑与运算，然后把结果给 y”。但在 Verilog 里，它表示一个与门电路，一旦 a 或 b 改变，y 就会自动随之改变。学习 Verilog 时，最重要的第一点就是要把代码和硬件电路建立联系，不要把它当成普通的程序语言。</p>
<p>2.模块与信号</p>
<p>Verilog 的最小单位是模块（module），它就像电路中的一个芯片，有输入端口、输出端口。</p>
<p>这里用一个与门模块示例来进行说明：</p>
<div class="highlight highlight-source-verilog"><pre class="notranslate"><span class="pl-k">module</span> <span class="pl-en">and_gate</span>(
    <span class="pl-k">input</span> <span class="pl-k">wire</span> a,
    <span class="pl-k">input</span> <span class="pl-k">wire</span> b,
    <span class="pl-k">output</span> <span class="pl-k">wire</span> y
);
    <span class="pl-k">assign</span> y <span class="pl-k">=</span> a <span class="pl-k">&amp;</span> b;
<span class="pl-k">endmodule</span></pre></div>
<p>模块始于module，在endmodule处结束，input对应的a和b含义为输入端口，output对应y为输出端口，在声明IO端口后使用assign赋值语句或always语句来实现与门的内部逻辑。</p>
<p>此处的wire和reg指的是信号类型，wire表示电路中的导线，用来连接；reg表示一个寄存器，可以存储数值，但在 Verilog 中，reg 不一定就是物理寄存器，它也可能只是仿真时的变量。但在 always @(posedge clk) 时使用时，才真正对应到触发器。这里后文会加以探讨，再此不过多赘述。</p>
<p>3.赋值方式：阻塞与非阻塞</p>
<p>阻塞赋值 =：在过程块内立刻执行并更新左值；代码按书写顺序一条一条往下走，后面的语句能立刻看到前面刚写入的新值。</p>
<p>非阻塞赋值 &lt;=：右值先被计算并排队，左值的更新延后到本时间点最后统一生效；同一时间点里，无论你在多少地方写了 &lt;=，大家“约好一起换新值”，因此彼此在本时间点的右值计算阶段都只能看到旧值。</p>
<p>可以从如下代码的不同结果来观测二者的差距：<br>
阻塞：</p>
<div class="highlight highlight-source-verilog"><pre class="notranslate"><span class="pl-c"><span class="pl-c">//</span>初值：x=1，y=2</span>
<span class="pl-c1">x</span> <span class="pl-k">=</span> y;      <span class="pl-c"><span class="pl-c">//</span> x 立刻变 2</span>
y <span class="pl-k">=</span> <span class="pl-c1">x</span> <span class="pl-k">+</span> <span class="pl-c1">1</span>;  <span class="pl-c"><span class="pl-c">//</span> 此时 x 已是 2，y 变 3</span>
<span class="pl-c"><span class="pl-c">//</span> 结果：x=2, y=3</span></pre></div>
<p>非阻塞：</p>
<div class="highlight highlight-source-verilog"><pre class="notranslate"><span class="pl-c"><span class="pl-c">//</span>初值：x=1，y=2</span>
<span class="pl-c1">x</span> <span class="pl-k">&lt;=</span> y;      <span class="pl-c"><span class="pl-c">//</span> 记录：x 下一步设为 2，但并不立即赋值</span>
y <span class="pl-k">&lt;=</span> <span class="pl-c1">x</span> <span class="pl-k">+</span> <span class="pl-c1">1</span>;  <span class="pl-c"><span class="pl-c">//</span> 记录：y 下一步设为 1+1=2（x 仍是旧值 1）</span>
             <span class="pl-c"><span class="pl-c">//</span> 本时间点最后统一生效</span>
<span class="pl-c"><span class="pl-c">//</span> 结果：x=2, y=2</span></pre></div>
<p>4.常见语法结构<br>
条件语句</p>
<div class="highlight highlight-source-verilog"><pre class="notranslate"><span class="pl-k">if</span> (sel)
    y <span class="pl-k">=</span> a;
<span class="pl-k">else</span>
    y <span class="pl-k">=</span> b;</pre></div>
<p>case语句</p>
<div class="highlight highlight-source-verilog"><pre class="notranslate"><span class="pl-k">case</span>(op)
    <span class="pl-c1">2'b00</span>: y <span class="pl-k">=</span> a <span class="pl-k">+</span> b;
    <span class="pl-c1">2'b01</span>: y <span class="pl-k">=</span> a <span class="pl-k">-</span> b;
    <span class="pl-c1">2'b10</span>: y <span class="pl-k">=</span> a <span class="pl-k">&amp;</span> b;
    <span class="pl-k">default</span>: y <span class="pl-k">=</span> <span class="pl-c1">0</span>;
<span class="pl-k">endcase</span></pre></div>
<p>循环语句</p>
<div class="highlight highlight-source-verilog"><pre class="notranslate"><span class="pl-k">integer</span> i;
<span class="pl-k">always</span> @(<span class="pl-k">*</span>) <span class="pl-k">begin</span>
    sum <span class="pl-k">=</span> <span class="pl-c1">0</span>;
    <span class="pl-k">for</span> (i<span class="pl-k">=</span><span class="pl-c1">0</span>; i<span class="pl-k">&lt;</span><span class="pl-c1">4</span>; i<span class="pl-k">=</span>i<span class="pl-k">+</span><span class="pl-c1">1</span>)
        sum <span class="pl-k">=</span> sum <span class="pl-k">+</span> data[i];
<span class="pl-k">end</span></pre></div>
<p>参数化</p>
<div class="highlight highlight-source-verilog"><pre class="notranslate"><span class="pl-k">parameter</span> WIDTH <span class="pl-k">=</span> <span class="pl-c1">8</span>;    <span class="pl-c"><span class="pl-c">//</span>这样模块的位宽就可以灵活调整</span>
<span class="pl-k">reg</span> [WIDTH<span class="pl-k">-</span><span class="pl-c1">1</span>:<span class="pl-c1">0</span>] counter;</pre></div>
<p>5.层次化设计及：模块实例化</p>
<p>在实际设计中，一个系统由很多子模块组成，模块可以像“搭积木”一样被嵌套。</p>
<p>示例：两个与门组成一个三输入与门：</p>
<div class="highlight highlight-source-verilog"><pre class="notranslate"><span class="pl-k">module</span> <span class="pl-en">and3</span>(
    <span class="pl-k">input</span> <span class="pl-k">wire</span> a, b, c,
    <span class="pl-k">output</span> <span class="pl-k">wire</span> y
);
    <span class="pl-k">wire</span> t;

    <span class="pl-ent">and_gate</span> <span class="pl-ent">u1</span> (.a(a), .b(b), .y(t));
    <span class="pl-ent">and_gate</span> <span class="pl-ent">u2</span> (.a(t), .b(c), .y(y));
<span class="pl-k">endmodule</span></pre></div>
<p>在该代码之中，and_gate 是之前写好的与门模块，在同一文件或同一根目录下。u1、u2 是将与门and_gate实例化的两个具体电路，实现了 y = t &amp; c = (a &amp; b) &amp; c = a &amp; b &amp; c  的三输入与门设计，涉及的思路就是把模块当作“零件”，实例化就是把零件拼起来。</p>
<p>6.关于wire和reg的讨论</p>
<p>在 Verilog 中，wire 和 reg 是最常见的两种数据类型，它们的使用方式与设计风格紧密相关。wire 表示一根纯粹的“连线”，不能在过程块中赋值，只能通过 assign 语句或模块端口驱动。而 reg 表示一个能够在过程块中存储数值的变量，可以在 always 或 initial 块里赋值。</p>
<p>从建模的角度看，二者并不是绝对对立的。对于同一段组合逻辑，如果我们选择 wire，往往需要写出多条 assign 语句，把不同条件下的结果组合起来；而如果使用 reg，则可以在 always @(*) 块里通过 if-else 或 case 描述逻辑流程。这种写法更接近程序的分支结构，阅读时更直观，尤其当逻辑分支较多时，可读性优于大量 assign 的拼接。</p>
<p>不过，即使使用 reg 在 always 中建模组合逻辑，实质上综合工具仍然会生成纯粹的组合电路，而不是存储单元。换句话说，reg 在这里只是语法上的一种“容器”，帮助我们以过程化的方式组织代码，而不一定对应硬件里的寄存器。为了保持接口一致性或表达设计意图，有时我们甚至会在 always 中得到一个 reg 变量，然后再通过 assign 把它传递给输出端口。</p>
<p>因此，wire 与 reg 的选择更多地影响代码风格而非硬件本质。assign 驱动的 wire 更简洁直接，适合描述简单的逻辑连接；always 驱动的 reg 更便于表达复杂的条件逻辑，能让设计思路更清晰。两者在最终综合出的电路层面往往没有区别，关键在于如何让代码更易读、更易维护。</p>
<p>接下来时四路选择器用两种方式的不同代码实现，4:1 MUX（输入 4 路，选择信号 sel，输出 y）</p>
<p>写法一：wire + assign （结构化风格）</p>
<div class="highlight highlight-source-verilog"><pre class="notranslate"><span class="pl-k">module</span> <span class="pl-en">mux4_assign</span> (
    <span class="pl-k">input</span>  <span class="pl-k">wire</span> [<span class="pl-c1">1</span>:<span class="pl-c1">0</span>] sel,     <span class="pl-c"><span class="pl-c">//</span> 选择信号</span>
    <span class="pl-k">input</span>  <span class="pl-k">wire</span> a, b, c, d,    <span class="pl-c"><span class="pl-c">//</span> 四路输入</span>
    <span class="pl-k">output</span> <span class="pl-k">wire</span> y              <span class="pl-c"><span class="pl-c">//</span> 输出</span>
);
    <span class="pl-k">assign</span> y <span class="pl-k">=</span> (sel <span class="pl-k">==</span> <span class="pl-c1">2'b00</span>) ? a :
               (sel <span class="pl-k">==</span> <span class="pl-c1">2'b01</span>) ? b :
               (sel <span class="pl-k">==</span> <span class="pl-c1">2'b10</span>) ? c :
                                d ;
<span class="pl-k">endmodule</span></pre></div>
<p>特点：逻辑一行写完，简洁明了。</p>
<p>问题：如果分支很多（例如 8:1 MUX 或复杂条件），可读性会迅速下降。</p>
<p>写法二：reg + always （过程化风格）</p>
<div class="highlight highlight-source-verilog"><pre class="notranslate"><span class="pl-k">module</span> <span class="pl-en">mux4_always</span> (
    <span class="pl-k">input</span>  <span class="pl-k">wire</span> [<span class="pl-c1">1</span>:<span class="pl-c1">0</span>] sel,     <span class="pl-c"><span class="pl-c">//</span> 选择信号</span>
    <span class="pl-k">input</span>  <span class="pl-k">wire</span> a, b, c, d,    <span class="pl-c"><span class="pl-c">//</span> 四路输入</span>
    <span class="pl-k">output</span> <span class="pl-k">wire</span> y              <span class="pl-c"><span class="pl-c">//</span> 输出</span>
);
    <span class="pl-k">reg</span> y_reg;

    <span class="pl-k">always</span> @(<span class="pl-k">*</span>) <span class="pl-k">begin</span>
        <span class="pl-k">case</span> (sel)
            <span class="pl-c1">2'b00</span>: y_reg <span class="pl-k">=</span> a;
            <span class="pl-c1">2'b01</span>: y_reg <span class="pl-k">=</span> b;
            <span class="pl-c1">2'b10</span>: y_reg <span class="pl-k">=</span> c;
            <span class="pl-c1">2'b11</span>: y_reg <span class="pl-k">=</span> d;
            <span class="pl-k">default</span>: y_reg <span class="pl-k">=</span> <span class="pl-c1">1'b0</span>; <span class="pl-c"><span class="pl-c">//</span> 保底逻辑</span>
        <span class="pl-k">endcase</span>
    <span class="pl-k">end</span>

    <span class="pl-k">assign</span> y <span class="pl-k">=</span> y_reg; <span class="pl-c"><span class="pl-c">//</span> 输出接口仍用 wire</span>
<span class="pl-k">endmodule</span></pre></div>
<p>特点：逻辑分支清晰，容易扩展，尤其适合多条件判断或复杂组合逻辑。</p>
<p>额外一行：用 assign 把 reg 变量传递给 output，保证输出端口仍是 wire 类型。</p></div>
<div style="font-size:small;margin-top:8px;float:right;"></div>

<button class="btn btn-block" type="button" onclick="openComments()" id="cmButton">评论</button>
<div class="comments" id="comments"></div>

</div>
    <div id="footer"><div id="footer1">Copyright © <span id="copyrightYear"></span> <a href="https://emo-ocean.github.io">Emo-Ocean's Blog</a></div>
<div id="footer2">
    <span id="runday"></span><span>Powered by <a href="https://meekdai.com/Gmeek.html" target="_blank">Gmeek</a></span>
</div>

<script>
var now=new Date();
document.getElementById("copyrightYear").innerHTML=now.getFullYear();

if(""!=""){
    var startSite=new Date("");
    var diff=now.getTime()-startSite.getTime();
    var diffDay=Math.floor(diff/(1000*60*60*24));
    document.getElementById("runday").innerHTML="网站运行"+diffDay+"天"+" • ";
}
</script></div>
</body>
<script>
var IconList={'sun': 'M8 10.5a2.5 2.5 0 100-5 2.5 2.5 0 000 5zM8 12a4 4 0 100-8 4 4 0 000 8zM8 0a.75.75 0 01.75.75v1.5a.75.75 0 01-1.5 0V.75A.75.75 0 018 0zm0 13a.75.75 0 01.75.75v1.5a.75.75 0 01-1.5 0v-1.5A.75.75 0 018 13zM2.343 2.343a.75.75 0 011.061 0l1.06 1.061a.75.75 0 01-1.06 1.06l-1.06-1.06a.75.75 0 010-1.06zm9.193 9.193a.75.75 0 011.06 0l1.061 1.06a.75.75 0 01-1.06 1.061l-1.061-1.06a.75.75 0 010-1.061zM16 8a.75.75 0 01-.75.75h-1.5a.75.75 0 010-1.5h1.5A.75.75 0 0116 8zM3 8a.75.75 0 01-.75.75H.75a.75.75 0 010-1.5h1.5A.75.75 0 013 8zm10.657-5.657a.75.75 0 010 1.061l-1.061 1.06a.75.75 0 11-1.06-1.06l1.06-1.06a.75.75 0 011.06 0zm-9.193 9.193a.75.75 0 010 1.06l-1.06 1.061a.75.75 0 11-1.061-1.06l1.06-1.061a.75.75 0 011.061 0z', 'moon': 'M9.598 1.591a.75.75 0 01.785-.175 7 7 0 11-8.967 8.967.75.75 0 01.961-.96 5.5 5.5 0 007.046-7.046.75.75 0 01.175-.786zm1.616 1.945a7 7 0 01-7.678 7.678 5.5 5.5 0 107.678-7.678z', 'sync': 'M1.705 8.005a.75.75 0 0 1 .834.656 5.5 5.5 0 0 0 9.592 2.97l-1.204-1.204a.25.25 0 0 1 .177-.427h3.646a.25.25 0 0 1 .25.25v3.646a.25.25 0 0 1-.427.177l-1.38-1.38A7.002 7.002 0 0 1 1.05 8.84a.75.75 0 0 1 .656-.834ZM8 2.5a5.487 5.487 0 0 0-4.131 1.869l1.204 1.204A.25.25 0 0 1 4.896 6H1.25A.25.25 0 0 1 1 5.75V2.104a.25.25 0 0 1 .427-.177l1.38 1.38A7.002 7.002 0 0 1 14.95 7.16a.75.75 0 0 1-1.49.178A5.5 5.5 0 0 0 8 2.5Z', 'home': 'M6.906.664a1.749 1.749 0 0 1 2.187 0l5.25 4.2c.415.332.657.835.657 1.367v7.019A1.75 1.75 0 0 1 13.25 15h-3.5a.75.75 0 0 1-.75-.75V9H7v5.25a.75.75 0 0 1-.75.75h-3.5A1.75 1.75 0 0 1 1 13.25V6.23c0-.531.242-1.034.657-1.366l5.25-4.2Zm1.25 1.171a.25.25 0 0 0-.312 0l-5.25 4.2a.25.25 0 0 0-.094.196v7.019c0 .138.112.25.25.25H5.5V8.25a.75.75 0 0 1 .75-.75h3.5a.75.75 0 0 1 .75.75v5.25h2.75a.25.25 0 0 0 .25-.25V6.23a.25.25 0 0 0-.094-.195Z', 'github': 'M8 0c4.42 0 8 3.58 8 8a8.013 8.013 0 0 1-5.45 7.59c-.4.08-.55-.17-.55-.38 0-.27.01-1.13.01-2.2 0-.75-.25-1.23-.54-1.48 1.78-.2 3.65-.88 3.65-3.95 0-.88-.31-1.59-.82-2.15.08-.2.36-1.02-.08-2.12 0 0-.67-.22-2.2.82-.64-.18-1.32-.27-2-.27-.68 0-1.36.09-2 .27-1.53-1.03-2.2-.82-2.2-.82-.44 1.1-.16 1.92-.08 2.12-.51.56-.82 1.28-.82 2.15 0 3.06 1.86 3.75 3.64 3.95-.23.2-.44.55-.51 1.07-.46.21-1.61.55-2.33-.66-.15-.24-.6-.83-1.23-.82-.67.01-.27.38.01.53.34.19.73.9.82 1.13.16.45.68 1.31 2.69.94 0 .67.01 1.3.01 1.49 0 .21-.15.45-.55.38A7.995 7.995 0 0 1 0 8c0-4.42 3.58-8 8-8Z', 'copy': 'M0 6.75C0 5.784.784 5 1.75 5h1.5a.75.75 0 0 1 0 1.5h-1.5a.25.25 0 0 0-.25.25v7.5c0 .138.112.25.25.25h7.5a.25.25 0 0 0 .25-.25v-1.5a.75.75 0 0 1 1.5 0v1.5A1.75 1.75 0 0 1 9.25 16h-7.5A1.75 1.75 0 0 1 0 14.25Z M5 1.75C5 .784 5.784 0 6.75 0h7.5C15.216 0 16 .784 16 1.75v7.5A1.75 1.75 0 0 1 14.25 11h-7.5A1.75 1.75 0 0 1 5 9.25Zm1.75-.25a.25.25 0 0 0-.25.25v7.5c0 .138.112.25.25.25h7.5a.25.25 0 0 0 .25-.25v-7.5a.25.25 0 0 0-.25-.25Z', 'check': 'M13.78 4.22a.75.75 0 0 1 0 1.06l-7.25 7.25a.75.75 0 0 1-1.06 0L2.22 9.28a.751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018L6 10.94l6.72-6.72a.75.75 0 0 1 1.06 0Z'};
var utterancesLoad=0;

let themeSettings={
    "dark": ["dark","moon","#00f0ff","dark-blue"],
    "light": ["light","sun","#ff5000","github-light"],
    "auto": ["auto","sync","","preferred-color-scheme"]
};
function changeTheme(mode, icon, color, utheme){
    document.documentElement.setAttribute("data-color-mode",mode);
    document.getElementById("themeSwitch").setAttribute("d",value=IconList[icon]);
    document.getElementById("themeSwitch").parentNode.style.color=color;
    if(utterancesLoad==1){utterancesTheme(utheme);}
}
function modeSwitch(){
    let currentMode=document.documentElement.getAttribute('data-color-mode');
    let newMode = currentMode === "light" ? "dark" : currentMode === "dark" ? "auto" : "light";
    localStorage.setItem("meek_theme", newMode);
    if(themeSettings[newMode]){
        changeTheme(...themeSettings[newMode]);
    }
}
function utterancesTheme(theme){
    const message={type:'set-theme',theme: theme};
    const iframe=document.getElementsByClassName('utterances-frame')[0];
    iframe.contentWindow.postMessage(message,'https://utteranc.es');
}
if(themeSettings[theme]){changeTheme(...themeSettings[theme]);}
console.log("\n %c Gmeek last https://github.com/Meekdai/Gmeek \n","padding:5px 0;background:#02d81d;color:#fff");
</script>

<script>
document.getElementById("pathHome").setAttribute("d",IconList["home"]);
document.getElementById("pathIssue").setAttribute("d",IconList["github"]);



function openComments(){
    cm=document.getElementById("comments");
    cmButton=document.getElementById("cmButton");
    cmButton.innerHTML="loading";
    span=document.createElement("span");
    span.setAttribute("class","AnimatedEllipsis");
    cmButton.appendChild(span);

    script=document.createElement("script");
    script.setAttribute("src","https://utteranc.es/client.js");
    script.setAttribute("repo","emo-ocean/emo-ocean.github.io");
    script.setAttribute("issue-term","title");
    
    if(localStorage.getItem("meek_theme")=="dark"){script.setAttribute("theme","dark-blue");}
    else if(localStorage.getItem("meek_theme")=="light") {script.setAttribute("theme","github-light");}
    else{script.setAttribute("theme","preferred-color-scheme");}
    
    script.setAttribute("crossorigin","anonymous");
    script.setAttribute("async","");
    cm.appendChild(script);

    int=self.setInterval("iFrameLoading()",200);
}

function iFrameLoading(){
    var utterances=document.getElementsByClassName('utterances');
    if(utterances.length==1){
        if(utterances[0].style.height!=""){
            utterancesLoad=1;
            int=window.clearInterval(int);
            document.getElementById("cmButton").style.display="none";
            console.log("utterances Load OK");
        }
    }
}

document.addEventListener('DOMContentLoaded', () => {
    const createClipboardHTML = (codeContent, additionalClasses = '') => `
        <pre class="notranslate"><code class="notranslate">${codeContent}</code></pre>
        <div class="clipboard-container position-absolute right-0 top-0 ${additionalClasses}">
            <clipboard-copy class="ClipboardButton btn m-2 p-0" role="button" style="display: inherit;">
                <svg height="16" width="16" class="octicon octicon-copy m-2"><path d="${IconList["copy"]}"></path></svg>
                <svg height="16" width="16" class="octicon octicon-check color-fg-success m-2 d-none"><path d="${IconList["check"]}"></path></svg>
            </clipboard-copy>
            <div class="copy-feedback">Copied!</div>
        </div>
    `;

    const handleCodeElements = (selector = '') => {
        document.querySelectorAll(selector).forEach(codeElement => {
            const codeContent = codeElement.innerHTML;
            const newStructure = document.createElement('div');
            newStructure.className = 'snippet-clipboard-content position-relative overflow-auto';
            newStructure.innerHTML = createClipboardHTML(codeContent);

            const parentElement = codeElement.parentElement;
            if (selector.includes('highlight')) {
                parentElement.insertBefore(newStructure, codeElement.nextSibling);
                parentElement.removeChild(codeElement);
            } else {
                parentElement.parentElement.replaceChild(newStructure, parentElement);
            }
        });
    };

    handleCodeElements('pre.notranslate > code.notranslate');
    handleCodeElements('div.highlight > pre.notranslate');

    let currentFeedback = null;
    document.querySelectorAll('clipboard-copy').forEach(copyButton => {
        copyButton.addEventListener('click', () => {
            const codeContent = copyButton.closest('.snippet-clipboard-content').innerText;
            const tempTextArea = document.createElement('textarea');
            tempTextArea.value = codeContent;
            document.body.appendChild(tempTextArea);
            tempTextArea.select();
            document.execCommand('copy');
            document.body.removeChild(tempTextArea);

            const copyIcon = copyButton.querySelector('.octicon-copy');
            const checkIcon = copyButton.querySelector('.octicon-check');
            const copyFeedback = copyButton.nextElementSibling;

            if (currentFeedback && currentFeedback !== copyFeedback) {currentFeedback.style.display = 'none';}
            currentFeedback = copyFeedback;

            copyIcon.classList.add('d-none');
            checkIcon.classList.remove('d-none');
            copyFeedback.style.display = 'block';
            copyButton.style.borderColor = 'var(--color-success-fg)';

            setTimeout(() => {
                copyIcon.classList.remove('d-none');
                checkIcon.classList.add('d-none');
                copyFeedback.style.display = 'none';
                copyButton.style.borderColor = '';
            }, 2000);
        });
    });
});

</script>


</html>
