INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/shift_freqDivider_Lab/src/clock_divider/modules/counter_1hz.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_1hz
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/shift_freqDivider_Lab/src/clock_divider/modules/modN_clk.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modN_clk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/shift_freqDivider_Lab/src/clock_divider/modules/modN_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modN_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/shift_freqDivider_Lab/src/clock_divider/tests/tb_counter_1hz.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter_1hz
