Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Thu Jul 20 17:17:07 2017
| Host         : LAPTOP-L1N8U9P6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    79 |
| Unused register locations in slices containing registers |    70 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5640 |         1903 |
| No           | No                    | Yes                    |              54 |           34 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             672 |          190 |
| Yes          | No                    | Yes                    |             844 |          297 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------+---------------------------+--------------------------------------+------------------+----------------+
|               Clock Signal               |       Enable Signal       |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+------------------------------------------+---------------------------+--------------------------------------+------------------+----------------+
|  SHA1/ledDone_reg_i_1_n_0                |                           |                                      |                1 |              1 |
|  clk_IBUF_BUFG                           | U1/p_3_in                 | SHA1/FSM_onehot_curr_state_reg[25]_0 |                1 |              1 |
|  clk_IBUF_BUFG                           |                           | SHA1/FSM_onehot_curr_state_reg[25]_0 |                4 |              4 |
|  clk_IBUF_BUFG                           | U1/bit_count              | U1/baud_count[12]_i_3_n_0            |                1 |              4 |
|  clk_IBUF_BUFG                           | U1/byte_count             | U1/baud_count[12]_i_3_n_0            |                2 |              6 |
|  clk_IBUF_BUFG                           | U1/tx_buff[3][6]_i_1_n_0  | U1/baud_count[12]_i_3_n_0            |                2 |              7 |
|  clk_IBUF_BUFG                           | U1/tx_buff[4][6]_i_1_n_0  | U1/baud_count[12]_i_3_n_0            |                2 |              7 |
|  clk_IBUF_BUFG                           | U1/tx_buff[5][6]_i_1_n_0  | U1/baud_count[12]_i_3_n_0            |                2 |              7 |
|  clk_IBUF_BUFG                           | U1/tx_buff[6][6]_i_1_n_0  | U1/baud_count[12]_i_3_n_0            |                4 |              7 |
|  clk_IBUF_BUFG                           | U1/tx_buff[7][6]_i_1_n_0  | U1/baud_count[12]_i_3_n_0            |                4 |              7 |
|  clk_IBUF_BUFG                           | U1/tx_buff[8][6]_i_1_n_0  | U1/baud_count[12]_i_3_n_0            |                2 |              7 |
|  clk_IBUF_BUFG                           | U1/tx_buff[9][6]_i_1_n_0  | U1/baud_count[12]_i_3_n_0            |                3 |              7 |
|  clk_IBUF_BUFG                           | U1/tx_buff[13][6]_i_1_n_0 | U1/baud_count[12]_i_3_n_0            |                3 |              7 |
|  clk_IBUF_BUFG                           | U1/tx_buff[12][6]_i_1_n_0 | U1/baud_count[12]_i_3_n_0            |                2 |              7 |
|  clk_IBUF_BUFG                           | U1/tx_buff[11][6]_i_1_n_0 | U1/baud_count[12]_i_3_n_0            |                3 |              7 |
|  clk_IBUF_BUFG                           | U1/tx_buff[10][6]_i_1_n_0 | U1/baud_count[12]_i_3_n_0            |                2 |              7 |
|  clk_IBUF_BUFG                           | U1/tx_buff[0][6]_i_1_n_0  | U1/baud_count[12]_i_3_n_0            |                3 |              7 |
|  clk_IBUF_BUFG                           | U1/tx_buff[14][6]_i_1_n_0 | U1/baud_count[12]_i_3_n_0            |                3 |              7 |
|  clk_IBUF_BUFG                           | U1/tx_buff[15][6]_i_1_n_0 | U1/baud_count[12]_i_3_n_0            |                2 |              7 |
|  clk_IBUF_BUFG                           | U1/tx_buff[16][6]_i_1_n_0 | U1/baud_count[12]_i_3_n_0            |                3 |              7 |
|  clk_IBUF_BUFG                           | U1/tx_buff[17][6]_i_1_n_0 | U1/baud_count[12]_i_3_n_0            |                3 |              7 |
|  clk_IBUF_BUFG                           | U1/tx_buff[18][6]_i_1_n_0 | U1/baud_count[12]_i_3_n_0            |                3 |              7 |
|  clk_IBUF_BUFG                           | U1/tx_buff[19][6]_i_1_n_0 | U1/baud_count[12]_i_3_n_0            |                3 |              7 |
|  clk_IBUF_BUFG                           | U1/tx_buff[1][6]_i_1_n_0  | U1/baud_count[12]_i_3_n_0            |                2 |              7 |
|  clk_IBUF_BUFG                           | U1/tx_buff[2][6]_i_1_n_0  | U1/baud_count[12]_i_3_n_0            |                4 |              7 |
|  clk_IBUF_BUFG                           | enHashIn_IBUF             | HM1/done_reg_0                       |                6 |              8 |
|  SHA1/FSM_onehot_curr_state_reg_n_0_[30] |                           |                                      |                3 |              8 |
|  clk_IBUF_BUFG                           |                           | HM1/hashO_reg[25]_0                  |                6 |              8 |
|  clk_IBUF_BUFG                           | U1/p_3_in                 | U1/baud_count[12]_i_3_n_0            |                5 |             13 |
|  clk_IBUF_BUFG                           |                           | HM1/done_reg_0                       |               15 |             20 |
|  clk_IBUF_BUFG                           |                           | U1/baud_count[12]_i_3_n_0            |                9 |             22 |
|  SHA1/next_state                         |                           |                                      |               24 |             31 |
|  clk_IBUF_BUFG                           | C0/RAM_reg[2][31][0]      |                                      |                6 |             32 |
|  clk_IBUF_BUFG                           | C0/RAM_reg[3][31][0]      |                                      |                6 |             32 |
|  clk_IBUF_BUFG                           | C0/RAM_reg[4][31][0]      |                                      |                4 |             32 |
|  clk_IBUF_BUFG                           | C0/RAM_reg[5][31][0]      |                                      |                8 |             32 |
|  clk_IBUF_BUFG                           | C0/RAM_reg[6][31][0]      |                                      |                8 |             32 |
|  clk_IBUF_BUFG                           | C0/RAM_reg[7][31][0]      |                                      |                8 |             32 |
|  clk_IBUF_BUFG                           | C0/RAM_reg[8][31][0]      |                                      |               15 |             32 |
|  clk_IBUF_BUFG                           | C0/RAM_reg[9][31][0]      |                                      |               12 |             32 |
|  clk_IBUF_BUFG                           | C0/E[0]                   |                                      |               13 |             32 |
|  clk_IBUF_BUFG                           | C0/RAM_reg[0][31][0]      |                                      |                5 |             32 |
|  clk_IBUF_BUFG                           | C0/RAM_reg[11][31][0]     |                                      |               10 |             32 |
|  clk_IBUF_BUFG                           | C0/RAM_reg[12][31][0]     |                                      |               10 |             32 |
|  clk_IBUF_BUFG                           | C0/RAM_reg[13][31][0]     |                                      |               15 |             32 |
|  clk_IBUF_BUFG                           | C0/RAM_reg[16][31][0]     |                                      |               11 |             32 |
|  clk_IBUF_BUFG                           | C0/RAM_reg[14][31][0]     |                                      |               11 |             32 |
|  clk_IBUF_BUFG                           | C0/RAM_reg[15][31][0]     |                                      |               10 |             32 |
|  clk_IBUF_BUFG                           | C0/RAM_reg[17][31][0]     |                                      |                8 |             32 |
|  clk_IBUF_BUFG                           | C0/RAM_reg[18][31][0]     |                                      |                8 |             32 |
|  clk_IBUF_BUFG                           | C0/RAM_reg[19][31][0]     |                                      |                7 |             32 |
|  clk_IBUF_BUFG                           | C0/RAM_reg[1][31][0]      |                                      |                4 |             32 |
|  clk_IBUF_BUFG                           | C0/RAM_reg[20][31][0]     |                                      |               11 |             32 |
|  clk_IBUF_BUFG                           | C0/hashO_reg[0][0]        | HM1/done_reg_0                       |               38 |             90 |
|  clk_IBUF_BUFG                           | C0/hashO_reg[0][0]        | HM1/hashO_reg[25]_0                  |               15 |            110 |
|  clk_IBUF_BUFG                           | C0/hashO_reg[0][0]        | HM1/msgO[207]_i_1_n_0                |               52 |            118 |
|  clk_IBUF_BUFG                           | C0/hashO_reg[0][0]        | HM1/hashO[159]_i_2_n_0               |               23 |            118 |
|  clk_IBUF_BUFG                           | C0/hashO_reg[0][0]        | HM1/msgO[389]_i_1_n_0                |               52 |            118 |
|  clk_IBUF_BUFG                           | C0/hashO_reg[0][0]        | HM1/msgO[479]_i_1_n_0                |               47 |            118 |
|  SHA1/FSM_onehot_curr_state_reg_n_0_[14] |                           |                                      |               43 |            160 |
|  SHA1/FSM_onehot_curr_state_reg_n_0_[17] |                           |                                      |               43 |            160 |
|  SHA1/FSM_onehot_curr_state_reg_n_0_[18] |                           |                                      |               42 |            160 |
|  SHA1/FSM_onehot_curr_state_reg_n_0_[12] |                           |                                      |               45 |            160 |
|  SHA1/FSM_onehot_curr_state_reg_n_0_[23] |                           |                                      |               45 |            160 |
|  SHA1/FSM_onehot_curr_state_reg_n_0_[24] |                           |                                      |               42 |            160 |
|  SHA1/FSM_onehot_curr_state_reg_n_0_[26] |                           |                                      |               42 |            160 |
|  SHA1/FSM_onehot_curr_state_reg_n_0_[8]  |                           |                                      |               44 |            160 |
|  SHA1/FSM_onehot_curr_state_reg_n_0_[7]  |                           |                                      |               43 |            160 |
|  SHA1/FSM_onehot_curr_state_reg_n_0_[5]  |                           |                                      |               41 |            160 |
|  SHA1/FSM_onehot_curr_state_reg_n_0_[11] |                           |                                      |               44 |            160 |
|  SHA1/FSM_onehot_curr_state_reg_n_0_[29] |                           |                                      |               49 |            160 |
|  SHA1/FSM_onehot_curr_state_reg_n_0_[21] |                           |                                      |               41 |            160 |
|  SHA1/FSM_onehot_curr_state_reg_n_0_[20] |                           |                                      |               43 |            160 |
|  SHA1/FSM_onehot_curr_state_reg_n_0_[15] |                           |                                      |               42 |            160 |
|  SHA1/hash                               |                           |                                      |               40 |            160 |
|  SHA1/a                                  |                           |                                      |               43 |            160 |
|  SHA1/FSM_onehot_curr_state_reg_n_0_[4]  |                           |                                      |               41 |            160 |
|  h                                       |                           |                                      |              231 |            672 |
|  SHA1/w                                  |                           |                                      |              871 |           2048 |
+------------------------------------------+---------------------------+--------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 4      |                     2 |
| 6      |                     1 |
| 7      |                    20 |
| 8      |                     3 |
| 13     |                     1 |
| 16+    |                    50 |
+--------+-----------------------+


