<module id="SDFM_REGS" HW_revision="" description="SDFM Registers">
	<register id="SDIFLG" width="32" page="1" offset="0x0" internal="0" description="SD Interrupt Flag Register">
		<bitfield id="FLT1_FLG_CEVT1" description="High-level Interrupt flag for Ch1" begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="FLT1_FLG_CEVT2" description="Low-level Interrupt flag for Ch1" begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="FLT2_FLG_CEVT1" description="High-level Interrupt flag for Ch2" begin="2" end="2" width="1" rwaccess="R"/>
		<bitfield id="FLT2_FLG_CEVT2" description="Low-level Interrupt flag for Ch2" begin="3" end="3" width="1" rwaccess="R"/>
		<bitfield id="FLT3_FLG_CEVT1" description="High-level Interrupt flag for Ch3" begin="4" end="4" width="1" rwaccess="R"/>
		<bitfield id="FLT3_FLG_CEVT2" description="Low-level Interrupt flag for Ch3" begin="5" end="5" width="1" rwaccess="R"/>
		<bitfield id="FLT4_FLG_CEVT1" description="High-level Interrupt flag for Ch4" begin="6" end="6" width="1" rwaccess="R"/>
		<bitfield id="FLT4_FLG_CEVT2" description="Low-level Interrupt flag for Ch4" begin="7" end="7" width="1" rwaccess="R"/>
		<bitfield id="MF1" description="Modulator Failure for Filter 1" begin="8" end="8" width="1" rwaccess="R"/>
		<bitfield id="MF2" description="Modulator Failure for Filter 2" begin="9" end="9" width="1" rwaccess="R"/>
		<bitfield id="MF3" description="Modulator Failure for Filter 3" begin="10" end="10" width="1" rwaccess="R"/>
		<bitfield id="MF4" description="Modulator Failure for Filter 4" begin="11" end="11" width="1" rwaccess="R"/>
		<bitfield id="AF1" description="Acknowledge flag for Filter 1" begin="12" end="12" width="1" rwaccess="R"/>
		<bitfield id="AF2" description="Acknowledge flag for Filter 2" begin="13" end="13" width="1" rwaccess="R"/>
		<bitfield id="AF3" description="Acknowledge flag for Filter 3" begin="14" end="14" width="1" rwaccess="R"/>
		<bitfield id="AF4" description="Acknowledge flag for Filter 4" begin="15" end="15" width="1" rwaccess="R"/>
		<bitfield id="SDFFOVF1" description="FIFO Overflow Flag for Ch1. " begin="16" end="16" width="1" rwaccess="R"/>
		<bitfield id="SDFFOVF2" description="FIFO Overflow Flag for Ch2" begin="17" end="17" width="1" rwaccess="R"/>
		<bitfield id="SDFFOVF3" description="FIFO Overflow Flag for Ch3" begin="18" end="18" width="1" rwaccess="R"/>
		<bitfield id="SDFFOVF4" description="FIFO Overflow Flag for Ch4" begin="19" end="19" width="1" rwaccess="R"/>
		<bitfield id="SDFFINT1" description="SDFIFO interrupt for Ch1 " begin="20" end="20" width="1" rwaccess="R"/>
		<bitfield id="SDFFINT2" description="SDFIFO interrupt for Ch2" begin="21" end="21" width="1" rwaccess="R"/>
		<bitfield id="SDFFINT3" description="SDFIFO interrupt for Ch3" begin="22" end="22" width="1" rwaccess="R"/>
		<bitfield id="SDFFINT4" description="SDFIFO interrupt for Ch4" begin="23" end="23" width="1" rwaccess="R"/>
		<bitfield id="MIF" description="Main Interrupt Flag" begin="31" end="31" width="1" rwaccess="R"/>
	</register>
	<register id="SDIFLGCLR" width="32" page="1" offset="0x2" internal="0" description="SD Interrupt Flag Clear Register">
		<bitfield id="FLT1_FLG_CEVT1" description="High-level Interrupt flag for Ch1" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="FLT1_FLG_CEVT2" description="Low-level Interrupt flag for Ch1" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="FLT2_FLG_CEVT1" description="High-level Interrupt flag for Ch2" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="FLT2_FLG_CEVT2" description="Low-level Interrupt flag for Ch2" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="FLT3_FLG_CEVT1" description="High-level Interrupt flag for Ch3" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="FLT3_FLG_CEVT2" description="Low-level Interrupt flag for Ch3" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="FLT4_FLG_CEVT1" description="High-level Interrupt flag for Ch4" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="FLT4_FLG_CEVT2" description="Low-level Interrupt flag for Ch4" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="MF1" description="Modulator Failure for Filter 1" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="MF2" description="Modulator Failure for Filter 2" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="MF3" description="Modulator Failure for Filter 3" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="MF4" description="Modulator Failure for Filter 4" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="AF1" description="Acknowledge flag for Filter 1" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="AF2" description="Acknowledge flag for Filter 2" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="AF3" description="Acknowledge flag for Filter 3" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="AF4" description="Acknowledge flag for Filter 4" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="SDFFOVF1" description="SDFIFO overflow clear Ch1" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="SDFFOVF2" description="SDFIFO overflow clear Ch2" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="SDFFOVF3" description="SDFIFO overflow clear Ch3" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="SDFFOVF4" description="SDFIFO overflow clear Ch4" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="SDFFINT1" description="SDFIFO Interrupt flag-clear bit for Ch1" begin="20" end="20" width="1" rwaccess="RW"/>
		<bitfield id="SDFFINT2" description="SDFIFO Interrupt flag-clear bit for Ch2" begin="21" end="21" width="1" rwaccess="RW"/>
		<bitfield id="SDFFINT3" description="SDFIFO Interrupt flag-clear bit for Ch3" begin="22" end="22" width="1" rwaccess="RW"/>
		<bitfield id="SDFFINT4" description="SDFIFO Interrupt flag-clear bit for Ch4" begin="23" end="23" width="1" rwaccess="RW"/>
		<bitfield id="MIF" description="Main Interrupt Flag" begin="31" end="31" width="1" rwaccess="RW"/>
	</register>
	<register id="SDCTL" width="16" page="1" offset="0x4" internal="0" description="SD Control Register">
		<bitfield id="HZ1" description="High-level Threshold crossing (Z) flag Ch1" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="HZ2" description="High-level Threshold crossing (Z) flag Ch2" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="HZ3" description="High-level Threshold crossing (Z) flag Ch3" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="HZ4" description="High-level Threshold crossing (Z) flag Ch4" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="MIE" description="Main SDy_ERR Interrupt enable" begin="13" end="13" width="1" rwaccess="RW"/>
	</register>
	<register id="SDMFILEN" width="16" page="1" offset="0x6" internal="0" description="SD Main Filter Enable">
		<bitfield id="MFE" description="Main Filter Enable. " begin="11" end="11" width="1" rwaccess="RW"/>
	</register>
	<register id="SDSTATUS" width="16" page="1" offset="0x7" internal="0" description="SD Status Register">
		<bitfield id="HZ1" description="High-level Threshold crossing (Z) flag Ch1" begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="HZ2" description="High-level Threshold crossing (Z) flag Ch2" begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="HZ3" description="High-level Threshold crossing (Z) flag Ch3" begin="2" end="2" width="1" rwaccess="R"/>
		<bitfield id="HZ4" description="High-level Threshold crossing (Z) flag Ch4" begin="3" end="3" width="1" rwaccess="R"/>
	</register>
	<register id="SDCTLPARM1" width="16" page="1" offset="0x10" internal="0" description="Control Parameter Register for Ch1">
		<bitfield id="MOD" description="Modulator clocking modes" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="SDCLKSEL" description="SD1 Clock source select." begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="SDCLKSYNC" description="Enable Synchronizer on SD clock" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="SDDATASYNC" description="Enable Synchronizer on SD data" begin="6" end="6" width="1" rwaccess="RW"/>
	</register>
	<register id="SDDFPARM1" width="16" page="1" offset="0x11" internal="0" description="Data Filter Parameter Register for Ch1">
		<bitfield id="DOSR" description="Data Filter Oversample Ratio= DOSR+1" begin="7" end="0" width="8" rwaccess="RW"/>
		<bitfield id="FEN" description="Filter Enable " begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="AE" description="Ack Enable" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="SST" description="Data filter Structure (SincFast/1/2/3)" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="SDSYNCEN" description="Data Filter Reset Enable" begin="12" end="12" width="1" rwaccess="RW"/>
	</register>
	<register id="SDDPARM1" width="16" page="1" offset="0x12" internal="0" description="Data Parameter Register for Ch1">
		<bitfield id="DR" description="Data Representation (0/1 = 16/32b 2's complement)" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="SH" description="Shift Control (# bits to shift in 16b mode)" begin="15" end="11" width="5" rwaccess="RW"/>
	</register>
	<register id="SDFLT1CMPH1" width="16" page="1" offset="0x13" internal="0" description="High-level Threshold Register for Ch1">
		<bitfield id="HLT" description="High-level threshold for the comparator filter output" begin="14" end="0" width="15" rwaccess="RW"/>
	</register>
	<register id="SDFLT1CMPL1" width="16" page="1" offset="0x14" internal="0" description="Low-level Threshold Register for Ch1">
		<bitfield id="LLT" description="Low-level threshold for the comparator filter output" begin="14" end="0" width="15" rwaccess="RW"/>
	</register>
	<register id="SDCPARM1" width="16" page="1" offset="0x15" internal="0" description="Comparator Filter Parameter Register for Ch1">
		<bitfield id="COSR" description="Comparator Oversample Ratio. Actual rate COSR+1" begin="4" end="0" width="5" rwaccess="RW"/>
		<bitfield id="EN_CEVT1" description="CEVT1 Interrupt enable." begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="EN_CEVT2" description="CEVT2 Interrupt enable." begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="CS1_CS0" description="Comparator Filter Structure (SincFast/1/2/3)" begin="8" end="7" width="2" rwaccess="RW"/>
		<bitfield id="MFIE" description="Modulator Failure Interrupt enable" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="HZEN" description="High level (Z) Threshold crossing output enable" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="CEVT1SEL" description="Comparator Event1 select" begin="12" end="11" width="2" rwaccess="RW"/>
		<bitfield id="CEN" description="Comparator Enable" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="CEVT2SEL" description="Comparator Event2 select" begin="15" end="14" width="2" rwaccess="RW"/>
	</register>
	<register id="SDDATA1" width="32" page="1" offset="0x16" internal="0" description="Data Filter Data Register (16 or 32bit) for Ch1">
		<bitfield id="DATA16" description="Lo-order 16b in 32b mode" begin="15" end="0" width="16" rwaccess="R"/>
		<bitfield id="DATA32HI" description="Hi-order 16b in 32b mode, 16-bit Data in 16b mode" begin="31" end="16" width="16" rwaccess="R"/>
	</register>
	<register id="SDDATFIFO1" width="32" page="1" offset="0x18" internal="0" description="Filter Data FIFO Output(32b) for Ch1">
		<bitfield id="DATA16" description="Lo-order 16b in 32b mode" begin="15" end="0" width="16" rwaccess="R"/>
		<bitfield id="DATA32HI" description="Hi-order 16b in 32b mode, 16-bit Data in 16b mode" begin="31" end="16" width="16" rwaccess="R"/>
	</register>
	<register id="SDCDATA1" width="16" page="1" offset="0x1a" internal="0" description="Comparator Filter Data Register (16b) for Ch1">
		<bitfield id="DATA16" description="Comparator Data output - 16b only" begin="15" end="0" width="16" rwaccess="R"/>
	</register>
	<register id="SDFLT1CMPH2" width="16" page="1" offset="0x1b" internal="0" description="Second high level threhold  for CH1">
		<bitfield id="HLT2" description="Second High level threshold." begin="14" end="0" width="15" rwaccess="RW"/>
	</register>
	<register id="SDFLT1CMPHZ" width="16" page="1" offset="0x1c" internal="0" description="High-level (Z) Threshold Register for Ch1">
		<bitfield id="HLTZ" description="High-level threshold (Z) for the comparator filter output" begin="14" end="0" width="15" rwaccess="RW"/>
	</register>
	<register id="SDFIFOCTL1" width="16" page="1" offset="0x1d" internal="0" description="FIFO Control Register for Ch1">
		<bitfield id="SDFFIL" description="SDFIFO Interrupt Level" begin="4" end="0" width="5" rwaccess="RW"/>
		<bitfield id="SDFFST" description="SDFIFO Status" begin="10" end="6" width="5" rwaccess="R"/>
		<bitfield id="FFIEN" description="SDFIFO data ready Interrupt Enable" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="FFEN" description="SDFIFO Enable" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="DRINTSEL" description="Data-Ready Interrupt Source Select" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="OVFIEN" description="SDFIFO Overflow interrupt enable" begin="15" end="15" width="1" rwaccess="RW"/>
	</register>
	<register id="SDSYNC1" width="16" page="1" offset="0x1e" internal="0" description="SD Filter Sync control for Ch1">
		<bitfield id="SYNCSEL" description="SDSYNC Source Select" begin="5" end="0" width="6" rwaccess="RW"/>
		<bitfield id="WTSYNCEN" description="Wait-for-Sync Enable" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="WTSYNFLG" description="Wait-for-Sync Flag" begin="7" end="7" width="1" rwaccess="R"/>
		<bitfield id="WTSYNCLR" description="Wait-for-Sync Flag Clear " begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="FFSYNCCLREN" description="FIFO Clear-on-SDSYNC Enable" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="WTSCLREN" description="WTSYNFLG Clear-on-FIFOINT Enable" begin="10" end="10" width="1" rwaccess="RW"/>
	</register>
	<register id="SDFLT1CMPL2" width="16" page="1" offset="0x1f" internal="0" description="Second low level threhold  for CH1">
		<bitfield id="LLT2" description="Second low-level threshold for the comparator filter output." begin="14" end="0" width="15" rwaccess="RW"/>
	</register>
	<register id="SDCTLPARM2" width="16" page="1" offset="0x20" internal="0" description="Control Parameter Register for Ch2">
		<bitfield id="MOD" description="Modulator clocking modes" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="SDCLKSEL" description="SD2 Clock source select." begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="SDCLKSYNC" description="Enable Synchronizer on SD clock" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="SDDATASYNC" description="Enable Synchronizer on SD data" begin="6" end="6" width="1" rwaccess="RW"/>
	</register>
	<register id="SDDFPARM2" width="16" page="1" offset="0x21" internal="0" description="Data Filter Parameter Register for Ch2">
		<bitfield id="DOSR" description="Data Filter Oversample Ratio= DOSR+1" begin="7" end="0" width="8" rwaccess="RW"/>
		<bitfield id="FEN" description="Filter Enable " begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="AE" description="Ack Enable" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="SST" description="Data filter Structure (SincFast/1/2/3)" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="SDSYNCEN" description="Data Filter Reset Enable" begin="12" end="12" width="1" rwaccess="RW"/>
	</register>
	<register id="SDDPARM2" width="16" page="1" offset="0x22" internal="0" description="Data Parameter Register for Ch2">
		<bitfield id="DR" description="Data Representation (0/1 = 16/32b 2's complement)" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="SH" description="Shift Control (# bits to shift in 16b mode)" begin="15" end="11" width="5" rwaccess="RW"/>
	</register>
	<register id="SDFLT2CMPH1" width="16" page="1" offset="0x23" internal="0" description="High-level Threshold Register for Ch2">
		<bitfield id="HLT" description="High-level threshold for the comparator filter output" begin="14" end="0" width="15" rwaccess="RW"/>
	</register>
	<register id="SDFLT2CMPL1" width="16" page="1" offset="0x24" internal="0" description="Low-level Threshold Register for Ch2">
		<bitfield id="LLT" description="Low-level threshold for the comparator filter output" begin="14" end="0" width="15" rwaccess="RW"/>
	</register>
	<register id="SDCPARM2" width="16" page="1" offset="0x25" internal="0" description="Comparator Filter Parameter Register for Ch2">
		<bitfield id="COSR" description="Comparator Oversample Ratio. Actual rate COSR+1" begin="4" end="0" width="5" rwaccess="RW"/>
		<bitfield id="EN_CEVT1" description="CEVT1 Interrupt enable." begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="EN_CEVT2" description="CEVT2 Interrupt enable." begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="CS1_CS0" description="Comparator Filter Structure (SincFast/1/2/3)" begin="8" end="7" width="2" rwaccess="RW"/>
		<bitfield id="MFIE" description="Modulator Failure Interrupt enable" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="HZEN" description="High level (Z) Threshold crossing output enable" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="CEVT1SEL" description="Comparator Event1 select" begin="12" end="11" width="2" rwaccess="RW"/>
		<bitfield id="CEN" description="Comparator Enable" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="CEVT2SEL" description="Comparator Event2 select" begin="15" end="14" width="2" rwaccess="RW"/>
	</register>
	<register id="SDDATA2" width="32" page="1" offset="0x26" internal="0" description="Data Filter Data Register (16 or 32bit) for Ch2">
		<bitfield id="DATA16" description="Lo-order 16b in 32b mode" begin="15" end="0" width="16" rwaccess="R"/>
		<bitfield id="DATA32HI" description="Hi-order 16b in 32b mode, 16-bit Data in 16b mode" begin="31" end="16" width="16" rwaccess="R"/>
	</register>
	<register id="SDDATFIFO2" width="32" page="1" offset="0x28" internal="0" description="Filter Data FIFO Output(32b) for Ch2">
		<bitfield id="DATA16" description="Lo-order 16b in 32b mode" begin="15" end="0" width="16" rwaccess="R"/>
		<bitfield id="DATA32HI" description="Hi-order 16b in 32b mode, 16-bit Data in 16b mode" begin="31" end="16" width="16" rwaccess="R"/>
	</register>
	<register id="SDCDATA2" width="16" page="1" offset="0x2a" internal="0" description="Comparator Filter Data Register (16b) for Ch2">
		<bitfield id="DATA16" description="Comparator Data output - 16b only" begin="15" end="0" width="16" rwaccess="R"/>
	</register>
	<register id="SDFLT2CMPH2" width="16" page="1" offset="0x2b" internal="0" description="Second high level threhold  for CH2">
		<bitfield id="HLT2" description="Second High level threshold." begin="14" end="0" width="15" rwaccess="RW"/>
	</register>
	<register id="SDFLT2CMPHZ" width="16" page="1" offset="0x2c" internal="0" description="High-level (Z) Threshold Register for Ch2">
		<bitfield id="HLTZ" description="High-level threshold (Z) for the comparator filter output" begin="14" end="0" width="15" rwaccess="RW"/>
	</register>
	<register id="SDFIFOCTL2" width="16" page="1" offset="0x2d" internal="0" description="FIFO Control Register for Ch2">
		<bitfield id="SDFFIL" description="SDFIFO Interrupt Level" begin="4" end="0" width="5" rwaccess="RW"/>
		<bitfield id="SDFFST" description="SDFIFO Status" begin="10" end="6" width="5" rwaccess="R"/>
		<bitfield id="FFIEN" description="SDFIFO data ready Interrupt Enable" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="FFEN" description="SDFIFO Enable" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="DRINTSEL" description="Data-Ready Interrupt Source Select" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="OVFIEN" description="SDFIFO Overflow interrupt enable" begin="15" end="15" width="1" rwaccess="RW"/>
	</register>
	<register id="SDSYNC2" width="16" page="1" offset="0x2e" internal="0" description="SD Filter Sync control for Ch2">
		<bitfield id="SYNCSEL" description="SDSYNC Source Select" begin="5" end="0" width="6" rwaccess="RW"/>
		<bitfield id="WTSYNCEN" description="Wait-for-Sync Enable" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="WTSYNFLG" description="Wait-for-Sync Flag" begin="7" end="7" width="1" rwaccess="R"/>
		<bitfield id="WTSYNCLR" description="Wait-for-Sync Flag Clear " begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="FFSYNCCLREN" description="FIFO Clear-on-SDSYNC Enable" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="WTSCLREN" description="WTSYNFLG Clear-on-FIFOINT Enable" begin="10" end="10" width="1" rwaccess="RW"/>
	</register>
	<register id="SDFLT2CMPL2" width="16" page="1" offset="0x2f" internal="0" description="Second low level threhold  for CH2">
		<bitfield id="LLT2" description="Second low-level threshold for the comparator filter output." begin="14" end="0" width="15" rwaccess="RW"/>
	</register>
	<register id="SDCTLPARM3" width="16" page="1" offset="0x30" internal="0" description="Control Parameter Register for Ch3">
		<bitfield id="MOD" description="Modulator clocking modes" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="SDCLKSEL" description="SD3 Clock source select." begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="SDCLKSYNC" description="Enable Synchronizer on SD clock" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="SDDATASYNC" description="Enable Synchronizer on SD data" begin="6" end="6" width="1" rwaccess="RW"/>
	</register>
	<register id="SDDFPARM3" width="16" page="1" offset="0x31" internal="0" description="Data Filter Parameter Register for Ch3">
		<bitfield id="DOSR" description="Data Filter Oversample Ratio= DOSR+1" begin="7" end="0" width="8" rwaccess="RW"/>
		<bitfield id="FEN" description="Filter Enable " begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="AE" description="Ack Enable" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="SST" description="Data filter Structure (SincFast/1/2/3)" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="SDSYNCEN" description="Data Filter Reset Enable" begin="12" end="12" width="1" rwaccess="RW"/>
	</register>
	<register id="SDDPARM3" width="16" page="1" offset="0x32" internal="0" description="Data Parameter Register for Ch3">
		<bitfield id="DR" description="Data Representation (0/1 = 16/32b 2's complement)" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="SH" description="Shift Control (# bits to shift in 16b mode)" begin="15" end="11" width="5" rwaccess="RW"/>
	</register>
	<register id="SDFLT3CMPH1" width="16" page="1" offset="0x33" internal="0" description="High-level Threshold Register for Ch3">
		<bitfield id="HLT" description="High-level threshold for the comparator filter output" begin="14" end="0" width="15" rwaccess="RW"/>
	</register>
	<register id="SDFLT3CMPL1" width="16" page="1" offset="0x34" internal="0" description="Low-level Threshold Register for Ch3">
		<bitfield id="LLT" description="Low-level threshold for the comparator filter output" begin="14" end="0" width="15" rwaccess="RW"/>
	</register>
	<register id="SDCPARM3" width="16" page="1" offset="0x35" internal="0" description="Comparator Filter Parameter Register for Ch3">
		<bitfield id="COSR" description="Comparator Oversample Ratio. Actual rate COSR+1" begin="4" end="0" width="5" rwaccess="RW"/>
		<bitfield id="EN_CEVT1" description="CEVT1 Interrupt enable." begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="EN_CEVT2" description="CEVT2 Interrupt enable." begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="CS1_CS0" description="Comparator Filter Structure (SincFast/1/2/3)" begin="8" end="7" width="2" rwaccess="RW"/>
		<bitfield id="MFIE" description="Modulator Failure Interrupt enable" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="HZEN" description="High level (Z) Threshold crossing output enable" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="CEVT1SEL" description="Comparator Event1 select" begin="12" end="11" width="2" rwaccess="RW"/>
		<bitfield id="CEN" description="Comparator Enable" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="CEVT2SEL" description="Comparator Event2 select" begin="15" end="14" width="2" rwaccess="RW"/>
	</register>
	<register id="SDDATA3" width="32" page="1" offset="0x36" internal="0" description="Data Filter Data Register (16 or 32bit) for Ch3">
		<bitfield id="DATA16" description="Lo-order 16b in 32b mode" begin="15" end="0" width="16" rwaccess="R"/>
		<bitfield id="DATA32HI" description="Hi-order 16b in 32b mode, 16-bit Data in 16b mode" begin="31" end="16" width="16" rwaccess="R"/>
	</register>
	<register id="SDDATFIFO3" width="32" page="1" offset="0x38" internal="0" description="Filter Data FIFO Output(32b) for Ch3">
		<bitfield id="DATA16" description="Lo-order 16b in 32b mode" begin="15" end="0" width="16" rwaccess="R"/>
		<bitfield id="DATA32HI" description="Hi-order 16b in 32b mode, 16-bit Data in 16b mode" begin="31" end="16" width="16" rwaccess="R"/>
	</register>
	<register id="SDCDATA3" width="16" page="1" offset="0x3a" internal="0" description="Comparator Filter Data Register (16b) for Ch3">
		<bitfield id="DATA16" description="Comparator Data output - 16b only" begin="15" end="0" width="16" rwaccess="R"/>
	</register>
	<register id="SDFLT3CMPH2" width="16" page="1" offset="0x3b" internal="0" description="Second high level threhold  for CH3">
		<bitfield id="HLT2" description="Second High level threshold." begin="14" end="0" width="15" rwaccess="RW"/>
	</register>
	<register id="SDFLT3CMPHZ" width="16" page="1" offset="0x3c" internal="0" description="High-level (Z) Threshold Register for Ch3">
		<bitfield id="HLTZ" description="High-level threshold (Z) for the comparator filter output" begin="14" end="0" width="15" rwaccess="RW"/>
	</register>
	<register id="SDFIFOCTL3" width="16" page="1" offset="0x3d" internal="0" description="FIFO Control Register for Ch3">
		<bitfield id="SDFFIL" description="SDFIFO Interrupt Level" begin="4" end="0" width="5" rwaccess="RW"/>
		<bitfield id="SDFFST" description="SDFIFO Status" begin="10" end="6" width="5" rwaccess="R"/>
		<bitfield id="FFIEN" description="SDFIFO data ready Interrupt Enable" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="FFEN" description="SDFIFO Enable" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="DRINTSEL" description="Data-Ready Interrupt Source Select" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="OVFIEN" description="SDFIFO Overflow interrupt enable" begin="15" end="15" width="1" rwaccess="RW"/>
	</register>
	<register id="SDSYNC3" width="16" page="1" offset="0x3e" internal="0" description="SD Filter Sync control for Ch3">
		<bitfield id="SYNCSEL" description="SDSYNC Source Select" begin="5" end="0" width="6" rwaccess="RW"/>
		<bitfield id="WTSYNCEN" description="Wait-for-Sync Enable" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="WTSYNFLG" description="Wait-for-Sync Flag" begin="7" end="7" width="1" rwaccess="R"/>
		<bitfield id="WTSYNCLR" description="Wait-for-Sync Flag Clear " begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="FFSYNCCLREN" description="FIFO Clear-on-SDSYNC Enable" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="WTSCLREN" description="WTSYNFLG Clear-on-FIFOINT Enable" begin="10" end="10" width="1" rwaccess="RW"/>
	</register>
	<register id="SDFLT3CMPL2" width="16" page="1" offset="0x3f" internal="0" description="Second low level threhold  for CH3">
		<bitfield id="LLT2" description="Second low-level threshold for the comparator filter output." begin="14" end="0" width="15" rwaccess="RW"/>
	</register>
	<register id="SDCTLPARM4" width="16" page="1" offset="0x40" internal="0" description="Control Parameter Register for Ch4">
		<bitfield id="MOD" description="Modulator clocking modes" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="SDCLKSEL" description="SD4 Clock source select." begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="SDCLKSYNC" description="Enable Synchronizer on SD clock" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="SDDATASYNC" description="Enable Synchronizer on SD data" begin="6" end="6" width="1" rwaccess="RW"/>
	</register>
	<register id="SDDFPARM4" width="16" page="1" offset="0x41" internal="0" description="Data Filter Parameter Register for Ch4">
		<bitfield id="DOSR" description="Data Filter Oversample Ratio= DOSR+1" begin="7" end="0" width="8" rwaccess="RW"/>
		<bitfield id="FEN" description="Filter Enable " begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="AE" description="Ack Enable" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="SST" description="Data filter Structure (SincFast/1/2/3)" begin="11" end="10" width="2" rwaccess="RW"/>
		<bitfield id="SDSYNCEN" description="Data Filter Reset Enable" begin="12" end="12" width="1" rwaccess="RW"/>
	</register>
	<register id="SDDPARM4" width="16" page="1" offset="0x42" internal="0" description="Data Parameter Register for Ch4">
		<bitfield id="DR" description="Data Representation (0/1 = 16/32b 2's complement)" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="SH" description="Shift Control (# bits to shift in 16b mode)" begin="15" end="11" width="5" rwaccess="RW"/>
	</register>
	<register id="SDFLT4CMPH1" width="16" page="1" offset="0x43" internal="0" description="High-level Threshold Register for Ch4">
		<bitfield id="HLT" description="High-level threshold for the comparator filter output" begin="14" end="0" width="15" rwaccess="RW"/>
	</register>
	<register id="SDFLT4CMPL1" width="16" page="1" offset="0x44" internal="0" description="Low-level Threshold Register for Ch4">
		<bitfield id="LLT" description="Low-level threshold for the comparator filter output" begin="14" end="0" width="15" rwaccess="RW"/>
	</register>
	<register id="SDCPARM4" width="16" page="1" offset="0x45" internal="0" description="Comparator Filter Parameter Register for Ch4">
		<bitfield id="COSR" description="Comparator Oversample Ratio. Actual rate COSR+1" begin="4" end="0" width="5" rwaccess="RW"/>
		<bitfield id="EN_CEVT1" description="CEVT1 Interrupt enable." begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="EN_CEVT2" description="CEVT2 Interrupt enable." begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="CS1_CS0" description="Comparator Filter Structure (SincFast/1/2/3)" begin="8" end="7" width="2" rwaccess="RW"/>
		<bitfield id="MFIE" description="Modulator Failure Interrupt enable" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="HZEN" description="High level (Z) Threshold crossing output enable" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="CEVT1SEL" description="Comparator Event1 select" begin="12" end="11" width="2" rwaccess="RW"/>
		<bitfield id="CEN" description="Comparator Enable" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="CEVT2SEL" description="Comparator Event2 select" begin="15" end="14" width="2" rwaccess="RW"/>
	</register>
	<register id="SDDATA4" width="32" page="1" offset="0x46" internal="0" description="Data Filter Data Register (16 or 32bit) for Ch4">
		<bitfield id="DATA16" description="Lo-order 16b in 32b mode" begin="15" end="0" width="16" rwaccess="R"/>
		<bitfield id="DATA32HI" description="Hi-order 16b in 32b mode, 16-bit Data in 16b mode" begin="31" end="16" width="16" rwaccess="R"/>
	</register>
	<register id="SDDATFIFO4" width="32" page="1" offset="0x48" internal="0" description="Filter Data FIFO Output(32b) for Ch4">
		<bitfield id="DATA16" description="Lo-order 16b in 32b mode" begin="15" end="0" width="16" rwaccess="R"/>
		<bitfield id="DATA32HI" description="Hi-order 16b in 32b mode, 16-bit Data in 16b mode" begin="31" end="16" width="16" rwaccess="R"/>
	</register>
	<register id="SDCDATA4" width="16" page="1" offset="0x4a" internal="0" description="Comparator Filter Data Register (16b) for Ch4">
		<bitfield id="DATA16" description="Comparator Data output - 16b only" begin="15" end="0" width="16" rwaccess="R"/>
	</register>
	<register id="SDFLT4CMPH2" width="16" page="1" offset="0x4b" internal="0" description="Second high level threhold  for CH4">
		<bitfield id="HLT2" description="Second High level threshold." begin="14" end="0" width="15" rwaccess="RW"/>
	</register>
	<register id="SDFLT4CMPHZ" width="16" page="1" offset="0x4c" internal="0" description="High-level (Z) Threshold Register for Ch4">
		<bitfield id="HLTZ" description="High-level threshold (Z) for the comparator filter output" begin="14" end="0" width="15" rwaccess="RW"/>
	</register>
	<register id="SDFIFOCTL4" width="16" page="1" offset="0x4d" internal="0" description="FIFO Control Register for Ch4">
		<bitfield id="SDFFIL" description="SDFIFO Interrupt Level" begin="4" end="0" width="5" rwaccess="RW"/>
		<bitfield id="SDFFST" description="SDFIFO Status" begin="10" end="6" width="5" rwaccess="R"/>
		<bitfield id="FFIEN" description="SDFIFO data ready Interrupt Enable" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="FFEN" description="SDFIFO Enable" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="DRINTSEL" description="Data-Ready Interrupt Source Select" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="OVFIEN" description="SDFIFO Overflow interrupt enable" begin="15" end="15" width="1" rwaccess="RW"/>
	</register>
	<register id="SDSYNC4" width="16" page="1" offset="0x4e" internal="0" description="SD Filter Sync control for Ch4">
		<bitfield id="SYNCSEL" description="SDSYNC Source Select" begin="5" end="0" width="6" rwaccess="RW"/>
		<bitfield id="WTSYNCEN" description="Wait-for-Sync Enable" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="WTSYNFLG" description="Wait-for-Sync Flag" begin="7" end="7" width="1" rwaccess="R"/>
		<bitfield id="WTSYNCLR" description="Wait-for-Sync Flag Clear " begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="FFSYNCCLREN" description="FIFO Clear-on-SDSYNC Enable" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="WTSCLREN" description="WTSYNFLG Clear-on-FIFOINT Enable" begin="10" end="10" width="1" rwaccess="RW"/>
	</register>
	<register id="SDFLT4CMPL2" width="16" page="1" offset="0x4f" internal="0" description="Second low level threhold  for CH4">
		<bitfield id="LLT2" description="Second low-level threshold for the comparator filter output." begin="14" end="0" width="15" rwaccess="RW"/>
	</register>
	<register id="SDCOMP1CTL" width="16" page="1" offset="0x60" internal="0" description="SD Comparator event filter1 Control Register">
		<bitfield id="CEVT1DIGFILTSEL" description="High Comparator Trip Select" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="CEVT2DIGFILTSEL" description="Low Comparator Trip Select" begin="11" end="10" width="2" rwaccess="RW"/>
	</register>
	<register id="SDCOMP1EVT2FLTCTL" width="16" page="1" offset="0x61" internal="0" description="COMPL/CEVT2 Digital filter1 Control Register">
		<bitfield id="SAMPWIN" description="Sample Window" begin="8" end="4" width="5" rwaccess="RW"/>
		<bitfield id="THRESH" description="Majority Voting Threshold" begin="13" end="9" width="5" rwaccess="RW"/>
		<bitfield id="FILINIT" description="Filter Initialization Bit" begin="15" end="15" width="1" rwaccess="RW"/>
	</register>
	<register id="SDCOMP1EVT2FLTCLKCTL" width="16" page="1" offset="0x62" internal="0" description="COMPL/CEVT2 Digital filter1 Clock Control Register">
		<bitfield id="CLKPRESCALE" description="Sample Clock Prescale" begin="9" end="0" width="10" rwaccess="RW"/>
	</register>
	<register id="SDCOMP1EVT1FLTCTL" width="16" page="1" offset="0x63" internal="0" description="COMPH/CEVT1 Digital filter1 Control Register">
		<bitfield id="SAMPWIN" description="Sample Window" begin="8" end="4" width="5" rwaccess="RW"/>
		<bitfield id="THRESH" description="Majority Voting Threshold" begin="13" end="9" width="5" rwaccess="RW"/>
		<bitfield id="FILINIT" description="Filter Initialization Bit" begin="15" end="15" width="1" rwaccess="RW"/>
	</register>
	<register id="SDCOMP1EVT1FLTCLKCTL" width="16" page="1" offset="0x64" internal="0" description="COMPH/CEVT1 Digital filter1 Clock Control Register">
		<bitfield id="CLKPRESCALE" description="Sample Clock Prescale" begin="9" end="0" width="10" rwaccess="RW"/>
	</register>
	<register id="SDCOMP1LOCK" width="16" page="1" offset="0x67" internal="0" description="SD  compartor event filter1 Lock Register">
		<bitfield id="SDCOMP1CTL" description="COMPCTL Lock" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="COMP" description="COMPevent filter registers Lock" begin="3" end="3" width="1" rwaccess="RW"/>
	</register>
	<register id="SDCOMP2CTL" width="16" page="1" offset="0x68" internal="0" description="SD Comparator event filter2 Control Register">
		<bitfield id="CEVT1DIGFILTSEL" description="High Comparator Trip Select" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="CEVT2DIGFILTSEL" description="Low Comparator Trip Select" begin="11" end="10" width="2" rwaccess="RW"/>
	</register>
	<register id="SDCOMP2EVT2FLTCTL" width="16" page="1" offset="0x69" internal="0" description="COMPL/CEVT2 Digital filter2 Control Register">
		<bitfield id="SAMPWIN" description="Sample Window" begin="8" end="4" width="5" rwaccess="RW"/>
		<bitfield id="THRESH" description="Majority Voting Threshold" begin="13" end="9" width="5" rwaccess="RW"/>
		<bitfield id="FILINIT" description="Filter Initialization Bit" begin="15" end="15" width="1" rwaccess="RW"/>
	</register>
	<register id="SDCOMP2EVT2FLTCLKCTL" width="16" page="1" offset="0x6a" internal="0" description="COMPL/CEVT2 Digital filter2 Clock Control Register">
		<bitfield id="CLKPRESCALE" description="Sample Clock Prescale" begin="9" end="0" width="10" rwaccess="RW"/>
	</register>
	<register id="SDCOMP2EVT1FLTCTL" width="16" page="1" offset="0x6b" internal="0" description="COMPH/CEVT1 Digital filter2 Control Register">
		<bitfield id="SAMPWIN" description="Sample Window" begin="8" end="4" width="5" rwaccess="RW"/>
		<bitfield id="THRESH" description="Majority Voting Threshold" begin="13" end="9" width="5" rwaccess="RW"/>
		<bitfield id="FILINIT" description="Filter Initialization Bit" begin="15" end="15" width="1" rwaccess="RW"/>
	</register>
	<register id="SDCOMP2EVT1FLTCLKCTL" width="16" page="1" offset="0x6c" internal="0" description="COMPH/CEVT1 Digital filter2 Clock Control Register">
		<bitfield id="CLKPRESCALE" description="Sample Clock Prescale" begin="9" end="0" width="10" rwaccess="RW"/>
	</register>
	<register id="SDCOMP2LOCK" width="16" page="1" offset="0x6f" internal="0" description="SD  compartor event filter2 Lock Register">
		<bitfield id="SDCOMP2CTL" description="COMPCTL Lock" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="COMP" description="COMPevent filter registers Lock" begin="3" end="3" width="1" rwaccess="RW"/>
	</register>
	<register id="SDCOMP3CTL" width="16" page="1" offset="0x70" internal="0" description="SD Comparator event filter3 Control Register">
		<bitfield id="CEVT1DIGFILTSEL" description="High Comparator Trip Select" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="CEVT2DIGFILTSEL" description="Low Comparator Trip Select" begin="11" end="10" width="2" rwaccess="RW"/>
	</register>
	<register id="SDCOMP3EVT2FLTCTL" width="16" page="1" offset="0x71" internal="0" description="COMPL/CEVT2 Digital filter3 Control Register">
		<bitfield id="SAMPWIN" description="Sample Window" begin="8" end="4" width="5" rwaccess="RW"/>
		<bitfield id="THRESH" description="Majority Voting Threshold" begin="13" end="9" width="5" rwaccess="RW"/>
		<bitfield id="FILINIT" description="Filter Initialization Bit" begin="15" end="15" width="1" rwaccess="RW"/>
	</register>
	<register id="SDCOMP3EVT2FLTCLKCTL" width="16" page="1" offset="0x72" internal="0" description="COMPL/CEVT2 Digital filter3 Clock Control Register">
		<bitfield id="CLKPRESCALE" description="Sample Clock Prescale" begin="9" end="0" width="10" rwaccess="RW"/>
	</register>
	<register id="SDCOMP3EVT1FLTCTL" width="16" page="1" offset="0x73" internal="0" description="COMPH/CEVT1 Digital filter3 Control Register">
		<bitfield id="SAMPWIN" description="Sample Window" begin="8" end="4" width="5" rwaccess="RW"/>
		<bitfield id="THRESH" description="Majority Voting Threshold" begin="13" end="9" width="5" rwaccess="RW"/>
		<bitfield id="FILINIT" description="Filter Initialization Bit" begin="15" end="15" width="1" rwaccess="RW"/>
	</register>
	<register id="SDCOMP3EVT1FLTCLKCTL" width="16" page="1" offset="0x74" internal="0" description="COMPH/CEVT1 Digital filter3 Clock Control Register">
		<bitfield id="CLKPRESCALE" description="Sample Clock Prescale" begin="9" end="0" width="10" rwaccess="RW"/>
	</register>
	<register id="SDCOMP3LOCK" width="16" page="1" offset="0x77" internal="0" description="SD  compartor event filter3 Lock Register">
		<bitfield id="SDCOMP3CTL" description="COMPCTL Lock" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="COMP" description="COMPevent filter registers Lock" begin="3" end="3" width="1" rwaccess="RW"/>
	</register>
	<register id="SDCOMP4CTL" width="16" page="1" offset="0x78" internal="0" description="SD Comparator event filter4 Control Register">
		<bitfield id="CEVT1DIGFILTSEL" description="High Comparator Trip Select" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="CEVT2DIGFILTSEL" description="Low Comparator Trip Select" begin="11" end="10" width="2" rwaccess="RW"/>
	</register>
	<register id="SDCOMP4EVT2FLTCTL" width="16" page="1" offset="0x79" internal="0" description="COMPL/CEVT2 Digital filter4 Control Register">
		<bitfield id="SAMPWIN" description="Sample Window" begin="8" end="4" width="5" rwaccess="RW"/>
		<bitfield id="THRESH" description="Majority Voting Threshold" begin="13" end="9" width="5" rwaccess="RW"/>
		<bitfield id="FILINIT" description="Filter Initialization Bit" begin="15" end="15" width="1" rwaccess="RW"/>
	</register>
	<register id="SDCOMP4EVT2FLTCLKCTL" width="16" page="1" offset="0x7a" internal="0" description="COMPL/CEVT2 Digital filter4 Clock Control Register">
		<bitfield id="CLKPRESCALE" description="Sample Clock Prescale" begin="9" end="0" width="10" rwaccess="RW"/>
	</register>
	<register id="SDCOMP4EVT1FLTCTL" width="16" page="1" offset="0x7b" internal="0" description="COMPH/CEVT1 Digital filter4 Control Register">
		<bitfield id="SAMPWIN" description="Sample Window" begin="8" end="4" width="5" rwaccess="RW"/>
		<bitfield id="THRESH" description="Majority Voting Threshold" begin="13" end="9" width="5" rwaccess="RW"/>
		<bitfield id="FILINIT" description="Filter Initialization Bit" begin="15" end="15" width="1" rwaccess="RW"/>
	</register>
	<register id="SDCOMP4EVT1FLTCLKCTL" width="16" page="1" offset="0x7c" internal="0" description="COMPH/CEVT1 Digital filter4 Clock Control Register">
		<bitfield id="CLKPRESCALE" description="Sample Clock Prescale" begin="9" end="0" width="10" rwaccess="RW"/>
	</register>
	<register id="SDCOMP4LOCK" width="16" page="1" offset="0x7f" internal="0" description="SD  compartor event filter4 Lock Register">
		<bitfield id="SDCOMP4CTL" description="COMPCTL Lock" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="COMP" description="COMPevent filter registers Lock" begin="3" end="3" width="1" rwaccess="RW"/>
	</register>
</module>
