
300ms_Blinking_LED.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000006b2  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000008  00800060  000006b2  00000746  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000002  00800068  00800068  0000074e  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000074e  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000780  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000b8  00000000  00000000  000007bc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000b1d  00000000  00000000  00000874  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000071e  00000000  00000000  00001391  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000091c  00000000  00000000  00001aaf  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000110  00000000  00000000  000023cc  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000470  00000000  00000000  000024dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000045b  00000000  00000000  0000294c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000078  00000000  00000000  00002da7  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 3a 00 	jmp	0x74	; 0x74 <__ctors_end>
   4:	0c 94 57 00 	jmp	0xae	; 0xae <__bad_interrupt>
   8:	0c 94 57 00 	jmp	0xae	; 0xae <__bad_interrupt>
   c:	0c 94 57 00 	jmp	0xae	; 0xae <__bad_interrupt>
  10:	0c 94 57 00 	jmp	0xae	; 0xae <__bad_interrupt>
  14:	0c 94 57 00 	jmp	0xae	; 0xae <__bad_interrupt>
  18:	0c 94 57 00 	jmp	0xae	; 0xae <__bad_interrupt>
  1c:	0c 94 57 00 	jmp	0xae	; 0xae <__bad_interrupt>
  20:	0c 94 57 00 	jmp	0xae	; 0xae <__bad_interrupt>
  24:	0c 94 57 00 	jmp	0xae	; 0xae <__bad_interrupt>
  28:	0c 94 57 00 	jmp	0xae	; 0xae <__bad_interrupt>
  2c:	0c 94 57 00 	jmp	0xae	; 0xae <__bad_interrupt>
  30:	0c 94 57 00 	jmp	0xae	; 0xae <__bad_interrupt>
  34:	0c 94 57 00 	jmp	0xae	; 0xae <__bad_interrupt>
  38:	0c 94 57 00 	jmp	0xae	; 0xae <__bad_interrupt>
  3c:	0c 94 57 00 	jmp	0xae	; 0xae <__bad_interrupt>
  40:	0c 94 57 00 	jmp	0xae	; 0xae <__bad_interrupt>
  44:	0c 94 57 00 	jmp	0xae	; 0xae <__bad_interrupt>
  48:	0c 94 57 00 	jmp	0xae	; 0xae <__bad_interrupt>
  4c:	0c 94 57 00 	jmp	0xae	; 0xae <__bad_interrupt>
  50:	0c 94 57 00 	jmp	0xae	; 0xae <__bad_interrupt>
  54:	96 02       	muls	r25, r22
  56:	a0 02       	muls	r26, r16
  58:	aa 02       	muls	r26, r26
  5a:	b4 02       	muls	r27, r20
  5c:	c8 02       	muls	r28, r24
  5e:	be 02       	muls	r27, r30
  60:	d2 02       	muls	r29, r18
  62:	dc 02       	muls	r29, r28
  64:	01 03       	mulsu	r16, r17
  66:	0b 03       	fmul	r16, r19
  68:	15 03       	mulsu	r17, r21
  6a:	1f 03       	fmul	r17, r23
  6c:	33 03       	mulsu	r19, r19
  6e:	29 03       	fmul	r18, r17
  70:	3d 03       	fmul	r19, r21
  72:	47 03       	mulsu	r20, r23

00000074 <__ctors_end>:
  74:	11 24       	eor	r1, r1
  76:	1f be       	out	0x3f, r1	; 63
  78:	cf e5       	ldi	r28, 0x5F	; 95
  7a:	d8 e0       	ldi	r29, 0x08	; 8
  7c:	de bf       	out	0x3e, r29	; 62
  7e:	cd bf       	out	0x3d, r28	; 61

00000080 <__do_copy_data>:
  80:	10 e0       	ldi	r17, 0x00	; 0
  82:	a0 e6       	ldi	r26, 0x60	; 96
  84:	b0 e0       	ldi	r27, 0x00	; 0
  86:	e2 eb       	ldi	r30, 0xB2	; 178
  88:	f6 e0       	ldi	r31, 0x06	; 6
  8a:	02 c0       	rjmp	.+4      	; 0x90 <__do_copy_data+0x10>
  8c:	05 90       	lpm	r0, Z+
  8e:	0d 92       	st	X+, r0
  90:	a8 36       	cpi	r26, 0x68	; 104
  92:	b1 07       	cpc	r27, r17
  94:	d9 f7       	brne	.-10     	; 0x8c <__do_copy_data+0xc>

00000096 <__do_clear_bss>:
  96:	20 e0       	ldi	r18, 0x00	; 0
  98:	a8 e6       	ldi	r26, 0x68	; 104
  9a:	b0 e0       	ldi	r27, 0x00	; 0
  9c:	01 c0       	rjmp	.+2      	; 0xa0 <.do_clear_bss_start>

0000009e <.do_clear_bss_loop>:
  9e:	1d 92       	st	X+, r1

000000a0 <.do_clear_bss_start>:
  a0:	aa 36       	cpi	r26, 0x6A	; 106
  a2:	b2 07       	cpc	r27, r18
  a4:	e1 f7       	brne	.-8      	; 0x9e <.do_clear_bss_loop>
  a6:	0e 94 ae 00 	call	0x15c	; 0x15c <main>
  aa:	0c 94 57 03 	jmp	0x6ae	; 0x6ae <_exit>

000000ae <__bad_interrupt>:
  ae:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000b2 <LED_init>:
 */
#include "LED.h"
#include "..\MC\My_avr.h"

void LED_init()
{
  b2:	cf 93       	push	r28
  b4:	df 93       	push	r29
  b6:	cd b7       	in	r28, 0x3d	; 61
  b8:	de b7       	in	r29, 0x3e	; 62
  ba:	27 97       	sbiw	r28, 0x07	; 7
  bc:	0f b6       	in	r0, 0x3f	; 63
  be:	f8 94       	cli
  c0:	de bf       	out	0x3e, r29	; 62
  c2:	0f be       	out	0x3f, r0	; 63
  c4:	cd bf       	out	0x3d, r28	; 61
	DIO_init(PA, 0X01);
  c6:	61 e0       	ldi	r22, 0x01	; 1
  c8:	80 e0       	ldi	r24, 0x00	; 0
  ca:	0e 94 b3 00 	call	0x166	; 0x166 <DIO_init>
	config conf = {timer0, compare, f_cpu_clk_1024, 147};
  ce:	87 e0       	ldi	r24, 0x07	; 7
  d0:	e0 e6       	ldi	r30, 0x60	; 96
  d2:	f0 e0       	ldi	r31, 0x00	; 0
  d4:	de 01       	movw	r26, r28
  d6:	11 96       	adiw	r26, 0x01	; 1
  d8:	01 90       	ld	r0, Z+
  da:	0d 92       	st	X+, r0
  dc:	8a 95       	dec	r24
  de:	e1 f7       	brne	.-8      	; 0xd8 <LED_init+0x26>
	Timer_init(&conf);
  e0:	ce 01       	movw	r24, r28
  e2:	01 96       	adiw	r24, 0x01	; 1
  e4:	0e 94 ff 00 	call	0x1fe	; 0x1fe <Timer_init>
}
  e8:	27 96       	adiw	r28, 0x07	; 7
  ea:	0f b6       	in	r0, 0x3f	; 63
  ec:	f8 94       	cli
  ee:	de bf       	out	0x3e, r29	; 62
  f0:	0f be       	out	0x3f, r0	; 63
  f2:	cd bf       	out	0x3d, r28	; 61
  f4:	df 91       	pop	r29
  f6:	cf 91       	pop	r28
  f8:	08 95       	ret

000000fa <LED_on>:
void LED_on()
{
	DIO_set(PA,0X01);
  fa:	61 e0       	ldi	r22, 0x01	; 1
  fc:	80 e0       	ldi	r24, 0x00	; 0
  fe:	0e 94 cb 00 	call	0x196	; 0x196 <DIO_set>
 102:	08 95       	ret

00000104 <LED_off>:
}
void LED_off()
{
	DIO_reset(PA,0X01);
 104:	61 e0       	ldi	r22, 0x01	; 1
 106:	80 e0       	ldi	r24, 0x00	; 0
 108:	0e 94 e3 00 	call	0x1c6	; 0x1c6 <DIO_reset>
 10c:	08 95       	ret

0000010e <LED_toggle>:
}
void LED_toggle()
{
	volatile static uint8_t state = OFF;
	if(state == ON)
 10e:	80 91 69 00 	lds	r24, 0x0069	; 0x800069 <state.1629>
 112:	81 30       	cpi	r24, 0x01	; 1
 114:	29 f4       	brne	.+10     	; 0x120 <LED_toggle+0x12>
	{
		LED_off();
 116:	0e 94 82 00 	call	0x104	; 0x104 <LED_off>
		state = OFF;
 11a:	10 92 69 00 	sts	0x0069, r1	; 0x800069 <state.1629>
 11e:	08 95       	ret
	}
	else if(state == OFF)
 120:	80 91 69 00 	lds	r24, 0x0069	; 0x800069 <state.1629>
 124:	81 11       	cpse	r24, r1
 126:	05 c0       	rjmp	.+10     	; 0x132 <LED_toggle+0x24>
	{
		LED_on();
 128:	0e 94 7d 00 	call	0xfa	; 0xfa <LED_on>
		state = ON;
 12c:	81 e0       	ldi	r24, 0x01	; 1
 12e:	80 93 69 00 	sts	0x0069, r24	; 0x800069 <state.1629>
 132:	08 95       	ret

00000134 <LED_blink>:
	}
}
void LED_blink()
{
	volatile static uint8_t Match_counter = 0;
	if(GETBIT(TIFR,1))
 134:	08 b6       	in	r0, 0x38	; 56
 136:	01 fe       	sbrs	r0, 1
 138:	10 c0       	rjmp	.+32     	; 0x15a <LED_blink+0x26>
	{
		//using timer0
		SETBIT(TIFR,1); //CLEAR FLAG AFTER MATCH
 13a:	88 b7       	in	r24, 0x38	; 56
 13c:	82 60       	ori	r24, 0x02	; 2
 13e:	88 bf       	out	0x38, r24	; 56
		Match_counter++;
 140:	80 91 68 00 	lds	r24, 0x0068	; 0x800068 <__data_end>
 144:	8f 5f       	subi	r24, 0xFF	; 255
 146:	80 93 68 00 	sts	0x0068, r24	; 0x800068 <__data_end>
		if(Match_counter == 2)
 14a:	80 91 68 00 	lds	r24, 0x0068	; 0x800068 <__data_end>
 14e:	82 30       	cpi	r24, 0x02	; 2
 150:	21 f4       	brne	.+8      	; 0x15a <LED_blink+0x26>
		{
			LED_toggle();
 152:	0e 94 87 00 	call	0x10e	; 0x10e <LED_toggle>
			Match_counter = 0;
 156:	10 92 68 00 	sts	0x0068, r1	; 0x800068 <__data_end>
 15a:	08 95       	ret

0000015c <main>:
 */ 
#include "ECUAL/LED.h"
int main(void)
{
			
    LED_init();
 15c:	0e 94 59 00 	call	0xb2	; 0xb2 <LED_init>
    while (1) 
    {
		LED_blink();
 160:	0e 94 9a 00 	call	0x134	; 0x134 <LED_blink>
 164:	fd cf       	rjmp	.-6      	; 0x160 <main+0x4>

00000166 <DIO_init>:
 *      Author: Omar
 */
#include "dio.h"
void DIO_init(uint8_t Port_name, uint8_t value )
{
	switch(Port_name)
 166:	81 30       	cpi	r24, 0x01	; 1
 168:	51 f0       	breq	.+20     	; 0x17e <DIO_init+0x18>
 16a:	28 f0       	brcs	.+10     	; 0x176 <DIO_init+0x10>
 16c:	82 30       	cpi	r24, 0x02	; 2
 16e:	59 f0       	breq	.+22     	; 0x186 <DIO_init+0x20>
 170:	83 30       	cpi	r24, 0x03	; 3
 172:	69 f0       	breq	.+26     	; 0x18e <DIO_init+0x28>
 174:	08 95       	ret
	{
		case PA:
		{
			DDRA |= value;
 176:	8a b3       	in	r24, 0x1a	; 26
 178:	68 2b       	or	r22, r24
 17a:	6a bb       	out	0x1a, r22	; 26
		}
		break;
 17c:	08 95       	ret
		case PB:
		{
			DDRB |= value;
 17e:	87 b3       	in	r24, 0x17	; 23
 180:	68 2b       	or	r22, r24
 182:	67 bb       	out	0x17, r22	; 23
		}
		break;
 184:	08 95       	ret
		case PC:
		{
			DDRC |= value;
 186:	84 b3       	in	r24, 0x14	; 20
 188:	68 2b       	or	r22, r24
 18a:	64 bb       	out	0x14, r22	; 20
		}
		break;
 18c:	08 95       	ret
		case PD:
		{
			DDRD |= value;
 18e:	81 b3       	in	r24, 0x11	; 17
 190:	68 2b       	or	r22, r24
 192:	61 bb       	out	0x11, r22	; 17
 194:	08 95       	ret

00000196 <DIO_set>:
		break;
	}
}
void DIO_set(uint8_t Port_name, uint8_t value)
{
	switch(Port_name)
 196:	81 30       	cpi	r24, 0x01	; 1
 198:	51 f0       	breq	.+20     	; 0x1ae <DIO_set+0x18>
 19a:	28 f0       	brcs	.+10     	; 0x1a6 <DIO_set+0x10>
 19c:	82 30       	cpi	r24, 0x02	; 2
 19e:	59 f0       	breq	.+22     	; 0x1b6 <DIO_set+0x20>
 1a0:	83 30       	cpi	r24, 0x03	; 3
 1a2:	69 f0       	breq	.+26     	; 0x1be <DIO_set+0x28>
 1a4:	08 95       	ret
	{
		case PA:
		{
			PORTA |= value;
 1a6:	8b b3       	in	r24, 0x1b	; 27
 1a8:	68 2b       	or	r22, r24
 1aa:	6b bb       	out	0x1b, r22	; 27
		}
		break;
 1ac:	08 95       	ret
		case PB:
		{
			PORTA |= value;
 1ae:	8b b3       	in	r24, 0x1b	; 27
 1b0:	68 2b       	or	r22, r24
 1b2:	6b bb       	out	0x1b, r22	; 27
		}
		break;
 1b4:	08 95       	ret
		case PC:
		{
			PORTA |= value;
 1b6:	8b b3       	in	r24, 0x1b	; 27
 1b8:	68 2b       	or	r22, r24
 1ba:	6b bb       	out	0x1b, r22	; 27
		}
		break;
 1bc:	08 95       	ret
		case PD:
		{
			PORTA |= value;
 1be:	8b b3       	in	r24, 0x1b	; 27
 1c0:	68 2b       	or	r22, r24
 1c2:	6b bb       	out	0x1b, r22	; 27
 1c4:	08 95       	ret

000001c6 <DIO_reset>:
		break;
	}
}
void DIO_reset(uint8_t Port_name, uint8_t value)
{
	switch(Port_name)
 1c6:	81 30       	cpi	r24, 0x01	; 1
 1c8:	59 f0       	breq	.+22     	; 0x1e0 <DIO_reset+0x1a>
 1ca:	28 f0       	brcs	.+10     	; 0x1d6 <DIO_reset+0x10>
 1cc:	82 30       	cpi	r24, 0x02	; 2
 1ce:	69 f0       	breq	.+26     	; 0x1ea <DIO_reset+0x24>
 1d0:	83 30       	cpi	r24, 0x03	; 3
 1d2:	81 f0       	breq	.+32     	; 0x1f4 <DIO_reset+0x2e>
 1d4:	08 95       	ret
	{
		case PA:
		{
			PORTA = PORTA & (~value);
 1d6:	8b b3       	in	r24, 0x1b	; 27
 1d8:	60 95       	com	r22
 1da:	68 23       	and	r22, r24
 1dc:	6b bb       	out	0x1b, r22	; 27
		}
		break;
 1de:	08 95       	ret
		case PB:
		{
			PORTB = PORTB & (~value);
 1e0:	88 b3       	in	r24, 0x18	; 24
 1e2:	60 95       	com	r22
 1e4:	68 23       	and	r22, r24
 1e6:	68 bb       	out	0x18, r22	; 24
		}
		break;
 1e8:	08 95       	ret
		case PC:
		{
			PORTC = PORTC & (~value);
 1ea:	85 b3       	in	r24, 0x15	; 21
 1ec:	60 95       	com	r22
 1ee:	68 23       	and	r22, r24
 1f0:	65 bb       	out	0x15, r22	; 21
		}
		break;
 1f2:	08 95       	ret
		case PD:
		{
			PORTD = PORTD & (~value);
 1f4:	82 b3       	in	r24, 0x12	; 18
 1f6:	60 95       	com	r22
 1f8:	68 23       	and	r22, r24
 1fa:	62 bb       	out	0x12, r22	; 18
 1fc:	08 95       	ret

000001fe <Timer_init>:
 * Created: 9/7/2021 2:26:14 AM
 *  Author: Omar
 */ 
#include "timer.h"
void Timer_init(const config* conf)
{
 1fe:	fc 01       	movw	r30, r24
	if(conf->timer_num == timer0)
 200:	80 81       	ld	r24, Z
 202:	81 11       	cpse	r24, r1
 204:	b3 c0       	rjmp	.+358    	; 0x36c <Timer_init+0x16e>
	{
		if(conf->timer_mode == normal)
 206:	81 81       	ldd	r24, Z+1	; 0x01
 208:	81 11       	cpse	r24, r1
 20a:	54 c0       	rjmp	.+168    	; 0x2b4 <Timer_init+0xb6>
		{
			TCNT0 = 0; //set timer initial value to 0
 20c:	12 be       	out	0x32, r1	; 50
			SETBIT(TIMSK,0); //enable overflow interrupt
 20e:	89 b7       	in	r24, 0x39	; 57
 210:	81 60       	ori	r24, 0x01	; 1
 212:	89 bf       	out	0x39, r24	; 57
			SETBIT(TCCR0,7); //set FOCO pin non_pwm mode
 214:	83 b7       	in	r24, 0x33	; 51
 216:	80 68       	ori	r24, 0x80	; 128
 218:	83 bf       	out	0x33, r24	; 51
			switch(conf->timer_preScale)
 21a:	82 81       	ldd	r24, Z+2	; 0x02
 21c:	82 30       	cpi	r24, 0x02	; 2
 21e:	11 f1       	breq	.+68     	; 0x264 <Timer_init+0x66>
 220:	28 f4       	brcc	.+10     	; 0x22c <Timer_init+0x2e>
 222:	88 23       	and	r24, r24
 224:	59 f0       	breq	.+22     	; 0x23c <Timer_init+0x3e>
 226:	81 30       	cpi	r24, 0x01	; 1
 228:	99 f0       	breq	.+38     	; 0x250 <Timer_init+0x52>
 22a:	08 95       	ret
 22c:	86 30       	cpi	r24, 0x06	; 6
 22e:	71 f1       	breq	.+92     	; 0x28c <Timer_init+0x8e>
 230:	87 30       	cpi	r24, 0x07	; 7
 232:	b1 f1       	breq	.+108    	; 0x2a0 <Timer_init+0xa2>
 234:	85 30       	cpi	r24, 0x05	; 5
 236:	09 f0       	breq	.+2      	; 0x23a <Timer_init+0x3c>
 238:	33 c2       	rjmp	.+1126   	; 0x6a0 <__EEPROM_REGION_LENGTH__+0x2a0>
 23a:	1e c0       	rjmp	.+60     	; 0x278 <Timer_init+0x7a>
			{
				case no_clock:
					CLRBIT(TCCR0,0);
 23c:	83 b7       	in	r24, 0x33	; 51
 23e:	8e 7f       	andi	r24, 0xFE	; 254
 240:	83 bf       	out	0x33, r24	; 51
					CLRBIT(TCCR0,1);
 242:	83 b7       	in	r24, 0x33	; 51
 244:	8d 7f       	andi	r24, 0xFD	; 253
 246:	83 bf       	out	0x33, r24	; 51
					CLRBIT(TCCR0,2);
 248:	83 b7       	in	r24, 0x33	; 51
 24a:	8b 7f       	andi	r24, 0xFB	; 251
 24c:	83 bf       	out	0x33, r24	; 51
					break;
 24e:	08 95       	ret
				case f_cpu_clk:
					SETBIT(TCCR0,0);
 250:	83 b7       	in	r24, 0x33	; 51
 252:	81 60       	ori	r24, 0x01	; 1
 254:	83 bf       	out	0x33, r24	; 51
					CLRBIT(TCCR0,1);
 256:	83 b7       	in	r24, 0x33	; 51
 258:	8d 7f       	andi	r24, 0xFD	; 253
 25a:	83 bf       	out	0x33, r24	; 51
					CLRBIT(TCCR0,2);
 25c:	83 b7       	in	r24, 0x33	; 51
 25e:	8b 7f       	andi	r24, 0xFB	; 251
 260:	83 bf       	out	0x33, r24	; 51
					break;
 262:	08 95       	ret
				case f_cpu_clk_8:
					CLRBIT(TCCR0,0);
 264:	83 b7       	in	r24, 0x33	; 51
 266:	8e 7f       	andi	r24, 0xFE	; 254
 268:	83 bf       	out	0x33, r24	; 51
					SETBIT(TCCR0,1);
 26a:	83 b7       	in	r24, 0x33	; 51
 26c:	82 60       	ori	r24, 0x02	; 2
 26e:	83 bf       	out	0x33, r24	; 51
					CLRBIT(TCCR0,2);
 270:	83 b7       	in	r24, 0x33	; 51
 272:	8b 7f       	andi	r24, 0xFB	; 251
 274:	83 bf       	out	0x33, r24	; 51
					break;	
 276:	08 95       	ret
				case f_cpu_clk_32:
					break;
				case f_cpu_clk_64:
					SETBIT(TCCR0,0);
 278:	83 b7       	in	r24, 0x33	; 51
 27a:	81 60       	ori	r24, 0x01	; 1
 27c:	83 bf       	out	0x33, r24	; 51
					SETBIT(TCCR0,1);
 27e:	83 b7       	in	r24, 0x33	; 51
 280:	82 60       	ori	r24, 0x02	; 2
 282:	83 bf       	out	0x33, r24	; 51
					CLRBIT(TCCR0,2);
 284:	83 b7       	in	r24, 0x33	; 51
 286:	8b 7f       	andi	r24, 0xFB	; 251
 288:	83 bf       	out	0x33, r24	; 51
					break;
 28a:	08 95       	ret
				case f_cpu_clk_128:
					break;	
				case f_cpu_clk_256:
					CLRBIT(TCCR0,0);
 28c:	83 b7       	in	r24, 0x33	; 51
 28e:	8e 7f       	andi	r24, 0xFE	; 254
 290:	83 bf       	out	0x33, r24	; 51
					CLRBIT(TCCR0,1);
 292:	83 b7       	in	r24, 0x33	; 51
 294:	8d 7f       	andi	r24, 0xFD	; 253
 296:	83 bf       	out	0x33, r24	; 51
					SETBIT(TCCR0,2);
 298:	83 b7       	in	r24, 0x33	; 51
 29a:	84 60       	ori	r24, 0x04	; 4
 29c:	83 bf       	out	0x33, r24	; 51
					break;	
 29e:	08 95       	ret
				case f_cpu_clk_1024:
					SETBIT(TCCR0,0);
 2a0:	83 b7       	in	r24, 0x33	; 51
 2a2:	81 60       	ori	r24, 0x01	; 1
 2a4:	83 bf       	out	0x33, r24	; 51
					CLRBIT(TCCR0,1);
 2a6:	83 b7       	in	r24, 0x33	; 51
 2a8:	8d 7f       	andi	r24, 0xFD	; 253
 2aa:	83 bf       	out	0x33, r24	; 51
					SETBIT(TCCR0,2);
 2ac:	83 b7       	in	r24, 0x33	; 51
 2ae:	84 60       	ori	r24, 0x04	; 4
 2b0:	83 bf       	out	0x33, r24	; 51
					break;
 2b2:	08 95       	ret
			}
		}
		else if(conf->timer_mode == compare)
 2b4:	81 30       	cpi	r24, 0x01	; 1
 2b6:	09 f0       	breq	.+2      	; 0x2ba <Timer_init+0xbc>
 2b8:	f3 c1       	rjmp	.+998    	; 0x6a0 <__EEPROM_REGION_LENGTH__+0x2a0>
		{
			TCNT0 = 0; //set timer initial value to 0
 2ba:	12 be       	out	0x32, r1	; 50
			SETBIT(TIMSK,1); //enable compare interrupt	
 2bc:	89 b7       	in	r24, 0x39	; 57
 2be:	82 60       	ori	r24, 0x02	; 2
 2c0:	89 bf       	out	0x39, r24	; 57
			SETBIT(TCCR0,3);//set FOCO pin non_pwm mode and WGM
 2c2:	83 b7       	in	r24, 0x33	; 51
 2c4:	88 60       	ori	r24, 0x08	; 8
 2c6:	83 bf       	out	0x33, r24	; 51
			SETBIT(TCCR0,7);//set FOCO pin non_pwm mode and WGM
 2c8:	83 b7       	in	r24, 0x33	; 51
 2ca:	80 68       	ori	r24, 0x80	; 128
 2cc:	83 bf       	out	0x33, r24	; 51
			OCR0  = conf->ticks_num; //set the compare value
 2ce:	83 81       	ldd	r24, Z+3	; 0x03
 2d0:	8c bf       	out	0x3c, r24	; 60
			switch(conf->timer_preScale)
 2d2:	82 81       	ldd	r24, Z+2	; 0x02
 2d4:	82 30       	cpi	r24, 0x02	; 2
 2d6:	11 f1       	breq	.+68     	; 0x31c <Timer_init+0x11e>
 2d8:	28 f4       	brcc	.+10     	; 0x2e4 <Timer_init+0xe6>
 2da:	88 23       	and	r24, r24
 2dc:	59 f0       	breq	.+22     	; 0x2f4 <Timer_init+0xf6>
 2de:	81 30       	cpi	r24, 0x01	; 1
 2e0:	99 f0       	breq	.+38     	; 0x308 <Timer_init+0x10a>
 2e2:	08 95       	ret
 2e4:	86 30       	cpi	r24, 0x06	; 6
 2e6:	71 f1       	breq	.+92     	; 0x344 <Timer_init+0x146>
 2e8:	87 30       	cpi	r24, 0x07	; 7
 2ea:	b1 f1       	breq	.+108    	; 0x358 <Timer_init+0x15a>
 2ec:	85 30       	cpi	r24, 0x05	; 5
 2ee:	09 f0       	breq	.+2      	; 0x2f2 <Timer_init+0xf4>
 2f0:	d7 c1       	rjmp	.+942    	; 0x6a0 <__EEPROM_REGION_LENGTH__+0x2a0>
 2f2:	1e c0       	rjmp	.+60     	; 0x330 <Timer_init+0x132>
			{
				case no_clock:
				CLRBIT(TCCR0,0);
 2f4:	83 b7       	in	r24, 0x33	; 51
 2f6:	8e 7f       	andi	r24, 0xFE	; 254
 2f8:	83 bf       	out	0x33, r24	; 51
				CLRBIT(TCCR0,1);
 2fa:	83 b7       	in	r24, 0x33	; 51
 2fc:	8d 7f       	andi	r24, 0xFD	; 253
 2fe:	83 bf       	out	0x33, r24	; 51
				CLRBIT(TCCR0,2);
 300:	83 b7       	in	r24, 0x33	; 51
 302:	8b 7f       	andi	r24, 0xFB	; 251
 304:	83 bf       	out	0x33, r24	; 51
				break;
 306:	08 95       	ret
				case f_cpu_clk:
				SETBIT(TCCR0,0);
 308:	83 b7       	in	r24, 0x33	; 51
 30a:	81 60       	ori	r24, 0x01	; 1
 30c:	83 bf       	out	0x33, r24	; 51
				CLRBIT(TCCR0,1);
 30e:	83 b7       	in	r24, 0x33	; 51
 310:	8d 7f       	andi	r24, 0xFD	; 253
 312:	83 bf       	out	0x33, r24	; 51
				CLRBIT(TCCR0,2);
 314:	83 b7       	in	r24, 0x33	; 51
 316:	8b 7f       	andi	r24, 0xFB	; 251
 318:	83 bf       	out	0x33, r24	; 51
				break;
 31a:	08 95       	ret
				case f_cpu_clk_8:
				CLRBIT(TCCR0,0);
 31c:	83 b7       	in	r24, 0x33	; 51
 31e:	8e 7f       	andi	r24, 0xFE	; 254
 320:	83 bf       	out	0x33, r24	; 51
				SETBIT(TCCR0,1);
 322:	83 b7       	in	r24, 0x33	; 51
 324:	82 60       	ori	r24, 0x02	; 2
 326:	83 bf       	out	0x33, r24	; 51
				CLRBIT(TCCR0,2);
 328:	83 b7       	in	r24, 0x33	; 51
 32a:	8b 7f       	andi	r24, 0xFB	; 251
 32c:	83 bf       	out	0x33, r24	; 51
				break;
 32e:	08 95       	ret
				case f_cpu_clk_32:
				break;
				case f_cpu_clk_64:
				SETBIT(TCCR0,0);
 330:	83 b7       	in	r24, 0x33	; 51
 332:	81 60       	ori	r24, 0x01	; 1
 334:	83 bf       	out	0x33, r24	; 51
				SETBIT(TCCR0,1);
 336:	83 b7       	in	r24, 0x33	; 51
 338:	82 60       	ori	r24, 0x02	; 2
 33a:	83 bf       	out	0x33, r24	; 51
				CLRBIT(TCCR0,2);
 33c:	83 b7       	in	r24, 0x33	; 51
 33e:	8b 7f       	andi	r24, 0xFB	; 251
 340:	83 bf       	out	0x33, r24	; 51
				break;
 342:	08 95       	ret
				case f_cpu_clk_128:
				break;
				case f_cpu_clk_256:
				CLRBIT(TCCR0,0);
 344:	83 b7       	in	r24, 0x33	; 51
 346:	8e 7f       	andi	r24, 0xFE	; 254
 348:	83 bf       	out	0x33, r24	; 51
				CLRBIT(TCCR0,1);
 34a:	83 b7       	in	r24, 0x33	; 51
 34c:	8d 7f       	andi	r24, 0xFD	; 253
 34e:	83 bf       	out	0x33, r24	; 51
				SETBIT(TCCR0,2);
 350:	83 b7       	in	r24, 0x33	; 51
 352:	84 60       	ori	r24, 0x04	; 4
 354:	83 bf       	out	0x33, r24	; 51
				break;
 356:	08 95       	ret
				case f_cpu_clk_1024:
				SETBIT(TCCR0,0);
 358:	83 b7       	in	r24, 0x33	; 51
 35a:	81 60       	ori	r24, 0x01	; 1
 35c:	83 bf       	out	0x33, r24	; 51
				CLRBIT(TCCR0,1);
 35e:	83 b7       	in	r24, 0x33	; 51
 360:	8d 7f       	andi	r24, 0xFD	; 253
 362:	83 bf       	out	0x33, r24	; 51
				SETBIT(TCCR0,2);
 364:	83 b7       	in	r24, 0x33	; 51
 366:	84 60       	ori	r24, 0x04	; 4
 368:	83 bf       	out	0x33, r24	; 51
				break;
 36a:	08 95       	ret
			}
		}
	}
	else if(conf->timer_num == timer1)
 36c:	81 30       	cpi	r24, 0x01	; 1
 36e:	09 f0       	breq	.+2      	; 0x372 <Timer_init+0x174>
 370:	c4 c0       	rjmp	.+392    	; 0x4fa <__EEPROM_REGION_LENGTH__+0xfa>
	{
		if(conf->timer_mode == normal)
 372:	81 81       	ldd	r24, Z+1	; 0x01
 374:	81 11       	cpse	r24, r1
 376:	58 c0       	rjmp	.+176    	; 0x428 <__EEPROM_REGION_LENGTH__+0x28>
		{
			TCNT1H = 0; //set timer initial value to 0
 378:	1d bc       	out	0x2d, r1	; 45
			TCNT1L = 0;
 37a:	1c bc       	out	0x2c, r1	; 44
			SETBIT(TIMSK,2); //enable overflow interrupt
 37c:	89 b7       	in	r24, 0x39	; 57
 37e:	84 60       	ori	r24, 0x04	; 4
 380:	89 bf       	out	0x39, r24	; 57
			SETBIT(TCCR1A,2); //non_pwm mode
 382:	8f b5       	in	r24, 0x2f	; 47
 384:	84 60       	ori	r24, 0x04	; 4
 386:	8f bd       	out	0x2f, r24	; 47
			SETBIT(TCCR1A,3); //non_pwm mode
 388:	8f b5       	in	r24, 0x2f	; 47
 38a:	88 60       	ori	r24, 0x08	; 8
 38c:	8f bd       	out	0x2f, r24	; 47
			switch(conf->timer_preScale)
 38e:	82 81       	ldd	r24, Z+2	; 0x02
 390:	82 30       	cpi	r24, 0x02	; 2
 392:	11 f1       	breq	.+68     	; 0x3d8 <Timer_init+0x1da>
 394:	28 f4       	brcc	.+10     	; 0x3a0 <Timer_init+0x1a2>
 396:	88 23       	and	r24, r24
 398:	59 f0       	breq	.+22     	; 0x3b0 <Timer_init+0x1b2>
 39a:	81 30       	cpi	r24, 0x01	; 1
 39c:	99 f0       	breq	.+38     	; 0x3c4 <Timer_init+0x1c6>
 39e:	08 95       	ret
 3a0:	86 30       	cpi	r24, 0x06	; 6
 3a2:	71 f1       	breq	.+92     	; 0x400 <__EEPROM_REGION_LENGTH__>
 3a4:	87 30       	cpi	r24, 0x07	; 7
 3a6:	b1 f1       	breq	.+108    	; 0x414 <__EEPROM_REGION_LENGTH__+0x14>
 3a8:	85 30       	cpi	r24, 0x05	; 5
 3aa:	09 f0       	breq	.+2      	; 0x3ae <Timer_init+0x1b0>
 3ac:	79 c1       	rjmp	.+754    	; 0x6a0 <__EEPROM_REGION_LENGTH__+0x2a0>
 3ae:	1e c0       	rjmp	.+60     	; 0x3ec <Timer_init+0x1ee>
			{
				case no_clock:
				CLRBIT(TCCR1B,0);
 3b0:	8e b5       	in	r24, 0x2e	; 46
 3b2:	8e 7f       	andi	r24, 0xFE	; 254
 3b4:	8e bd       	out	0x2e, r24	; 46
				CLRBIT(TCCR1B,1);
 3b6:	8e b5       	in	r24, 0x2e	; 46
 3b8:	8d 7f       	andi	r24, 0xFD	; 253
 3ba:	8e bd       	out	0x2e, r24	; 46
				CLRBIT(TCCR1B,2);
 3bc:	8e b5       	in	r24, 0x2e	; 46
 3be:	8b 7f       	andi	r24, 0xFB	; 251
 3c0:	8e bd       	out	0x2e, r24	; 46
				break;
 3c2:	08 95       	ret
				case f_cpu_clk:
				SETBIT(TCCR1B,0);
 3c4:	8e b5       	in	r24, 0x2e	; 46
 3c6:	81 60       	ori	r24, 0x01	; 1
 3c8:	8e bd       	out	0x2e, r24	; 46
				CLRBIT(TCCR1B,1);
 3ca:	8e b5       	in	r24, 0x2e	; 46
 3cc:	8d 7f       	andi	r24, 0xFD	; 253
 3ce:	8e bd       	out	0x2e, r24	; 46
				CLRBIT(TCCR1B,2);
 3d0:	8e b5       	in	r24, 0x2e	; 46
 3d2:	8b 7f       	andi	r24, 0xFB	; 251
 3d4:	8e bd       	out	0x2e, r24	; 46
				break;
 3d6:	08 95       	ret
				case f_cpu_clk_8:
				CLRBIT(TCCR1B,0);
 3d8:	8e b5       	in	r24, 0x2e	; 46
 3da:	8e 7f       	andi	r24, 0xFE	; 254
 3dc:	8e bd       	out	0x2e, r24	; 46
				SETBIT(TCCR1B,1);
 3de:	8e b5       	in	r24, 0x2e	; 46
 3e0:	82 60       	ori	r24, 0x02	; 2
 3e2:	8e bd       	out	0x2e, r24	; 46
				CLRBIT(TCCR1B,2);
 3e4:	8e b5       	in	r24, 0x2e	; 46
 3e6:	8b 7f       	andi	r24, 0xFB	; 251
 3e8:	8e bd       	out	0x2e, r24	; 46
				break;
 3ea:	08 95       	ret
				case f_cpu_clk_32:
				break;
				case f_cpu_clk_64:
				SETBIT(TCCR1B,0);
 3ec:	8e b5       	in	r24, 0x2e	; 46
 3ee:	81 60       	ori	r24, 0x01	; 1
 3f0:	8e bd       	out	0x2e, r24	; 46
				SETBIT(TCCR1B,1);
 3f2:	8e b5       	in	r24, 0x2e	; 46
 3f4:	82 60       	ori	r24, 0x02	; 2
 3f6:	8e bd       	out	0x2e, r24	; 46
				CLRBIT(TCCR1B,2);
 3f8:	8e b5       	in	r24, 0x2e	; 46
 3fa:	8b 7f       	andi	r24, 0xFB	; 251
 3fc:	8e bd       	out	0x2e, r24	; 46
				break;
 3fe:	08 95       	ret
				case f_cpu_clk_128:
				break;
				case f_cpu_clk_256:
				CLRBIT(TCCR1B,0);
 400:	8e b5       	in	r24, 0x2e	; 46
 402:	8e 7f       	andi	r24, 0xFE	; 254
 404:	8e bd       	out	0x2e, r24	; 46
				CLRBIT(TCCR1B,1);
 406:	8e b5       	in	r24, 0x2e	; 46
 408:	8d 7f       	andi	r24, 0xFD	; 253
 40a:	8e bd       	out	0x2e, r24	; 46
				SETBIT(TCCR1B,2);
 40c:	8e b5       	in	r24, 0x2e	; 46
 40e:	84 60       	ori	r24, 0x04	; 4
 410:	8e bd       	out	0x2e, r24	; 46
				break;
 412:	08 95       	ret
				case f_cpu_clk_1024:
				SETBIT(TCCR1B,0);
 414:	8e b5       	in	r24, 0x2e	; 46
 416:	81 60       	ori	r24, 0x01	; 1
 418:	8e bd       	out	0x2e, r24	; 46
				CLRBIT(TCCR1B,1);
 41a:	8e b5       	in	r24, 0x2e	; 46
 41c:	8d 7f       	andi	r24, 0xFD	; 253
 41e:	8e bd       	out	0x2e, r24	; 46
				SETBIT(TCCR1B,2);
 420:	8e b5       	in	r24, 0x2e	; 46
 422:	84 60       	ori	r24, 0x04	; 4
 424:	8e bd       	out	0x2e, r24	; 46
				break;
 426:	08 95       	ret
			}
			
		}
		else if(conf->timer_mode == compare)
 428:	81 30       	cpi	r24, 0x01	; 1
 42a:	09 f0       	breq	.+2      	; 0x42e <__EEPROM_REGION_LENGTH__+0x2e>
 42c:	39 c1       	rjmp	.+626    	; 0x6a0 <__EEPROM_REGION_LENGTH__+0x2a0>
		{
			TCNT1H = 0; //set timer initial value to 0
 42e:	1d bc       	out	0x2d, r1	; 45
			TCNT1L = 0;
 430:	1c bc       	out	0x2c, r1	; 44
			SETBIT(TIMSK,4); //enable compare interrupt
 432:	89 b7       	in	r24, 0x39	; 57
 434:	80 61       	ori	r24, 0x10	; 16
 436:	89 bf       	out	0x39, r24	; 57
			SETBIT(TCCR1A,2); //non_pwm mode
 438:	8f b5       	in	r24, 0x2f	; 47
 43a:	84 60       	ori	r24, 0x04	; 4
 43c:	8f bd       	out	0x2f, r24	; 47
			SETBIT(TCCR1A,3); //non_pwm mode
 43e:	8f b5       	in	r24, 0x2f	; 47
 440:	88 60       	ori	r24, 0x08	; 8
 442:	8f bd       	out	0x2f, r24	; 47
			OCR1AH = (uint8_t) (conf->ticks_num >> 8);
 444:	83 81       	ldd	r24, Z+3	; 0x03
 446:	94 81       	ldd	r25, Z+4	; 0x04
 448:	a5 81       	ldd	r26, Z+5	; 0x05
 44a:	b6 81       	ldd	r27, Z+6	; 0x06
 44c:	89 2f       	mov	r24, r25
 44e:	9a 2f       	mov	r25, r26
 450:	ab 2f       	mov	r26, r27
 452:	bb 27       	eor	r27, r27
 454:	8b bd       	out	0x2b, r24	; 43
			OCR1AL = (uint8_t)(conf->ticks_num & (0X00FF));
 456:	83 81       	ldd	r24, Z+3	; 0x03
 458:	8a bd       	out	0x2a, r24	; 42
			SETBIT(TCCR1B,3);
 45a:	8e b5       	in	r24, 0x2e	; 46
 45c:	88 60       	ori	r24, 0x08	; 8
 45e:	8e bd       	out	0x2e, r24	; 46
			switch(conf->timer_preScale)
 460:	82 81       	ldd	r24, Z+2	; 0x02
 462:	82 30       	cpi	r24, 0x02	; 2
 464:	11 f1       	breq	.+68     	; 0x4aa <__EEPROM_REGION_LENGTH__+0xaa>
 466:	28 f4       	brcc	.+10     	; 0x472 <__EEPROM_REGION_LENGTH__+0x72>
 468:	88 23       	and	r24, r24
 46a:	59 f0       	breq	.+22     	; 0x482 <__EEPROM_REGION_LENGTH__+0x82>
 46c:	81 30       	cpi	r24, 0x01	; 1
 46e:	99 f0       	breq	.+38     	; 0x496 <__EEPROM_REGION_LENGTH__+0x96>
 470:	08 95       	ret
 472:	86 30       	cpi	r24, 0x06	; 6
 474:	71 f1       	breq	.+92     	; 0x4d2 <__EEPROM_REGION_LENGTH__+0xd2>
 476:	87 30       	cpi	r24, 0x07	; 7
 478:	b1 f1       	breq	.+108    	; 0x4e6 <__EEPROM_REGION_LENGTH__+0xe6>
 47a:	85 30       	cpi	r24, 0x05	; 5
 47c:	09 f0       	breq	.+2      	; 0x480 <__EEPROM_REGION_LENGTH__+0x80>
 47e:	10 c1       	rjmp	.+544    	; 0x6a0 <__EEPROM_REGION_LENGTH__+0x2a0>
 480:	1e c0       	rjmp	.+60     	; 0x4be <__EEPROM_REGION_LENGTH__+0xbe>
			{
				case no_clock:
				CLRBIT(TCCR1B,0);
 482:	8e b5       	in	r24, 0x2e	; 46
 484:	8e 7f       	andi	r24, 0xFE	; 254
 486:	8e bd       	out	0x2e, r24	; 46
				CLRBIT(TCCR1B,1);
 488:	8e b5       	in	r24, 0x2e	; 46
 48a:	8d 7f       	andi	r24, 0xFD	; 253
 48c:	8e bd       	out	0x2e, r24	; 46
				CLRBIT(TCCR1B,2);
 48e:	8e b5       	in	r24, 0x2e	; 46
 490:	8b 7f       	andi	r24, 0xFB	; 251
 492:	8e bd       	out	0x2e, r24	; 46
				break;
 494:	08 95       	ret
				case f_cpu_clk:
				SETBIT(TCCR1B,0);
 496:	8e b5       	in	r24, 0x2e	; 46
 498:	81 60       	ori	r24, 0x01	; 1
 49a:	8e bd       	out	0x2e, r24	; 46
				CLRBIT(TCCR1B,1);
 49c:	8e b5       	in	r24, 0x2e	; 46
 49e:	8d 7f       	andi	r24, 0xFD	; 253
 4a0:	8e bd       	out	0x2e, r24	; 46
				CLRBIT(TCCR1B,2);
 4a2:	8e b5       	in	r24, 0x2e	; 46
 4a4:	8b 7f       	andi	r24, 0xFB	; 251
 4a6:	8e bd       	out	0x2e, r24	; 46
				break;
 4a8:	08 95       	ret
				case f_cpu_clk_8:
				CLRBIT(TCCR1B,0);
 4aa:	8e b5       	in	r24, 0x2e	; 46
 4ac:	8e 7f       	andi	r24, 0xFE	; 254
 4ae:	8e bd       	out	0x2e, r24	; 46
				SETBIT(TCCR1B,1);
 4b0:	8e b5       	in	r24, 0x2e	; 46
 4b2:	82 60       	ori	r24, 0x02	; 2
 4b4:	8e bd       	out	0x2e, r24	; 46
				CLRBIT(TCCR1B,2);
 4b6:	8e b5       	in	r24, 0x2e	; 46
 4b8:	8b 7f       	andi	r24, 0xFB	; 251
 4ba:	8e bd       	out	0x2e, r24	; 46
				break;
 4bc:	08 95       	ret
				case f_cpu_clk_32:
				break;
				case f_cpu_clk_64:
				SETBIT(TCCR1B,0);
 4be:	8e b5       	in	r24, 0x2e	; 46
 4c0:	81 60       	ori	r24, 0x01	; 1
 4c2:	8e bd       	out	0x2e, r24	; 46
				SETBIT(TCCR1B,1);
 4c4:	8e b5       	in	r24, 0x2e	; 46
 4c6:	82 60       	ori	r24, 0x02	; 2
 4c8:	8e bd       	out	0x2e, r24	; 46
				CLRBIT(TCCR1B,2);
 4ca:	8e b5       	in	r24, 0x2e	; 46
 4cc:	8b 7f       	andi	r24, 0xFB	; 251
 4ce:	8e bd       	out	0x2e, r24	; 46
				break;
 4d0:	08 95       	ret
				case f_cpu_clk_128:
				break;
				case f_cpu_clk_256:
				CLRBIT(TCCR1B,0);
 4d2:	8e b5       	in	r24, 0x2e	; 46
 4d4:	8e 7f       	andi	r24, 0xFE	; 254
 4d6:	8e bd       	out	0x2e, r24	; 46
				CLRBIT(TCCR1B,1);
 4d8:	8e b5       	in	r24, 0x2e	; 46
 4da:	8d 7f       	andi	r24, 0xFD	; 253
 4dc:	8e bd       	out	0x2e, r24	; 46
				SETBIT(TCCR1B,2);
 4de:	8e b5       	in	r24, 0x2e	; 46
 4e0:	84 60       	ori	r24, 0x04	; 4
 4e2:	8e bd       	out	0x2e, r24	; 46
				break;
 4e4:	08 95       	ret
				case f_cpu_clk_1024:
				SETBIT(TCCR1B,0);
 4e6:	8e b5       	in	r24, 0x2e	; 46
 4e8:	81 60       	ori	r24, 0x01	; 1
 4ea:	8e bd       	out	0x2e, r24	; 46
				CLRBIT(TCCR1B,1);
 4ec:	8e b5       	in	r24, 0x2e	; 46
 4ee:	8d 7f       	andi	r24, 0xFD	; 253
 4f0:	8e bd       	out	0x2e, r24	; 46
				SETBIT(TCCR1B,2);
 4f2:	8e b5       	in	r24, 0x2e	; 46
 4f4:	84 60       	ori	r24, 0x04	; 4
 4f6:	8e bd       	out	0x2e, r24	; 46
				break;
 4f8:	08 95       	ret
			}
		}	
	}
	else if(conf->timer_num == timer2)
 4fa:	82 30       	cpi	r24, 0x02	; 2
 4fc:	09 f0       	breq	.+2      	; 0x500 <__EEPROM_REGION_LENGTH__+0x100>
 4fe:	d0 c0       	rjmp	.+416    	; 0x6a0 <__EEPROM_REGION_LENGTH__+0x2a0>
	{
		if(conf->timer_mode == normal)
 500:	81 81       	ldd	r24, Z+1	; 0x01
 502:	81 11       	cpse	r24, r1
 504:	63 c0       	rjmp	.+198    	; 0x5cc <__EEPROM_REGION_LENGTH__+0x1cc>
		{
			TCNT2 = 0; //set timer initial value to 0
 506:	14 bc       	out	0x24, r1	; 36
			SETBIT(TIMSK,6); //enable overflow interrupt
 508:	89 b7       	in	r24, 0x39	; 57
 50a:	80 64       	ori	r24, 0x40	; 64
 50c:	89 bf       	out	0x39, r24	; 57
			SETBIT(TCCR2,7); //set FOCO pin non_pwm mode
 50e:	85 b5       	in	r24, 0x25	; 37
 510:	80 68       	ori	r24, 0x80	; 128
 512:	85 bd       	out	0x25, r24	; 37
			switch(conf->timer_preScale)
 514:	e2 81       	ldd	r30, Z+2	; 0x02
 516:	8e 2f       	mov	r24, r30
 518:	90 e0       	ldi	r25, 0x00	; 0
 51a:	88 30       	cpi	r24, 0x08	; 8
 51c:	91 05       	cpc	r25, r1
 51e:	08 f0       	brcs	.+2      	; 0x522 <__EEPROM_REGION_LENGTH__+0x122>
 520:	bf c0       	rjmp	.+382    	; 0x6a0 <__EEPROM_REGION_LENGTH__+0x2a0>
 522:	fc 01       	movw	r30, r24
 524:	e6 5d       	subi	r30, 0xD6	; 214
 526:	ff 4f       	sbci	r31, 0xFF	; 255
 528:	0c 94 51 03 	jmp	0x6a2	; 0x6a2 <__tablejump2__>
			{
				case no_clock:
					CLRBIT(TCCR0,0);
 52c:	83 b7       	in	r24, 0x33	; 51
 52e:	8e 7f       	andi	r24, 0xFE	; 254
 530:	83 bf       	out	0x33, r24	; 51
					CLRBIT(TCCR0,1);
 532:	83 b7       	in	r24, 0x33	; 51
 534:	8d 7f       	andi	r24, 0xFD	; 253
 536:	83 bf       	out	0x33, r24	; 51
					CLRBIT(TCCR0,2);
 538:	83 b7       	in	r24, 0x33	; 51
 53a:	8b 7f       	andi	r24, 0xFB	; 251
 53c:	83 bf       	out	0x33, r24	; 51
					break;
 53e:	08 95       	ret
				case f_cpu_clk:
					SETBIT(TCCR0,0);
 540:	83 b7       	in	r24, 0x33	; 51
 542:	81 60       	ori	r24, 0x01	; 1
 544:	83 bf       	out	0x33, r24	; 51
					CLRBIT(TCCR0,1);
 546:	83 b7       	in	r24, 0x33	; 51
 548:	8d 7f       	andi	r24, 0xFD	; 253
 54a:	83 bf       	out	0x33, r24	; 51
					CLRBIT(TCCR0,2);
 54c:	83 b7       	in	r24, 0x33	; 51
 54e:	8b 7f       	andi	r24, 0xFB	; 251
 550:	83 bf       	out	0x33, r24	; 51
					break;
 552:	08 95       	ret
				case f_cpu_clk_8:
					CLRBIT(TCCR0,0);
 554:	83 b7       	in	r24, 0x33	; 51
 556:	8e 7f       	andi	r24, 0xFE	; 254
 558:	83 bf       	out	0x33, r24	; 51
					SETBIT(TCCR0,1);
 55a:	83 b7       	in	r24, 0x33	; 51
 55c:	82 60       	ori	r24, 0x02	; 2
 55e:	83 bf       	out	0x33, r24	; 51
					CLRBIT(TCCR0,2);
 560:	83 b7       	in	r24, 0x33	; 51
 562:	8b 7f       	andi	r24, 0xFB	; 251
 564:	83 bf       	out	0x33, r24	; 51
					break;
 566:	08 95       	ret
				case f_cpu_clk_32:
					SETBIT(TCCR0,0);
 568:	83 b7       	in	r24, 0x33	; 51
 56a:	81 60       	ori	r24, 0x01	; 1
 56c:	83 bf       	out	0x33, r24	; 51
					SETBIT(TCCR0,1);
 56e:	83 b7       	in	r24, 0x33	; 51
 570:	82 60       	ori	r24, 0x02	; 2
 572:	83 bf       	out	0x33, r24	; 51
					CLRBIT(TCCR0,2);
 574:	83 b7       	in	r24, 0x33	; 51
 576:	8b 7f       	andi	r24, 0xFB	; 251
 578:	83 bf       	out	0x33, r24	; 51
					break;
 57a:	08 95       	ret
				case f_cpu_clk_64:
					CLRBIT(TCCR0,0);
 57c:	83 b7       	in	r24, 0x33	; 51
 57e:	8e 7f       	andi	r24, 0xFE	; 254
 580:	83 bf       	out	0x33, r24	; 51
					CLRBIT(TCCR0,1);
 582:	83 b7       	in	r24, 0x33	; 51
 584:	8d 7f       	andi	r24, 0xFD	; 253
 586:	83 bf       	out	0x33, r24	; 51
					SETBIT(TCCR0,2);
 588:	83 b7       	in	r24, 0x33	; 51
 58a:	84 60       	ori	r24, 0x04	; 4
 58c:	83 bf       	out	0x33, r24	; 51
					break;
 58e:	08 95       	ret
				case f_cpu_clk_128:
					SETBIT(TCCR0,0);
 590:	83 b7       	in	r24, 0x33	; 51
 592:	81 60       	ori	r24, 0x01	; 1
 594:	83 bf       	out	0x33, r24	; 51
					CLRBIT(TCCR0,1);
 596:	83 b7       	in	r24, 0x33	; 51
 598:	8d 7f       	andi	r24, 0xFD	; 253
 59a:	83 bf       	out	0x33, r24	; 51
					SETBIT(TCCR0,2);
 59c:	83 b7       	in	r24, 0x33	; 51
 59e:	84 60       	ori	r24, 0x04	; 4
 5a0:	83 bf       	out	0x33, r24	; 51
					break;
 5a2:	08 95       	ret
				case f_cpu_clk_256:
					CLRBIT(TCCR0,0);
 5a4:	83 b7       	in	r24, 0x33	; 51
 5a6:	8e 7f       	andi	r24, 0xFE	; 254
 5a8:	83 bf       	out	0x33, r24	; 51
					SETBIT(TCCR0,1);
 5aa:	83 b7       	in	r24, 0x33	; 51
 5ac:	82 60       	ori	r24, 0x02	; 2
 5ae:	83 bf       	out	0x33, r24	; 51
					SETBIT(TCCR0,2);
 5b0:	83 b7       	in	r24, 0x33	; 51
 5b2:	84 60       	ori	r24, 0x04	; 4
 5b4:	83 bf       	out	0x33, r24	; 51
					break;
 5b6:	08 95       	ret
				case f_cpu_clk_1024:
					SETBIT(TCCR0,0);
 5b8:	83 b7       	in	r24, 0x33	; 51
 5ba:	81 60       	ori	r24, 0x01	; 1
 5bc:	83 bf       	out	0x33, r24	; 51
					SETBIT(TCCR0,1);
 5be:	83 b7       	in	r24, 0x33	; 51
 5c0:	82 60       	ori	r24, 0x02	; 2
 5c2:	83 bf       	out	0x33, r24	; 51
					SETBIT(TCCR0,2);
 5c4:	83 b7       	in	r24, 0x33	; 51
 5c6:	84 60       	ori	r24, 0x04	; 4
 5c8:	83 bf       	out	0x33, r24	; 51
					break;
 5ca:	08 95       	ret
			}	
		}
		else if(conf->timer_mode == compare)
 5cc:	81 30       	cpi	r24, 0x01	; 1
 5ce:	09 f0       	breq	.+2      	; 0x5d2 <__EEPROM_REGION_LENGTH__+0x1d2>
 5d0:	67 c0       	rjmp	.+206    	; 0x6a0 <__EEPROM_REGION_LENGTH__+0x2a0>
		{
			TCNT2 = 0; //set timer initial value to 0
 5d2:	14 bc       	out	0x24, r1	; 36
			SETBIT(TIMSK,7); //enable compare interrupt
 5d4:	89 b7       	in	r24, 0x39	; 57
 5d6:	80 68       	ori	r24, 0x80	; 128
 5d8:	89 bf       	out	0x39, r24	; 57
			SETBIT(TCCR2,3);//set FOCO pin non_pwm mode and WGM
 5da:	85 b5       	in	r24, 0x25	; 37
 5dc:	88 60       	ori	r24, 0x08	; 8
 5de:	85 bd       	out	0x25, r24	; 37
			SETBIT(TCCR2,7);//set FOCO pin non_pwm mode and WGM
 5e0:	85 b5       	in	r24, 0x25	; 37
 5e2:	80 68       	ori	r24, 0x80	; 128
 5e4:	85 bd       	out	0x25, r24	; 37
			OCR2  = conf->ticks_num; //set the compare value
 5e6:	83 81       	ldd	r24, Z+3	; 0x03
 5e8:	83 bd       	out	0x23, r24	; 35
			switch(conf->timer_preScale)
 5ea:	e2 81       	ldd	r30, Z+2	; 0x02
 5ec:	8e 2f       	mov	r24, r30
 5ee:	90 e0       	ldi	r25, 0x00	; 0
 5f0:	88 30       	cpi	r24, 0x08	; 8
 5f2:	91 05       	cpc	r25, r1
 5f4:	08 f0       	brcs	.+2      	; 0x5f8 <__EEPROM_REGION_LENGTH__+0x1f8>
 5f6:	54 c0       	rjmp	.+168    	; 0x6a0 <__EEPROM_REGION_LENGTH__+0x2a0>
 5f8:	fc 01       	movw	r30, r24
 5fa:	ee 5c       	subi	r30, 0xCE	; 206
 5fc:	ff 4f       	sbci	r31, 0xFF	; 255
 5fe:	0c 94 51 03 	jmp	0x6a2	; 0x6a2 <__tablejump2__>
			{
				case no_clock:
					CLRBIT(TCCR0,0);
 602:	83 b7       	in	r24, 0x33	; 51
 604:	8e 7f       	andi	r24, 0xFE	; 254
 606:	83 bf       	out	0x33, r24	; 51
					CLRBIT(TCCR0,1);
 608:	83 b7       	in	r24, 0x33	; 51
 60a:	8d 7f       	andi	r24, 0xFD	; 253
 60c:	83 bf       	out	0x33, r24	; 51
					CLRBIT(TCCR0,2);
 60e:	83 b7       	in	r24, 0x33	; 51
 610:	8b 7f       	andi	r24, 0xFB	; 251
 612:	83 bf       	out	0x33, r24	; 51
					break;
 614:	08 95       	ret
				case f_cpu_clk:
					SETBIT(TCCR0,0);
 616:	83 b7       	in	r24, 0x33	; 51
 618:	81 60       	ori	r24, 0x01	; 1
 61a:	83 bf       	out	0x33, r24	; 51
					CLRBIT(TCCR0,1);
 61c:	83 b7       	in	r24, 0x33	; 51
 61e:	8d 7f       	andi	r24, 0xFD	; 253
 620:	83 bf       	out	0x33, r24	; 51
					CLRBIT(TCCR0,2);
 622:	83 b7       	in	r24, 0x33	; 51
 624:	8b 7f       	andi	r24, 0xFB	; 251
 626:	83 bf       	out	0x33, r24	; 51
					break;
 628:	08 95       	ret
				case f_cpu_clk_8:
					CLRBIT(TCCR0,0);
 62a:	83 b7       	in	r24, 0x33	; 51
 62c:	8e 7f       	andi	r24, 0xFE	; 254
 62e:	83 bf       	out	0x33, r24	; 51
					SETBIT(TCCR0,1);
 630:	83 b7       	in	r24, 0x33	; 51
 632:	82 60       	ori	r24, 0x02	; 2
 634:	83 bf       	out	0x33, r24	; 51
					CLRBIT(TCCR0,2);
 636:	83 b7       	in	r24, 0x33	; 51
 638:	8b 7f       	andi	r24, 0xFB	; 251
 63a:	83 bf       	out	0x33, r24	; 51
					break;
 63c:	08 95       	ret
				case f_cpu_clk_32:
					SETBIT(TCCR0,0);
 63e:	83 b7       	in	r24, 0x33	; 51
 640:	81 60       	ori	r24, 0x01	; 1
 642:	83 bf       	out	0x33, r24	; 51
					SETBIT(TCCR0,1);
 644:	83 b7       	in	r24, 0x33	; 51
 646:	82 60       	ori	r24, 0x02	; 2
 648:	83 bf       	out	0x33, r24	; 51
					CLRBIT(TCCR0,2);
 64a:	83 b7       	in	r24, 0x33	; 51
 64c:	8b 7f       	andi	r24, 0xFB	; 251
 64e:	83 bf       	out	0x33, r24	; 51
					break;
 650:	08 95       	ret
				case f_cpu_clk_64:
					CLRBIT(TCCR0,0);
 652:	83 b7       	in	r24, 0x33	; 51
 654:	8e 7f       	andi	r24, 0xFE	; 254
 656:	83 bf       	out	0x33, r24	; 51
					CLRBIT(TCCR0,1);
 658:	83 b7       	in	r24, 0x33	; 51
 65a:	8d 7f       	andi	r24, 0xFD	; 253
 65c:	83 bf       	out	0x33, r24	; 51
					SETBIT(TCCR0,2);
 65e:	83 b7       	in	r24, 0x33	; 51
 660:	84 60       	ori	r24, 0x04	; 4
 662:	83 bf       	out	0x33, r24	; 51
					break;
 664:	08 95       	ret
				case f_cpu_clk_128:
					SETBIT(TCCR0,0);
 666:	83 b7       	in	r24, 0x33	; 51
 668:	81 60       	ori	r24, 0x01	; 1
 66a:	83 bf       	out	0x33, r24	; 51
					CLRBIT(TCCR0,1);
 66c:	83 b7       	in	r24, 0x33	; 51
 66e:	8d 7f       	andi	r24, 0xFD	; 253
 670:	83 bf       	out	0x33, r24	; 51
					SETBIT(TCCR0,2);
 672:	83 b7       	in	r24, 0x33	; 51
 674:	84 60       	ori	r24, 0x04	; 4
 676:	83 bf       	out	0x33, r24	; 51
					break;
 678:	08 95       	ret
				case f_cpu_clk_256:
					CLRBIT(TCCR0,0);
 67a:	83 b7       	in	r24, 0x33	; 51
 67c:	8e 7f       	andi	r24, 0xFE	; 254
 67e:	83 bf       	out	0x33, r24	; 51
					SETBIT(TCCR0,1);
 680:	83 b7       	in	r24, 0x33	; 51
 682:	82 60       	ori	r24, 0x02	; 2
 684:	83 bf       	out	0x33, r24	; 51
					SETBIT(TCCR0,2);
 686:	83 b7       	in	r24, 0x33	; 51
 688:	84 60       	ori	r24, 0x04	; 4
 68a:	83 bf       	out	0x33, r24	; 51
					break;
 68c:	08 95       	ret
				case f_cpu_clk_1024:
					SETBIT(TCCR0,0);
 68e:	83 b7       	in	r24, 0x33	; 51
 690:	81 60       	ori	r24, 0x01	; 1
 692:	83 bf       	out	0x33, r24	; 51
					SETBIT(TCCR0,1);
 694:	83 b7       	in	r24, 0x33	; 51
 696:	82 60       	ori	r24, 0x02	; 2
 698:	83 bf       	out	0x33, r24	; 51
					SETBIT(TCCR0,2);
 69a:	83 b7       	in	r24, 0x33	; 51
 69c:	84 60       	ori	r24, 0x04	; 4
 69e:	83 bf       	out	0x33, r24	; 51
 6a0:	08 95       	ret

000006a2 <__tablejump2__>:
 6a2:	ee 0f       	add	r30, r30
 6a4:	ff 1f       	adc	r31, r31
 6a6:	05 90       	lpm	r0, Z+
 6a8:	f4 91       	lpm	r31, Z
 6aa:	e0 2d       	mov	r30, r0
 6ac:	09 94       	ijmp

000006ae <_exit>:
 6ae:	f8 94       	cli

000006b0 <__stop_program>:
 6b0:	ff cf       	rjmp	.-2      	; 0x6b0 <__stop_program>
