{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 09:41:52 2011 " "Info: Processing started: Tue Nov 29 09:41:52 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pstop -c pstop " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pstop -c pstop" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pstop.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file pstop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pstop " "Info: Found entity 1: pstop" {  } { { "pstop.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pstop.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pskey.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pskey.v" { { "Info" "ISGN_ENTITY_NAME" "1 pskey " "Info: Found entity 1: pskey" {  } { { "pskey.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pskey.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "pstop " "Info: Elaborating entity \"pstop\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/72/quartus/libraries/others/maxplus2/74373.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/72/quartus/libraries/others/maxplus2/74373.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 74373 " "Info: Found entity 1: 74373" {  } { { "74373.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74373.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74373 74373:inst4 " "Info: Elaborating entity \"74373\" for hierarchy \"74373:inst4\"" {  } { { "pstop.bdf" "inst4" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pstop.bdf" { { 344 384 504 536 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WGDFX_PROCESSING_LEGACY_SCHEMATIC_WITH_MAXPLUS_II_NAMING" "74373 " "Warning: Processing legacy GDF or BDF entity \"74373\" with Max+Plus II bus and instance naming rules" {  } { { "74373.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74373.bdf" { } } }  } 0 0 "Processing legacy GDF or BDF entity \"%1!s!\" with Max+Plus II bus and instance naming rules" 0 0 "" 0}
{ "Warning" "WGDFX_MIXED_DESIGN_FILE_NAMING" "" "Warning: The design contains mutiple Block Design Files, and some design file(s) are using a naming scheme which is different from other design file(s)." {  } { { "74373.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74373.bdf" { } } }  } 0 0 "The design contains mutiple Block Design Files, and some design file(s) are using a naming scheme which is different from other design file(s)." 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "74373:inst4 " "Info: Elaborated megafunction instantiation \"74373:inst4\"" {  } { { "pstop.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pstop.bdf" { { 344 384 504 536 "inst4" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pskey pskey:inst " "Info: Elaborating entity \"pskey\" for hierarchy \"pskey:inst\"" {  } { { "pstop.bdf" "inst" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pstop.bdf" { { 128 120 256 224 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pskey.v(34) " "Warning (10230): Verilog HDL assignment warning at pskey.v(34): truncated value with size 32 to match size of target (4)" {  } { { "pskey.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL CODE/verilog/EX11/PS2KeyBoard/pskey.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373:inst4\|74 " "Warning: Removed always-enabled tri-state buffer 74373:inst4\|74 feeding logic, open-drain buffer, or output pin" {  } { { "74373.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74373.bdf" { { 760 320 368 792 "74" "" } } } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373:inst4\|73 " "Warning: Removed always-enabled tri-state buffer 74373:inst4\|73 feeding logic, open-drain buffer, or output pin" {  } { { "74373.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74373.bdf" { { 672 320 368 704 "73" "" } } } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373:inst4\|72 " "Warning: Removed always-enabled tri-state buffer 74373:inst4\|72 feeding logic, open-drain buffer, or output pin" {  } { { "74373.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74373.bdf" { { 584 320 368 616 "72" "" } } } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373:inst4\|71 " "Warning: Removed always-enabled tri-state buffer 74373:inst4\|71 feeding logic, open-drain buffer, or output pin" {  } { { "74373.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74373.bdf" { { 496 320 368 528 "71" "" } } } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373:inst4\|70 " "Warning: Removed always-enabled tri-state buffer 74373:inst4\|70 feeding logic, open-drain buffer, or output pin" {  } { { "74373.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74373.bdf" { { 408 320 368 440 "70" "" } } } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373:inst4\|69 " "Warning: Removed always-enabled tri-state buffer 74373:inst4\|69 feeding logic, open-drain buffer, or output pin" {  } { { "74373.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74373.bdf" { { 320 320 368 352 "69" "" } } } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373:inst4\|68 " "Warning: Removed always-enabled tri-state buffer 74373:inst4\|68 feeding logic, open-drain buffer, or output pin" {  } { { "74373.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74373.bdf" { { 232 320 368 264 "68" "" } } } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74373:inst4\|67 " "Warning: Removed always-enabled tri-state buffer 74373:inst4\|67 feeding logic, open-drain buffer, or output pin" {  } { { "74373.bdf" "" { Schematic "c:/altera/72/quartus/libraries/others/maxplus2/74373.bdf" { { 144 320 368 176 "67" "" } } } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Info: Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Info: Implemented 32 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "141 " "Info: Allocated 141 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 09:41:55 2011 " "Info: Processing ended: Tue Nov 29 09:41:55 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
