Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Jul 27 15:03:52 2022
| Host         : Adithya-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file nanoprocessor_with_7_segment_display_control_sets_placed.rpt
| Design       : nanoprocessor_with_7_segment_display
| Device       : xc7a35t
-----------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            1 |
|      8 |            4 |
|     12 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             124 |           16 |
| Yes          | No                    | No                     |              32 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+------------------------------------+------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |            Enable Signal           |                      Set/Reset Signal                      | Slice Load Count | Bel Load Count |
+-----------------------------------------------+------------------------------------+------------------------------------------------------------+------------------+----------------+
|  nanoprocessor/Counter_0/Slow_Clk0/Q_reg      |                                    |                                                            |                2 |              6 |
|  nanoprocessor/Register_Bank_0/slow_clk_0/CLK | nanoprocessor/Counter_0/D_FF0/y[0] |                                                            |                1 |              8 |
|  nanoprocessor/Register_Bank_0/slow_clk_0/CLK | nanoprocessor/Counter_0/D_FF2/y[2] |                                                            |                1 |              8 |
|  nanoprocessor/Register_Bank_0/slow_clk_0/CLK | nanoprocessor/Counter_0/D_FF2/y[0] |                                                            |                1 |              8 |
|  nanoprocessor/Register_Bank_0/slow_clk_0/CLK | nanoprocessor/Counter_0/D_FF2/y[1] |                                                            |                1 |              8 |
|  Clock_IBUF_BUFG                              |                                    |                                                            |                4 |             12 |
|  Clock_IBUF_BUFG                              |                                    | nanoprocessor/Counter_0/Slow_Clk0/count[31]_i_1__0_n_0     |                8 |             62 |
|  Clock_IBUF_BUFG                              |                                    | nanoprocessor/Register_Bank_0/slow_clk_0/count[31]_i_1_n_0 |                8 |             62 |
+-----------------------------------------------+------------------------------------+------------------------------------------------------------+------------------+----------------+


