// Generated by CIRCT firtool-1.128.0
module MyRoutingArbiter(	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:7:7
  input        clock,	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:7:7
               reset,	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:7:7
  output       io_in_0_ready,	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:8:14
  input        io_in_0_valid,	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:8:14
  input  [7:0] io_in_0_bits,	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:8:14
  output       io_in_1_ready,	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:8:14
  input        io_in_1_valid,	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:8:14
  input  [7:0] io_in_1_bits,	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:8:14
  output       io_in_2_ready,	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:8:14
  input        io_in_2_valid,	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:8:14
  input  [7:0] io_in_2_bits,	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:8:14
  output       io_in_3_ready,	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:8:14
  input        io_in_3_valid,	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:8:14
  input  [7:0] io_in_3_bits,	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:8:14
  output       io_in_4_ready,	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:8:14
  input        io_in_4_valid,	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:8:14
  input  [7:0] io_in_4_bits,	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:8:14
  output       io_in_5_ready,	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:8:14
  input        io_in_5_valid,	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:8:14
  input  [7:0] io_in_5_bits,	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:8:14
  output       io_in_6_ready,	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:8:14
  input        io_in_6_valid,	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:8:14
  input  [7:0] io_in_6_bits,	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:8:14
  output       io_in_7_ready,	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:8:14
  input        io_in_7_valid,	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:8:14
  input  [7:0] io_in_7_bits,	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:8:14
  output       io_in_8_ready,	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:8:14
  input        io_in_8_valid,	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:8:14
  input  [7:0] io_in_8_bits,	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:8:14
  output       io_in_9_ready,	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:8:14
  input        io_in_9_valid,	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:8:14
  input  [7:0] io_in_9_bits,	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:8:14
  input        io_out_ready,	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:8:14
  output       io_out_valid,	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:8:14
  output [7:0] io_out_bits	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:8:14
);

  wire [3:0]       winner =
    io_in_0_valid
      ? 4'h0
      : io_in_1_valid
          ? 4'h1
          : io_in_2_valid
              ? 4'h2
              : io_in_3_valid
                  ? 4'h3
                  : io_in_4_valid
                      ? 4'h4
                      : io_in_5_valid
                          ? 4'h5
                          : io_in_6_valid
                              ? 4'h6
                              : io_in_7_valid ? 4'h7 : {3'h4, ~io_in_8_valid};	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:28:47, src/main/scala/chisel3/util/Mux.scala:58:84
  wire [15:0][7:0] _GEN =
    {{io_in_0_bits},
     {io_in_0_bits},
     {io_in_0_bits},
     {io_in_0_bits},
     {io_in_0_bits},
     {io_in_0_bits},
     {io_in_9_bits},
     {io_in_8_bits},
     {io_in_7_bits},
     {io_in_6_bits},
     {io_in_5_bits},
     {io_in_4_bits},
     {io_in_3_bits},
     {io_in_2_bits},
     {io_in_1_bits},
     {io_in_0_bits}};	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:19:15
  assign io_in_0_ready = io_out_ready & winner == 4'h0;	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:7:7, :28:{36,47}, src/main/scala/chisel3/util/Mux.scala:58:84
  assign io_in_1_ready = io_out_ready & winner == 4'h1;	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:7:7, :28:{36,47}, src/main/scala/chisel3/util/Mux.scala:58:84
  assign io_in_2_ready = io_out_ready & winner == 4'h2;	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:7:7, :28:{36,47}, src/main/scala/chisel3/util/Mux.scala:58:84
  assign io_in_3_ready = io_out_ready & winner == 4'h3;	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:7:7, :28:{36,47}, src/main/scala/chisel3/util/Mux.scala:58:84
  assign io_in_4_ready = io_out_ready & winner == 4'h4;	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:7:7, :28:{36,47}, src/main/scala/chisel3/util/Mux.scala:58:84
  assign io_in_5_ready = io_out_ready & winner == 4'h5;	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:7:7, :28:{36,47}, src/main/scala/chisel3/util/Mux.scala:58:84
  assign io_in_6_ready = io_out_ready & winner == 4'h6;	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:7:7, :28:{36,47}, src/main/scala/chisel3/util/Mux.scala:58:84
  assign io_in_7_ready = io_out_ready & winner == 4'h7;	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:7:7, :28:{36,47}, src/main/scala/chisel3/util/Mux.scala:58:84
  assign io_in_8_ready = io_out_ready & winner == 4'h8;	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:7:7, :28:{36,47}, src/main/scala/chisel3/util/Mux.scala:58:84
  assign io_in_9_ready = io_out_ready & winner == 4'h9;	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:7:7, :28:{36,47}, src/main/scala/chisel3/util/Mux.scala:58:84
  assign io_out_valid =
    io_in_0_valid | io_in_1_valid | io_in_2_valid | io_in_3_valid | io_in_4_valid
    | io_in_5_valid | io_in_6_valid | io_in_7_valid | io_in_8_valid | io_in_9_valid;	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:7:7, :23:47
  assign io_out_bits = _GEN[winner];	// git/chisel-playground/src/main/scala/RoutingArbiter/RoutingArbiter.scala:7:7, :19:15, src/main/scala/chisel3/util/Mux.scala:58:84
endmodule

