

================================================================
== Vivado HLS Report for 'aes128_mix_columns_h'
================================================================
* Date:           Thu Apr 12 20:25:24 2018

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        AES_HLS_ECE1155
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.280|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  141|  141|  141|  141|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                 |                      |  Latency  |  Interval | Pipeline|
        |             Instance            |        Module        | min | max | min | max |   Type  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+
        |grp_aes128_mix_column_hw_fu_246  |aes128_mix_column_hw  |   15|   15|   15|   15|   none  |
        +---------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  140|  140|        35|          -|          -|     4|    no    |
        | + Loop 1.1  |   12|   12|         3|          -|          -|     4|    no    |
        | + Loop 1.2  |    4|    4|         1|          -|          -|     4|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	6  / (exitcond1)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	7  / true
7 --> 
	7  / (!exitcond)
	2  / (exitcond)

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (1.76ns)   --->   "br label %.loopexit" [AES_HLS_ECE1155/src/aes_hw.cpp:169]   --->   Operation 8 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%column_3 = phi i8 [ undef, %0 ], [ %column_3_2, %.loopexit.loopexit ]"   --->   Operation 9 'phi' 'column_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%column_2 = phi i8 [ undef, %0 ], [ %column_2_2, %.loopexit.loopexit ]"   --->   Operation 10 'phi' 'column_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%column_1 = phi i8 [ undef, %0 ], [ %column_1_2, %.loopexit.loopexit ]"   --->   Operation 11 'phi' 'column_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%column_0 = phi i8 [ undef, %0 ], [ %column_0_2, %.loopexit.loopexit ]"   --->   Operation 12 'phi' 'column_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i = phi i3 [ 0, %0 ], [ %i_4, %.loopexit.loopexit ]"   --->   Operation 13 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %i to i4" [AES_HLS_ECE1155/src/aes_hw.cpp:169]   --->   Operation 14 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.13ns)   --->   "%exitcond2 = icmp eq i3 %i, -4" [AES_HLS_ECE1155/src/aes_hw.cpp:169]   --->   Operation 15 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.65ns)   --->   "%i_4 = add i3 %i, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:169]   --->   Operation 17 'add' 'i_4' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %5, label %.preheader.preheader" [AES_HLS_ECE1155/src/aes_hw.cpp:169]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.76ns)   --->   "br label %.preheader" [AES_HLS_ECE1155/src/aes_hw.cpp:171]   --->   Operation 19 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret void" [AES_HLS_ECE1155/src/aes_hw.cpp:181]   --->   Operation 20 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.05>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%column_3_1 = phi i8 [ %column_3, %.preheader.preheader ], [ %column_3_1_be, %.preheader.backedge ]" [AES_HLS_ECE1155/src/aes_hw.cpp:175]   --->   Operation 21 'phi' 'column_3_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%column_2_1 = phi i8 [ %column_2, %.preheader.preheader ], [ %column_2_1_be, %.preheader.backedge ]" [AES_HLS_ECE1155/src/aes_hw.cpp:175]   --->   Operation 22 'phi' 'column_2_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%column_1_1 = phi i8 [ %column_1, %.preheader.preheader ], [ %column_1_1_be, %.preheader.backedge ]" [AES_HLS_ECE1155/src/aes_hw.cpp:175]   --->   Operation 23 'phi' 'column_1_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%column_0_1 = phi i8 [ %column_0, %.preheader.preheader ], [ %column_0_1_be, %.preheader.backedge ]" [AES_HLS_ECE1155/src/aes_hw.cpp:175]   --->   Operation 24 'phi' 'column_0_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%j = phi i3 [ 0, %.preheader.preheader ], [ %j_2, %.preheader.backedge ]"   --->   Operation 25 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.13ns)   --->   "%exitcond1 = icmp eq i3 %j, -4" [AES_HLS_ECE1155/src/aes_hw.cpp:171]   --->   Operation 26 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 27 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.65ns)   --->   "%j_2 = add i3 %j, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:171]   --->   Operation 28 'add' 'j_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %2, label %1" [AES_HLS_ECE1155/src/aes_hw.cpp:171]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i3 %j to i2" [AES_HLS_ECE1155/src/aes_hw.cpp:171]   --->   Operation 30 'trunc' 'tmp_9' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_9, i2 0)" [AES_HLS_ECE1155/src/aes_hw.cpp:173]   --->   Operation 31 'bitconcatenate' 'tmp' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.73ns)   --->   "%tmp_s = add i4 %tmp, %i_cast" [AES_HLS_ECE1155/src/aes_hw.cpp:173]   --->   Operation 32 'add' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_3 = zext i4 %tmp_s to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:173]   --->   Operation 33 'zext' 'tmp_3' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%state_addr = getelementptr [16 x i8]* %state, i64 0, i64 %tmp_3" [AES_HLS_ECE1155/src/aes_hw.cpp:173]   --->   Operation 34 'getelementptr' 'state_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (2.32ns)   --->   "%column_0_4 = load i8* %state_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:173]   --->   Operation 35 'load' 'column_0_4' <Predicate = (!exitcond1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 36 [2/2] (0.00ns)   --->   "%call_ret = call fastcc { i8, i8, i8, i8 } @aes128_mix_column_hw(i8 %column_0_1, i8 %column_1_1, i8 %column_2_1, i8 %column_3_1)" [AES_HLS_ECE1155/src/aes_hw.cpp:175]   --->   Operation 36 'call' 'call_ret' <Predicate = (exitcond1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 37 [1/2] (2.32ns)   --->   "%column_0_4 = load i8* %state_addr, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:173]   --->   Operation 37 'load' 'column_0_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 38 [1/1] (1.76ns)   --->   "switch i2 %tmp_9, label %branch3 [
    i2 0, label %.preheader.backedge
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [AES_HLS_ECE1155/src/aes_hw.cpp:173]   --->   Operation 38 'switch' <Predicate = true> <Delay = 1.76>
ST_4 : Operation 39 [1/1] (1.76ns)   --->   "br label %.preheader.backedge" [AES_HLS_ECE1155/src/aes_hw.cpp:173]   --->   Operation 39 'br' <Predicate = (tmp_9 == 2)> <Delay = 1.76>
ST_4 : Operation 40 [1/1] (1.76ns)   --->   "br label %.preheader.backedge" [AES_HLS_ECE1155/src/aes_hw.cpp:173]   --->   Operation 40 'br' <Predicate = (tmp_9 == 1)> <Delay = 1.76>
ST_4 : Operation 41 [1/1] (1.76ns)   --->   "br label %.preheader.backedge" [AES_HLS_ECE1155/src/aes_hw.cpp:173]   --->   Operation 41 'br' <Predicate = (tmp_9 == 3)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%column_3_1_be = phi i8 [ %column_0_4, %branch3 ], [ %column_3_1, %branch2 ], [ %column_3_1, %branch1 ], [ %column_3_1, %1 ]"   --->   Operation 42 'phi' 'column_3_1_be' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%column_2_1_be = phi i8 [ %column_2_1, %branch3 ], [ %column_0_4, %branch2 ], [ %column_2_1, %branch1 ], [ %column_2_1, %1 ]"   --->   Operation 43 'phi' 'column_2_1_be' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%column_1_1_be = phi i8 [ %column_1_1, %branch3 ], [ %column_1_1, %branch2 ], [ %column_0_4, %branch1 ], [ %column_1_1, %1 ]"   --->   Operation 44 'phi' 'column_1_1_be' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%column_0_1_be = phi i8 [ %column_0_1, %branch3 ], [ %column_0_1, %branch2 ], [ %column_0_1, %branch1 ], [ %column_0_4, %1 ]"   --->   Operation 45 'phi' 'column_0_1_be' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 1.76>
ST_6 : Operation 47 [1/2] (0.99ns)   --->   "%call_ret = call fastcc { i8, i8, i8, i8 } @aes128_mix_column_hw(i8 %column_0_1, i8 %column_1_1, i8 %column_2_1, i8 %column_3_1)" [AES_HLS_ECE1155/src/aes_hw.cpp:175]   --->   Operation 47 'call' 'call_ret' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%column_0_2 = extractvalue { i8, i8, i8, i8 } %call_ret, 0" [AES_HLS_ECE1155/src/aes_hw.cpp:175]   --->   Operation 48 'extractvalue' 'column_0_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%column_1_2 = extractvalue { i8, i8, i8, i8 } %call_ret, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:175]   --->   Operation 49 'extractvalue' 'column_1_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%column_2_2 = extractvalue { i8, i8, i8, i8 } %call_ret, 2" [AES_HLS_ECE1155/src/aes_hw.cpp:175]   --->   Operation 50 'extractvalue' 'column_2_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%column_3_2 = extractvalue { i8, i8, i8, i8 } %call_ret, 3" [AES_HLS_ECE1155/src/aes_hw.cpp:175]   --->   Operation 51 'extractvalue' 'column_3_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (1.76ns)   --->   "br label %3" [AES_HLS_ECE1155/src/aes_hw.cpp:176]   --->   Operation 52 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 4> <Delay = 4.28>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%j_1 = phi i3 [ 0, %2 ], [ %j_3, %4 ]"   --->   Operation 53 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (1.13ns)   --->   "%exitcond = icmp eq i3 %j_1, -4" [AES_HLS_ECE1155/src/aes_hw.cpp:176]   --->   Operation 54 'icmp' 'exitcond' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 55 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (1.65ns)   --->   "%j_3 = add i3 %j_1, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:176]   --->   Operation 56 'add' 'j_3' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %4" [AES_HLS_ECE1155/src/aes_hw.cpp:176]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i3 %j_1 to i2" [AES_HLS_ECE1155/src/aes_hw.cpp:178]   --->   Operation 58 'trunc' 'tmp_10' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (1.95ns)   --->   "%tmp_4 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %column_0_2, i8 %column_1_2, i8 %column_2_2, i8 %column_3_2, i2 %tmp_10)" [AES_HLS_ECE1155/src/aes_hw.cpp:178]   --->   Operation 59 'mux' 'tmp_4' <Predicate = (!exitcond)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_6 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_10, i2 0)" [AES_HLS_ECE1155/src/aes_hw.cpp:178]   --->   Operation 60 'bitconcatenate' 'tmp_6' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (1.73ns)   --->   "%tmp_7 = add i4 %tmp_6, %i_cast" [AES_HLS_ECE1155/src/aes_hw.cpp:178]   --->   Operation 61 'add' 'tmp_7' <Predicate = (!exitcond)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_8 = zext i4 %tmp_7 to i64" [AES_HLS_ECE1155/src/aes_hw.cpp:178]   --->   Operation 62 'zext' 'tmp_8' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%state_addr_4 = getelementptr [16 x i8]* %state, i64 0, i64 %tmp_8" [AES_HLS_ECE1155/src/aes_hw.cpp:178]   --->   Operation 63 'getelementptr' 'state_addr_4' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (2.32ns)   --->   "store i8 %tmp_4, i8* %state_addr_4, align 1" [AES_HLS_ECE1155/src/aes_hw.cpp:178]   --->   Operation 64 'store' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "br label %3" [AES_HLS_ECE1155/src/aes_hw.cpp:176]   --->   Operation 65 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 66 'br' <Predicate = (exitcond)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_8    (br               ) [ 01111111]
column_3      (phi              ) [ 00111100]
column_2      (phi              ) [ 00111100]
column_1      (phi              ) [ 00111100]
column_0      (phi              ) [ 00111100]
i             (phi              ) [ 00100000]
i_cast        (zext             ) [ 00011111]
exitcond2     (icmp             ) [ 00111111]
empty         (speclooptripcount) [ 00000000]
i_4           (add              ) [ 01111111]
StgValue_18   (br               ) [ 00000000]
StgValue_19   (br               ) [ 00111111]
StgValue_20   (ret              ) [ 00000000]
column_3_1    (phi              ) [ 00011110]
column_2_1    (phi              ) [ 00011110]
column_1_1    (phi              ) [ 00011110]
column_0_1    (phi              ) [ 00011110]
j             (phi              ) [ 00010000]
exitcond1     (icmp             ) [ 00111111]
empty_7       (speclooptripcount) [ 00000000]
j_2           (add              ) [ 00111111]
StgValue_29   (br               ) [ 00000000]
tmp_9         (trunc            ) [ 00001000]
tmp           (bitconcatenate   ) [ 00000000]
tmp_s         (add              ) [ 00000000]
tmp_3         (zext             ) [ 00000000]
state_addr    (getelementptr    ) [ 00001000]
column_0_4    (load             ) [ 00111111]
StgValue_38   (switch           ) [ 00111111]
StgValue_39   (br               ) [ 00111111]
StgValue_40   (br               ) [ 00111111]
StgValue_41   (br               ) [ 00111111]
column_3_1_be (phi              ) [ 00110111]
column_2_1_be (phi              ) [ 00110111]
column_1_1_be (phi              ) [ 00110111]
column_0_1_be (phi              ) [ 00110111]
StgValue_46   (br               ) [ 00111111]
call_ret      (call             ) [ 00000000]
column_0_2    (extractvalue     ) [ 01100001]
column_1_2    (extractvalue     ) [ 01100001]
column_2_2    (extractvalue     ) [ 01100001]
column_3_2    (extractvalue     ) [ 01100001]
StgValue_52   (br               ) [ 00111111]
j_1           (phi              ) [ 00000001]
exitcond      (icmp             ) [ 00111111]
empty_8       (speclooptripcount) [ 00000000]
j_3           (add              ) [ 00111111]
StgValue_57   (br               ) [ 00000000]
tmp_10        (trunc            ) [ 00000000]
tmp_4         (mux              ) [ 00000000]
tmp_6         (bitconcatenate   ) [ 00000000]
tmp_7         (add              ) [ 00000000]
tmp_8         (zext             ) [ 00000000]
state_addr_4  (getelementptr    ) [ 00000000]
StgValue_64   (store            ) [ 00000000]
StgValue_65   (br               ) [ 00111111]
StgValue_66   (br               ) [ 01111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes128_mix_column_hw"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i8.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="state_addr_gep_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="8" slack="0"/>
<pin id="30" dir="0" index="1" bw="1" slack="0"/>
<pin id="31" dir="0" index="2" bw="4" slack="0"/>
<pin id="32" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/3 "/>
</bind>
</comp>

<comp id="35" class="1004" name="grp_access_fu_35">
<pin_list>
<pin id="36" dir="0" index="0" bw="4" slack="0"/>
<pin id="37" dir="0" index="1" bw="8" slack="0"/>
<pin id="38" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="39" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="column_0_4/3 StgValue_64/7 "/>
</bind>
</comp>

<comp id="41" class="1004" name="state_addr_4_gep_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="8" slack="0"/>
<pin id="43" dir="0" index="1" bw="1" slack="0"/>
<pin id="44" dir="0" index="2" bw="4" slack="0"/>
<pin id="45" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_4/7 "/>
</bind>
</comp>

<comp id="49" class="1005" name="column_3_reg_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="8" slack="1"/>
<pin id="51" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="column_3 (phireg) "/>
</bind>
</comp>

<comp id="53" class="1004" name="column_3_phi_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="1" slack="1"/>
<pin id="55" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="56" dir="0" index="2" bw="8" slack="1"/>
<pin id="57" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="58" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="column_3/2 "/>
</bind>
</comp>

<comp id="61" class="1005" name="column_2_reg_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="8" slack="1"/>
<pin id="63" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="column_2 (phireg) "/>
</bind>
</comp>

<comp id="65" class="1004" name="column_2_phi_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="1" slack="1"/>
<pin id="67" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="8" slack="1"/>
<pin id="69" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="column_2/2 "/>
</bind>
</comp>

<comp id="73" class="1005" name="column_1_reg_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="8" slack="1"/>
<pin id="75" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="column_1 (phireg) "/>
</bind>
</comp>

<comp id="77" class="1004" name="column_1_phi_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="1"/>
<pin id="79" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="8" slack="1"/>
<pin id="81" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="column_1/2 "/>
</bind>
</comp>

<comp id="85" class="1005" name="column_0_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="8" slack="1"/>
<pin id="87" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="column_0 (phireg) "/>
</bind>
</comp>

<comp id="89" class="1004" name="column_0_phi_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="1"/>
<pin id="91" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="8" slack="1"/>
<pin id="93" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="column_0/2 "/>
</bind>
</comp>

<comp id="97" class="1005" name="i_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="3" slack="1"/>
<pin id="99" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="i_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="1"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="3" slack="0"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="108" class="1005" name="column_3_1_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="1"/>
<pin id="110" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="column_3_1 (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="column_3_1_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="1"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="8" slack="1"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="column_3_1/3 "/>
</bind>
</comp>

<comp id="119" class="1005" name="column_2_1_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="1"/>
<pin id="121" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="column_2_1 (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="column_2_1_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="1"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="8" slack="1"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="column_2_1/3 "/>
</bind>
</comp>

<comp id="130" class="1005" name="column_1_1_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="1"/>
<pin id="132" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="column_1_1 (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="column_1_1_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="1"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="8" slack="1"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="column_1_1/3 "/>
</bind>
</comp>

<comp id="141" class="1005" name="column_0_1_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="1"/>
<pin id="143" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="column_0_1 (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="column_0_1_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="8" slack="1"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="column_0_1/3 "/>
</bind>
</comp>

<comp id="152" class="1005" name="j_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="3" slack="1"/>
<pin id="154" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="j_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="3" slack="0"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="163" class="1005" name="column_3_1_be_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="1"/>
<pin id="165" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="column_3_1_be (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="column_3_1_be_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="8" slack="2"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="4" bw="8" slack="2"/>
<pin id="173" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="6" bw="8" slack="2"/>
<pin id="175" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="8" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="column_3_1_be/5 "/>
</bind>
</comp>

<comp id="181" class="1005" name="column_2_1_be_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="1"/>
<pin id="183" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="column_2_1_be (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="column_2_1_be_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="2"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="8" slack="1"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="4" bw="8" slack="2"/>
<pin id="191" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="6" bw="8" slack="2"/>
<pin id="193" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="8" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="column_2_1_be/5 "/>
</bind>
</comp>

<comp id="199" class="1005" name="column_1_1_be_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="1"/>
<pin id="201" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="column_1_1_be (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="column_1_1_be_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="2"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="8" slack="2"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="4" bw="8" slack="1"/>
<pin id="209" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="6" bw="8" slack="2"/>
<pin id="211" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="8" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="column_1_1_be/5 "/>
</bind>
</comp>

<comp id="217" class="1005" name="column_0_1_be_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="1"/>
<pin id="219" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="column_0_1_be (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="column_0_1_be_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="2"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="8" slack="2"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="4" bw="8" slack="2"/>
<pin id="227" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="6" bw="8" slack="1"/>
<pin id="229" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="8" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="column_0_1_be/5 "/>
</bind>
</comp>

<comp id="235" class="1005" name="j_1_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="3" slack="1"/>
<pin id="237" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="j_1_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="3" slack="0"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/7 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_aes128_mix_column_hw_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="0"/>
<pin id="249" dir="0" index="2" bw="8" slack="0"/>
<pin id="250" dir="0" index="3" bw="8" slack="0"/>
<pin id="251" dir="0" index="4" bw="8" slack="0"/>
<pin id="252" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="i_cast_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="3" slack="0"/>
<pin id="260" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="exitcond2_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="3" slack="0"/>
<pin id="264" dir="0" index="1" bw="3" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="i_4_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="3" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="exitcond1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="3" slack="0"/>
<pin id="276" dir="0" index="1" bw="3" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="j_2_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="3" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_9_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="3" slack="0"/>
<pin id="288" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="0"/>
<pin id="292" dir="0" index="1" bw="2" slack="0"/>
<pin id="293" dir="0" index="2" bw="1" slack="0"/>
<pin id="294" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_s_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="0"/>
<pin id="300" dir="0" index="1" bw="3" slack="1"/>
<pin id="301" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_3_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="0"/>
<pin id="305" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="column_0_2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="column_0_2/6 "/>
</bind>
</comp>

<comp id="312" class="1004" name="column_1_2_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="column_1_2/6 "/>
</bind>
</comp>

<comp id="316" class="1004" name="column_2_2_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="column_2_2/6 "/>
</bind>
</comp>

<comp id="320" class="1004" name="column_3_2_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="column_3_2/6 "/>
</bind>
</comp>

<comp id="324" class="1004" name="exitcond_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="3" slack="0"/>
<pin id="326" dir="0" index="1" bw="3" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/7 "/>
</bind>
</comp>

<comp id="330" class="1004" name="j_3_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="3" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/7 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_10_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="0"/>
<pin id="338" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/7 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_4_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="0"/>
<pin id="342" dir="0" index="1" bw="8" slack="1"/>
<pin id="343" dir="0" index="2" bw="8" slack="1"/>
<pin id="344" dir="0" index="3" bw="8" slack="1"/>
<pin id="345" dir="0" index="4" bw="8" slack="1"/>
<pin id="346" dir="0" index="5" bw="2" slack="0"/>
<pin id="347" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_6_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="0"/>
<pin id="353" dir="0" index="1" bw="2" slack="0"/>
<pin id="354" dir="0" index="2" bw="1" slack="0"/>
<pin id="355" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_7_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="0"/>
<pin id="361" dir="0" index="1" bw="3" slack="3"/>
<pin id="362" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_8_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="4" slack="0"/>
<pin id="366" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="369" class="1005" name="i_cast_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="4" slack="1"/>
<pin id="371" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="378" class="1005" name="i_4_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="3" slack="0"/>
<pin id="380" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="386" class="1005" name="j_2_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="3" slack="0"/>
<pin id="388" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="391" class="1005" name="tmp_9_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="2" slack="1"/>
<pin id="393" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="395" class="1005" name="state_addr_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="4" slack="1"/>
<pin id="397" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

<comp id="400" class="1005" name="column_0_4_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="1"/>
<pin id="402" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="column_0_4 "/>
</bind>
</comp>

<comp id="408" class="1005" name="column_0_2_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="1"/>
<pin id="410" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="column_0_2 "/>
</bind>
</comp>

<comp id="414" class="1005" name="column_1_2_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="1"/>
<pin id="416" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="column_1_2 "/>
</bind>
</comp>

<comp id="420" class="1005" name="column_2_2_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="1"/>
<pin id="422" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="column_2_2 "/>
</bind>
</comp>

<comp id="426" class="1005" name="column_3_2_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="1"/>
<pin id="428" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="column_3_2 "/>
</bind>
</comp>

<comp id="435" class="1005" name="j_3_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="3" slack="0"/>
<pin id="437" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="0" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="34"><net_src comp="18" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="40"><net_src comp="28" pin="3"/><net_sink comp="35" pin=0"/></net>

<net id="46"><net_src comp="0" pin="0"/><net_sink comp="41" pin=0"/></net>

<net id="47"><net_src comp="18" pin="0"/><net_sink comp="41" pin=1"/></net>

<net id="48"><net_src comp="41" pin="3"/><net_sink comp="35" pin=0"/></net>

<net id="52"><net_src comp="2" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="59"><net_src comp="49" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="60"><net_src comp="53" pin="4"/><net_sink comp="49" pin=0"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="71"><net_src comp="61" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="72"><net_src comp="65" pin="4"/><net_sink comp="61" pin=0"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="73" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="84"><net_src comp="77" pin="4"/><net_sink comp="73" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="85" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="96"><net_src comp="89" pin="4"/><net_sink comp="85" pin=0"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="117"><net_src comp="49" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="118"><net_src comp="111" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="128"><net_src comp="61" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="122" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="139"><net_src comp="73" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="133" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="150"><net_src comp="85" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="144" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="163" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="177"><net_src comp="108" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="178"><net_src comp="108" pin="1"/><net_sink comp="167" pin=4"/></net>

<net id="179"><net_src comp="108" pin="1"/><net_sink comp="167" pin=6"/></net>

<net id="180"><net_src comp="167" pin="8"/><net_sink comp="163" pin=0"/></net>

<net id="184"><net_src comp="181" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="195"><net_src comp="119" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="196"><net_src comp="119" pin="1"/><net_sink comp="185" pin=4"/></net>

<net id="197"><net_src comp="119" pin="1"/><net_sink comp="185" pin=6"/></net>

<net id="198"><net_src comp="185" pin="8"/><net_sink comp="181" pin=0"/></net>

<net id="202"><net_src comp="199" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="213"><net_src comp="130" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="130" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="215"><net_src comp="130" pin="1"/><net_sink comp="203" pin=6"/></net>

<net id="216"><net_src comp="203" pin="8"/><net_sink comp="199" pin=0"/></net>

<net id="220"><net_src comp="217" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="231"><net_src comp="141" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="232"><net_src comp="141" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="233"><net_src comp="141" pin="1"/><net_sink comp="221" pin=4"/></net>

<net id="234"><net_src comp="221" pin="8"/><net_sink comp="217" pin=0"/></net>

<net id="238"><net_src comp="4" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="253"><net_src comp="20" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="144" pin="4"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="133" pin="4"/><net_sink comp="246" pin=2"/></net>

<net id="256"><net_src comp="122" pin="4"/><net_sink comp="246" pin=3"/></net>

<net id="257"><net_src comp="111" pin="4"/><net_sink comp="246" pin=4"/></net>

<net id="261"><net_src comp="101" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="101" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="6" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="101" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="12" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="156" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="6" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="156" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="12" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="156" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="14" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="286" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="16" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="302"><net_src comp="290" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="298" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="28" pin=2"/></net>

<net id="311"><net_src comp="246" pin="5"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="246" pin="5"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="246" pin="5"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="246" pin="5"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="239" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="6" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="239" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="12" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="239" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="348"><net_src comp="26" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="349"><net_src comp="336" pin="1"/><net_sink comp="340" pin=5"/></net>

<net id="350"><net_src comp="340" pin="6"/><net_sink comp="35" pin=1"/></net>

<net id="356"><net_src comp="14" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="336" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="16" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="363"><net_src comp="351" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="359" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="41" pin=2"/></net>

<net id="372"><net_src comp="258" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="374"><net_src comp="369" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="381"><net_src comp="268" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="389"><net_src comp="280" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="394"><net_src comp="286" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="28" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="35" pin=0"/></net>

<net id="403"><net_src comp="35" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="406"><net_src comp="400" pin="1"/><net_sink comp="203" pin=4"/></net>

<net id="407"><net_src comp="400" pin="1"/><net_sink comp="221" pin=6"/></net>

<net id="411"><net_src comp="308" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="417"><net_src comp="312" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="419"><net_src comp="414" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="423"><net_src comp="316" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="340" pin=3"/></net>

<net id="429"><net_src comp="320" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="340" pin=4"/></net>

<net id="438"><net_src comp="330" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="239" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state | {7 }
 - Input state : 
	Port: aes128_mix_columns_h : state | {3 4 }
  - Chain level:
	State 1
	State 2
		i_cast : 1
		exitcond2 : 1
		i_4 : 1
		StgValue_18 : 2
	State 3
		exitcond1 : 1
		j_2 : 1
		StgValue_29 : 2
		tmp_9 : 1
		tmp : 2
		tmp_s : 3
		tmp_3 : 4
		state_addr : 5
		column_0_4 : 6
		call_ret : 1
	State 4
	State 5
	State 6
		column_0_2 : 1
		column_1_2 : 1
		column_2_2 : 1
		column_3_2 : 1
	State 7
		exitcond : 1
		j_3 : 1
		StgValue_57 : 2
		tmp_10 : 1
		tmp_4 : 2
		tmp_6 : 2
		tmp_7 : 3
		tmp_8 : 4
		state_addr_4 : 5
		StgValue_64 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|   call   | grp_aes128_mix_column_hw_fu_246 |  21.228 |   786   |   894   |
|----------|---------------------------------|---------|---------|---------|
|          |            i_4_fu_268           |    0    |    0    |    12   |
|          |            j_2_fu_280           |    0    |    0    |    12   |
|    add   |           tmp_s_fu_298          |    0    |    0    |    13   |
|          |            j_3_fu_330           |    0    |    0    |    12   |
|          |           tmp_7_fu_359          |    0    |    0    |    13   |
|----------|---------------------------------|---------|---------|---------|
|          |         exitcond2_fu_262        |    0    |    0    |    9    |
|   icmp   |         exitcond1_fu_274        |    0    |    0    |    9    |
|          |         exitcond_fu_324         |    0    |    0    |    9    |
|----------|---------------------------------|---------|---------|---------|
|    mux   |           tmp_4_fu_340          |    0    |    0    |    21   |
|----------|---------------------------------|---------|---------|---------|
|          |          i_cast_fu_258          |    0    |    0    |    0    |
|   zext   |           tmp_3_fu_303          |    0    |    0    |    0    |
|          |           tmp_8_fu_364          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   trunc  |           tmp_9_fu_286          |    0    |    0    |    0    |
|          |          tmp_10_fu_336          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|bitconcatenate|            tmp_fu_290           |    0    |    0    |    0    |
|          |           tmp_6_fu_351          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        column_0_2_fu_308        |    0    |    0    |    0    |
|extractvalue|        column_1_2_fu_312        |    0    |    0    |    0    |
|          |        column_2_2_fu_316        |    0    |    0    |    0    |
|          |        column_3_2_fu_320        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |  21.228 |   786   |   1004  |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|column_0_1_be_reg_217|    8   |
|  column_0_1_reg_141 |    8   |
|  column_0_2_reg_408 |    8   |
|  column_0_4_reg_400 |    8   |
|   column_0_reg_85   |    8   |
|column_1_1_be_reg_199|    8   |
|  column_1_1_reg_130 |    8   |
|  column_1_2_reg_414 |    8   |
|   column_1_reg_73   |    8   |
|column_2_1_be_reg_181|    8   |
|  column_2_1_reg_119 |    8   |
|  column_2_2_reg_420 |    8   |
|   column_2_reg_61   |    8   |
|column_3_1_be_reg_163|    8   |
|  column_3_1_reg_108 |    8   |
|  column_3_2_reg_426 |    8   |
|   column_3_reg_49   |    8   |
|     i_4_reg_378     |    3   |
|    i_cast_reg_369   |    4   |
|       i_reg_97      |    3   |
|     j_1_reg_235     |    3   |
|     j_2_reg_386     |    3   |
|     j_3_reg_435     |    3   |
|      j_reg_152      |    3   |
|  state_addr_reg_395 |    4   |
|    tmp_9_reg_391    |    2   |
+---------------------+--------+
|        Total        |   164  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_35 |  p0  |   3  |   4  |   12   ||    15   |
|  column_3_reg_49 |  p0  |   2  |   8  |   16   ||    9    |
|  column_2_reg_61 |  p0  |   2  |   8  |   16   ||    9    |
|  column_1_reg_73 |  p0  |   2  |   8  |   16   ||    9    |
|  column_0_reg_85 |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   76   || 8.89075 ||    51   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   21   |   786  |  1004  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    8   |    -   |   51   |
|  Register |    -   |   164  |    -   |
+-----------+--------+--------+--------+
|   Total   |   30   |   950  |  1055  |
+-----------+--------+--------+--------+
