// ------------------------------------------------------------ 
// Token Ring HDDI 10
// 
// automatically generated by script generate.awk 
// M. Oliver Moeller <omoeller@brics.dk> 
// Wed Sep 19 11:44:16 2001 
// ------------------------------------------------------------ 
chan tt1,tt2,tt3,tt4,tt5,tt6,tt7,tt8,tt9,tt10,
     rt1, rt2, rt3, rt4, rt5, rt6, rt7, rt8, rt9, rt10;

process RING { 
clock x; 
state 
  ring_to_1{x <= 0}, ring_1,
  ring_to_2{x <= 0}, ring_2,
  ring_to_3{x <= 0}, ring_3,
  ring_to_4{x <= 0}, ring_4,
  ring_to_5{x <= 0}, ring_5,
  ring_to_6{x <= 0}, ring_6,
  ring_to_7{x <= 0}, ring_7,
  ring_to_8{x <= 0}, ring_8,
  ring_to_9{x <= 0}, ring_9,
  ring_to_10{x <= 0}, ring_10;
init ring_to_1; 
trans 
ring_to_1 -> ring_1 { guard x <= 0; sync tt1!; }, 
ring_1  -> ring_to_2 { sync rt1?; assign x:= 0; } ,
ring_to_2 -> ring_2 { guard x <= 0; sync tt2!; }, 
ring_2  -> ring_to_3 { sync rt2?; assign x:= 0; } ,
ring_to_3 -> ring_3 { guard x <= 0; sync tt3!; }, 
ring_3  -> ring_to_4 { sync rt3?; assign x:= 0; } ,
ring_to_4 -> ring_4 { guard x <= 0; sync tt4!; }, 
ring_4  -> ring_to_5 { sync rt4?; assign x:= 0; } ,
ring_to_5 -> ring_5 { guard x <= 0; sync tt5!; }, 
ring_5  -> ring_to_6 { sync rt5?; assign x:= 0; } ,
ring_to_6 -> ring_6 { guard x <= 0; sync tt6!; }, 
ring_6  -> ring_to_7 { sync rt6?; assign x:= 0; } ,
ring_to_7 -> ring_7 { guard x <= 0; sync tt7!; }, 
ring_7  -> ring_to_8 { sync rt7?; assign x:= 0; } ,
ring_to_8 -> ring_8 { guard x <= 0; sync tt8!; }, 
ring_8  -> ring_to_9 { sync rt8?; assign x:= 0; } ,
ring_to_9 -> ring_9 { guard x <= 0; sync tt9!; }, 
ring_9  -> ring_to_10 { sync rt9?; assign x:= 0; } ,
ring_to_10 -> ring_10 { guard x <= 0; sync tt10!; }, 
ring_10  -> ring_to_1 { sync rt10?; assign x:= 0; } ;
}

process ST1 {
clock x, y, z;
state station_z_idle, station_z_sync{ x<=20 }, station_z_async{ z<=20 }, 
station_y_idle, station_y_sync{ x<=20 }, station_y_async{ y<=20 }; 
init station_z_idle; 
trans
station_z_idle -> station_z_sync { sync tt1 ?; assign y := 0, x:= 0; }, 
station_z_sync -> station_y_idle { guard x >= 20, z >= 20 ; sync rt1 !; }, 
station_z_sync -> station_z_async { guard x >= 20, z < 20 ; }, 
station_z_async -> station_y_idle { sync rt1 !; }, 

station_y_idle -> station_y_sync { sync tt1 ?; assign z := 0, x:= 0; }, 
station_y_sync -> station_z_idle { guard x >= 20, y >= 20 ; sync rt1 !; }, 
station_y_sync -> station_y_async { guard x >= 20, y < 20 ; }, 
station_y_async -> station_z_idle { sync rt1 !; }; 
} 

process ST2 {
clock x, y, z;
state station_z_idle, station_z_sync{ x<=20 }, station_z_async{ z<=20 }, 
station_y_idle, station_y_sync{ x<=20 }, station_y_async{ y<=20 }; 
init station_z_idle; 
trans
station_z_idle -> station_z_sync { sync tt2 ?; assign y := 0, x:= 0; }, 
station_z_sync -> station_y_idle { guard x >= 20, z >= 20 ; sync rt2 !; }, 
station_z_sync -> station_z_async { guard x >= 20, z < 20 ; }, 
station_z_async -> station_y_idle { sync rt2 !; }, 

station_y_idle -> station_y_sync { sync tt2 ?; assign z := 0, x:= 0; }, 
station_y_sync -> station_z_idle { guard x >= 20, y >= 20 ; sync rt2 !; }, 
station_y_sync -> station_y_async { guard x >= 20, y < 20 ; }, 
station_y_async -> station_z_idle { sync rt2 !; }; 
} 

process ST3 {
clock x, y, z;
state station_z_idle, station_z_sync{ x<=20 }, station_z_async{ z<=20 }, 
station_y_idle, station_y_sync{ x<=20 }, station_y_async{ y<=20 }; 
init station_z_idle; 
trans
station_z_idle -> station_z_sync { sync tt3 ?; assign y := 0, x:= 0; }, 
station_z_sync -> station_y_idle { guard x >= 20, z >= 20 ; sync rt3 !; }, 
station_z_sync -> station_z_async { guard x >= 20, z < 20 ; }, 
station_z_async -> station_y_idle { sync rt3 !; }, 

station_y_idle -> station_y_sync { sync tt3 ?; assign z := 0, x:= 0; }, 
station_y_sync -> station_z_idle { guard x >= 20, y >= 20 ; sync rt3 !; }, 
station_y_sync -> station_y_async { guard x >= 20, y < 20 ; }, 
station_y_async -> station_z_idle { sync rt3 !; }; 
} 

process ST4 {
clock x, y, z;
state station_z_idle, station_z_sync{ x<=20 }, station_z_async{ z<=20 }, 
station_y_idle, station_y_sync{ x<=20 }, station_y_async{ y<=20 }; 
init station_z_idle; 
trans
station_z_idle -> station_z_sync { sync tt4 ?; assign y := 0, x:= 0; }, 
station_z_sync -> station_y_idle { guard x >= 20, z >= 20 ; sync rt4 !; }, 
station_z_sync -> station_z_async { guard x >= 20, z < 20 ; }, 
station_z_async -> station_y_idle { sync rt4 !; }, 

station_y_idle -> station_y_sync { sync tt4 ?; assign z := 0, x:= 0; }, 
station_y_sync -> station_z_idle { guard x >= 20, y >= 20 ; sync rt4 !; }, 
station_y_sync -> station_y_async { guard x >= 20, y < 20 ; }, 
station_y_async -> station_z_idle { sync rt4 !; }; 
} 

process ST5 {
clock x, y, z;
state station_z_idle, station_z_sync{ x<=20 }, station_z_async{ z<=20 }, 
station_y_idle, station_y_sync{ x<=20 }, station_y_async{ y<=20 }; 
init station_z_idle; 
trans
station_z_idle -> station_z_sync { sync tt5 ?; assign y := 0, x:= 0; }, 
station_z_sync -> station_y_idle { guard x >= 20, z >= 20 ; sync rt5 !; }, 
station_z_sync -> station_z_async { guard x >= 20, z < 20 ; }, 
station_z_async -> station_y_idle { sync rt5 !; }, 

station_y_idle -> station_y_sync { sync tt5 ?; assign z := 0, x:= 0; }, 
station_y_sync -> station_z_idle { guard x >= 20, y >= 20 ; sync rt5 !; }, 
station_y_sync -> station_y_async { guard x >= 20, y < 20 ; }, 
station_y_async -> station_z_idle { sync rt5 !; }; 
} 

process ST6 {
clock x, y, z;
state station_z_idle, station_z_sync{ x<=20 }, station_z_async{ z<=20 }, 
station_y_idle, station_y_sync{ x<=20 }, station_y_async{ y<=20 }; 
init station_z_idle; 
trans
station_z_idle -> station_z_sync { sync tt6 ?; assign y := 0, x:= 0; }, 
station_z_sync -> station_y_idle { guard x >= 20, z >= 20 ; sync rt6 !; }, 
station_z_sync -> station_z_async { guard x >= 20, z < 20 ; }, 
station_z_async -> station_y_idle { sync rt6 !; }, 

station_y_idle -> station_y_sync { sync tt6 ?; assign z := 0, x:= 0; }, 
station_y_sync -> station_z_idle { guard x >= 20, y >= 20 ; sync rt6 !; }, 
station_y_sync -> station_y_async { guard x >= 20, y < 20 ; }, 
station_y_async -> station_z_idle { sync rt6 !; }; 
} 

process ST7 {
clock x, y, z;
state station_z_idle, station_z_sync{ x<=20 }, station_z_async{ z<=20 }, 
station_y_idle, station_y_sync{ x<=20 }, station_y_async{ y<=20 }; 
init station_z_idle; 
trans
station_z_idle -> station_z_sync { sync tt7 ?; assign y := 0, x:= 0; }, 
station_z_sync -> station_y_idle { guard x >= 20, z >= 20 ; sync rt7 !; }, 
station_z_sync -> station_z_async { guard x >= 20, z < 20 ; }, 
station_z_async -> station_y_idle { sync rt7 !; }, 

station_y_idle -> station_y_sync { sync tt7 ?; assign z := 0, x:= 0; }, 
station_y_sync -> station_z_idle { guard x >= 20, y >= 20 ; sync rt7 !; }, 
station_y_sync -> station_y_async { guard x >= 20, y < 20 ; }, 
station_y_async -> station_z_idle { sync rt7 !; }; 
} 

process ST8 {
clock x, y, z;
state station_z_idle, station_z_sync{ x<=20 }, station_z_async{ z<=20 }, 
station_y_idle, station_y_sync{ x<=20 }, station_y_async{ y<=20 }; 
init station_z_idle; 
trans
station_z_idle -> station_z_sync { sync tt8 ?; assign y := 0, x:= 0; }, 
station_z_sync -> station_y_idle { guard x >= 20, z >= 20 ; sync rt8 !; }, 
station_z_sync -> station_z_async { guard x >= 20, z < 20 ; }, 
station_z_async -> station_y_idle { sync rt8 !; }, 

station_y_idle -> station_y_sync { sync tt8 ?; assign z := 0, x:= 0; }, 
station_y_sync -> station_z_idle { guard x >= 20, y >= 20 ; sync rt8 !; }, 
station_y_sync -> station_y_async { guard x >= 20, y < 20 ; }, 
station_y_async -> station_z_idle { sync rt8 !; }; 
} 

process ST9 {
clock x, y, z;
state station_z_idle, station_z_sync{ x<=20 }, station_z_async{ z<=20 }, 
station_y_idle, station_y_sync{ x<=20 }, station_y_async{ y<=20 }; 
init station_z_idle; 
trans
station_z_idle -> station_z_sync { sync tt9 ?; assign y := 0, x:= 0; }, 
station_z_sync -> station_y_idle { guard x >= 20, z >= 20 ; sync rt9 !; }, 
station_z_sync -> station_z_async { guard x >= 20, z < 20 ; }, 
station_z_async -> station_y_idle { sync rt9 !; }, 

station_y_idle -> station_y_sync { sync tt9 ?; assign z := 0, x:= 0; }, 
station_y_sync -> station_z_idle { guard x >= 20, y >= 20 ; sync rt9 !; }, 
station_y_sync -> station_y_async { guard x >= 20, y < 20 ; }, 
station_y_async -> station_z_idle { sync rt9 !; }; 
} 

process ST10 {
clock x, y, z;
state station_z_idle, station_z_sync{ x<=20 }, station_z_async{ z<=20 }, 
station_y_idle, station_y_sync{ x<=20 }, station_y_async{ y<=20 }; 
init station_z_idle; 
trans
station_z_idle -> station_z_sync { sync tt10 ?; assign y := 0, x:= 0; }, 
station_z_sync -> station_y_idle { guard x >= 20, z >= 20 ; sync rt10 !; }, 
station_z_sync -> station_z_async { guard x >= 20, z < 20 ; }, 
station_z_async -> station_y_idle { sync rt10 !; }, 

station_y_idle -> station_y_sync { sync tt10 ?; assign z := 0, x:= 0; }, 
station_y_sync -> station_z_idle { guard x >= 20, y >= 20 ; sync rt10 !; }, 
station_y_sync -> station_y_async { guard x >= 20, y < 20 ; }, 
station_y_async -> station_z_idle { sync rt10 !; }; 
} 

system RING, ST1, ST2, ST3, ST4, ST5, ST6, ST7, ST8, ST9, ST10;

