Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat Dec 15 02:45:47 2018
| Host         : DESKTOP-CQ2ECPO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file controlador_control_sets_placed.rpt
| Design       : controlador
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    51 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |           15 |
| No           | No                    | Yes                    |              27 |           11 |
| No           | Yes                   | No                     |              46 |           15 |
| Yes          | No                    | No                     |              16 |            6 |
| Yes          | No                    | Yes                    |             138 |           47 |
| Yes          | Yes                   | No                     |              10 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------+--------------------------------------+-----------------------+------------------+----------------+
|             Clock Signal             |             Enable Signal            |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+--------------------------------------+--------------------------------------+-----------------------+------------------+----------------+
|  uut2/sample_out_ready_n_reg_i_2_n_0 |                                      |                       |                1 |              1 |
|  utt0/inst/clk_out1                  | utt1/en_2_cycles                     | utt1/clk_3megas_out   |                1 |              1 |
|  utt0/inst/clk_out1                  | uut2/sample_out_reg                  | reset_IBUF            |                2 |              8 |
|  utt0/inst/clk_out1                  | uut5/controller/E[0]                 |                       |                4 |              8 |
|  utt0/inst/clk_out1                  | uut5/controller/Sample_Out_reg[0][0] |                       |                2 |              8 |
|  utt0/inst/clk_out1                  | uut3/PWM_in_reg[0][0]                | reset_IBUF            |                3 |              8 |
|  utt0/inst/clk_out1                  | utt1/en_2_cycles                     | uut3/r_reg[8]_i_1_n_0 |                3 |              9 |
|  utt0/inst/clk_out1                  | uut2/E[0]                            | reset_IBUF            |                7 |             19 |
|  utt0/inst/clk_out1                  | uut2/last_b_reg[0][0]                | reset_IBUF            |                9 |             19 |
|  utt0/inst/clk_out1                  | uut3/cur_b_reg[0][0]                 | reset_IBUF            |                6 |             19 |
|  utt0/inst/clk_out1                  |                                      |                       |               14 |             23 |
|  utt0/inst/clk_out1                  | utt1/en_4cycles                      | reset_IBUF            |                9 |             25 |
|  utt0/inst/clk_out1                  |                                      | reset_IBUF            |               11 |             27 |
|  utt0/inst/clk_out1                  | Sample_In_enable                     | reset_IBUF            |               11 |             40 |
|  utt0/inst/clk_out1                  |                                      | uut5/controller/clr   |               15 |             46 |
+--------------------------------------+--------------------------------------+-----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 8      |                     4 |
| 9      |                     1 |
| 16+    |                     8 |
+--------+-----------------------+


