

================================================================
== Vivado HLS Report for 'dct_dct_2d'
================================================================
* Date:           Mon Aug 10 13:49:00 2015

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        dct_prj
* Solution:       solution4
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      8.93|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  373|  373|  373|  373|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+-----+-----+-----+-----+---------+
        |                       |            |  Latency  |  Interval | Pipeline|
        |        Instance       |   Module   | min | max | min | max |   Type  |
        +-----------------------+------------+-----+-----+-----+-----+---------+
        |grp_dct_dct_1d_fu_361  |dct_dct_1d  |   13|   13|   13|   13|   none  |
        +-----------------------+------------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop                               |  120|  120|        15|          -|          -|     8|    no    |
        |- Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |   64|   64|         2|          1|          1|    64|    yes   |
        |- Col_DCT_Loop                               |  120|  120|        15|          -|          -|     8|    no    |
        |- Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |   64|   64|         2|          1|          1|    64|    yes   |
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       0|      92|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      8|     591|     103|
|Memory           |        2|      -|     256|      16|
|Multiplexer      |        -|      -|       -|     242|
|Register         |        -|      -|      76|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        2|      8|     923|     453|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      1|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------+------------+---------+-------+-----+-----+
    |        Instance       |   Module   | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------+------------+---------+-------+-----+-----+
    |grp_dct_dct_1d_fu_361  |dct_dct_1d  |        0|      8|  591|  103|
    +-----------------------+------------+---------+-------+-----+-----+
    |Total                  |            |        0|      8|  591|  103|
    +-----------------------+------------+---------+-------+-----+-----+

    * Memory: 
    +---------------+------------------------+---------+----+----+------+-----+------+-------------+
    |     Memory    |         Module         | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+------------------------+---------+----+----+------+-----+------+-------------+
    |col_inbuf_0_U  |dct_dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |col_inbuf_1_U  |dct_dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |col_inbuf_2_U  |dct_dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |col_inbuf_3_U  |dct_dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |col_inbuf_4_U  |dct_dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |col_inbuf_5_U  |dct_dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |col_inbuf_6_U  |dct_dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |col_inbuf_7_U  |dct_dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |row_outbuf_U   |dct_dct_2d_row_outbuf   |        1|   0|   0|    64|   16|     1|         1024|
    |col_outbuf_U   |dct_dct_2d_row_outbuf   |        1|   0|   0|    64|   16|     1|         1024|
    +---------------+------------------------+---------+----+----+------+-----+------+-------------+
    |Total          |                        |        2| 256|  16|   192|  160|    10|         3072|
    +---------------+------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |i_4_fu_410_p2                   |     +    |      0|  0|   4|           4|           1|
    |i_5_fu_510_p2                   |     +    |      0|  0|   4|           4|           1|
    |i_6_fu_487_p2                   |     +    |      0|  0|   4|           4|           1|
    |i_7_fu_583_p2                   |     +    |      0|  0|   4|           4|           1|
    |indvar_flatten_next1_fu_522_p2  |     +    |      0|  0|   7|           7|           1|
    |indvar_flatten_next_fu_422_p2   |     +    |      0|  0|   7|           7|           1|
    |j_2_fu_542_p2                   |     +    |      0|  0|   4|           4|           1|
    |j_s_fu_442_p2                   |     +    |      0|  0|   4|           1|           4|
    |p_addr1_fu_472_p2               |     +    |      0|  0|   8|           8|           8|
    |p_addr4_fu_603_p2               |     +    |      0|  0|   8|           8|           8|
    |p_addr5_fu_572_p2               |     +    |      0|  0|   8|           8|           8|
    |i_1_mid2_fu_434_p3              |  Select  |      0|  0|   4|           1|           1|
    |i_3_mid2_fu_534_p3              |  Select  |      0|  0|   4|           1|           1|
    |j_1_mid2_fu_548_p3              |  Select  |      0|  0|   4|           1|           4|
    |j_mid2_fu_448_p3                |  Select  |      0|  0|   4|           1|           4|
    |exitcond1_fu_528_p2             |   icmp   |      0|  0|   2|           4|           5|
    |exitcond2_fu_504_p2             |   icmp   |      0|  0|   2|           4|           5|
    |exitcond5_fu_404_p2             |   icmp   |      0|  0|   2|           4|           5|
    |exitcond_flatten1_fu_516_p2     |   icmp   |      0|  0|   3|           7|           8|
    |exitcond_flatten_fu_416_p2      |   icmp   |      0|  0|   3|           7|           8|
    |exitcond_fu_428_p2              |   icmp   |      0|  0|   2|           4|           5|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0|  92|          93|          81|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |   4|          9|    1|          9|
    |col_inbuf_0_address0           |   3|          3|    3|          9|
    |col_inbuf_0_ce0                |   1|          3|    1|          3|
    |col_inbuf_1_address0           |   3|          3|    3|          9|
    |col_inbuf_1_ce0                |   1|          3|    1|          3|
    |col_inbuf_2_address0           |   3|          3|    3|          9|
    |col_inbuf_2_ce0                |   1|          3|    1|          3|
    |col_inbuf_3_address0           |   3|          3|    3|          9|
    |col_inbuf_3_ce0                |   1|          3|    1|          3|
    |col_inbuf_4_address0           |   3|          3|    3|          9|
    |col_inbuf_4_ce0                |   1|          3|    1|          3|
    |col_inbuf_5_address0           |   3|          3|    3|          9|
    |col_inbuf_5_ce0                |   1|          3|    1|          3|
    |col_inbuf_6_address0           |   3|          3|    3|          9|
    |col_inbuf_6_ce0                |   1|          3|    1|          3|
    |col_inbuf_7_address0           |   3|          3|    3|          9|
    |col_inbuf_7_ce0                |   1|          3|    1|          3|
    |col_outbuf_address0            |   6|          3|    6|         18|
    |col_outbuf_ce0                 |   1|          3|    1|          3|
    |col_outbuf_we0                 |   1|          2|    1|          2|
    |grp_dct_dct_1d_fu_361_src1_q0  |  16|          3|   16|         48|
    |grp_dct_dct_1d_fu_361_src2_q0  |  16|          3|   16|         48|
    |grp_dct_dct_1d_fu_361_src3_q0  |  16|          3|   16|         48|
    |grp_dct_dct_1d_fu_361_src4_q0  |  16|          3|   16|         48|
    |grp_dct_dct_1d_fu_361_src5_q0  |  16|          3|   16|         48|
    |grp_dct_dct_1d_fu_361_src6_q0  |  16|          3|   16|         48|
    |grp_dct_dct_1d_fu_361_src7_q0  |  16|          3|   16|         48|
    |grp_dct_dct_1d_fu_361_src_q0   |  16|          3|   16|         48|
    |grp_dct_dct_1d_fu_361_tmp_1    |   4|          3|    4|         12|
    |grp_dct_dct_1d_fu_361_tmp_11   |   4|          3|    4|         12|
    |i_1_reg_305                    |   4|          2|    4|          8|
    |i_2_reg_316                    |   4|          2|    4|          8|
    |i_3_reg_350                    |   4|          2|    4|          8|
    |i_reg_271                      |   4|          2|    4|          8|
    |in_block_0_ce0                 |   1|          2|    1|          2|
    |in_block_1_ce0                 |   1|          2|    1|          2|
    |in_block_2_ce0                 |   1|          2|    1|          2|
    |in_block_3_ce0                 |   1|          2|    1|          2|
    |in_block_4_ce0                 |   1|          2|    1|          2|
    |in_block_5_ce0                 |   1|          2|    1|          2|
    |in_block_6_ce0                 |   1|          2|    1|          2|
    |in_block_7_ce0                 |   1|          2|    1|          2|
    |indvar_flatten1_reg_328        |   7|          2|    7|         14|
    |indvar_flatten_reg_283         |   7|          2|    7|         14|
    |j_1_phi_fu_343_p4              |   4|          2|    4|          8|
    |j_1_reg_339                    |   4|          2|    4|          8|
    |j_phi_fu_298_p4                |   4|          2|    4|          8|
    |j_reg_294                      |   4|          2|    4|          8|
    |row_outbuf_address0            |   6|          3|    6|         18|
    |row_outbuf_ce0                 |   1|          3|    1|          3|
    |row_outbuf_we0                 |   1|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 242|        139|  239|        667|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+---+----+-----+-----------+
    |                     Name                    | FF| LUT| Bits| Const Bits|
    +---------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                    |  8|   0|    8|          0|
    |ap_reg_ppiten_pp0_it0                        |  1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                        |  1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it0                        |  1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it1                        |  1|   0|    1|          0|
    |exitcond_flatten1_reg_661                    |  1|   0|    1|          0|
    |exitcond_flatten_reg_623                     |  1|   0|    1|          0|
    |grp_dct_dct_1d_fu_361_ap_start_ap_start_reg  |  1|   0|    1|          0|
    |i_1_reg_305                                  |  4|   0|    4|          0|
    |i_2_reg_316                                  |  4|   0|    4|          0|
    |i_3_mid2_reg_670                             |  4|   0|    4|          0|
    |i_3_reg_350                                  |  4|   0|    4|          0|
    |i_4_reg_618                                  |  4|   0|    4|          0|
    |i_5_reg_656                                  |  4|   0|    4|          0|
    |i_reg_271                                    |  4|   0|    4|          0|
    |indvar_flatten1_reg_328                      |  7|   0|    7|          0|
    |indvar_flatten_reg_283                       |  7|   0|    7|          0|
    |j_1_mid2_reg_675                             |  4|   0|    4|          0|
    |j_1_reg_339                                  |  4|   0|    4|          0|
    |j_mid2_reg_632                               |  4|   0|    4|          0|
    |j_reg_294                                    |  4|   0|    4|          0|
    |tmp_1_reg_643                                |  3|   0|    3|          0|
    +---------------------------------------------+---+----+-----+-----------+
    |Total                                        | 76|   0|   76|          0|
    +---------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |  dct_dct_2d  | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |  dct_dct_2d  | return value |
|ap_start             |  in |    1| ap_ctrl_hs |  dct_dct_2d  | return value |
|ap_done              | out |    1| ap_ctrl_hs |  dct_dct_2d  | return value |
|ap_idle              | out |    1| ap_ctrl_hs |  dct_dct_2d  | return value |
|ap_ready             | out |    1| ap_ctrl_hs |  dct_dct_2d  | return value |
|in_block_0_address0  | out |    3|  ap_memory |  in_block_0  |     array    |
|in_block_0_ce0       | out |    1|  ap_memory |  in_block_0  |     array    |
|in_block_0_q0        |  in |   16|  ap_memory |  in_block_0  |     array    |
|in_block_1_address0  | out |    3|  ap_memory |  in_block_1  |     array    |
|in_block_1_ce0       | out |    1|  ap_memory |  in_block_1  |     array    |
|in_block_1_q0        |  in |   16|  ap_memory |  in_block_1  |     array    |
|in_block_2_address0  | out |    3|  ap_memory |  in_block_2  |     array    |
|in_block_2_ce0       | out |    1|  ap_memory |  in_block_2  |     array    |
|in_block_2_q0        |  in |   16|  ap_memory |  in_block_2  |     array    |
|in_block_3_address0  | out |    3|  ap_memory |  in_block_3  |     array    |
|in_block_3_ce0       | out |    1|  ap_memory |  in_block_3  |     array    |
|in_block_3_q0        |  in |   16|  ap_memory |  in_block_3  |     array    |
|in_block_4_address0  | out |    3|  ap_memory |  in_block_4  |     array    |
|in_block_4_ce0       | out |    1|  ap_memory |  in_block_4  |     array    |
|in_block_4_q0        |  in |   16|  ap_memory |  in_block_4  |     array    |
|in_block_5_address0  | out |    3|  ap_memory |  in_block_5  |     array    |
|in_block_5_ce0       | out |    1|  ap_memory |  in_block_5  |     array    |
|in_block_5_q0        |  in |   16|  ap_memory |  in_block_5  |     array    |
|in_block_6_address0  | out |    3|  ap_memory |  in_block_6  |     array    |
|in_block_6_ce0       | out |    1|  ap_memory |  in_block_6  |     array    |
|in_block_6_q0        |  in |   16|  ap_memory |  in_block_6  |     array    |
|in_block_7_address0  | out |    3|  ap_memory |  in_block_7  |     array    |
|in_block_7_ce0       | out |    1|  ap_memory |  in_block_7  |     array    |
|in_block_7_q0        |  in |   16|  ap_memory |  in_block_7  |     array    |
|out_block_address0   | out |    6|  ap_memory |   out_block  |     array    |
|out_block_ce0        | out |    1|  ap_memory |   out_block  |     array    |
|out_block_we0        | out |    1|  ap_memory |   out_block  |     array    |
|out_block_d0         | out |   16|  ap_memory |   out_block  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

