===============================================================================
****** Gurindar S. Sohi (sohi@cs.wisc.edu) ******
 [http://www.cs.wisc.edu/~sohi/sohi.gif]
Associate Professor of Computer_Sciences
and Electrical_and_Computer_Engineering
    * Addresses
    * Education
    * Research_Interests_and_Summary
    * Current_Graduate_Students
    * Recent_Talks
    * Recent_Publications
    * Recent_Ph.D_Graduates
===============================================================================
**** Addresses: ****
Department of Computer Sciences
University of Wisconsin - Madison
1210 West Dayton Street
Madison, WI 53706 USA

sohi@cs.wisc.edu
Phone: 608-262-7985
Departmental Office: 608-262-1204
Fax: 608-262-9777
**** Education: ****
    * Ph.D. (Computer Science) University of Illinois - Urbana, 1985
    * M.S. (Electical Engineering) University of Illinois - Urbana, 1983
    * B.E. (Electrical and Electronics Engineering) Birla Institute of
      Technology and Science - Pilani, India, 1981
**** Research Interests: ****
    * Instruction-level parallel (ILP) processing
    * Compiling for ILP architectures
    * Shared memory multiprocessors
    * Memory Systems
===============================================================================
***** Research Summary *****
    * My current research focuses on the design of the highest performance
      uniprocessors of a current generation. Currently we are investigating the
      architecture of a circa 2000 processor. With plenty of transistors
      available on a chip, the challenge is to use these resources to get the
      highest possible performance when executing a sequential program. A
      target that we have set for ourselves is to sustain the execution of over
      10 instructions per cycle, for ordinary non-numeric application programs.
      My research group is investigating several issues that need to be
      resolved before our goals can be achieved. We are studying and
      characterizing the nature of instruction-level parallelism in non-numeric
      application programs in order to understand the available parallelism and
      how it could be exploited. The bulk of my group's research effort is
      expended in continuing the development of the Multiscalar processing
      model, a novel paradigm for exploiting ILP. Currently we are developing
      the Multiscalar compiler, and carrying out detailed simulation studies to
      assess the potential of the Multiscalar concept.
===============================================================================
***** Current Graduate Students *****
    * Todd_Austin
    * Scott_Breach
    * Andreas_Moshovos
    * T.N._Vijaykumar
===============================================================================
***** Recent Talks *****
    * Will_Instruction_Sets_be_Important_in_Future_Processors? given at the
      RISC in 1995 Symposium held at IBM T. J. Watson Research Center, Yorktown
      Heights, NY, November 7-8, 1995. File is compressed postscript, generated
      by Framemaker.
      Multiscalar_Processors. The generic Multiscalar talk, given at several
      places. File is compressed postscript, generated by Framemaker.
===============================================================================
===============================================================================
***** Recent Publications *****
    * High-Bandwidth_Address_Translation_for_Multiple-Issue_Processors
,
 T. M. Austin and G. S. Sohi, to appear in 23rd Annual International Symposium
on Computer Architecture, May 1996. An appendix of detailed_results is also
available.)
Zero-Cycle_Loads:_Microarchitecture_Support_for_Reducing_Load_Latency T. M.
Austin and G. S. Sohi, 28th Annual International Symposium on Microarchitecture
(MICRO-28), 1995.
The_Microarchitecture_of_Superscalar_Processors J. E. Smith and G. S. Sohi, in
Proceedings of the IEEE, December 1995.
A_Hardware_Mechanism_for_Dynamic_Reordering_of_Memory_References M. Franklin
and G. S. Sohi, to appear in IEEE Transactions on Computers.
Multiscalar_Processors, G. S. Sohi, S. Breach, and T. N. Vijaykumar, 22th
International Symposium on Computer Architecture, 1995.
Streamlining_Data_Cache_Access_with_Fast_Address_Calculation, T. M. Austin, D.
N. Pnevmatikatos, and G. S. Sohi, 22th International Symposium on Computer
Architecture, 1995.
The_Anatomy_of_the_Register_File_in_a_Multiscalar_Processor, S. Breach, T. N.
Vijaykumar, and G. S. Sohi, 27th Annual International Symposium on
Microarchitecture (MICRO-27), 1994.
Request_Combining_in_Multiprocessors_with_Arbitrary_Interconnection_Networks,
A. Lebeck and G. S. Sohi, in IEEE Transactions on Parallel and Distributed
Systems, 1994.
Efficient_Detection_of_All_Pointer_and_Array_Access_Errors, T. M. Austin, S. E.
Breach and G. S. Sohi, SIGPLAN '94 Conference on Programming Language Design
and Implementation, 1994.
Guarded_Execution_and_Branch_Prediction_in_Dynamic_ILP_Processors, D.
Pnevmatikatos and G. S. Sohi, 21th International Symposium on Computer
Architecture, 1994.
Memory Systems,J. R. Goodman and G. S. Sohi, The Handbook of Electrical
Engineering, CRC Press, 1993.
Control_Flow_Prediction_for_Dynamic_ILP_Processors, D. Pnevmatikatos, M.
Franklin and G. S. Sohi, 26th Annual International Symposium on
Microarchitecture (MICRO-26), 1993.
Register_Traffic_Analysis_for_Streamlining_Inter-operation_Communication_in
Fine-Grain_Parallel_Processors, M. Franklin and G. S. Sohi, 25th Annual
International Symposium on Microarchitecture (MICRO-25), 1992.
The_Expandable_Split_Window_Paradigm_for_Exploiting_Fine-Grain_Parallelism, M.
Franklin and G. S. Sohi, 19th International Symposium on Computer Architecture,
1992.
Dynamic_Dependency_Analysis_of_Ordinary_Programs, T.M. Austin and G. S. Sohi,
19th International Symposium on Computer Architecture, 1992.
Efficient_Detection_of_All_Pointer_and_Array_Access_Errors T.M. Austin, S. E.
Breach and G. S. Sohi, Technical Report #1197, Computer Sciences Department,
University of Wisconsin-Madison, December 1993.
Guarded_Execution_and_Branch_Prediction_in_Dynamic_ILP_Processors D. N.
Pnevmatikatos and G. S. Sohi, Technical Report #1193, Computer Sciences
Department, University of Wisconsin-Madison, November 1993.
Knapsack:_A_Zero-Cycle_Memory_Hierarchy_Component T. M. Austin, T. N.
Vijaykumar, and G. S. Sohi, Technical Report #1189, Computer Sciences
Department, University of Wisconsin-Madison, November 1993.
Tetra:_Evaluation_of_Serial_Program_Performance_on_Fine-Grain_Parallel
Processors T. M. Austin and G. S. Sohi, Technical Report #1162, Computer
Sciences Department, University of Wisconsin-Madison, July 1993.
===============================================================================
***** Recent Ph.D Grads *****
      Todd Austin,
 Ph.D., April 1996, Hardware_and_Software_Mechanisms_for_Reducing_Load_Latency
Dionisios Pnevmatikatos,
 Ph.D., December 1995, Incorporating_Guarded_Execution_into_Existing
Instruction_Sets
Manoj Franklin,
 Ph.D., December 1993, The_Multiscalar_Architecture
Mark Friedman, Ph.D., January 1992, An_Architectural_Characterization_of_Prolog
Execution
Sriram Vajapeyam, Ph.D., December 1991, Instruction_Level_Characterization_of
the_Cray_Y-MP_Processor
Men-Chow Chiang, Ph.D., September 1991, Memory_System_Design_for_Bus_Based
Multiprocessors
===============================================================================
     Last Updated: 5 April 1996
===============================================================================
