

================================================================
== Vivado HLS Report for 'karastuba_mul_templa_5'
================================================================
* Date:           Fri Jun  5 20:14:10 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        bigtest
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu095-ffva2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.474 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      604|      687| 1.812 us | 2.061 us |  604|  687|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       16|       16|         2|          -|          -|     8|    no    |
        |- Loop 2  |       16|       16|         2|          -|          -|     8|    no    |
        |- Loop 3  |       16|       16|         2|          -|          -|     8|    no    |
        |- Loop 4  |       16|       16|         2|          -|          -|     8|    no    |
        |- Loop 5  |       19|       19|         5|          1|          1|    16|    yes   |
        |- Loop 6  |       19|       19|         5|          1|          1|    16|    yes   |
        |- Loop 7  |       19|       19|         5|          1|          1|    16|    yes   |
        |- Loop 8  |       19|       19|         5|          1|          1|    16|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5
  * Pipeline-1: initiation interval (II) = 1, depth = 5
  * Pipeline-2: initiation interval (II) = 1, depth = 5
  * Pipeline-3: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 4
  Pipeline-0 : II = 1, D = 5, States = { 11 12 13 14 15 }
  Pipeline-1 : II = 1, D = 5, States = { 17 18 19 20 21 }
  Pipeline-2 : II = 1, D = 5, States = { 24 25 26 27 28 }
  Pipeline-3 : II = 1, D = 5, States = { 30 31 32 33 34 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 6 
5 --> 4 
6 --> 7 8 
7 --> 6 
8 --> 9 10 
9 --> 8 
10 --> 11 
11 --> 16 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 11 
16 --> 17 
17 --> 22 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 17 
22 --> 23 
23 --> 29 24 
24 --> 29 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 24 
29 --> 36 30 
30 --> 35 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 30 
35 --> 36 
36 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.95>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%rhs_tmp_bits_read_1 = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %rhs_tmp_bits_read)"   --->   Operation 37 'read' 'rhs_tmp_bits_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%lhs_tmp_bits_read_1 = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %lhs_tmp_bits_read)"   --->   Operation 38 'read' 'lhs_tmp_bits_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%lhs0_digits_data_V = alloca [8 x i64], align 8" [multest.cc:253]   --->   Operation 39 'alloca' 'lhs0_digits_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%lhs1_digits_data_V = alloca [8 x i64], align 8" [multest.cc:253]   --->   Operation 40 'alloca' 'lhs1_digits_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%rhs0_digits_data_V = alloca [8 x i64], align 8" [multest.cc:253]   --->   Operation 41 'alloca' 'rhs0_digits_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%rhs1_digits_data_V = alloca [8 x i64], align 8" [multest.cc:253]   --->   Operation 42 'alloca' 'rhs1_digits_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%lhs0_tmp_digits_data = alloca [8 x i64], align 8" [multest.cc:253]   --->   Operation 43 'alloca' 'lhs0_tmp_digits_data' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%lhs1_tmp_digits_data = alloca [8 x i64], align 8" [multest.cc:253]   --->   Operation 44 'alloca' 'lhs1_tmp_digits_data' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%rhs0_tmp_digits_data = alloca [8 x i64], align 8" [multest.cc:253]   --->   Operation 45 'alloca' 'rhs0_tmp_digits_data' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%rhs1_tmp_digits_data = alloca [8 x i64], align 8" [multest.cc:253]   --->   Operation 46 'alloca' 'rhs1_tmp_digits_data' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%z0_digits_data_V = alloca [16 x i64], align 8" [multest.cc:261]   --->   Operation 47 'alloca' 'z0_digits_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%z2_digits_data_V = alloca [16 x i64], align 8" [multest.cc:263]   --->   Operation 48 'alloca' 'z2_digits_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%cross_mul_digits_dat = alloca [16 x i64], align 8"   --->   Operation 49 'alloca' 'cross_mul_digits_dat' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%add2_digits_data_V = alloca [16 x i64], align 8" [multest.cc:270]   --->   Operation 50 'alloca' 'add2_digits_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%z1_digits_data_V = alloca [16 x i64], align 8" [multest.cc:272]   --->   Operation 51 'alloca' 'z1_digits_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 52 [1/1] (0.95ns)   --->   "br label %1" [multest.cc:255]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.95>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 53 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.82ns)   --->   "%icmp_ln255 = icmp eq i4 %i_0, -8" [multest.cc:255]   --->   Operation 54 'icmp' 'icmp_ln255' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 55 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.87ns)   --->   "%i = add i4 %i_0, 1" [multest.cc:255]   --->   Operation 56 'add' 'i' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %icmp_ln255, label %.preheader270.preheader, label %2" [multest.cc:255]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i4 %i_0 to i64" [multest.cc:255]   --->   Operation 58 'zext' 'zext_ln255' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%lhs_digits_data_V_ad = getelementptr [16 x i64]* %lhs_digits_data_V, i64 0, i64 %zext_ln255" [multest.cc:255]   --->   Operation 59 'getelementptr' 'lhs_digits_data_V_ad' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 60 [2/2] (1.76ns)   --->   "%lhs_digits_data_V_lo = load i64* %lhs_digits_data_V_ad, align 8" [multest.cc:255]   --->   Operation 60 'load' 'lhs_digits_data_V_lo' <Predicate = (!icmp_ln255)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 61 [1/1] (0.95ns)   --->   "br label %.preheader270" [multest.cc:256]   --->   Operation 61 'br' <Predicate = (icmp_ln255)> <Delay = 0.95>

State 3 <SV = 2> <Delay = 2.47>
ST_3 : Operation 62 [1/2] (1.76ns)   --->   "%lhs_digits_data_V_lo = load i64* %lhs_digits_data_V_ad, align 8" [multest.cc:255]   --->   Operation 62 'load' 'lhs_digits_data_V_lo' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%lhs0_tmp_digits_data_1 = getelementptr [8 x i64]* %lhs0_tmp_digits_data, i64 0, i64 %zext_ln255" [multest.cc:255]   --->   Operation 63 'getelementptr' 'lhs0_tmp_digits_data_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.70ns)   --->   "store i64 %lhs_digits_data_V_lo, i64* %lhs0_tmp_digits_data_1, align 8" [multest.cc:255]   --->   Operation 64 'store' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%lhs0_digits_data_V_a = getelementptr [8 x i64]* %lhs0_digits_data_V, i64 0, i64 %zext_ln255" [multest.cc:255]   --->   Operation 65 'getelementptr' 'lhs0_digits_data_V_a' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.70ns)   --->   "store i64 %lhs_digits_data_V_lo, i64* %lhs0_digits_data_V_a, align 8" [multest.cc:255]   --->   Operation 66 'store' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "br label %1" [multest.cc:255]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.28>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%i1_0 = phi i4 [ %i_2, %3 ], [ 0, %.preheader270.preheader ]"   --->   Operation 68 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.82ns)   --->   "%icmp_ln256 = icmp eq i4 %i1_0, -8" [multest.cc:256]   --->   Operation 69 'icmp' 'icmp_ln256' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 70 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.87ns)   --->   "%i_2 = add i4 %i1_0, 1" [multest.cc:256]   --->   Operation 71 'add' 'i_2' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %icmp_ln256, label %.preheader269.preheader, label %3" [multest.cc:256]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.51ns)   --->   "%xor_ln256 = xor i4 %i1_0, -8" [multest.cc:256]   --->   Operation 73 'xor' 'xor_ln256' <Predicate = (!icmp_ln256)> <Delay = 0.51> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln256_1 = zext i4 %xor_ln256 to i64" [multest.cc:256]   --->   Operation 74 'zext' 'zext_ln256_1' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%lhs_digits_data_V_ad_1 = getelementptr [16 x i64]* %lhs_digits_data_V, i64 0, i64 %zext_ln256_1" [multest.cc:256]   --->   Operation 75 'getelementptr' 'lhs_digits_data_V_ad_1' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_4 : Operation 76 [2/2] (1.76ns)   --->   "%lhs_digits_data_V_lo_1 = load i64* %lhs_digits_data_V_ad_1, align 8" [multest.cc:256]   --->   Operation 76 'load' 'lhs_digits_data_V_lo_1' <Predicate = (!icmp_ln256)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 77 [1/1] (0.95ns)   --->   "br label %.preheader269" [multest.cc:257]   --->   Operation 77 'br' <Predicate = (icmp_ln256)> <Delay = 0.95>

State 5 <SV = 3> <Delay = 2.47>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln256 = zext i4 %i1_0 to i64" [multest.cc:256]   --->   Operation 78 'zext' 'zext_ln256' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/2] (1.76ns)   --->   "%lhs_digits_data_V_lo_1 = load i64* %lhs_digits_data_V_ad_1, align 8" [multest.cc:256]   --->   Operation 79 'load' 'lhs_digits_data_V_lo_1' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%lhs1_tmp_digits_data_1 = getelementptr [8 x i64]* %lhs1_tmp_digits_data, i64 0, i64 %zext_ln256" [multest.cc:256]   --->   Operation 80 'getelementptr' 'lhs1_tmp_digits_data_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.70ns)   --->   "store i64 %lhs_digits_data_V_lo_1, i64* %lhs1_tmp_digits_data_1, align 8" [multest.cc:256]   --->   Operation 81 'store' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%lhs1_digits_data_V_a = getelementptr [8 x i64]* %lhs1_digits_data_V, i64 0, i64 %zext_ln256" [multest.cc:256]   --->   Operation 82 'getelementptr' 'lhs1_digits_data_V_a' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.70ns)   --->   "store i64 %lhs_digits_data_V_lo_1, i64* %lhs1_digits_data_V_a, align 8" [multest.cc:256]   --->   Operation 83 'store' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "br label %.preheader270" [multest.cc:256]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 1.76>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%i2_0 = phi i4 [ %i_3, %4 ], [ 0, %.preheader269.preheader ]"   --->   Operation 85 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.82ns)   --->   "%icmp_ln257 = icmp eq i4 %i2_0, -8" [multest.cc:257]   --->   Operation 86 'icmp' 'icmp_ln257' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 87 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.87ns)   --->   "%i_3 = add i4 %i2_0, 1" [multest.cc:257]   --->   Operation 88 'add' 'i_3' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %icmp_ln257, label %.preheader268.preheader, label %4" [multest.cc:257]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln257 = zext i4 %i2_0 to i64" [multest.cc:257]   --->   Operation 90 'zext' 'zext_ln257' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%rhs_digits_data_V_ad = getelementptr [16 x i64]* %rhs_digits_data_V, i64 0, i64 %zext_ln257" [multest.cc:257]   --->   Operation 91 'getelementptr' 'rhs_digits_data_V_ad' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_6 : Operation 92 [2/2] (1.76ns)   --->   "%rhs_digits_data_V_lo = load i64* %rhs_digits_data_V_ad, align 8" [multest.cc:257]   --->   Operation 92 'load' 'rhs_digits_data_V_lo' <Predicate = (!icmp_ln257)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_6 : Operation 93 [1/1] (0.95ns)   --->   "br label %.preheader268" [multest.cc:258]   --->   Operation 93 'br' <Predicate = (icmp_ln257)> <Delay = 0.95>

State 7 <SV = 4> <Delay = 2.47>
ST_7 : Operation 94 [1/2] (1.76ns)   --->   "%rhs_digits_data_V_lo = load i64* %rhs_digits_data_V_ad, align 8" [multest.cc:257]   --->   Operation 94 'load' 'rhs_digits_data_V_lo' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%rhs0_tmp_digits_data_1 = getelementptr [8 x i64]* %rhs0_tmp_digits_data, i64 0, i64 %zext_ln257" [multest.cc:257]   --->   Operation 95 'getelementptr' 'rhs0_tmp_digits_data_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.70ns)   --->   "store i64 %rhs_digits_data_V_lo, i64* %rhs0_tmp_digits_data_1, align 8" [multest.cc:257]   --->   Operation 96 'store' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%rhs0_digits_data_V_a = getelementptr [8 x i64]* %rhs0_digits_data_V, i64 0, i64 %zext_ln257" [multest.cc:257]   --->   Operation 97 'getelementptr' 'rhs0_digits_data_V_a' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.70ns)   --->   "store i64 %rhs_digits_data_V_lo, i64* %rhs0_digits_data_V_a, align 8" [multest.cc:257]   --->   Operation 98 'store' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "br label %.preheader269" [multest.cc:257]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 2.28>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%i3_0 = phi i4 [ %i_4, %5 ], [ 0, %.preheader268.preheader ]"   --->   Operation 100 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.82ns)   --->   "%icmp_ln258 = icmp eq i4 %i3_0, -8" [multest.cc:258]   --->   Operation 101 'icmp' 'icmp_ln258' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 102 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.87ns)   --->   "%i_4 = add i4 %i3_0, 1" [multest.cc:258]   --->   Operation 103 'add' 'i_4' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %icmp_ln258, label %6, label %5" [multest.cc:258]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.51ns)   --->   "%xor_ln258 = xor i4 %i3_0, -8" [multest.cc:258]   --->   Operation 105 'xor' 'xor_ln258' <Predicate = (!icmp_ln258)> <Delay = 0.51> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln258_1 = zext i4 %xor_ln258 to i64" [multest.cc:258]   --->   Operation 106 'zext' 'zext_ln258_1' <Predicate = (!icmp_ln258)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%rhs_digits_data_V_ad_1 = getelementptr [16 x i64]* %rhs_digits_data_V, i64 0, i64 %zext_ln258_1" [multest.cc:258]   --->   Operation 107 'getelementptr' 'rhs_digits_data_V_ad_1' <Predicate = (!icmp_ln258)> <Delay = 0.00>
ST_8 : Operation 108 [2/2] (1.76ns)   --->   "%rhs_digits_data_V_lo_1 = load i64* %rhs_digits_data_V_ad_1, align 8" [multest.cc:258]   --->   Operation 108 'load' 'rhs_digits_data_V_lo_1' <Predicate = (!icmp_ln258)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_8 : Operation 109 [2/2] (0.95ns)   --->   "%res_tmp_bits_write_a = call fastcc i4 @mul_I_O(i2 0, [8 x i64]* %lhs0_digits_data_V, i2 0, [8 x i64]* %rhs0_digits_data_V, [16 x i64]* %z0_digits_data_V)" [multest.cc:219->multest.cc:262]   --->   Operation 109 'call' 'res_tmp_bits_write_a' <Predicate = (icmp_ln258)> <Delay = 0.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 110 [2/2] (0.95ns)   --->   "%res_tmp_bits_write_a_1 = call fastcc i4 @mul_I_O(i2 0, [8 x i64]* %lhs1_digits_data_V, i2 0, [8 x i64]* %rhs1_digits_data_V, [16 x i64]* %z2_digits_data_V)" [multest.cc:219->multest.cc:264]   --->   Operation 110 'call' 'res_tmp_bits_write_a_1' <Predicate = (icmp_ln258)> <Delay = 0.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 111 [2/2] (0.00ns)   --->   "%cross_mul_tmp_bits = call fastcc i4 @karastuba_mul_templa.2([8 x i64]* %lhs0_tmp_digits_data, [8 x i64]* %lhs1_tmp_digits_data, [8 x i64]* %rhs0_tmp_digits_data, [8 x i64]* %rhs1_tmp_digits_data, [16 x i64]* %cross_mul_digits_dat)" [multest.cc:266]   --->   Operation 111 'call' 'cross_mul_tmp_bits' <Predicate = (icmp_ln258)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 5> <Delay = 2.47>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln258 = zext i4 %i3_0 to i64" [multest.cc:258]   --->   Operation 112 'zext' 'zext_ln258' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/2] (1.76ns)   --->   "%rhs_digits_data_V_lo_1 = load i64* %rhs_digits_data_V_ad_1, align 8" [multest.cc:258]   --->   Operation 113 'load' 'rhs_digits_data_V_lo_1' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%rhs1_tmp_digits_data_1 = getelementptr [8 x i64]* %rhs1_tmp_digits_data, i64 0, i64 %zext_ln258" [multest.cc:258]   --->   Operation 114 'getelementptr' 'rhs1_tmp_digits_data_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.70ns)   --->   "store i64 %rhs_digits_data_V_lo_1, i64* %rhs1_tmp_digits_data_1, align 8" [multest.cc:258]   --->   Operation 115 'store' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%rhs1_digits_data_V_a = getelementptr [8 x i64]* %rhs1_digits_data_V, i64 0, i64 %zext_ln258" [multest.cc:258]   --->   Operation 116 'getelementptr' 'rhs1_digits_data_V_a' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.70ns)   --->   "store i64 %rhs_digits_data_V_lo_1, i64* %rhs1_digits_data_V_a, align 8" [multest.cc:258]   --->   Operation 117 'store' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "br label %.preheader268" [multest.cc:258]   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 5> <Delay = 1.49>
ST_10 : Operation 119 [1/2] (1.49ns)   --->   "%res_tmp_bits_write_a = call fastcc i4 @mul_I_O(i2 0, [8 x i64]* %lhs0_digits_data_V, i2 0, [8 x i64]* %rhs0_digits_data_V, [16 x i64]* %z0_digits_data_V)" [multest.cc:219->multest.cc:262]   --->   Operation 119 'call' 'res_tmp_bits_write_a' <Predicate = true> <Delay = 1.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 120 [1/2] (1.49ns)   --->   "%res_tmp_bits_write_a_1 = call fastcc i4 @mul_I_O(i2 0, [8 x i64]* %lhs1_digits_data_V, i2 0, [8 x i64]* %rhs1_digits_data_V, [16 x i64]* %z2_digits_data_V)" [multest.cc:219->multest.cc:264]   --->   Operation 120 'call' 'res_tmp_bits_write_a_1' <Predicate = true> <Delay = 1.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 121 [1/2] (1.49ns)   --->   "%cross_mul_tmp_bits = call fastcc i4 @karastuba_mul_templa.2([8 x i64]* %lhs0_tmp_digits_data, [8 x i64]* %lhs1_tmp_digits_data, [8 x i64]* %rhs0_tmp_digits_data, [8 x i64]* %rhs1_tmp_digits_data, [16 x i64]* %cross_mul_digits_dat)" [multest.cc:266]   --->   Operation 121 'call' 'cross_mul_tmp_bits' <Predicate = true> <Delay = 1.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln266 = zext i4 %cross_mul_tmp_bits to i5" [multest.cc:266]   --->   Operation 122 'zext' 'zext_ln266' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.95ns)   --->   "br label %.preheader.i" [multest.cc:53->multest.cc:271]   --->   Operation 123 'br' <Predicate = true> <Delay = 0.95>

State 11 <SV = 6> <Delay = 1.76>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%p_088_0_i = phi i2 [ %trunc_ln, %hls_label_16 ], [ 0, %6 ]" [multest.cc:61->multest.cc:271]   --->   Operation 124 'phi' 'p_088_0_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%i_0_i = phi i5 [ %i_5, %hls_label_16 ], [ 0, %6 ]"   --->   Operation 125 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.82ns)   --->   "%icmp_ln53 = icmp eq i5 %i_0_i, -16" [multest.cc:53->multest.cc:271]   --->   Operation 126 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 127 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.94ns)   --->   "%i_5 = add i5 %i_0_i, 1" [multest.cc:53->multest.cc:271]   --->   Operation 128 'add' 'i_5' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "br i1 %icmp_ln53, label %"add_I_O<Bignum<16, 64>, Bignum<16, 64> >.exit", label %hls_label_16" [multest.cc:53->multest.cc:271]   --->   Operation 129 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i5 %i_0_i to i64" [multest.cc:58->multest.cc:271]   --->   Operation 130 'zext' 'zext_ln58' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%z0_digits_data_V_add = getelementptr [16 x i64]* %z0_digits_data_V, i64 0, i64 %zext_ln58" [multest.cc:58->multest.cc:271]   --->   Operation 131 'getelementptr' 'z0_digits_data_V_add' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_11 : Operation 132 [2/2] (1.76ns)   --->   "%z0_digits_data_V_loa = load i64* %z0_digits_data_V_add, align 8" [multest.cc:58->multest.cc:271]   --->   Operation 132 'load' 'z0_digits_data_V_loa' <Predicate = (!icmp_ln53)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%z2_digits_data_V_add = getelementptr [16 x i64]* %z2_digits_data_V, i64 0, i64 %zext_ln58" [multest.cc:59->multest.cc:271]   --->   Operation 133 'getelementptr' 'z2_digits_data_V_add' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_11 : Operation 134 [2/2] (1.76ns)   --->   "%z2_digits_data_V_loa = load i64* %z2_digits_data_V_add, align 8" [multest.cc:59->multest.cc:271]   --->   Operation 134 'load' 'z2_digits_data_V_loa' <Predicate = (!icmp_ln53)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 12 <SV = 7> <Delay = 1.76>
ST_12 : Operation 135 [1/2] (1.76ns)   --->   "%z0_digits_data_V_loa = load i64* %z0_digits_data_V_add, align 8" [multest.cc:58->multest.cc:271]   --->   Operation 135 'load' 'z0_digits_data_V_loa' <Predicate = (!icmp_ln53)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_12 : Operation 136 [1/2] (1.76ns)   --->   "%z2_digits_data_V_loa = load i64* %z2_digits_data_V_add, align 8" [multest.cc:59->multest.cc:271]   --->   Operation 136 'load' 'z2_digits_data_V_loa' <Predicate = (!icmp_ln53)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 13 <SV = 8> <Delay = 1.64>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i64 %z0_digits_data_V_loa to i65" [multest.cc:59->multest.cc:271]   --->   Operation 137 'zext' 'zext_ln209' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln700 = zext i64 %z2_digits_data_V_loa to i65" [multest.cc:58->multest.cc:271]   --->   Operation 138 'zext' 'zext_ln700' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (1.64ns)   --->   "%add_ln700 = add i65 %zext_ln209, %zext_ln700" [multest.cc:59->multest.cc:271]   --->   Operation 139 'add' 'add_ln700' <Predicate = (!icmp_ln53)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 9> <Delay = 1.64>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i2 %p_088_0_i to i66" [multest.cc:53->multest.cc:271]   --->   Operation 140 'zext' 'zext_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln700_9 = zext i2 %p_088_0_i to i64" [multest.cc:58->multest.cc:271]   --->   Operation 141 'zext' 'zext_ln700_9' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln700_10 = zext i65 %add_ln700 to i66" [multest.cc:59->multest.cc:271]   --->   Operation 142 'zext' 'zext_ln700_10' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (1.64ns)   --->   "%tmp_V_2 = add i66 %zext_ln700_10, %zext_ln53" [multest.cc:59->multest.cc:271]   --->   Operation 143 'add' 'tmp_V_2' <Predicate = (!icmp_ln53)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 144 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_7 = add i64 %z2_digits_data_V_loa, %zext_ln700_9" [multest.cc:60->multest.cc:271]   --->   Operation 144 'add' 'add_ln209_7' <Predicate = (!icmp_ln53)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 145 [1/1] (1.20ns) (root node of TernaryAdder)   --->   "%add_ln209_6 = add i64 %add_ln209_7, %z0_digits_data_V_loa" [multest.cc:60->multest.cc:271]   --->   Operation 145 'add' 'add_ln209_6' <Predicate = (!icmp_ln53)> <Delay = 1.20> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln = call i2 @_ssdm_op_PartSelect.i2.i66.i32.i32(i66 %tmp_V_2, i32 64, i32 65)" [multest.cc:61->multest.cc:271]   --->   Operation 146 'partselect' 'trunc_ln' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 15 <SV = 10> <Delay = 1.76>
ST_15 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str24)" [multest.cc:54->multest.cc:271]   --->   Operation 147 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_15 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:55->multest.cc:271]   --->   Operation 148 'specpipeline' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_15 : Operation 149 [1/1] (0.00ns)   --->   "%add2_digits_data_V_a = getelementptr [16 x i64]* %add2_digits_data_V, i64 0, i64 %zext_ln58" [multest.cc:60->multest.cc:271]   --->   Operation 149 'getelementptr' 'add2_digits_data_V_a' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_15 : Operation 150 [1/1] (1.76ns)   --->   "store i64 %add_ln209_6, i64* %add2_digits_data_V_a, align 8" [multest.cc:60->multest.cc:271]   --->   Operation 150 'store' <Predicate = (!icmp_ln53)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str24, i32 %tmp_i)" [multest.cc:62->multest.cc:271]   --->   Operation 151 'specregionend' 'empty_18' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_15 : Operation 152 [1/1] (0.00ns)   --->   "br label %.preheader.i" [multest.cc:53->multest.cc:271]   --->   Operation 152 'br' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 16 <SV = 7> <Delay = 1.81>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i2 %p_088_0_i to i6" [multest.cc:63->multest.cc:271]   --->   Operation 153 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln63_1 = zext i4 %res_tmp_bits_write_a to i5" [multest.cc:63->multest.cc:271]   --->   Operation 154 'zext' 'zext_ln63_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln63_2 = zext i4 %res_tmp_bits_write_a_1 to i5" [multest.cc:63->multest.cc:271]   --->   Operation 155 'zext' 'zext_ln63_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 156 [1/1] (0.87ns)   --->   "%add_ln63 = add i5 %zext_ln63_2, %zext_ln63_1" [multest.cc:63->multest.cc:271]   --->   Operation 156 'add' 'add_ln63' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln63_3 = zext i5 %add_ln63 to i6" [multest.cc:63->multest.cc:271]   --->   Operation 157 'zext' 'zext_ln63_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 158 [1/1] (0.94ns)   --->   "%add2_tmp_bits = add i6 %zext_ln63, %zext_ln63_3" [multest.cc:63->multest.cc:271]   --->   Operation 158 'add' 'add2_tmp_bits' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln63_4 = zext i6 %add2_tmp_bits to i7" [multest.cc:63->multest.cc:271]   --->   Operation 159 'zext' 'zext_ln63_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 160 [1/1] (0.95ns)   --->   "br label %.preheader.i3"   --->   Operation 160 'br' <Predicate = true> <Delay = 0.95>

State 17 <SV = 8> <Delay = 1.76>
ST_17 : Operation 161 [1/1] (0.00ns)   --->   "%op2_assign = phi i1 [ %tmp_1, %hls_label_17 ], [ false, %"add_I_O<Bignum<16, 64>, Bignum<16, 64> >.exit" ]" [multest.cc:84->multest.cc:273]   --->   Operation 161 'phi' 'op2_assign' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 162 [1/1] (0.00ns)   --->   "%i_0_i2 = phi i5 [ %i_6, %hls_label_17 ], [ 0, %"add_I_O<Bignum<16, 64>, Bignum<16, 64> >.exit" ]"   --->   Operation 162 'phi' 'i_0_i2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 163 [1/1] (0.82ns)   --->   "%exitcond_i = icmp eq i5 %i_0_i2, -16" [multest.cc:77->multest.cc:273]   --->   Operation 163 'icmp' 'exitcond_i' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 164 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 164 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 165 [1/1] (0.94ns)   --->   "%i_6 = add i5 %i_0_i2, 1" [multest.cc:77->multest.cc:273]   --->   Operation 165 'add' 'i_6' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 166 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %"sub_I_O<Bignum<16, 64>, Bignum<16, 64> >.exit", label %hls_label_17" [multest.cc:77->multest.cc:273]   --->   Operation 166 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i5 %i_0_i2 to i64" [multest.cc:80->multest.cc:273]   --->   Operation 167 'zext' 'zext_ln80' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_17 : Operation 168 [1/1] (0.00ns)   --->   "%cross_mul_digits_dat_1 = getelementptr [16 x i64]* %cross_mul_digits_dat, i64 0, i64 %zext_ln80" [multest.cc:80->multest.cc:273]   --->   Operation 168 'getelementptr' 'cross_mul_digits_dat_1' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_17 : Operation 169 [2/2] (1.76ns)   --->   "%cross_mul_digits_dat_2 = load i64* %cross_mul_digits_dat_1, align 8" [multest.cc:80->multest.cc:273]   --->   Operation 169 'load' 'cross_mul_digits_dat_2' <Predicate = (!exitcond_i)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_17 : Operation 170 [1/1] (0.00ns)   --->   "%add2_digits_data_V_a_1 = getelementptr [16 x i64]* %add2_digits_data_V, i64 0, i64 %zext_ln80" [multest.cc:81->multest.cc:273]   --->   Operation 170 'getelementptr' 'add2_digits_data_V_a_1' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_17 : Operation 171 [2/2] (1.76ns)   --->   "%add2_digits_data_V_l = load i64* %add2_digits_data_V_a_1, align 8" [multest.cc:81->multest.cc:273]   --->   Operation 171 'load' 'add2_digits_data_V_l' <Predicate = (!exitcond_i)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 18 <SV = 9> <Delay = 1.76>
ST_18 : Operation 172 [1/2] (1.76ns)   --->   "%cross_mul_digits_dat_2 = load i64* %cross_mul_digits_dat_1, align 8" [multest.cc:80->multest.cc:273]   --->   Operation 172 'load' 'cross_mul_digits_dat_2' <Predicate = (!exitcond_i)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_18 : Operation 173 [1/2] (1.76ns)   --->   "%add2_digits_data_V_l = load i64* %add2_digits_data_V_a_1, align 8" [multest.cc:81->multest.cc:273]   --->   Operation 173 'load' 'add2_digits_data_V_l' <Predicate = (!exitcond_i)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 19 <SV = 10> <Delay = 1.64>
ST_19 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i64 %cross_mul_digits_dat_2 to i65" [multest.cc:80->multest.cc:273]   --->   Operation 174 'zext' 'zext_ln180' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_19 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln701 = zext i64 %add2_digits_data_V_l to i65" [multest.cc:81->multest.cc:273]   --->   Operation 175 'zext' 'zext_ln701' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_19 : Operation 176 [1/1] (1.64ns)   --->   "%tmp_V_3 = sub i65 %zext_ln180, %zext_ln701" [multest.cc:81->multest.cc:273]   --->   Operation 176 'sub' 'tmp_V_3' <Predicate = (!exitcond_i)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 11> <Delay = 1.64>
ST_20 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_4)   --->   "%select_ln701 = select i1 %op2_assign, i65 -1, i65 0" [multest.cc:82->multest.cc:273]   --->   Operation 177 'select' 'select_ln701' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_7)   --->   "%select_ln701_1 = select i1 %op2_assign, i64 -1, i64 0" [multest.cc:82->multest.cc:273]   --->   Operation 178 'select' 'select_ln701_1' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_7)   --->   "%trunc_ln701 = trunc i65 %tmp_V_3 to i64" [multest.cc:82->multest.cc:273]   --->   Operation 179 'trunc' 'trunc_ln701' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_20 : Operation 180 [1/1] (1.64ns) (out node of the LUT)   --->   "%tmp_V_4 = add i65 %select_ln701, %tmp_V_3" [multest.cc:82->multest.cc:273]   --->   Operation 180 'add' 'tmp_V_4' <Predicate = (!exitcond_i)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i65.i32(i65 %tmp_V_4, i32 64)" [multest.cc:84->multest.cc:273]   --->   Operation 181 'bitselect' 'tmp_1' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_20 : Operation 182 [1/1] (1.64ns) (out node of the LUT)   --->   "%add_ln700_7 = add i64 %trunc_ln701, %select_ln701_1" [multest.cc:87->multest.cc:273]   --->   Operation 182 'add' 'add_ln700_7' <Predicate = (!exitcond_i)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 12> <Delay = 1.76>
ST_21 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_i4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)" [multest.cc:78->multest.cc:273]   --->   Operation 183 'specregionbegin' 'tmp_i4' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_21 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:79->multest.cc:273]   --->   Operation 184 'specpipeline' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_21 : Operation 185 [1/1] (0.00ns)   --->   "%z1_digits_data_V_add = getelementptr [16 x i64]* %z1_digits_data_V, i64 0, i64 %zext_ln80" [multest.cc:88->multest.cc:273]   --->   Operation 185 'getelementptr' 'z1_digits_data_V_add' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_21 : Operation 186 [1/1] (1.76ns)   --->   "store i64 %add_ln700_7, i64* %z1_digits_data_V_add, align 8" [multest.cc:88->multest.cc:273]   --->   Operation 186 'store' <Predicate = (!exitcond_i)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_21 : Operation 187 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_i4)" [multest.cc:94->multest.cc:273]   --->   Operation 187 'specregionend' 'empty_20' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_21 : Operation 188 [1/1] (0.00ns)   --->   "br label %.preheader.i3" [multest.cc:77->multest.cc:273]   --->   Operation 188 'br' <Predicate = (!exitcond_i)> <Delay = 0.00>

State 22 <SV = 9> <Delay = 1.97>
ST_22 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node add_ln95)   --->   "%empty_21 = select i1 %op2_assign, i5 -1, i5 0" [multest.cc:84->multest.cc:273]   --->   Operation 189 'select' 'empty_21' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 190 [1/1] (0.94ns) (out node of the LUT)   --->   "%add_ln95 = add i5 %empty_21, %zext_ln266" [multest.cc:95->multest.cc:273]   --->   Operation 190 'add' 'add_ln95' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln95 = sext i5 %add_ln95 to i7" [multest.cc:95->multest.cc:273]   --->   Operation 191 'sext' 'sext_ln95' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 192 [1/1] (1.02ns)   --->   "%z1_tmp_bits = sub i7 %sext_ln95, %zext_ln63_4" [multest.cc:95->multest.cc:273]   --->   Operation 192 'sub' 'z1_tmp_bits' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 193 [2/2] (0.00ns)   --->   "call fastcc void @CAT_I_I_I_O.2([16 x i64]* %z0_digits_data_V, i7 %z1_tmp_bits, [16 x i64]* %z1_digits_data_V, [16 x i64]* %z2_digits_data_V, [32 x i64]* %res_digits_data_V)" [multest.cc:275]   --->   Operation 193 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 10> <Delay = 1.36>
ST_23 : Operation 194 [1/2] (0.00ns)   --->   "call fastcc void @CAT_I_I_I_O.2([16 x i64]* %z0_digits_data_V, i7 %z1_tmp_bits, [16 x i64]* %z1_digits_data_V, [16 x i64]* %z2_digits_data_V, [32 x i64]* %res_digits_data_V)" [multest.cc:275]   --->   Operation 194 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 195 [1/1] (0.41ns)   --->   "%icmp_ln278 = icmp eq i2 %rhs_tmp_bits_read_1, 0" [multest.cc:278]   --->   Operation 195 'icmp' 'icmp_ln278' <Predicate = true> <Delay = 0.41> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 196 [1/1] (0.95ns)   --->   "br i1 %icmp_ln278, label %._crit_edge, label %.preheader267.preheader" [multest.cc:278]   --->   Operation 196 'br' <Predicate = true> <Delay = 0.95>
ST_23 : Operation 197 [1/1] (0.95ns)   --->   "br label %.preheader267" [multest.cc:282]   --->   Operation 197 'br' <Predicate = (!icmp_ln278)> <Delay = 0.95>

State 24 <SV = 11> <Delay = 1.76>
ST_24 : Operation 198 [1/1] (0.00ns)   --->   "%p_084_0 = phi i2 [ %trunc_ln858_8, %hls_label_10 ], [ 0, %.preheader267.preheader ]" [multest.cc:288]   --->   Operation 198 'phi' 'p_084_0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 199 [1/1] (0.00ns)   --->   "%i4_0 = phi i5 [ %i_7, %hls_label_10 ], [ 0, %.preheader267.preheader ]"   --->   Operation 199 'phi' 'i4_0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 200 [1/1] (0.00ns)   --->   "%j_0 = phi i6 [ %j, %hls_label_10 ], [ 16, %.preheader267.preheader ]"   --->   Operation 200 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 201 [1/1] (0.82ns)   --->   "%icmp_ln282 = icmp eq i5 %i4_0, -16" [multest.cc:282]   --->   Operation 201 'icmp' 'icmp_ln282' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 202 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 202 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 203 [1/1] (0.94ns)   --->   "%i_7 = add i5 %i4_0, 1" [multest.cc:282]   --->   Operation 203 'add' 'i_7' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 204 [1/1] (0.00ns)   --->   "br i1 %icmp_ln282, label %._crit_edge.loopexit, label %hls_label_10" [multest.cc:282]   --->   Operation 204 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln285 = zext i5 %i4_0 to i64" [multest.cc:285]   --->   Operation 205 'zext' 'zext_ln285' <Predicate = (!icmp_ln282)> <Delay = 0.00>
ST_24 : Operation 206 [1/1] (0.00ns)   --->   "%lhs_digits_data_V_ad_2 = getelementptr [16 x i64]* %lhs_digits_data_V, i64 0, i64 %zext_ln285" [multest.cc:285]   --->   Operation 206 'getelementptr' 'lhs_digits_data_V_ad_2' <Predicate = (!icmp_ln282)> <Delay = 0.00>
ST_24 : Operation 207 [2/2] (1.76ns)   --->   "%lhs_digits_data_V_lo_2 = load i64* %lhs_digits_data_V_ad_2, align 8" [multest.cc:285]   --->   Operation 207 'load' 'lhs_digits_data_V_lo_2' <Predicate = (!icmp_ln282)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_24 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln286 = zext i6 %j_0 to i64" [multest.cc:286]   --->   Operation 208 'zext' 'zext_ln286' <Predicate = (!icmp_ln282)> <Delay = 0.00>
ST_24 : Operation 209 [1/1] (0.00ns)   --->   "%res_digits_data_V_ad = getelementptr [32 x i64]* %res_digits_data_V, i64 0, i64 %zext_ln286" [multest.cc:286]   --->   Operation 209 'getelementptr' 'res_digits_data_V_ad' <Predicate = (!icmp_ln282)> <Delay = 0.00>
ST_24 : Operation 210 [2/2] (1.76ns)   --->   "%res_digits_data_V_lo = load i64* %res_digits_data_V_ad, align 8" [multest.cc:286]   --->   Operation 210 'load' 'res_digits_data_V_lo' <Predicate = (!icmp_ln282)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_24 : Operation 211 [1/1] (1.02ns)   --->   "%j = add i6 %j_0, 1" [multest.cc:282]   --->   Operation 211 'add' 'j' <Predicate = (!icmp_ln282)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 12> <Delay = 1.76>
ST_25 : Operation 212 [1/2] (1.76ns)   --->   "%lhs_digits_data_V_lo_2 = load i64* %lhs_digits_data_V_ad_2, align 8" [multest.cc:285]   --->   Operation 212 'load' 'lhs_digits_data_V_lo_2' <Predicate = (!icmp_ln282)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_25 : Operation 213 [1/2] (1.76ns)   --->   "%res_digits_data_V_lo = load i64* %res_digits_data_V_ad, align 8" [multest.cc:286]   --->   Operation 213 'load' 'res_digits_data_V_lo' <Predicate = (!icmp_ln282)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 26 <SV = 13> <Delay = 1.64>
ST_26 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln286_1 = zext i64 %lhs_digits_data_V_lo_2 to i65" [multest.cc:286]   --->   Operation 214 'zext' 'zext_ln286_1' <Predicate = (!icmp_ln282)> <Delay = 0.00>
ST_26 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln700_11 = zext i64 %res_digits_data_V_lo to i65" [multest.cc:285]   --->   Operation 215 'zext' 'zext_ln700_11' <Predicate = (!icmp_ln282)> <Delay = 0.00>
ST_26 : Operation 216 [1/1] (1.64ns)   --->   "%add_ln700_8 = add i65 %zext_ln286_1, %zext_ln700_11" [multest.cc:286]   --->   Operation 216 'add' 'add_ln700_8' <Predicate = (!icmp_ln282)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 14> <Delay = 1.64>
ST_27 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln282 = zext i2 %p_084_0 to i66" [multest.cc:282]   --->   Operation 217 'zext' 'zext_ln282' <Predicate = (!icmp_ln282)> <Delay = 0.00>
ST_27 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln700_12 = zext i2 %p_084_0 to i64" [multest.cc:285]   --->   Operation 218 'zext' 'zext_ln700_12' <Predicate = (!icmp_ln282)> <Delay = 0.00>
ST_27 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln700_13 = zext i65 %add_ln700_8 to i66" [multest.cc:286]   --->   Operation 219 'zext' 'zext_ln700_13' <Predicate = (!icmp_ln282)> <Delay = 0.00>
ST_27 : Operation 220 [1/1] (1.64ns)   --->   "%tmp_V = add i66 %zext_ln700_13, %zext_ln282" [multest.cc:286]   --->   Operation 220 'add' 'tmp_V' <Predicate = (!icmp_ln282)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 221 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_8 = add i64 %res_digits_data_V_lo, %zext_ln700_12" [multest.cc:287]   --->   Operation 221 'add' 'add_ln209_8' <Predicate = (!icmp_ln282)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 222 [1/1] (1.20ns) (root node of TernaryAdder)   --->   "%add_ln209 = add i64 %add_ln209_8, %lhs_digits_data_V_lo_2" [multest.cc:287]   --->   Operation 222 'add' 'add_ln209' <Predicate = (!icmp_ln282)> <Delay = 1.20> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln858_8 = call i2 @_ssdm_op_PartSelect.i2.i66.i32.i32(i66 %tmp_V, i32 64, i32 65)" [multest.cc:288]   --->   Operation 223 'partselect' 'trunc_ln858_8' <Predicate = (!icmp_ln282)> <Delay = 0.00>

State 28 <SV = 15> <Delay = 1.76>
ST_28 : Operation 224 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str25)" [multest.cc:283]   --->   Operation 224 'specregionbegin' 'tmp' <Predicate = (!icmp_ln282)> <Delay = 0.00>
ST_28 : Operation 225 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:284]   --->   Operation 225 'specpipeline' <Predicate = (!icmp_ln282)> <Delay = 0.00>
ST_28 : Operation 226 [1/1] (1.76ns)   --->   "store i64 %add_ln209, i64* %res_digits_data_V_ad, align 8" [multest.cc:287]   --->   Operation 226 'store' <Predicate = (!icmp_ln282)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_28 : Operation 227 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str25, i32 %tmp)" [multest.cc:289]   --->   Operation 227 'specregionend' 'empty_23' <Predicate = (!icmp_ln282)> <Delay = 0.00>
ST_28 : Operation 228 [1/1] (0.00ns)   --->   "br label %.preheader267" [multest.cc:282]   --->   Operation 228 'br' <Predicate = (!icmp_ln282)> <Delay = 0.00>

State 29 <SV = 12> <Delay = 1.36>
ST_29 : Operation 229 [1/1] (0.95ns)   --->   "br label %._crit_edge"   --->   Operation 229 'br' <Predicate = (!icmp_ln278)> <Delay = 0.95>
ST_29 : Operation 230 [1/1] (0.00ns)   --->   "%res_tmp_bits_0 = phi i2 [ 0, %"sub_I_O<Bignum<16, 64>, Bignum<16, 64> >.exit" ], [ %p_084_0, %._crit_edge.loopexit ]" [multest.cc:288]   --->   Operation 230 'phi' 'res_tmp_bits_0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln292 = zext i2 %res_tmp_bits_0 to i3" [multest.cc:292]   --->   Operation 231 'zext' 'zext_ln292' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 232 [1/1] (0.41ns)   --->   "%icmp_ln292 = icmp eq i2 %lhs_tmp_bits_read_1, 0" [multest.cc:292]   --->   Operation 232 'icmp' 'icmp_ln292' <Predicate = true> <Delay = 0.41> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 233 [1/1] (0.95ns)   --->   "br i1 %icmp_ln292, label %._crit_edge271, label %.preheader.preheader" [multest.cc:292]   --->   Operation 233 'br' <Predicate = true> <Delay = 0.95>
ST_29 : Operation 234 [1/1] (0.95ns)   --->   "br label %.preheader" [multest.cc:296]   --->   Operation 234 'br' <Predicate = (!icmp_ln292)> <Delay = 0.95>

State 30 <SV = 13> <Delay = 1.76>
ST_30 : Operation 235 [1/1] (0.00ns)   --->   "%p_0160_0 = phi i2 [ %trunc_ln858_9, %hls_label_11 ], [ 0, %.preheader.preheader ]" [multest.cc:302]   --->   Operation 235 'phi' 'p_0160_0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 236 [1/1] (0.00ns)   --->   "%i7_0 = phi i5 [ %i_8, %hls_label_11 ], [ 0, %.preheader.preheader ]"   --->   Operation 236 'phi' 'i7_0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 237 [1/1] (0.00ns)   --->   "%j8_0 = phi i6 [ %j_4, %hls_label_11 ], [ 16, %.preheader.preheader ]"   --->   Operation 237 'phi' 'j8_0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 238 [1/1] (0.82ns)   --->   "%icmp_ln296 = icmp eq i5 %i7_0, -16" [multest.cc:296]   --->   Operation 238 'icmp' 'icmp_ln296' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 239 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 239 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 240 [1/1] (0.94ns)   --->   "%i_8 = add i5 %i7_0, 1" [multest.cc:296]   --->   Operation 240 'add' 'i_8' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 241 [1/1] (0.00ns)   --->   "br i1 %icmp_ln296, label %7, label %hls_label_11" [multest.cc:296]   --->   Operation 241 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln299 = zext i5 %i7_0 to i64" [multest.cc:299]   --->   Operation 242 'zext' 'zext_ln299' <Predicate = (!icmp_ln296)> <Delay = 0.00>
ST_30 : Operation 243 [1/1] (0.00ns)   --->   "%rhs_digits_data_V_ad_2 = getelementptr [16 x i64]* %rhs_digits_data_V, i64 0, i64 %zext_ln299" [multest.cc:299]   --->   Operation 243 'getelementptr' 'rhs_digits_data_V_ad_2' <Predicate = (!icmp_ln296)> <Delay = 0.00>
ST_30 : Operation 244 [2/2] (1.76ns)   --->   "%rhs_digits_data_V_lo_2 = load i64* %rhs_digits_data_V_ad_2, align 8" [multest.cc:299]   --->   Operation 244 'load' 'rhs_digits_data_V_lo_2' <Predicate = (!icmp_ln296)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_30 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln300 = zext i6 %j8_0 to i64" [multest.cc:300]   --->   Operation 245 'zext' 'zext_ln300' <Predicate = (!icmp_ln296)> <Delay = 0.00>
ST_30 : Operation 246 [1/1] (0.00ns)   --->   "%res_digits_data_V_ad_1 = getelementptr [32 x i64]* %res_digits_data_V, i64 0, i64 %zext_ln300" [multest.cc:300]   --->   Operation 246 'getelementptr' 'res_digits_data_V_ad_1' <Predicate = (!icmp_ln296)> <Delay = 0.00>
ST_30 : Operation 247 [2/2] (1.76ns)   --->   "%res_digits_data_V_lo_1 = load i64* %res_digits_data_V_ad_1, align 8" [multest.cc:300]   --->   Operation 247 'load' 'res_digits_data_V_lo_1' <Predicate = (!icmp_ln296)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_30 : Operation 248 [1/1] (1.02ns)   --->   "%j_4 = add i6 %j8_0, 1" [multest.cc:296]   --->   Operation 248 'add' 'j_4' <Predicate = (!icmp_ln296)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 14> <Delay = 1.76>
ST_31 : Operation 249 [1/2] (1.76ns)   --->   "%rhs_digits_data_V_lo_2 = load i64* %rhs_digits_data_V_ad_2, align 8" [multest.cc:299]   --->   Operation 249 'load' 'rhs_digits_data_V_lo_2' <Predicate = (!icmp_ln296)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_31 : Operation 250 [1/2] (1.76ns)   --->   "%res_digits_data_V_lo_1 = load i64* %res_digits_data_V_ad_1, align 8" [multest.cc:300]   --->   Operation 250 'load' 'res_digits_data_V_lo_1' <Predicate = (!icmp_ln296)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 32 <SV = 15> <Delay = 1.64>
ST_32 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln300_1 = zext i64 %rhs_digits_data_V_lo_2 to i65" [multest.cc:300]   --->   Operation 251 'zext' 'zext_ln300_1' <Predicate = (!icmp_ln296)> <Delay = 0.00>
ST_32 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln700_14 = zext i64 %res_digits_data_V_lo_1 to i65" [multest.cc:299]   --->   Operation 252 'zext' 'zext_ln700_14' <Predicate = (!icmp_ln296)> <Delay = 0.00>
ST_32 : Operation 253 [1/1] (1.64ns)   --->   "%add_ln700_10 = add i65 %zext_ln300_1, %zext_ln700_14" [multest.cc:300]   --->   Operation 253 'add' 'add_ln700_10' <Predicate = (!icmp_ln296)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 16> <Delay = 1.64>
ST_33 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln296 = zext i2 %p_0160_0 to i66" [multest.cc:296]   --->   Operation 254 'zext' 'zext_ln296' <Predicate = (!icmp_ln296)> <Delay = 0.00>
ST_33 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln700_15 = zext i2 %p_0160_0 to i64" [multest.cc:299]   --->   Operation 255 'zext' 'zext_ln700_15' <Predicate = (!icmp_ln296)> <Delay = 0.00>
ST_33 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln700_16 = zext i65 %add_ln700_10 to i66" [multest.cc:300]   --->   Operation 256 'zext' 'zext_ln700_16' <Predicate = (!icmp_ln296)> <Delay = 0.00>
ST_33 : Operation 257 [1/1] (1.64ns)   --->   "%tmp_V_5 = add i66 %zext_ln700_16, %zext_ln296" [multest.cc:300]   --->   Operation 257 'add' 'tmp_V_5' <Predicate = (!icmp_ln296)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 258 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_9 = add i64 %res_digits_data_V_lo_1, %zext_ln700_15" [multest.cc:301]   --->   Operation 258 'add' 'add_ln209_9' <Predicate = (!icmp_ln296)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 259 [1/1] (1.20ns) (root node of TernaryAdder)   --->   "%add_ln209_5 = add i64 %add_ln209_9, %rhs_digits_data_V_lo_2" [multest.cc:301]   --->   Operation 259 'add' 'add_ln209_5' <Predicate = (!icmp_ln296)> <Delay = 1.20> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln858_9 = call i2 @_ssdm_op_PartSelect.i2.i66.i32.i32(i66 %tmp_V_5, i32 64, i32 65)" [multest.cc:302]   --->   Operation 260 'partselect' 'trunc_ln858_9' <Predicate = (!icmp_ln296)> <Delay = 0.00>

State 34 <SV = 17> <Delay = 1.76>
ST_34 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str26)" [multest.cc:297]   --->   Operation 261 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln296)> <Delay = 0.00>
ST_34 : Operation 262 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:298]   --->   Operation 262 'specpipeline' <Predicate = (!icmp_ln296)> <Delay = 0.00>
ST_34 : Operation 263 [1/1] (1.76ns)   --->   "store i64 %add_ln209_5, i64* %res_digits_data_V_ad_1, align 8" [multest.cc:301]   --->   Operation 263 'store' <Predicate = (!icmp_ln296)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_34 : Operation 264 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str26, i32 %tmp_4)" [multest.cc:303]   --->   Operation 264 'specregionend' 'empty_25' <Predicate = (!icmp_ln296)> <Delay = 0.00>
ST_34 : Operation 265 [1/1] (0.00ns)   --->   "br label %.preheader" [multest.cc:296]   --->   Operation 265 'br' <Predicate = (!icmp_ln296)> <Delay = 0.00>

State 35 <SV = 14> <Delay = 0.95>
ST_35 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln304 = zext i2 %p_0160_0 to i3" [multest.cc:304]   --->   Operation 266 'zext' 'zext_ln304' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 267 [1/1] (0.60ns)   --->   "%add_ln304 = add i3 %zext_ln292, %zext_ln304" [multest.cc:304]   --->   Operation 267 'add' 'add_ln304' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 268 [1/1] (0.95ns)   --->   "br label %._crit_edge271" [multest.cc:305]   --->   Operation 268 'br' <Predicate = true> <Delay = 0.95>

State 36 <SV = 15> <Delay = 1.49>
ST_36 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node add_ln306)   --->   "%res_tmp_bits_1 = phi i3 [ %zext_ln292, %._crit_edge ], [ %add_ln304, %7 ]" [multest.cc:292]   --->   Operation 269 'phi' 'res_tmp_bits_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node add_ln306)   --->   "%zext_ln306 = zext i3 %res_tmp_bits_1 to i4" [multest.cc:306]   --->   Operation 270 'zext' 'zext_ln306' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln306_1 = zext i2 %rhs_tmp_bits_read_1 to i4" [multest.cc:306]   --->   Operation 271 'zext' 'zext_ln306_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln306_2 = zext i2 %lhs_tmp_bits_read_1 to i4" [multest.cc:306]   --->   Operation 272 'zext' 'zext_ln306_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 273 [1/1] (0.62ns)   --->   "%mul_ln306 = mul i4 %zext_ln306_1, %zext_ln306_2" [multest.cc:306]   --->   Operation 273 'mul' 'mul_ln306' <Predicate = true> <Delay = 0.62> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 274 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln306 = add i4 %zext_ln306, %mul_ln306" [multest.cc:306]   --->   Operation 274 'add' 'add_ln306' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 275 [1/1] (0.00ns)   --->   "ret i4 %add_ln306" [multest.cc:308]   --->   Operation 275 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.375ns.

 <State 1>: 0.952ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', multest.cc:255) [23]  (0.952 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', multest.cc:255) [23]  (0 ns)
	'getelementptr' operation ('lhs_digits_data_V_ad', multest.cc:255) [30]  (0 ns)
	'load' operation ('lhs_digits_data_V_lo', multest.cc:255) on array 'lhs_digits_data_V' [31]  (1.77 ns)

 <State 3>: 2.47ns
The critical path consists of the following:
	'load' operation ('lhs_digits_data_V_lo', multest.cc:255) on array 'lhs_digits_data_V' [31]  (1.77 ns)
	'store' operation ('store_ln255', multest.cc:255) of variable 'lhs_digits_data_V_lo', multest.cc:255 on array 'lhs0_tmp.digits.data.V', multest.cc:253 [33]  (0.706 ns)

 <State 4>: 2.29ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', multest.cc:256) [40]  (0 ns)
	'xor' operation ('xor_ln256', multest.cc:256) [47]  (0.517 ns)
	'getelementptr' operation ('lhs_digits_data_V_ad_1', multest.cc:256) [49]  (0 ns)
	'load' operation ('lhs_digits_data_V_lo_1', multest.cc:256) on array 'lhs_digits_data_V' [50]  (1.77 ns)

 <State 5>: 2.47ns
The critical path consists of the following:
	'load' operation ('lhs_digits_data_V_lo_1', multest.cc:256) on array 'lhs_digits_data_V' [50]  (1.77 ns)
	'store' operation ('store_ln256', multest.cc:256) of variable 'lhs_digits_data_V_lo_1', multest.cc:256 on array 'lhs1_tmp.digits.data.V', multest.cc:253 [52]  (0.706 ns)

 <State 6>: 1.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', multest.cc:257) [59]  (0 ns)
	'getelementptr' operation ('rhs_digits_data_V_ad', multest.cc:257) [66]  (0 ns)
	'load' operation ('rhs_digits_data_V_lo', multest.cc:257) on array 'rhs_digits_data_V' [67]  (1.77 ns)

 <State 7>: 2.47ns
The critical path consists of the following:
	'load' operation ('rhs_digits_data_V_lo', multest.cc:257) on array 'rhs_digits_data_V' [67]  (1.77 ns)
	'store' operation ('store_ln257', multest.cc:257) of variable 'rhs_digits_data_V_lo', multest.cc:257 on array 'rhs0_tmp.digits.data.V', multest.cc:253 [69]  (0.706 ns)

 <State 8>: 2.29ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', multest.cc:258) [76]  (0 ns)
	'xor' operation ('xor_ln258', multest.cc:258) [83]  (0.517 ns)
	'getelementptr' operation ('rhs_digits_data_V_ad_1', multest.cc:258) [85]  (0 ns)
	'load' operation ('rhs_digits_data_V_lo_1', multest.cc:258) on array 'rhs_digits_data_V' [86]  (1.77 ns)

 <State 9>: 2.47ns
The critical path consists of the following:
	'load' operation ('rhs_digits_data_V_lo_1', multest.cc:258) on array 'rhs_digits_data_V' [86]  (1.77 ns)
	'store' operation ('store_ln258', multest.cc:258) of variable 'rhs_digits_data_V_lo_1', multest.cc:258 on array 'rhs1_tmp.digits.data.V', multest.cc:253 [88]  (0.706 ns)

 <State 10>: 1.49ns
The critical path consists of the following:
	'call' operation ('res_tmp_bits_write_a', multest.cc:219->multest.cc:262) to 'mul_I_O' [93]  (1.49 ns)

 <State 11>: 1.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', multest.cc:53->multest.cc:271) [100]  (0 ns)
	'getelementptr' operation ('z0_digits_data_V_add', multest.cc:58->multest.cc:271) [110]  (0 ns)
	'load' operation ('z0_digits_data_V_loa', multest.cc:58->multest.cc:271) on array 'z0.digits.data.V', multest.cc:261 [111]  (1.77 ns)

 <State 12>: 1.77ns
The critical path consists of the following:
	'load' operation ('z0_digits_data_V_loa', multest.cc:58->multest.cc:271) on array 'z0.digits.data.V', multest.cc:261 [111]  (1.77 ns)

 <State 13>: 1.64ns
The critical path consists of the following:
	'add' operation ('add_ln700', multest.cc:59->multest.cc:271) [117]  (1.64 ns)

 <State 14>: 1.64ns
The critical path consists of the following:
	'add' operation ('tmp.V', multest.cc:59->multest.cc:271) [119]  (1.64 ns)

 <State 15>: 1.77ns
The critical path consists of the following:
	'getelementptr' operation ('add2_digits_data_V_a', multest.cc:60->multest.cc:271) [122]  (0 ns)
	'store' operation ('store_ln60', multest.cc:60->multest.cc:271) of variable 'add_ln209_6', multest.cc:60->multest.cc:271 on array 'add2.digits.data.V', multest.cc:270 [123]  (1.77 ns)

 <State 16>: 1.82ns
The critical path consists of the following:
	'add' operation ('add_ln63', multest.cc:63->multest.cc:271) [131]  (0.87 ns)
	'add' operation ('w.tmp_bits', multest.cc:63->multest.cc:271) [133]  (0.948 ns)

 <State 17>: 1.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', multest.cc:77->multest.cc:273) [138]  (0 ns)
	'getelementptr' operation ('cross_mul_digits_dat_1', multest.cc:80->multest.cc:273) [147]  (0 ns)
	'load' operation ('cross_mul_digits_dat_2', multest.cc:80->multest.cc:273) on array 'cross_mul_digits_dat' [148]  (1.77 ns)

 <State 18>: 1.77ns
The critical path consists of the following:
	'load' operation ('cross_mul_digits_dat_2', multest.cc:80->multest.cc:273) on array 'cross_mul_digits_dat' [148]  (1.77 ns)

 <State 19>: 1.64ns
The critical path consists of the following:
	'sub' operation ('tmp.V', multest.cc:81->multest.cc:273) [153]  (1.64 ns)

 <State 20>: 1.64ns
The critical path consists of the following:
	'select' operation ('select_ln701', multest.cc:82->multest.cc:273) [154]  (0 ns)
	'add' operation ('tmp.V', multest.cc:82->multest.cc:273) [157]  (1.64 ns)

 <State 21>: 1.77ns
The critical path consists of the following:
	'getelementptr' operation ('z1_digits_data_V_add', multest.cc:88->multest.cc:273) [160]  (0 ns)
	'store' operation ('store_ln88', multest.cc:88->multest.cc:273) of variable 'add_ln700_7', multest.cc:87->multest.cc:273 on array 'z1.digits.data.V', multest.cc:272 [161]  (1.77 ns)

 <State 22>: 1.97ns
The critical path consists of the following:
	'select' operation ('empty_21', multest.cc:84->multest.cc:273) [165]  (0 ns)
	'add' operation ('add_ln95', multest.cc:95->multest.cc:273) [166]  (0.948 ns)
	'sub' operation ('w.tmp_bits', multest.cc:95->multest.cc:273) [168]  (1.03 ns)

 <State 23>: 1.36ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln278', multest.cc:278) [170]  (0.411 ns)
	multiplexor before 'phi' operation ('res_tmp_bits_0', multest.cc:288) with incoming values : ('trunc_ln858_8', multest.cc:288) [208]  (0.952 ns)

 <State 24>: 1.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', multest.cc:282) [176]  (0 ns)
	'getelementptr' operation ('lhs_digits_data_V_ad_2', multest.cc:285) [187]  (0 ns)
	'load' operation ('lhs_digits_data_V_lo_2', multest.cc:285) on array 'lhs_digits_data_V' [188]  (1.77 ns)

 <State 25>: 1.77ns
The critical path consists of the following:
	'load' operation ('lhs_digits_data_V_lo_2', multest.cc:285) on array 'lhs_digits_data_V' [188]  (1.77 ns)

 <State 26>: 1.64ns
The critical path consists of the following:
	'add' operation ('add_ln700_8', multest.cc:286) [195]  (1.64 ns)

 <State 27>: 1.64ns
The critical path consists of the following:
	'add' operation ('tmp.V', multest.cc:286) [197]  (1.64 ns)

 <State 28>: 1.77ns
The critical path consists of the following:
	'store' operation ('store_ln287', multest.cc:287) of variable 'add_ln209', multest.cc:287 on array 'res_digits_data_V' [200]  (1.77 ns)

 <State 29>: 1.36ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln292', multest.cc:292) [210]  (0.411 ns)
	multiplexor before 'phi' operation ('res_tmp_bits_1', multest.cc:292) with incoming values : ('zext_ln292', multest.cc:292) ('add_ln304', multest.cc:304) [250]  (0.952 ns)

 <State 30>: 1.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', multest.cc:296) [216]  (0 ns)
	'getelementptr' operation ('rhs_digits_data_V_ad_2', multest.cc:299) [227]  (0 ns)
	'load' operation ('rhs_digits_data_V_lo_2', multest.cc:299) on array 'rhs_digits_data_V' [228]  (1.77 ns)

 <State 31>: 1.77ns
The critical path consists of the following:
	'load' operation ('rhs_digits_data_V_lo_2', multest.cc:299) on array 'rhs_digits_data_V' [228]  (1.77 ns)

 <State 32>: 1.64ns
The critical path consists of the following:
	'add' operation ('add_ln700_10', multest.cc:300) [235]  (1.64 ns)

 <State 33>: 1.64ns
The critical path consists of the following:
	'add' operation ('tmp.V', multest.cc:300) [237]  (1.64 ns)

 <State 34>: 1.77ns
The critical path consists of the following:
	'store' operation ('store_ln301', multest.cc:301) of variable 'add_ln209_5', multest.cc:301 on array 'res_digits_data_V' [240]  (1.77 ns)

 <State 35>: 0.952ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('res_tmp_bits_1', multest.cc:292) with incoming values : ('zext_ln292', multest.cc:292) ('add_ln304', multest.cc:304) [250]  (0.952 ns)

 <State 36>: 1.49ns
The critical path consists of the following:
	'mul' operation ('mul_ln306', multest.cc:306) [254]  (0.62 ns)
	'add' operation ('add_ln306', multest.cc:306) [255]  (0.87 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
