$comment
	File created using the following command:
		vcd file DecoderDemo.msim.vcd -direction
$end
$date
	Tue Nov 23 12:20:50 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module DecoderDemo_vlg_vec_tst $end
$var reg 1 ! E0_L $end
$var reg 1 " E1 $end
$var reg 1 # X0 $end
$var reg 1 $ X1 $end
$var wire 1 % out0 $end
$var wire 1 & out1 $end
$var wire 1 ' out2 $end
$var wire 1 ( out3 $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / out0~output_o $end
$var wire 1 0 out1~output_o $end
$var wire 1 1 out2~output_o $end
$var wire 1 2 out3~output_o $end
$var wire 1 3 E1~input_o $end
$var wire 1 4 X0~input_o $end
$var wire 1 5 X1~input_o $end
$var wire 1 6 E0_L~input_o $end
$var wire 1 7 inst|inst3~combout $end
$var wire 1 8 inst|inst4~combout $end
$var wire 1 9 inst|inst5~combout $end
$var wire 1 : inst|inst6~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
0)
1*
x+
1,
1-
1.
0/
00
01
02
03
04
05
06
07
08
09
0:
$end
#40000
1#
14
#80000
1"
13
19
11
1'
#140000
1$
15
1:
09
01
12
1(
0'
#200000
0#
04
0:
18
10
02
0(
1&
#340000
0$
05
08
17
1/
00
0&
1%
#380000
1!
16
07
0/
0%
#400000
1#
14
#420000
1$
15
#600000
0#
04
#660000
0$
05
#780000
0!
06
17
1/
1%
#900000
0"
03
07
0/
0%
#1000000
