[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   6846       tick       2924402       1349427       1302058       2924402 
      2   6846       tick       4335251       2115741       2093680       4335251 
      3   6846       tick       4335818       2115479       2095377       4335818 
      4   6846       tick       4333401       2114508       2098179       4333401 
      5   6846       tick       4333371       2114978       2099439       4333371 
      6   6846       tick       4334541       2115134       2096377       4334541 
      7   6846       tick       4332039       2114635       2095813       4332039 
      8   6846       tick       4329341       2112216       2089383       4329341 
      9   6846       tick       4330985       2113497       2096708       4330985 
     10   6846       tick       4329907       2113781       2097168       4329907 
     11   6846       tick       4336557       2116322       2097999       4336557 
     12   6846       tick       4335509       2116345       2095675       4335509 
     13   6846       tick       4339556       2118247       2096546       4339556 
     14   6846       tick       4320222       2108775       2091060       4320222 
     15   6846       tick       4334144       2115758       2097138       4334144 
     16   6846       tick       4327550       2113048       2096439       4327550 
     17   6846       tick       4340244       2117690       2096518       4340244 
     18   6846       tick       4335786       2116231       2096997       4335786 
     19   6846       tick       4329782       2113473       2096156       4329782 
     20   6846       tick       4332890       2113934       2097226       4332890 
     21   6846       tick       4338651       2116370       2097049       4338651 
     22   6846       exit        585778        285840        280006        585778 
