(window.webpackJsonp=window.webpackJsonp||[]).push([[65],{476:function(e,r,t){"use strict";t.r(r);var a=t(5),s=Object(a.a)({},(function(){var e=this,r=e._self._c;return r("ContentSlotsDistributor",{attrs:{"slot-key":e.$parent.slotKey}},[r("h1",{attrs:{id:"software-engineering-assignment-qi-shao"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#software-engineering-assignment-qi-shao"}},[e._v("#")]),e._v(" Software Engineering Assignment - Qi Shao")]),e._v(" "),r("h2",{attrs:{id:"introduction"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#introduction"}},[e._v("#")]),e._v(" Introduction")]),e._v(" "),r("p",[e._v("My research focuses on computer microarchitecture and memory subsystem. We try to improve the performance of CPU/GPU/Memory to achieve better IPC (Instruction per Cycle) as to CPU and higher throughput for GPU. Since it is unmanageable to program from silicon level, like Verilog or VHDL language")]),e._v(" "),r("h2",{attrs:{id:"robert-s-lecture-and-my-research"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#robert-s-lecture-and-my-research"}},[e._v("#")]),e._v(" Robert's Lecture and My Research")]),e._v(" "),r("h2",{attrs:{id:"guest-s-lecture-and-my-research"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#guest-s-lecture-and-my-research"}},[e._v("#")]),e._v(" Guest's Lecture and My Research")]),e._v(" "),r("h2",{attrs:{id:"cain-papers"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#cain-papers"}},[e._v("#")]),e._v(" CAIN Papers")]),e._v(" "),r("h2",{attrs:{id:"references"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#references"}},[e._v("#")]),e._v(" References")]),e._v(" "),r("p",[e._v("[^1]:")]),e._v(" "),r("p",[e._v("[^2]:")])])}),[],!1,null,null,null);r.default=s.exports}}]);