/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [9:0] _02_;
  wire [26:0] _03_;
  wire [31:0] _04_;
  wire celloutsig_0_0z;
  wire [15:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [9:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [13:0] celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire [9:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire [27:0] celloutsig_0_20z;
  wire [8:0] celloutsig_0_21z;
  wire [8:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire [9:0] celloutsig_0_29z;
  reg [19:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [21:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [18:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [14:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[69] ^ in_data[59]);
  assign celloutsig_1_12z = ~(celloutsig_1_5z[6] ^ celloutsig_1_0z[0]);
  assign celloutsig_1_18z = ~(celloutsig_1_0z[2] ^ celloutsig_1_8z[4]);
  assign celloutsig_1_19z = ~(celloutsig_1_12z ^ celloutsig_1_10z[2]);
  assign celloutsig_0_4z = ~(_00_ ^ _01_);
  assign celloutsig_0_8z = ~(celloutsig_0_2z[0] ^ celloutsig_0_4z);
  assign celloutsig_0_13z = ~(celloutsig_0_0z ^ celloutsig_0_6z);
  assign celloutsig_1_0z = in_data[171:168] + in_data[188:185];
  assign celloutsig_1_1z = in_data[138:136] + celloutsig_1_0z[3:1];
  assign celloutsig_1_3z = celloutsig_1_2z[5:2] + in_data[147:144];
  assign celloutsig_1_6z = in_data[175:161] + { celloutsig_1_2z[16:15], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_10z = in_data[121:119] + celloutsig_1_6z[9:7];
  assign celloutsig_0_12z = { in_data[44:41], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_0z } + celloutsig_0_9z[15:6];
  assign celloutsig_0_14z = { in_data[67:55], celloutsig_0_6z } + in_data[42:29];
  assign celloutsig_0_16z = { celloutsig_0_10z[7:5], celloutsig_0_8z, celloutsig_0_15z } + { _02_[9:7], _00_, _02_[5:0] };
  assign celloutsig_0_21z = celloutsig_0_9z[14:6] + { celloutsig_0_20z[3:2], celloutsig_0_5z, celloutsig_0_15z };
  assign celloutsig_0_26z = celloutsig_0_15z[4:2] + celloutsig_0_10z[4:2];
  reg [31:0] _22_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _22_ <= 32'd0;
    else _22_ <= in_data[75:44];
  assign { _04_[31:25], _03_[26:18], _01_, _04_[14:11], _02_[9:7], _00_, _02_[5:0], _04_[0] } = _22_;
  assign celloutsig_0_30z = { celloutsig_0_23z[5:2], celloutsig_0_24z } >= { celloutsig_0_26z, celloutsig_0_24z, celloutsig_0_17z };
  assign celloutsig_0_5z = celloutsig_0_3z[5:1] >= { celloutsig_0_2z[6:3], celloutsig_0_4z };
  assign celloutsig_0_11z = { celloutsig_0_3z[1:0], celloutsig_0_0z } >= { _03_[18], _01_, celloutsig_0_4z };
  assign celloutsig_0_24z = { celloutsig_0_23z[7:6], celloutsig_0_7z } >= celloutsig_0_16z[7:2];
  assign celloutsig_0_25z = { _02_[5:2], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_4z } >= celloutsig_0_10z[10:4];
  assign celloutsig_1_2z = celloutsig_1_1z[2] ? { celloutsig_1_0z, 1'h1, celloutsig_1_1z[1:0], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } : in_data[133:115];
  assign celloutsig_1_5z = celloutsig_1_3z[1] ? in_data[177:171] : { celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_3z = celloutsig_0_0z ? celloutsig_0_2z[6:0] : celloutsig_0_2z[16:10];
  assign celloutsig_1_8z = celloutsig_1_2z[18] ? celloutsig_1_2z[6:1] : { in_data[189:188], celloutsig_1_3z };
  assign celloutsig_0_7z = celloutsig_0_6z ? { _04_[25], _03_[26:25], 1'h1 } : _03_[25:22];
  assign celloutsig_0_9z = _04_[27] ? in_data[38:17] : in_data[58:37];
  assign celloutsig_0_10z = celloutsig_0_5z ? { celloutsig_0_9z[18:10], celloutsig_0_3z } : { 1'h0, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_15z = celloutsig_0_8z ? { _04_[27:25], _03_[26], celloutsig_0_13z, celloutsig_0_0z } : { celloutsig_0_12z[7:4], celloutsig_0_4z, celloutsig_0_11z };
  assign celloutsig_0_18z = celloutsig_0_15z[5] ? celloutsig_0_9z[5:0] : celloutsig_0_2z[17:12];
  assign celloutsig_0_20z = celloutsig_0_9z[9] ? { 1'h1, celloutsig_0_9z[8:4], celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_4z } : { celloutsig_0_9z[11:10], 1'h0, celloutsig_0_18z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_14z };
  assign celloutsig_0_23z = celloutsig_0_11z ? { celloutsig_0_2z[6:5], celloutsig_0_3z } : { celloutsig_0_12z[9:8], celloutsig_0_15z, 1'h0 };
  assign celloutsig_0_27z = celloutsig_0_7z[0] ? celloutsig_0_21z[5:2] : celloutsig_0_21z[6:3];
  assign celloutsig_0_29z = celloutsig_0_25z ? { celloutsig_0_21z, celloutsig_0_17z } : { celloutsig_0_18z[5], 1'h0, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_27z, celloutsig_0_13z, 1'h0 };
  assign celloutsig_1_4z = ~^ { in_data[131:128], celloutsig_1_0z };
  assign celloutsig_0_6z = ~^ { celloutsig_0_3z[6:2], celloutsig_0_5z };
  assign celloutsig_0_17z = ~^ { celloutsig_0_12z[8:0], celloutsig_0_0z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_2z = 20'h00000;
    else if (!celloutsig_1_19z) celloutsig_0_2z = in_data[25:6];
  assign _02_[6] = _00_;
  assign _03_[17:0] = { _01_, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_18z };
  assign { _04_[24:15], _04_[10:1] } = { _03_[26:18], _01_, _02_[9:7], _00_, _02_[5:0] };
  assign { out_data[128], out_data[96], out_data[41:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
