//Data Memory
module DMem(
  input clk,
  input E, //Enable port
  input WE, // Write Enable port
  input[3:0] Addr, //Address port
  input[7:0] DI, // Data input port
  output [7:0] DO // Data Output port
);

logic [7:0] data_mem[255:0];
always@(posedge clk)
begin 
  if(E==1 && WE ==1)
    data_mem[Addr] <= DI;
end

assign DO = (E==1)?data_mem[Addr]:0;
endmodule