\section{C\+A\+N\+\_\+\+Type\+Def Struct Reference}
\label{structCAN__TypeDef}\index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}


Controller Area Network.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ M\+CR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ M\+SR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ T\+SR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ R\+F0R}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ R\+F1R}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ I\+ER}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ E\+SR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ B\+TR}
\item 
uint32\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D0} [88]
\item 
\textbf{ C\+A\+N\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def} \textbf{ s\+Tx\+Mail\+Box} [3]
\item 
\textbf{ C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def} \textbf{ s\+F\+I\+F\+O\+Mail\+Box} [2]
\item 
uint32\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D1} [12]
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ F\+MR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ F\+M1R}
\item 
uint32\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D2}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ F\+S1R}
\item 
uint32\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D3}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ F\+F\+A1R}
\item 
uint32\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D4}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ F\+A1R}
\item 
uint32\+\_\+t \textbf{ R\+E\+S\+E\+R\+V\+E\+D5} [8]
\item 
\textbf{ C\+A\+N\+\_\+\+Filter\+Register\+\_\+\+Type\+Def} \textbf{ s\+Filter\+Register} [28]
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Controller Area Network. 

Definition at line \textbf{ 377} of file \textbf{ stm32f4xx.\+h}.



\subsection{Member Data Documentation}
\mbox{\label{structCAN__TypeDef_a5c0fcd3e7b4c59ab1dd68f6bd8f74e07}} 
\index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!B\+TR@{B\+TR}}
\index{B\+TR@{B\+TR}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection{B\+TR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t B\+TR}

C\+AN bit timing register, Address offset\+: 0x1C 

Definition at line \textbf{ 386} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structCAN__TypeDef_a2b39f943954e0e7d177b511d9074a0b7}} 
\index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!E\+SR@{E\+SR}}
\index{E\+SR@{E\+SR}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection{E\+SR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t E\+SR}

C\+AN error status register, Address offset\+: 0x18 

Definition at line \textbf{ 385} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structCAN__TypeDef_aaf76271f4ab0b3deb3ceb6e2ac0d62d0}} 
\index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!F\+A1R@{F\+A1R}}
\index{F\+A1R@{F\+A1R}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection{F\+A1R}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t F\+A1R}

C\+AN filter activation register, Address offset\+: 0x21C 

Definition at line \textbf{ 398} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structCAN__TypeDef_af1405e594e39e5b34f9499f680157a25}} 
\index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!F\+F\+A1R@{F\+F\+A1R}}
\index{F\+F\+A1R@{F\+F\+A1R}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection{F\+F\+A1R}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t F\+F\+A1R}

C\+AN filter F\+I\+FO assignment register, Address offset\+: 0x214 

Definition at line \textbf{ 396} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structCAN__TypeDef_aaa6f4cf1f16aaa6d17ec6c410db76acf}} 
\index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!F\+M1R@{F\+M1R}}
\index{F\+M1R@{F\+M1R}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection{F\+M1R}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t F\+M1R}

C\+AN filter mode register, Address offset\+: 0x204 

Definition at line \textbf{ 392} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structCAN__TypeDef_a1cb734df34f6520a7204c4c70634ebba}} 
\index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!F\+MR@{F\+MR}}
\index{F\+MR@{F\+MR}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection{F\+MR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t F\+MR}

C\+AN filter master register, Address offset\+: 0x200 

Definition at line \textbf{ 391} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structCAN__TypeDef_aae0256ae42106ee7f87fc7e5bdb779d4}} 
\index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!F\+S1R@{F\+S1R}}
\index{F\+S1R@{F\+S1R}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection{F\+S1R}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t F\+S1R}

C\+AN filter scale register, Address offset\+: 0x20C 

Definition at line \textbf{ 394} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structCAN__TypeDef_a6566f8cfbd1d8aa7e8db046aa35e77db}} 
\index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!I\+ER@{I\+ER}}
\index{I\+ER@{I\+ER}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection{I\+ER}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t I\+ER}

C\+AN interrupt enable register, Address offset\+: 0x14 

Definition at line \textbf{ 384} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structCAN__TypeDef_a27af4e9f888f0b7b1e8da7e002d98798}} 
\index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!M\+CR@{M\+CR}}
\index{M\+CR@{M\+CR}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection{M\+CR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t M\+CR}

C\+AN master control register, Address offset\+: 0x00 

Definition at line \textbf{ 379} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structCAN__TypeDef_acdd4c1b5466be103fb2bb2a225b1d3a9}} 
\index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!M\+SR@{M\+SR}}
\index{M\+SR@{M\+SR}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection{M\+SR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t M\+SR}

C\+AN master status register, Address offset\+: 0x04 

Definition at line \textbf{ 380} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structCAN__TypeDef_a563d641ef16f769a56b9683fff35c517}} 
\index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D0}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0}

Reserved, 0x020 -\/ 0x17F 

Definition at line \textbf{ 387} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structCAN__TypeDef_a3eee475e36c3753cb1b0e4a09e1e714c}} 
\index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D1}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D1}

Reserved, 0x1\+D0 -\/ 0x1\+FF 

Definition at line \textbf{ 390} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structCAN__TypeDef_a4c9b972a304c0e08ca27cbe57627c496}} 
\index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D2}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D2}

Reserved, 0x208 

Definition at line \textbf{ 393} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structCAN__TypeDef_af2b40c5e36a5e861490988275499e158}} 
\index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D3}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D3}

Reserved, 0x210 

Definition at line \textbf{ 395} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structCAN__TypeDef_ac0018930ee9f18afda25b695b9a4ec16}} 
\index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}}
\index{R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D4}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D4}

Reserved, 0x218 

Definition at line \textbf{ 397} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structCAN__TypeDef_ad2cc1bcf210515d6f5a416d3f17313c5}} 
\index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}}
\index{R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection{R\+E\+S\+E\+R\+V\+E\+D5}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D5}

Reserved, 0x220-\/0x23F 

Definition at line \textbf{ 399} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structCAN__TypeDef_accf4141cee239380d0ad4634ee21dbf6}} 
\index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!R\+F0R@{R\+F0R}}
\index{R\+F0R@{R\+F0R}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection{R\+F0R}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t R\+F0R}

C\+AN receive F\+I\+FO 0 register, Address offset\+: 0x0C 

Definition at line \textbf{ 382} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structCAN__TypeDef_a02b589bb589df4f39e549dca4d5abb08}} 
\index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!R\+F1R@{R\+F1R}}
\index{R\+F1R@{R\+F1R}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection{R\+F1R}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t R\+F1R}

C\+AN receive F\+I\+FO 1 register, Address offset\+: 0x10 

Definition at line \textbf{ 383} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structCAN__TypeDef_afdef128e1ffe70acd7033674f7980967}} 
\index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!s\+F\+I\+F\+O\+Mail\+Box@{s\+F\+I\+F\+O\+Mail\+Box}}
\index{s\+F\+I\+F\+O\+Mail\+Box@{s\+F\+I\+F\+O\+Mail\+Box}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection{s\+F\+I\+F\+O\+Mail\+Box}
{\footnotesize\ttfamily \textbf{ C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def} s\+F\+I\+F\+O\+Mail\+Box}

C\+AN F\+I\+FO Mail\+Box, Address offset\+: 0x1\+B0 -\/ 0x1\+CC 

Definition at line \textbf{ 389} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structCAN__TypeDef_aef658b2e9c6484d0c0f6202d627277fd}} 
\index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!s\+Filter\+Register@{s\+Filter\+Register}}
\index{s\+Filter\+Register@{s\+Filter\+Register}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection{s\+Filter\+Register}
{\footnotesize\ttfamily \textbf{ C\+A\+N\+\_\+\+Filter\+Register\+\_\+\+Type\+Def} s\+Filter\+Register}

C\+AN Filter Register, Address offset\+: 0x240-\/0x31C 

Definition at line \textbf{ 400} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structCAN__TypeDef_af9bdf5d33749953f3c815e6c8dc84ec0}} 
\index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!s\+Tx\+Mail\+Box@{s\+Tx\+Mail\+Box}}
\index{s\+Tx\+Mail\+Box@{s\+Tx\+Mail\+Box}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection{s\+Tx\+Mail\+Box}
{\footnotesize\ttfamily \textbf{ C\+A\+N\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def} s\+Tx\+Mail\+Box}

C\+AN Tx Mail\+Box, Address offset\+: 0x180 -\/ 0x1\+AC 

Definition at line \textbf{ 388} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structCAN__TypeDef_a87e3001757a0cd493785f1f3337dd0e8}} 
\index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!T\+SR@{T\+SR}}
\index{T\+SR@{T\+SR}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection{T\+SR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t T\+SR}

C\+AN transmit status register, Address offset\+: 0x08 

Definition at line \textbf{ 381} of file \textbf{ stm32f4xx.\+h}.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/\textbf{ stm32f4xx.\+h}\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/\textbf{ stm32f429xx.\+h}\end{DoxyCompactItemize}
