============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Oct 01 2025  01:56:56 pm
  Module:                 BubbleSort
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (227 ps) Setup Check with Pin DATA_PATH_Last_s_reg[31]/CK->D
          Group: clk
     Startpoint: (R) DATA_PATH_SF_8_s_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) DATA_PATH_Last_s_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    3330            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    3430          100     
                                              
             Setup:-     151                  
       Uncertainty:-      50                  
     Required Time:=    3229                  
      Launch Clock:-     100                  
         Data Path:-    2902                  
             Slack:=     227                  

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  DATA_PATH_SF_8_s_reg[5]/CK                     -       -     R     (arrival)    393    -     0     0     100    (-,-) 
  DATA_PATH_SF_8_s_reg[5]/Q                      -       CK->Q R     DFFRX2         6 11.3   146   331     431    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g1134__2346/Y -       AN->Y R     NOR2BX4        2  5.4    94   242     674    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g1054__1666/Y -       A1->Y R     OA22X1         1  3.1    84   237     910    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g1033__8428/Y -       A1->Y R     OA21X1         1  4.5   111   210    1120    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g1024__2346/Y -       A0->Y F     AOI21X4        1  4.4   115   145    1265    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g1023__2883/Y -       A2->Y R     OAI31X4        1  3.1   118   129    1394    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g1022__9945/Y -       C->Y  R     AND3X1         1  3.1    88   267    1662    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g1021__9315/Y -       D->Y  R     OR4X1          1  3.1    80   140    1802    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g1020__6161/Y -       A->Y  R     AND2X1         1  3.3    84   179    1981    (-,-) 
  g8711__5477/Y                                  -       B->Y  F     NAND2X1        1  3.6   237   183    2163    (-,-) 
  g8047__8428/Y                                  -       C->Y  F     AND3X8        33 62.5   234   305    2468    (-,-) 
  g8035__1666/Y                                  -       S0->Y R     MX2X1          2  4.8   118   294    2762    (-,-) 
  g7930__8246/Y                                  -       B->Y  R     MX2X1          1  3.2    85   241    3002    (-,-) 
  DATA_PATH_Last_s_reg[31]/D                     <<<     -     R     DFFRHQX1       1    -     -     0    3002    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

