$date
	Mon Mar 25 17:29:28 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module counter_tb $end
$var wire 8 ! out [7:0] $end
$var reg 1 " clk $end
$var reg 1 # clr $end
$scope module C1 $end
$var wire 1 # clear $end
$var wire 1 " clock $end
$var parameter 32 $ N $end
$var reg 8 % count [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b111 $
$end
#0
$dumpvars
b0 %
1#
0"
b0 !
$end
#5
1"
#10
0"
#15
1"
0#
#20
b1 !
b1 %
0"
#25
1"
#30
b10 !
b10 %
0"
#35
1"
#40
b11 !
b11 %
0"
#45
1"
#50
b100 !
b100 %
0"
#55
1"
#60
b101 !
b101 %
0"
#65
1"
#70
b110 !
b110 %
0"
#75
1"
#80
b111 !
b111 %
0"
#85
1"
#90
b1000 !
b1000 %
0"
#95
1"
#100
b1001 !
b1001 %
0"
#105
1"
#110
b1010 !
b1010 %
0"
#115
1"
#120
b1011 !
b1011 %
0"
#125
1"
#130
b1100 !
b1100 %
0"
#135
1"
#140
b1101 !
b1101 %
0"
#145
1"
#150
b1110 !
b1110 %
0"
#155
1"
#160
b1111 !
b1111 %
0"
#165
1"
#170
b10000 !
b10000 %
0"
#175
1"
#180
b10001 !
b10001 %
0"
#185
1"
#190
b10010 !
b10010 %
0"
#195
1"
#200
b10011 !
b10011 %
0"
#205
1"
#210
b10100 !
b10100 %
0"
#215
1"
1#
#220
b0 !
b0 %
0"
#225
1"
