Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : iir_filter
Version: O-2018.06-SP4
Date   : Wed Nov 17 23:52:23 2021
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: a1[3] (input port clocked by MY_CLK)
  Endpoint: reg_dout/Q_reg[7]
            (rising edge-triggered flip-flop clocked by MY_CLK)
  Path Group: MY_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  iir_filter         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MY_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.50       0.50 f
  a1[3] (in)                                              0.00       0.50 f
  mult_47/b[1] (iir_filter_DW_mult_tc_2)                  0.00       0.50 f
  mult_47/U129/ZN (INV_X1)                                0.05       0.55 r
  mult_47/U174/ZN (NOR2_X1)                               0.04       0.59 f
  mult_47/U51/CO (HA_X1)                                  0.05       0.65 f
  mult_47/U49/CO (FA_X1)                                  0.09       0.73 f
  mult_47/U46/S (FA_X1)                                   0.11       0.84 f
  mult_47/U156/ZN (AOI222_X1)                             0.13       0.97 r
  mult_47/U155/ZN (OAI222_X1)                             0.07       1.04 f
  mult_47/U9/CO (FA_X1)                                   0.10       1.13 f
  mult_47/U8/CO (FA_X1)                                   0.09       1.22 f
  mult_47/U7/CO (FA_X1)                                   0.09       1.31 f
  mult_47/U6/CO (FA_X1)                                   0.09       1.40 f
  mult_47/U5/CO (FA_X1)                                   0.09       1.49 f
  mult_47/U4/CO (FA_X1)                                   0.09       1.58 f
  mult_47/U3/CO (FA_X1)                                   0.09       1.67 f
  mult_47/U143/ZN (XNOR2_X1)                              0.06       1.73 f
  mult_47/U142/Z (XOR2_X1)                                0.08       1.81 f
  mult_47/product[13] (iir_filter_DW_mult_tc_2)           0.00       1.81 f
  add_1_root_add_0_root_add_48_3/A[7] (iir_filter_DW01_add_2)
                                                          0.00       1.81 f
  add_1_root_add_0_root_add_48_3/U1_7/S (FA_X1)           0.13       1.94 f
  add_1_root_add_0_root_add_48_3/SUM[7] (iir_filter_DW01_add_2)
                                                          0.00       1.94 f
  add_0_root_add_0_root_add_48_3/B[7] (iir_filter_DW01_add_0)
                                                          0.00       1.94 f
  add_0_root_add_0_root_add_48_3/U1_7/S (FA_X1)           0.18       2.12 r
  add_0_root_add_0_root_add_48_3/SUM[7] (iir_filter_DW01_add_0)
                                                          0.00       2.12 r
  mult_50/a[7] (iir_filter_DW_mult_tc_5)                  0.00       2.12 r
  mult_50/U173/ZN (NAND2_X1)                              0.05       2.17 f
  mult_50/U33/S (FA_X1)                                   0.13       2.29 f
  mult_50/U31/S (FA_X1)                                   0.13       2.43 r
  mult_50/U30/S (FA_X1)                                   0.11       2.54 f
  mult_50/U8/CO (FA_X1)                                   0.10       2.65 f
  mult_50/U7/CO (FA_X1)                                   0.09       2.74 f
  mult_50/U6/CO (FA_X1)                                   0.09       2.83 f
  mult_50/U5/CO (FA_X1)                                   0.09       2.92 f
  mult_50/U4/CO (FA_X1)                                   0.09       3.01 f
  mult_50/U3/CO (FA_X1)                                   0.09       3.10 f
  mult_50/U143/ZN (XNOR2_X1)                              0.06       3.16 f
  mult_50/U142/Z (XOR2_X1)                                0.08       3.23 f
  mult_50/product[13] (iir_filter_DW_mult_tc_5)           0.00       3.23 f
  add_0_root_add_0_root_add_54_2/B[7] (iir_filter_DW01_add_3)
                                                          0.00       3.23 f
  add_0_root_add_0_root_add_54_2/U1_7/S (FA_X1)           0.14       3.38 r
  add_0_root_add_0_root_add_54_2/SUM[7] (iir_filter_DW01_add_3)
                                                          0.00       3.38 r
  reg_dout/D[7] (reg_N8_0)                                0.00       3.38 r
  reg_dout/U9/ZN (NAND2_X1)                               0.03       3.40 f
  reg_dout/U8/ZN (OAI21_X1)                               0.03       3.43 r
  reg_dout/Q_reg[7]/D (DFFR_X1)                           0.01       3.44 r
  data arrival time                                                  3.44

  clock MY_CLK (rise edge)                               12.20      12.20
  clock network delay (ideal)                             0.00      12.20
  clock uncertainty                                      -0.07      12.13
  reg_dout/Q_reg[7]/CK (DFFR_X1)                          0.00      12.13 r
  library setup time                                     -0.04      12.09
  data required time                                                12.09
  --------------------------------------------------------------------------
  data required time                                                12.09
  data arrival time                                                 -3.44
  --------------------------------------------------------------------------
  slack (MET)                                                        8.65


1
