
// Code your design here

// AND.vp 
//; use POSIX;
//; use strict;
//; use warnings FATAL => qw(all);
//; use diagnostics;


module `mname` ( 
  input logic input1_AND,
  input logic input2_AND, 
  output logic out_AND
);

  
 assign out_AND = input1_AND & input2_AND;
  
endmodule: `mname`