# RV32i-Verilog
Simple RiscV core for academic purpose. 

[![Build Status](https://travis-ci.com/4a1c0/RV32i-Verilog.svg?branch=master)](https://travis-ci.com/4a1c0/RV32i-Verilog)
