INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CSEE4280/GRP2ADD/Exercise5/Exercise5/Exercise5.srcs/sim_1/new/SSD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSD_tb
