<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › ata › sata_vsc.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>sata_vsc.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  sata_vsc.c - Vitesse VSC7174 4 port DPA SATA</span>
<span class="cm"> *</span>
<span class="cm"> *  Maintained by:  Jeremy Higdon @ SGI</span>
<span class="cm"> * 		    Please ALWAYS copy linux-ide@vger.kernel.org</span>
<span class="cm"> *		    on emails.</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright 2004 SGI</span>
<span class="cm"> *</span>
<span class="cm"> *  Bits from Jeff Garzik, Copyright RedHat, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> *  it under the terms of the GNU General Public License as published by</span>
<span class="cm"> *  the Free Software Foundation; either version 2, or (at your option)</span>
<span class="cm"> *  any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is distributed in the hope that it will be useful,</span>
<span class="cm"> *  but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> *  GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *  You should have received a copy of the GNU General Public License</span>
<span class="cm"> *  along with this program; see the file COPYING.  If not, write to</span>
<span class="cm"> *  the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> *  libata documentation is available via &#39;make {ps|pdf}docs&#39;,</span>
<span class="cm"> *  as Documentation/DocBook/libata.*</span>
<span class="cm"> *</span>
<span class="cm"> *  Vitesse hardware documentation presumably available under NDA.</span>
<span class="cm"> *  Intel 31244 (same hardware interface) documentation presumably</span>
<span class="cm"> *  available from http://developer.intel.com/</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/blkdev.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/dma-mapping.h&gt;</span>
<span class="cp">#include &lt;linux/device.h&gt;</span>
<span class="cp">#include &lt;scsi/scsi_host.h&gt;</span>
<span class="cp">#include &lt;linux/libata.h&gt;</span>

<span class="cp">#define DRV_NAME	&quot;sata_vsc&quot;</span>
<span class="cp">#define DRV_VERSION	&quot;2.3&quot;</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">VSC_MMIO_BAR</span>			<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>

	<span class="cm">/* Interrupt register offsets (from chip base address) */</span>
	<span class="n">VSC_SATA_INT_STAT_OFFSET</span>	<span class="o">=</span> <span class="mh">0x00</span><span class="p">,</span>
	<span class="n">VSC_SATA_INT_MASK_OFFSET</span>	<span class="o">=</span> <span class="mh">0x04</span><span class="p">,</span>

	<span class="cm">/* Taskfile registers offsets */</span>
	<span class="n">VSC_SATA_TF_CMD_OFFSET</span>		<span class="o">=</span> <span class="mh">0x00</span><span class="p">,</span>
	<span class="n">VSC_SATA_TF_DATA_OFFSET</span>		<span class="o">=</span> <span class="mh">0x00</span><span class="p">,</span>
	<span class="n">VSC_SATA_TF_ERROR_OFFSET</span>	<span class="o">=</span> <span class="mh">0x04</span><span class="p">,</span>
	<span class="n">VSC_SATA_TF_FEATURE_OFFSET</span>	<span class="o">=</span> <span class="mh">0x06</span><span class="p">,</span>
	<span class="n">VSC_SATA_TF_NSECT_OFFSET</span>	<span class="o">=</span> <span class="mh">0x08</span><span class="p">,</span>
	<span class="n">VSC_SATA_TF_LBAL_OFFSET</span>		<span class="o">=</span> <span class="mh">0x0c</span><span class="p">,</span>
	<span class="n">VSC_SATA_TF_LBAM_OFFSET</span>		<span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>
	<span class="n">VSC_SATA_TF_LBAH_OFFSET</span>		<span class="o">=</span> <span class="mh">0x14</span><span class="p">,</span>
	<span class="n">VSC_SATA_TF_DEVICE_OFFSET</span>	<span class="o">=</span> <span class="mh">0x18</span><span class="p">,</span>
	<span class="n">VSC_SATA_TF_STATUS_OFFSET</span>	<span class="o">=</span> <span class="mh">0x1c</span><span class="p">,</span>
	<span class="n">VSC_SATA_TF_COMMAND_OFFSET</span>	<span class="o">=</span> <span class="mh">0x1d</span><span class="p">,</span>
	<span class="n">VSC_SATA_TF_ALTSTATUS_OFFSET</span>	<span class="o">=</span> <span class="mh">0x28</span><span class="p">,</span>
	<span class="n">VSC_SATA_TF_CTL_OFFSET</span>		<span class="o">=</span> <span class="mh">0x29</span><span class="p">,</span>

	<span class="cm">/* DMA base */</span>
	<span class="n">VSC_SATA_UP_DESCRIPTOR_OFFSET</span>	<span class="o">=</span> <span class="mh">0x64</span><span class="p">,</span>
	<span class="n">VSC_SATA_UP_DATA_BUFFER_OFFSET</span>	<span class="o">=</span> <span class="mh">0x6C</span><span class="p">,</span>
	<span class="n">VSC_SATA_DMA_CMD_OFFSET</span>		<span class="o">=</span> <span class="mh">0x70</span><span class="p">,</span>

	<span class="cm">/* SCRs base */</span>
	<span class="n">VSC_SATA_SCR_STATUS_OFFSET</span>	<span class="o">=</span> <span class="mh">0x100</span><span class="p">,</span>
	<span class="n">VSC_SATA_SCR_ERROR_OFFSET</span>	<span class="o">=</span> <span class="mh">0x104</span><span class="p">,</span>
	<span class="n">VSC_SATA_SCR_CONTROL_OFFSET</span>	<span class="o">=</span> <span class="mh">0x108</span><span class="p">,</span>

	<span class="cm">/* Port stride */</span>
	<span class="n">VSC_SATA_PORT_OFFSET</span>		<span class="o">=</span> <span class="mh">0x200</span><span class="p">,</span>

	<span class="cm">/* Error interrupt status bit offsets */</span>
	<span class="n">VSC_SATA_INT_ERROR_CRC</span>		<span class="o">=</span> <span class="mh">0x40</span><span class="p">,</span>
	<span class="n">VSC_SATA_INT_ERROR_T</span>		<span class="o">=</span> <span class="mh">0x20</span><span class="p">,</span>
	<span class="n">VSC_SATA_INT_ERROR_P</span>		<span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>
	<span class="n">VSC_SATA_INT_ERROR_R</span>		<span class="o">=</span> <span class="mh">0x8</span><span class="p">,</span>
	<span class="n">VSC_SATA_INT_ERROR_E</span>		<span class="o">=</span> <span class="mh">0x4</span><span class="p">,</span>
	<span class="n">VSC_SATA_INT_ERROR_M</span>		<span class="o">=</span> <span class="mh">0x2</span><span class="p">,</span>
	<span class="n">VSC_SATA_INT_PHY_CHANGE</span>		<span class="o">=</span> <span class="mh">0x1</span><span class="p">,</span>
	<span class="n">VSC_SATA_INT_ERROR</span> <span class="o">=</span> <span class="p">(</span><span class="n">VSC_SATA_INT_ERROR_CRC</span>  <span class="o">|</span> <span class="n">VSC_SATA_INT_ERROR_T</span> <span class="o">|</span> \
			      <span class="n">VSC_SATA_INT_ERROR_P</span>    <span class="o">|</span> <span class="n">VSC_SATA_INT_ERROR_R</span> <span class="o">|</span> \
			      <span class="n">VSC_SATA_INT_ERROR_E</span>    <span class="o">|</span> <span class="n">VSC_SATA_INT_ERROR_M</span> <span class="o">|</span> \
			      <span class="n">VSC_SATA_INT_PHY_CHANGE</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">vsc_sata_scr_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_link</span> <span class="o">*</span><span class="n">link</span><span class="p">,</span>
			     <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sc_reg</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sc_reg</span> <span class="o">&gt;</span> <span class="n">SCR_CONTROL</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">scr_addr</span> <span class="o">+</span> <span class="p">(</span><span class="n">sc_reg</span> <span class="o">*</span> <span class="mi">4</span><span class="p">));</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">int</span> <span class="nf">vsc_sata_scr_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_link</span> <span class="o">*</span><span class="n">link</span><span class="p">,</span>
			      <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sc_reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sc_reg</span> <span class="o">&gt;</span> <span class="n">SCR_CONTROL</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">link</span><span class="o">-&gt;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">scr_addr</span> <span class="o">+</span> <span class="p">(</span><span class="n">sc_reg</span> <span class="o">*</span> <span class="mi">4</span><span class="p">));</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">void</span> <span class="nf">vsc_freeze</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mask_addr</span><span class="p">;</span>

	<span class="n">mask_addr</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">iomap</span><span class="p">[</span><span class="n">VSC_MMIO_BAR</span><span class="p">]</span> <span class="o">+</span>
		<span class="n">VSC_SATA_INT_MASK_OFFSET</span> <span class="o">+</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span><span class="p">;</span>

	<span class="n">writeb</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">mask_addr</span><span class="p">);</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">void</span> <span class="nf">vsc_thaw</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mask_addr</span><span class="p">;</span>

	<span class="n">mask_addr</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">iomap</span><span class="p">[</span><span class="n">VSC_MMIO_BAR</span><span class="p">]</span> <span class="o">+</span>
		<span class="n">VSC_SATA_INT_MASK_OFFSET</span> <span class="o">+</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span><span class="p">;</span>

	<span class="n">writeb</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="n">mask_addr</span><span class="p">);</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">void</span> <span class="nf">vsc_intr_mask_update</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="n">u8</span> <span class="n">ctl</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mask_addr</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">mask</span><span class="p">;</span>

	<span class="n">mask_addr</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">iomap</span><span class="p">[</span><span class="n">VSC_MMIO_BAR</span><span class="p">]</span> <span class="o">+</span>
		<span class="n">VSC_SATA_INT_MASK_OFFSET</span> <span class="o">+</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span><span class="p">;</span>
	<span class="n">mask</span> <span class="o">=</span> <span class="n">readb</span><span class="p">(</span><span class="n">mask_addr</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ctl</span> <span class="o">&amp;</span> <span class="n">ATA_NIEN</span><span class="p">)</span>
		<span class="n">mask</span> <span class="o">|=</span> <span class="mh">0x80</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">mask</span> <span class="o">&amp;=</span> <span class="mh">0x7F</span><span class="p">;</span>
	<span class="n">writeb</span><span class="p">(</span><span class="n">mask</span><span class="p">,</span> <span class="n">mask_addr</span><span class="p">);</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">void</span> <span class="nf">vsc_sata_tf_load</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ata_taskfile</span> <span class="o">*</span><span class="n">tf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_ioports</span> <span class="o">*</span><span class="n">ioaddr</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">is_addr</span> <span class="o">=</span> <span class="n">tf</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATA_TFLAG_ISADDR</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * The only thing the ctl register is used for is SRST.</span>
<span class="cm">	 * That is not enabled or disabled via tf_load.</span>
<span class="cm">	 * However, if ATA_NIEN is changed, then we need to change</span>
<span class="cm">	 * the interrupt register.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">tf</span><span class="o">-&gt;</span><span class="n">ctl</span> <span class="o">&amp;</span> <span class="n">ATA_NIEN</span><span class="p">)</span> <span class="o">!=</span> <span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">last_ctl</span> <span class="o">&amp;</span> <span class="n">ATA_NIEN</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ap</span><span class="o">-&gt;</span><span class="n">last_ctl</span> <span class="o">=</span> <span class="n">tf</span><span class="o">-&gt;</span><span class="n">ctl</span><span class="p">;</span>
		<span class="n">vsc_intr_mask_update</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">tf</span><span class="o">-&gt;</span><span class="n">ctl</span> <span class="o">&amp;</span> <span class="n">ATA_NIEN</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">is_addr</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">tf</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATA_TFLAG_LBA48</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">writew</span><span class="p">(</span><span class="n">tf</span><span class="o">-&gt;</span><span class="n">feature</span> <span class="o">|</span> <span class="p">(((</span><span class="n">u16</span><span class="p">)</span><span class="n">tf</span><span class="o">-&gt;</span><span class="n">hob_feature</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
		       <span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">feature_addr</span><span class="p">);</span>
		<span class="n">writew</span><span class="p">(</span><span class="n">tf</span><span class="o">-&gt;</span><span class="n">nsect</span> <span class="o">|</span> <span class="p">(((</span><span class="n">u16</span><span class="p">)</span><span class="n">tf</span><span class="o">-&gt;</span><span class="n">hob_nsect</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
		       <span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">nsect_addr</span><span class="p">);</span>
		<span class="n">writew</span><span class="p">(</span><span class="n">tf</span><span class="o">-&gt;</span><span class="n">lbal</span> <span class="o">|</span> <span class="p">(((</span><span class="n">u16</span><span class="p">)</span><span class="n">tf</span><span class="o">-&gt;</span><span class="n">hob_lbal</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
		       <span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">lbal_addr</span><span class="p">);</span>
		<span class="n">writew</span><span class="p">(</span><span class="n">tf</span><span class="o">-&gt;</span><span class="n">lbam</span> <span class="o">|</span> <span class="p">(((</span><span class="n">u16</span><span class="p">)</span><span class="n">tf</span><span class="o">-&gt;</span><span class="n">hob_lbam</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
		       <span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">lbam_addr</span><span class="p">);</span>
		<span class="n">writew</span><span class="p">(</span><span class="n">tf</span><span class="o">-&gt;</span><span class="n">lbah</span> <span class="o">|</span> <span class="p">(((</span><span class="n">u16</span><span class="p">)</span><span class="n">tf</span><span class="o">-&gt;</span><span class="n">hob_lbah</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
		       <span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">lbah_addr</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">is_addr</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">writew</span><span class="p">(</span><span class="n">tf</span><span class="o">-&gt;</span><span class="n">feature</span><span class="p">,</span> <span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">feature_addr</span><span class="p">);</span>
		<span class="n">writew</span><span class="p">(</span><span class="n">tf</span><span class="o">-&gt;</span><span class="n">nsect</span><span class="p">,</span> <span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">nsect_addr</span><span class="p">);</span>
		<span class="n">writew</span><span class="p">(</span><span class="n">tf</span><span class="o">-&gt;</span><span class="n">lbal</span><span class="p">,</span> <span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">lbal_addr</span><span class="p">);</span>
		<span class="n">writew</span><span class="p">(</span><span class="n">tf</span><span class="o">-&gt;</span><span class="n">lbam</span><span class="p">,</span> <span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">lbam_addr</span><span class="p">);</span>
		<span class="n">writew</span><span class="p">(</span><span class="n">tf</span><span class="o">-&gt;</span><span class="n">lbah</span><span class="p">,</span> <span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">lbah_addr</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">tf</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATA_TFLAG_DEVICE</span><span class="p">)</span>
		<span class="n">writeb</span><span class="p">(</span><span class="n">tf</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">,</span> <span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">device_addr</span><span class="p">);</span>

	<span class="n">ata_wait_idle</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">void</span> <span class="nf">vsc_sata_tf_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ata_taskfile</span> <span class="o">*</span><span class="n">tf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_ioports</span> <span class="o">*</span><span class="n">ioaddr</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">nsect</span><span class="p">,</span> <span class="n">lbal</span><span class="p">,</span> <span class="n">lbam</span><span class="p">,</span> <span class="n">lbah</span><span class="p">,</span> <span class="n">feature</span><span class="p">;</span>

	<span class="n">tf</span><span class="o">-&gt;</span><span class="n">command</span> <span class="o">=</span> <span class="n">ata_sff_check_status</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
	<span class="n">tf</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">device_addr</span><span class="p">);</span>
	<span class="n">feature</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">error_addr</span><span class="p">);</span>
	<span class="n">nsect</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">nsect_addr</span><span class="p">);</span>
	<span class="n">lbal</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">lbal_addr</span><span class="p">);</span>
	<span class="n">lbam</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">lbam_addr</span><span class="p">);</span>
	<span class="n">lbah</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">ioaddr</span><span class="o">-&gt;</span><span class="n">lbah_addr</span><span class="p">);</span>

	<span class="n">tf</span><span class="o">-&gt;</span><span class="n">feature</span> <span class="o">=</span> <span class="n">feature</span><span class="p">;</span>
	<span class="n">tf</span><span class="o">-&gt;</span><span class="n">nsect</span> <span class="o">=</span> <span class="n">nsect</span><span class="p">;</span>
	<span class="n">tf</span><span class="o">-&gt;</span><span class="n">lbal</span> <span class="o">=</span> <span class="n">lbal</span><span class="p">;</span>
	<span class="n">tf</span><span class="o">-&gt;</span><span class="n">lbam</span> <span class="o">=</span> <span class="n">lbam</span><span class="p">;</span>
	<span class="n">tf</span><span class="o">-&gt;</span><span class="n">lbah</span> <span class="o">=</span> <span class="n">lbah</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">tf</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATA_TFLAG_LBA48</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tf</span><span class="o">-&gt;</span><span class="n">hob_feature</span> <span class="o">=</span> <span class="n">feature</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">tf</span><span class="o">-&gt;</span><span class="n">hob_nsect</span> <span class="o">=</span> <span class="n">nsect</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">tf</span><span class="o">-&gt;</span><span class="n">hob_lbal</span> <span class="o">=</span> <span class="n">lbal</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">tf</span><span class="o">-&gt;</span><span class="n">hob_lbam</span> <span class="o">=</span> <span class="n">lbam</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">tf</span><span class="o">-&gt;</span><span class="n">hob_lbah</span> <span class="o">=</span> <span class="n">lbah</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">vsc_error_intr</span><span class="p">(</span><span class="n">u8</span> <span class="n">port_status</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">port_status</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">VSC_SATA_INT_PHY_CHANGE</span> <span class="o">|</span> <span class="n">VSC_SATA_INT_ERROR_M</span><span class="p">))</span>
		<span class="n">ata_port_freeze</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">ata_port_abort</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">vsc_port_intr</span><span class="p">(</span><span class="n">u8</span> <span class="n">port_status</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">handled</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">port_status</span> <span class="o">&amp;</span> <span class="n">VSC_SATA_INT_ERROR</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">vsc_error_intr</span><span class="p">(</span><span class="n">port_status</span><span class="p">,</span> <span class="n">ap</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">qc</span> <span class="o">=</span> <span class="n">ata_qc_from_tag</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">.</span><span class="n">active_tag</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">qc</span> <span class="o">&amp;&amp;</span> <span class="n">likely</span><span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">tf</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATA_TFLAG_POLLING</span><span class="p">)))</span>
		<span class="n">handled</span> <span class="o">=</span> <span class="n">ata_bmdma_port_intr</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">qc</span><span class="p">);</span>

	<span class="cm">/* We received an interrupt during a polled command,</span>
<span class="cm">	 * or some other spurious condition.  Interrupt reporting</span>
<span class="cm">	 * with this hardware is fairly reliable so it is safe to</span>
<span class="cm">	 * simply clear the interrupt</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="o">!</span><span class="n">handled</span><span class="p">))</span>
		<span class="n">ap</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">sff_check_status</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * vsc_sata_interrupt</span>
<span class="cm"> *</span>
<span class="cm"> * Read the interrupt register and process for the devices that have</span>
<span class="cm"> * them pending.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">vsc_sata_interrupt</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_instance</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_host</span> <span class="o">*</span><span class="n">host</span> <span class="o">=</span> <span class="n">dev_instance</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">handled</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">status</span><span class="p">;</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">iomap</span><span class="p">[</span><span class="n">VSC_MMIO_BAR</span><span class="p">]</span> <span class="o">+</span> <span class="n">VSC_SATA_INT_STAT_OFFSET</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">status</span> <span class="o">==</span> <span class="mh">0xffffffff</span> <span class="o">||</span> <span class="n">status</span> <span class="o">==</span> <span class="mi">0</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">status</span><span class="p">)</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
				<span class="s">&quot;: IRQ status == 0xffffffff, PCI fault or device removal?</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">n_ports</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u8</span> <span class="n">port_status</span> <span class="o">=</span> <span class="p">(</span><span class="n">status</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="mi">8</span> <span class="o">*</span> <span class="n">i</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">port_status</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">vsc_port_intr</span><span class="p">(</span><span class="n">port_status</span><span class="p">,</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">ports</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
			<span class="n">handled</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
<span class="nl">out:</span>
	<span class="k">return</span> <span class="n">IRQ_RETVAL</span><span class="p">(</span><span class="n">handled</span><span class="p">);</span>
<span class="p">}</span>


<span class="k">static</span> <span class="k">struct</span> <span class="n">scsi_host_template</span> <span class="n">vsc_sata_sht</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">ATA_BMDMA_SHT</span><span class="p">(</span><span class="n">DRV_NAME</span><span class="p">),</span>
<span class="p">};</span>


<span class="k">static</span> <span class="k">struct</span> <span class="n">ata_port_operations</span> <span class="n">vsc_sata_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">inherits</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">ata_bmdma_port_ops</span><span class="p">,</span>
	<span class="cm">/* The IRQ handling is not quite standard SFF behaviour so we</span>
<span class="cm">	   cannot use the default lost interrupt handler */</span>
	<span class="p">.</span><span class="n">lost_interrupt</span>		<span class="o">=</span> <span class="n">ATA_OP_NULL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sff_tf_load</span>		<span class="o">=</span> <span class="n">vsc_sata_tf_load</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sff_tf_read</span>		<span class="o">=</span> <span class="n">vsc_sata_tf_read</span><span class="p">,</span>
	<span class="p">.</span><span class="n">freeze</span>			<span class="o">=</span> <span class="n">vsc_freeze</span><span class="p">,</span>
	<span class="p">.</span><span class="n">thaw</span>			<span class="o">=</span> <span class="n">vsc_thaw</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scr_read</span>		<span class="o">=</span> <span class="n">vsc_sata_scr_read</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scr_write</span>		<span class="o">=</span> <span class="n">vsc_sata_scr_write</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__devinit</span> <span class="nf">vsc_sata_setup_port</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_ioports</span> <span class="o">*</span><span class="n">port</span><span class="p">,</span>
					  <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">cmd_addr</span>		<span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="n">VSC_SATA_TF_CMD_OFFSET</span><span class="p">;</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">data_addr</span>		<span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="n">VSC_SATA_TF_DATA_OFFSET</span><span class="p">;</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">error_addr</span>	<span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="n">VSC_SATA_TF_ERROR_OFFSET</span><span class="p">;</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">feature_addr</span>	<span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="n">VSC_SATA_TF_FEATURE_OFFSET</span><span class="p">;</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">nsect_addr</span>	<span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="n">VSC_SATA_TF_NSECT_OFFSET</span><span class="p">;</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">lbal_addr</span>		<span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="n">VSC_SATA_TF_LBAL_OFFSET</span><span class="p">;</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">lbam_addr</span>		<span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="n">VSC_SATA_TF_LBAM_OFFSET</span><span class="p">;</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">lbah_addr</span>		<span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="n">VSC_SATA_TF_LBAH_OFFSET</span><span class="p">;</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">device_addr</span>	<span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="n">VSC_SATA_TF_DEVICE_OFFSET</span><span class="p">;</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">status_addr</span>	<span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="n">VSC_SATA_TF_STATUS_OFFSET</span><span class="p">;</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">command_addr</span>	<span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="n">VSC_SATA_TF_COMMAND_OFFSET</span><span class="p">;</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">altstatus_addr</span>	<span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="n">VSC_SATA_TF_ALTSTATUS_OFFSET</span><span class="p">;</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">ctl_addr</span>		<span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="n">VSC_SATA_TF_CTL_OFFSET</span><span class="p">;</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">bmdma_addr</span>	<span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="n">VSC_SATA_DMA_CMD_OFFSET</span><span class="p">;</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">scr_addr</span>		<span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="n">VSC_SATA_SCR_STATUS_OFFSET</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">VSC_SATA_UP_DESCRIPTOR_OFFSET</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">VSC_SATA_UP_DATA_BUFFER_OFFSET</span><span class="p">);</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">vsc_sata_init_one</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span>
				       <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="o">*</span><span class="n">ent</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ata_port_info</span> <span class="n">pi</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">ATA_FLAG_SATA</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pio_mask</span>	<span class="o">=</span> <span class="n">ATA_PIO4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mwdma_mask</span>	<span class="o">=</span> <span class="n">ATA_MWDMA2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">udma_mask</span>	<span class="o">=</span> <span class="n">ATA_UDMA6</span><span class="p">,</span>
		<span class="p">.</span><span class="n">port_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">vsc_sata_ops</span><span class="p">,</span>
	<span class="p">};</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">ata_port_info</span> <span class="o">*</span><span class="n">ppi</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="o">&amp;</span><span class="n">pi</span><span class="p">,</span> <span class="nb">NULL</span> <span class="p">};</span>
	<span class="k">struct</span> <span class="n">ata_host</span> <span class="o">*</span><span class="n">host</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mmio_base</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">rc</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cls</span><span class="p">;</span>

	<span class="n">ata_print_version_once</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">DRV_VERSION</span><span class="p">);</span>

	<span class="cm">/* allocate host */</span>
	<span class="n">host</span> <span class="o">=</span> <span class="n">ata_host_alloc_pinfo</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">ppi</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">host</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">pcim_enable_device</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>

	<span class="cm">/* check if we have needed resource mapped */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pci_resource_len</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="cm">/* map IO regions and initialize host accordingly */</span>
	<span class="n">rc</span> <span class="o">=</span> <span class="n">pcim_iomap_regions</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">VSC_MMIO_BAR</span><span class="p">,</span> <span class="n">DRV_NAME</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span> <span class="o">==</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">)</span>
		<span class="n">pcim_pin_device</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
	<span class="n">host</span><span class="o">-&gt;</span><span class="n">iomap</span> <span class="o">=</span> <span class="n">pcim_iomap_table</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="n">mmio_base</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">iomap</span><span class="p">[</span><span class="n">VSC_MMIO_BAR</span><span class="p">];</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">n_ports</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">ports</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">offset</span> <span class="o">=</span> <span class="p">(</span><span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">*</span> <span class="n">VSC_SATA_PORT_OFFSET</span><span class="p">;</span>

		<span class="n">vsc_sata_setup_port</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">mmio_base</span> <span class="o">+</span> <span class="n">offset</span><span class="p">);</span>

		<span class="n">ata_port_pbar_desc</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">VSC_MMIO_BAR</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;mmio&quot;</span><span class="p">);</span>
		<span class="n">ata_port_pbar_desc</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">VSC_MMIO_BAR</span><span class="p">,</span> <span class="n">offset</span><span class="p">,</span> <span class="s">&quot;port&quot;</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Use 32 bit DMA mask, because 64 bit address support is poor.</span>
<span class="cm">	 */</span>
	<span class="n">rc</span> <span class="o">=</span> <span class="n">pci_set_dma_mask</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">32</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
	<span class="n">rc</span> <span class="o">=</span> <span class="n">pci_set_consistent_dma_mask</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">32</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Due to a bug in the chip, the default cache line size can&#39;t be</span>
<span class="cm">	 * used (unless the default is non-zero).</span>
<span class="cm">	 */</span>
	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">PCI_CACHE_LINE_SIZE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cls</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cls</span> <span class="o">==</span> <span class="mh">0x00</span><span class="p">)</span>
		<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">PCI_CACHE_LINE_SIZE</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pci_enable_msi</span><span class="p">(</span><span class="n">pdev</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">pci_intx</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Config offset 0x98 is &quot;Extended Control and Status Register 0&quot;</span>
<span class="cm">	 * Default value is (1 &lt;&lt; 28).  All bits except bit 28 are reserved in</span>
<span class="cm">	 * DPA mode.  If bit 28 is set, LED 0 reflects all ports&#39; activity.</span>
<span class="cm">	 * If bit 28 is clear, each port has its own LED.</span>
<span class="cm">	 */</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0x98</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">pci_set_master</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ata_host_activate</span><span class="p">(</span><span class="n">host</span><span class="p">,</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">vsc_sata_interrupt</span><span class="p">,</span>
				 <span class="n">IRQF_SHARED</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">vsc_sata_sht</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="n">vsc_sata_pci_tbl</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PCI_VENDOR_ID_VITESSE</span><span class="p">,</span> <span class="mh">0x7174</span><span class="p">,</span>
	  <span class="n">PCI_ANY_ID</span><span class="p">,</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span> <span class="mh">0x10600</span><span class="p">,</span> <span class="mh">0xFFFFFF</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VENDOR_ID_INTEL</span><span class="p">,</span> <span class="mh">0x3200</span><span class="p">,</span>
	  <span class="n">PCI_ANY_ID</span><span class="p">,</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span> <span class="mh">0x10600</span><span class="p">,</span> <span class="mh">0xFFFFFF</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>

	<span class="p">{</span> <span class="p">}</span>	<span class="cm">/* terminate list */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_driver</span> <span class="n">vsc_sata_pci_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="n">DRV_NAME</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id_table</span>		<span class="o">=</span> <span class="n">vsc_sata_pci_tbl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">probe</span>			<span class="o">=</span> <span class="n">vsc_sata_init_one</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>			<span class="o">=</span> <span class="n">ata_pci_remove_one</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">vsc_sata_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">pci_register_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">vsc_sata_pci_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">vsc_sata_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pci_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">vsc_sata_pci_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Jeremy Higdon&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;low-level driver for Vitesse VSC7174 SATA controller&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="n">vsc_sata_pci_tbl</span><span class="p">);</span>
<span class="n">MODULE_VERSION</span><span class="p">(</span><span class="n">DRV_VERSION</span><span class="p">);</span>

<span class="n">module_init</span><span class="p">(</span><span class="n">vsc_sata_init</span><span class="p">);</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">vsc_sata_exit</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
