// Seed: 4015496127
module module_0 (
    output tri0 id_0,
    output supply1 id_1,
    input uwire id_2,
    input supply0 id_3,
    input wire id_4
);
  assign id_1 = id_2;
endmodule
module module_1 (
    output logic id_0,
    input  wire  id_1,
    input  tri   id_2,
    input  uwire id_3,
    output wand  id_4,
    input  tri0  id_5,
    input  tri0  id_6
    , id_9,
    output wor   id_7
);
  tri1 id_10;
  module_0(
      id_7, id_7, id_1, id_1, id_5
  );
  wire id_11, id_12;
  always @(1) begin
    id_0 <= !id_10;
    id_4 = id_1;
  end
endmodule
