# PUFFS
**P**ytest **U**nit **F**ramework for **F**PGA **S**imulation  

## Features
- **Pytest integration** — write and run tests like any Python project
- **Cocotb power** — simulate Verilog/SystemVerilog designs with Python
- **Channels** - Channel Level Source and Syncs for Testbenches in Python


## Quick Start Guide for Adding to you Project
