module projNRSvlog(
	 input I,
	 input clk,
	 output reg [1:0] state,
    output reg y
    );
	 
	 
	 always@(posedge clk)
	 begin

	 state[0] <= (~state[0]&state[1]&I) | (state[0]&~state[1]&~I);
	 state[1] <= ~state[1]&~I;
	 y<=state[0]&state[1]&~I;
	 end
endmodule
