Info: Generated by version: 18.1 build 222
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/qsys/nios_qsys.qsys --synthesis=VERILOG --output-directory=/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/qsys/nios_qsys --family="Arria 10" --part=10AX066K3F40E2SG
Progress: Loading qsys/nios_qsys.qsys
Progress: Reading input file
Progress: Adding calc_data [altera_generic_component 1.0]
Progress: Parameterizing module calc_data
Progress: Adding calc_finish [altera_generic_component 1.0]
Progress: Parameterizing module calc_finish
Progress: Adding calc_fps [altera_generic_component 1.0]
Progress: Parameterizing module calc_fps
Progress: Adding calc_unit_total [altera_generic_component 1.0]
Progress: Parameterizing module calc_unit_total
Progress: Adding calc_unit_used [altera_generic_component 1.0]
Progress: Parameterizing module calc_unit_used
Progress: Adding clock_in [altera_generic_component 1.0]
Progress: Parameterizing module clock_in
Progress: Adding data_addr [altera_generic_component 1.0]
Progress: Parameterizing module data_addr
Progress: Adding jtag [altera_generic_component 1.0]
Progress: Parameterizing module jtag
Progress: Adding nios2 [altera_generic_component 1.0]
Progress: Parameterizing module nios2
Progress: Adding onchip_ram [altera_generic_component 1.0]
Progress: Parameterizing module onchip_ram
Progress: Adding power_temp_scl [altera_generic_component 1.0]
Progress: Parameterizing module power_temp_scl
Progress: Adding power_temp_sda [altera_generic_component 1.0]
Progress: Parameterizing module power_temp_sda
Progress: Adding reset_in [altera_generic_component 1.0]
Progress: Parameterizing module reset_in
Progress: Adding sysid [altera_generic_component 1.0]
Progress: Parameterizing module sysid
Progress: Adding timer [altera_generic_component 1.0]
Progress: Parameterizing module timer
Progress: Adding unused_ddrvld [altera_generic_component 1.0]
Progress: Parameterizing module unused_ddrvld
Progress: Adding used_ddrvld [altera_generic_component 1.0]
Progress: Parameterizing module used_ddrvld
Progress: Adding wr_ddrvld [altera_generic_component 1.0]
Progress: Parameterizing module wr_ddrvld
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_qsys: "Transforming system: nios_qsys"
Info: nios_qsys: "Naming system components in system: nios_qsys"
Info: nios_qsys: "Processing generation queue"
Info: nios_qsys: "Generating: nios_qsys"
Info: nios_qsys: "Generating: nios_qsys_pio_0"
Info: nios_qsys: "Generating: nios_qsys_pio_1"
Info: nios_qsys: "Generating: nios_qsys_pio_3"
Info: nios_qsys: "Generating: nios_qsys_pio_7"
Info: nios_qsys: "Generating: nios_qsys_pio_6"
Info: nios_qsys: "Generating: nios_qsys_clock_in"
Info: nios_qsys: "Generating: nios_qsys_pio_2"
Info: nios_qsys: "Generating: nios_qsys_jtag_uart_0"
Info: nios_qsys: "Generating: nios_qsys_nios2_gen2_0"
Info: nios_qsys: "Generating: nios_qsys_onchip_memory2_0"
Info: nios_qsys: "Generating: power_temp_scl"
Info: nios_qsys: "Generating: power_temp_sda"
Info: nios_qsys: "Generating: nios_qsys_reset_in"
Info: nios_qsys: "Generating: nios_qsys_sysid_qsys_0"
Info: nios_qsys: "Generating: nios_qsys_timer_0"
Info: nios_qsys: "Generating: nios_qsys_pio_5"
Info: nios_qsys: "Generating: nios_qsys_pio_4"
Info: nios_qsys: "Generating: nios_qsys_pio_8"
Info: nios_qsys: "Generating: nios_qsys_altera_mm_interconnect_181_3r34ydq"
Info: nios_qsys: "Generating: nios_qsys_altera_irq_mapper_181_nvr6dfi"
Info: nios_qsys: "Generating: altera_reset_controller"
Info: nios_qsys: "Generating: nios_qsys_altera_merlin_master_translator_181_mhudjri"
Info: nios_qsys: "Generating: nios_qsys_altera_merlin_slave_translator_181_5aswt6a"
Info: nios_qsys: "Generating: nios_qsys_altera_merlin_master_agent_181_t5eyqrq"
Info: nios_qsys: "Generating: nios_qsys_altera_merlin_slave_agent_181_a7g37xa"
Info: nios_qsys: "Generating: nios_qsys_altera_avalon_sc_fifo_181_hseo73i"
Info: nios_qsys: "Generating: nios_qsys_altera_merlin_router_181_63lvjsa"
Info: nios_qsys: "Generating: nios_qsys_altera_merlin_router_181_7wiumbq"
Info: nios_qsys: "Generating: nios_qsys_altera_merlin_router_181_zhkntci"
Info: nios_qsys: "Generating: nios_qsys_altera_merlin_router_181_dc3dh7q"
Info: nios_qsys: "Generating: nios_qsys_altera_merlin_traffic_limiter_181_reppfiq"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: my_alt_hiconnect_sc_fifo_dest_id_fifo: "Generating: my_alt_hiconnect_sc_fifo_dest_id_fifo"
Info: nios_qsys: "Generating: nios_qsys_altera_merlin_demultiplexer_181_e5vcbgy"
Info: nios_qsys: "Generating: nios_qsys_altera_merlin_demultiplexer_181_im7f3ba"
Info: nios_qsys: "Generating: nios_qsys_altera_merlin_multiplexer_181_cvhx22i"
Info: nios_qsys: "Generating: nios_qsys_altera_merlin_multiplexer_181_icrfl4q"
Info: nios_qsys: "Generating: nios_qsys_altera_merlin_demultiplexer_181_tvhk6li"
Info: nios_qsys: "Generating: nios_qsys_altera_merlin_demultiplexer_181_my7swpq"
Info: nios_qsys: "Generating: nios_qsys_altera_merlin_multiplexer_181_5nu35kq"
Info: nios_qsys: "Generating: nios_qsys_altera_merlin_multiplexer_181_trn5aga"
Info: nios_qsys: "Generating: nios_qsys_altera_merlin_traffic_limiter_181_3qlefua"
Info: nios_qsys: "Generating: nios_qsys_altera_merlin_traffic_limiter_181_cjprurq"
Info: nios_qsys: "Generating: nios_qsys_alt_hiconnect_sc_fifo_181_cjmuh4a"
Info: nios_qsys: Done "nios_qsys" with 43 modules, 40 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in nios_qsys. No files generated.
Info: Finished: Generate IP Core Documentation
