
*** Running vivado
    with args -log design_1_conv_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_conv_0_0.tcl


****** Vivado v2018.2.2 (64-bit)
  **** SW Build 2348494 on Mon Oct  1 18:25:39 MDT 2018
  **** IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_conv_0_0.tcl -notrace
Command: synth_design -top design_1_conv_0_0 -part xczu3eg-sbva484-1-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20670 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1343.340 ; gain = 77.871 ; free physical = 17304 ; free virtual = 22392
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_conv_0_0' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ip/design_1_conv_0_0/synth/design_1_conv_0_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'conv' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/conv.v:12]
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_CRTL_BUS_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CRTL_BUS_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_CRTL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_CRTL_BUS_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CRTL_BUS_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CRTL_BUS_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CRTL_BUS_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CRTL_BUS_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CRTL_BUS_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_CRTL_BUS_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_CRTL_BUS_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_CRTL_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_AXILiteS_s_axi' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/conv_AXILiteS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_IMAGE_IN_DATA_0 bound to: 5'b10000 
	Parameter ADDR_IMAGE_IN_CTRL bound to: 5'b10100 
	Parameter ADDR_IMAGE_OUT_DATA_0 bound to: 5'b11000 
	Parameter ADDR_IMAGE_OUT_CTRL bound to: 5'b11100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/conv_AXILiteS_s_axi.v:172]
INFO: [Synth 8-6155] done synthesizing module 'conv_AXILiteS_s_axi' (1#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/conv_AXILiteS_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv_CRTL_BUS_m_axi' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/conv_CRTL_BUS_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_CRTL_BUS_m_axi_throttl' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/conv_CRTL_BUS_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_CRTL_BUS_m_axi_throttl' (2#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/conv_CRTL_BUS_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'conv_CRTL_BUS_m_axi_write' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/conv_CRTL_BUS_m_axi.v:1696]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 8 - type: integer 
	Parameter USER_DATA_BYTES bound to: 1 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 0 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'conv_CRTL_BUS_m_axi_fifo' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/conv_CRTL_BUS_m_axi.v:418]
	Parameter DATA_BITS bound to: 12 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_CRTL_BUS_m_axi_fifo' (3#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/conv_CRTL_BUS_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'conv_CRTL_BUS_m_axi_decoder' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/conv_CRTL_BUS_m_axi.v:692]
	Parameter DIN_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_CRTL_BUS_m_axi_decoder' (4#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/conv_CRTL_BUS_m_axi.v:692]
INFO: [Synth 8-6157] synthesizing module 'conv_CRTL_BUS_m_axi_reg_slice' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/conv_CRTL_BUS_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'conv_CRTL_BUS_m_axi_reg_slice' (5#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/conv_CRTL_BUS_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'conv_CRTL_BUS_m_axi_fifo__parameterized0' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/conv_CRTL_BUS_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_CRTL_BUS_m_axi_fifo__parameterized0' (5#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/conv_CRTL_BUS_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'conv_CRTL_BUS_m_axi_buffer' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/conv_CRTL_BUS_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_CRTL_BUS_m_axi_buffer' (6#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/conv_CRTL_BUS_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'conv_CRTL_BUS_m_axi_fifo__parameterized1' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/conv_CRTL_BUS_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_CRTL_BUS_m_axi_fifo__parameterized1' (6#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/conv_CRTL_BUS_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'conv_CRTL_BUS_m_axi_fifo__parameterized2' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/conv_CRTL_BUS_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_CRTL_BUS_m_axi_fifo__parameterized2' (6#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/conv_CRTL_BUS_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'conv_CRTL_BUS_m_axi_write' (7#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/conv_CRTL_BUS_m_axi.v:1696]
INFO: [Synth 8-6157] synthesizing module 'conv_CRTL_BUS_m_axi_read' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/conv_CRTL_BUS_m_axi.v:899]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 8 - type: integer 
	Parameter USER_DATA_BYTES bound to: 1 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 0 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'conv_CRTL_BUS_m_axi_buffer__parameterized0' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/conv_CRTL_BUS_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_CRTL_BUS_m_axi_buffer__parameterized0' (7#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/conv_CRTL_BUS_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'conv_CRTL_BUS_m_axi_reg_slice__parameterized0' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/conv_CRTL_BUS_m_axi.v:314]
	Parameter N bound to: 10 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'conv_CRTL_BUS_m_axi_reg_slice__parameterized0' (7#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/conv_CRTL_BUS_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'conv_CRTL_BUS_m_axi_read' (8#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/conv_CRTL_BUS_m_axi.v:899]
INFO: [Synth 8-6155] done synthesizing module 'conv_CRTL_BUS_m_axi' (9#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/conv_CRTL_BUS_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'Block_proc9' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/Block_proc9.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/Block_proc9.v:75]
INFO: [Synth 8-6155] done synthesizing module 'Block_proc9' (10#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/Block_proc9.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXIM2Mat' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/AXIM2Mat.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/AXIM2Mat.v:178]
INFO: [Synth 8-6157] synthesizing module 'Array2Mat' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/Array2Mat.v:10]
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_state5 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state6 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_state7 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_state8 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_state9 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state13 bound to: 11'b10000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/Array2Mat.v:147]
INFO: [Synth 8-6155] done synthesizing module 'Array2Mat' (11#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/Array2Mat.v:10]
INFO: [Synth 8-6155] done synthesizing module 'AXIM2Mat' (12#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/AXIM2Mat.v:10]
INFO: [Synth 8-6157] synthesizing module 'Filter2D' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/Filter2D.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/Filter2D.v:66]
INFO: [Synth 8-6157] synthesizing module 'Filter2D_k_buf_0_bkb' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/Filter2D_k_buf_0_bkb.v:54]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1920 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Filter2D_k_buf_0_bkb_ram' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/Filter2D_k_buf_0_bkb.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1920 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/Filter2D_k_buf_0_bkb.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Filter2D_k_buf_0_bkb_ram' (13#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/Filter2D_k_buf_0_bkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Filter2D_k_buf_0_bkb' (14#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/Filter2D_k_buf_0_bkb.v:54]
INFO: [Synth 8-6157] synthesizing module 'conv_mux_32_8_1_1' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/conv_mux_32_8_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_mux_32_8_1_1' (15#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/conv_mux_32_8_1_1.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/Filter2D.v:883]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/Filter2D.v:885]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/Filter2D.v:887]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/Filter2D.v:927]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/Filter2D.v:945]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/Filter2D.v:947]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/Filter2D.v:951]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/Filter2D.v:955]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/Filter2D.v:975]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/Filter2D.v:977]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/Filter2D.v:979]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/Filter2D.v:1051]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/Filter2D.v:1057]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/Filter2D.v:1059]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/Filter2D.v:1073]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/Filter2D.v:1119]
INFO: [Synth 8-6155] done synthesizing module 'Filter2D' (16#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/Filter2D.v:10]
INFO: [Synth 8-6157] synthesizing module 'Mat2AXIM' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/Mat2AXIM.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/Mat2AXIM.v:143]
INFO: [Synth 8-6157] synthesizing module 'Mat2Array' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/Mat2Array.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state7 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state8 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state9 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state10 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state11 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/Mat2Array.v:142]
INFO: [Synth 8-6155] done synthesizing module 'Mat2Array' (17#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/Mat2Array.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Mat2AXIM' (18#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/Mat2AXIM.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w12_d2_A' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/fifo_w12_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w12_d2_A_shiftReg' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/fifo_w12_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w12_d2_A_shiftReg' (19#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/fifo_w12_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w12_d2_A' (20#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/fifo_w12_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/fifo_w32_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A_shiftReg' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/fifo_w32_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A_shiftReg' (21#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/fifo_w32_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A' (22#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/fifo_w32_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d4_A' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/fifo_w32_d4_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d4_A_shiftReg' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/fifo_w32_d4_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d4_A_shiftReg' (23#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/fifo_w32_d4_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d4_A' (24#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/fifo_w32_d4_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/fifo_w8_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A_shiftReg' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/fifo_w8_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A_shiftReg' (25#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A' (26#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/fifo_w8_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2AXIeOg' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/start_for_Mat2AXIeOg.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2AXIeOg_shiftReg' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/start_for_Mat2AXIeOg.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2AXIeOg_shiftReg' (27#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/start_for_Mat2AXIeOg.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2AXIeOg' (28#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/start_for_Mat2AXIeOg.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Filter2fYi' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/start_for_Filter2fYi.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'start_for_Filter2fYi_shiftReg' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/start_for_Filter2fYi.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Filter2fYi_shiftReg' (29#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/start_for_Filter2fYi.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Filter2fYi' (30#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/start_for_Filter2fYi.v:45]
WARNING: [Synth 8-6014] Unused sequential element AXIM2Mat_U0_ap_ready_count_reg was removed.  [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/conv.v:849]
WARNING: [Synth 8-6014] Unused sequential element Block_proc9_U0_ap_ready_count_reg was removed.  [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/conv.v:857]
INFO: [Synth 8-6155] done synthesizing module 'conv' (31#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/conv.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_conv_0_0' (32#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ip/design_1_conv_0_0/synth/design_1_conv_0_0.v:59]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_fb_ARREADY
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_fb_RVALID
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_fb_RDATA[7]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_fb_RDATA[6]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_fb_RDATA[5]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_fb_RDATA[4]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_fb_RDATA[3]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_fb_RDATA[2]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_fb_RDATA[1]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_fb_RDATA[0]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_fb_RLAST
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_fb_RID[0]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_fb_RUSER[0]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_fb_RRESP[1]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_fb_RRESP[0]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_fb_BRESP[1]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_fb_BRESP[0]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_fb_BID[0]
WARNING: [Synth 8-3331] design Mat2Array has unconnected port m_axi_fb_BUSER[0]
WARNING: [Synth 8-3331] design Mat2AXIM has unconnected port m_axi_fb_ARREADY
WARNING: [Synth 8-3331] design Mat2AXIM has unconnected port m_axi_fb_RVALID
WARNING: [Synth 8-3331] design Mat2AXIM has unconnected port m_axi_fb_RDATA[7]
WARNING: [Synth 8-3331] design Mat2AXIM has unconnected port m_axi_fb_RDATA[6]
WARNING: [Synth 8-3331] design Mat2AXIM has unconnected port m_axi_fb_RDATA[5]
WARNING: [Synth 8-3331] design Mat2AXIM has unconnected port m_axi_fb_RDATA[4]
WARNING: [Synth 8-3331] design Mat2AXIM has unconnected port m_axi_fb_RDATA[3]
WARNING: [Synth 8-3331] design Mat2AXIM has unconnected port m_axi_fb_RDATA[2]
WARNING: [Synth 8-3331] design Mat2AXIM has unconnected port m_axi_fb_RDATA[1]
WARNING: [Synth 8-3331] design Mat2AXIM has unconnected port m_axi_fb_RDATA[0]
WARNING: [Synth 8-3331] design Mat2AXIM has unconnected port m_axi_fb_RLAST
WARNING: [Synth 8-3331] design Mat2AXIM has unconnected port m_axi_fb_RID[0]
WARNING: [Synth 8-3331] design Mat2AXIM has unconnected port m_axi_fb_RUSER[0]
WARNING: [Synth 8-3331] design Mat2AXIM has unconnected port m_axi_fb_RRESP[1]
WARNING: [Synth 8-3331] design Mat2AXIM has unconnected port m_axi_fb_RRESP[0]
WARNING: [Synth 8-3331] design Filter2D_k_buf_0_bkb has unconnected port reset
WARNING: [Synth 8-3331] design Array2Mat has unconnected port m_axi_fb_AWREADY
WARNING: [Synth 8-3331] design Array2Mat has unconnected port m_axi_fb_WREADY
WARNING: [Synth 8-3331] design Array2Mat has unconnected port m_axi_fb_RLAST
WARNING: [Synth 8-3331] design Array2Mat has unconnected port m_axi_fb_RID[0]
WARNING: [Synth 8-3331] design Array2Mat has unconnected port m_axi_fb_RUSER[0]
WARNING: [Synth 8-3331] design Array2Mat has unconnected port m_axi_fb_RRESP[1]
WARNING: [Synth 8-3331] design Array2Mat has unconnected port m_axi_fb_RRESP[0]
WARNING: [Synth 8-3331] design Array2Mat has unconnected port m_axi_fb_BVALID
WARNING: [Synth 8-3331] design Array2Mat has unconnected port m_axi_fb_BRESP[1]
WARNING: [Synth 8-3331] design Array2Mat has unconnected port m_axi_fb_BRESP[0]
WARNING: [Synth 8-3331] design Array2Mat has unconnected port m_axi_fb_BID[0]
WARNING: [Synth 8-3331] design Array2Mat has unconnected port m_axi_fb_BUSER[0]
WARNING: [Synth 8-3331] design AXIM2Mat has unconnected port m_axi_fb_AWREADY
WARNING: [Synth 8-3331] design AXIM2Mat has unconnected port m_axi_fb_WREADY
WARNING: [Synth 8-3331] design AXIM2Mat has unconnected port m_axi_fb_BVALID
WARNING: [Synth 8-3331] design AXIM2Mat has unconnected port m_axi_fb_BRESP[1]
WARNING: [Synth 8-3331] design AXIM2Mat has unconnected port m_axi_fb_BRESP[0]
WARNING: [Synth 8-3331] design AXIM2Mat has unconnected port m_axi_fb_BID[0]
WARNING: [Synth 8-3331] design AXIM2Mat has unconnected port m_axi_fb_BUSER[0]
WARNING: [Synth 8-3331] design conv_CRTL_BUS_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design conv_CRTL_BUS_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design conv_CRTL_BUS_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design conv_CRTL_BUS_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design conv_CRTL_BUS_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design conv_CRTL_BUS_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design conv_CRTL_BUS_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design conv_CRTL_BUS_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design conv_CRTL_BUS_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design conv_CRTL_BUS_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design conv_CRTL_BUS_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design conv_CRTL_BUS_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design conv_CRTL_BUS_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design conv_CRTL_BUS_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design conv_CRTL_BUS_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design conv_CRTL_BUS_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design conv_CRTL_BUS_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design conv_CRTL_BUS_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design conv_CRTL_BUS_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design conv_CRTL_BUS_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design conv_CRTL_BUS_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design conv_CRTL_BUS_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design conv_CRTL_BUS_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design conv_CRTL_BUS_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design conv_CRTL_BUS_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design conv_CRTL_BUS_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design conv_CRTL_BUS_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design conv_CRTL_BUS_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design conv_CRTL_BUS_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design conv_CRTL_BUS_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design conv_CRTL_BUS_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design conv_CRTL_BUS_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design conv_CRTL_BUS_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design conv_CRTL_BUS_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design conv_CRTL_BUS_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design conv_CRTL_BUS_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design conv_CRTL_BUS_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design conv_CRTL_BUS_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design conv_CRTL_BUS_m_axi has unconnected port I_ARLOCK[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1402.965 ; gain = 137.496 ; free physical = 17182 ; free virtual = 22273
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1402.965 ; gain = 137.496 ; free physical = 17174 ; free virtual = 22264
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1402.965 ; gain = 137.496 ; free physical = 17174 ; free virtual = 22264
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ip/design_1_conv_0_0/constraints/conv_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ip/design_1_conv_0_0/constraints/conv_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.runs/design_1_conv_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.runs/design_1_conv_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2309.715 ; gain = 0.000 ; free physical = 15390 ; free virtual = 20487
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 2309.715 ; gain = 1044.246 ; free physical = 15544 ; free virtual = 20640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 2309.715 ; gain = 1044.246 ; free physical = 15544 ; free virtual = 20640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.runs/design_1_conv_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 2309.715 ; gain = 1044.246 ; free physical = 15543 ; free virtual = 20640
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'conv_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'conv_AXILiteS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv_CRTL_BUS_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/conv_CRTL_BUS_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/conv_CRTL_BUS_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/conv_CRTL_BUS_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv_CRTL_BUS_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'k_buf_0_val_4_addr_reg_1381_reg[10:0]' into 'k_buf_0_val_3_addr_reg_1368_reg[10:0]' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/Filter2D.v:317]
INFO: [Synth 8-4471] merging register 'k_buf_0_val_5_addr_reg_1387_reg[10:0]' into 'k_buf_0_val_3_addr_reg_1368_reg[10:0]' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/Filter2D.v:333]
WARNING: [Synth 8-6014] Unused sequential element k_buf_0_val_4_addr_reg_1381_reg was removed.  [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/Filter2D.v:317]
WARNING: [Synth 8-6014] Unused sequential element k_buf_0_val_5_addr_reg_1387_reg was removed.  [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/Filter2D.v:333]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_93_1_i_fu_458_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_93_i_fu_452_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_144_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_205_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'conv_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'conv_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv_CRTL_BUS_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv_CRTL_BUS_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 2309.715 ; gain = 1044.246 ; free physical = 15419 ; free virtual = 20521
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   3 Input     23 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 10    
	   2 Input     11 Bit       Adders := 8     
	   3 Input     11 Bit       Adders := 3     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 9     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 13    
	   2 Input      2 Bit       Adders := 10    
	   3 Input      2 Bit       Adders := 5     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               64 Bit    Registers := 6     
	               35 Bit    Registers := 3     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 22    
	               20 Bit    Registers := 3     
	               12 Bit    Registers := 15    
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 33    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 27    
	                1 Bit    Registers := 114   
+---RAMs : 
	              15K Bit         RAMs := 3     
	               8K Bit         RAMs := 1     
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 14    
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 7     
	   3 Input     11 Bit        Muxes := 1     
	  12 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 29    
	   4 Input      8 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 12    
	   3 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 52    
	   3 Input      2 Bit        Muxes := 9     
	   5 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 151   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module conv_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
Module conv_CRTL_BUS_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module conv_CRTL_BUS_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_CRTL_BUS_m_axi_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module conv_CRTL_BUS_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_CRTL_BUS_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_CRTL_BUS_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_CRTL_BUS_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_CRTL_BUS_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_CRTL_BUS_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 21    
Module conv_CRTL_BUS_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_CRTL_BUS_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module conv_CRTL_BUS_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
Module Block_proc9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Array2Mat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     23 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     11 Bit        Muxes := 1     
	  12 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module AXIM2Mat 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module Filter2D_k_buf_0_bkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              15K Bit         RAMs := 1     
Module conv_mux_32_8_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Filter2D 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 8     
	   2 Input     11 Bit       Adders := 4     
	   3 Input     11 Bit       Adders := 3     
	   3 Input     10 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 5     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 7     
	                8 Bit    Registers := 11    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 9     
Module Mat2Array 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     23 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module Mat2AXIM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w12_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module fifo_w12_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d4_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w8_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Mat2AXIeOg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_Filter2fYi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module conv 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element fifo_rctl/q_reg was removed.  [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/c12d/hdl/verilog/conv_CRTL_BUS_m_axi.v:456]
INFO: [Synth 8-5546] ROM "tmp_93_i_fu_452_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_93_1_i_fu_458_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_Mat2Array_fu_60/exitcond_fu_205_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_Mat2Array_fu_60/exitcond1_fu_144_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design Mat2AXIM has unconnected port m_axi_fb_ARREADY
WARNING: [Synth 8-3331] design Mat2AXIM has unconnected port m_axi_fb_RVALID
WARNING: [Synth 8-3331] design Mat2AXIM has unconnected port m_axi_fb_RDATA[7]
WARNING: [Synth 8-3331] design Mat2AXIM has unconnected port m_axi_fb_RDATA[6]
WARNING: [Synth 8-3331] design Mat2AXIM has unconnected port m_axi_fb_RDATA[5]
WARNING: [Synth 8-3331] design Mat2AXIM has unconnected port m_axi_fb_RDATA[4]
WARNING: [Synth 8-3331] design Mat2AXIM has unconnected port m_axi_fb_RDATA[3]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/AXIM2Mat_U0/grp_Array2Mat_fu_148/tmp_17_reg_243_reg[30]' (FD) to 'inst/AXIM2Mat_U0/grp_Array2Mat_fu_148/tmp_17_reg_243_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AXIM2Mat_U0/grp_Array2Mat_fu_148/tmp_17_reg_243_reg[29]' (FD) to 'inst/AXIM2Mat_U0/grp_Array2Mat_fu_148/tmp_17_reg_243_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AXIM2Mat_U0/grp_Array2Mat_fu_148/tmp_17_reg_243_reg[28]' (FD) to 'inst/AXIM2Mat_U0/grp_Array2Mat_fu_148/tmp_17_reg_243_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AXIM2Mat_U0/grp_Array2Mat_fu_148/tmp_17_reg_243_reg[27]' (FD) to 'inst/AXIM2Mat_U0/grp_Array2Mat_fu_148/tmp_17_reg_243_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AXIM2Mat_U0/grp_Array2Mat_fu_148/tmp_17_reg_243_reg[26]' (FD) to 'inst/AXIM2Mat_U0/grp_Array2Mat_fu_148/tmp_17_reg_243_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AXIM2Mat_U0/grp_Array2Mat_fu_148/tmp_17_reg_243_reg[25]' (FD) to 'inst/AXIM2Mat_U0/grp_Array2Mat_fu_148/tmp_17_reg_243_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AXIM2Mat_U0/grp_Array2Mat_fu_148/tmp_17_reg_243_reg[24]' (FD) to 'inst/AXIM2Mat_U0/grp_Array2Mat_fu_148/tmp_17_reg_243_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AXIM2Mat_U0/grp_Array2Mat_fu_148/tmp_17_reg_243_reg[23]' (FD) to 'inst/AXIM2Mat_U0/grp_Array2Mat_fu_148/tmp_17_reg_243_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AXIM2Mat_U0/grp_Array2Mat_fu_148/tmp_17_reg_243_reg[22]' (FD) to 'inst/AXIM2Mat_U0/grp_Array2Mat_fu_148/tmp_17_reg_243_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AXIM2Mat_U0/grp_Array2Mat_fu_148/tmp_17_reg_243_reg[21]' (FD) to 'inst/AXIM2Mat_U0/grp_Array2Mat_fu_148/tmp_17_reg_243_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AXIM2Mat_U0/grp_Array2Mat_fu_148/tmp_17_reg_243_reg[20]' (FD) to 'inst/AXIM2Mat_U0/grp_Array2Mat_fu_148/tmp_17_reg_243_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AXIM2Mat_U0/grp_Array2Mat_fu_148/tmp_17_reg_243_reg[19]' (FD) to 'inst/AXIM2Mat_U0/grp_Array2Mat_fu_148/tmp_17_reg_243_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AXIM2Mat_U0/grp_Array2Mat_fu_148/tmp_17_reg_243_reg[18]' (FD) to 'inst/AXIM2Mat_U0/grp_Array2Mat_fu_148/tmp_17_reg_243_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AXIM2Mat_U0/grp_Array2Mat_fu_148/tmp_17_reg_243_reg[17]' (FD) to 'inst/AXIM2Mat_U0/grp_Array2Mat_fu_148/tmp_17_reg_243_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AXIM2Mat_U0/grp_Array2Mat_fu_148/tmp_17_reg_243_reg[16]' (FD) to 'inst/AXIM2Mat_U0/grp_Array2Mat_fu_148/tmp_17_reg_243_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AXIM2Mat_U0/grp_Array2Mat_fu_148/tmp_17_reg_243_reg[15]' (FD) to 'inst/AXIM2Mat_U0/grp_Array2Mat_fu_148/tmp_17_reg_243_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AXIM2Mat_U0/grp_Array2Mat_fu_148/tmp_17_reg_243_reg[14]' (FD) to 'inst/AXIM2Mat_U0/grp_Array2Mat_fu_148/tmp_17_reg_243_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AXIM2Mat_U0/grp_Array2Mat_fu_148/tmp_17_reg_243_reg[13]' (FD) to 'inst/AXIM2Mat_U0/grp_Array2Mat_fu_148/tmp_17_reg_243_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/AXIM2Mat_U0/grp_Array2Mat_fu_148/tmp_17_reg_243_reg[12]' (FD) to 'inst/AXIM2Mat_U0/grp_Array2Mat_fu_148/tmp_17_reg_243_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXIM2Mat_U0/\grp_Array2Mat_fu_148/tmp_17_reg_243_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/Filter2D_U0/tmp_9_cast_cast_i_reg_1291_reg[0]' (FDR) to 'inst/Filter2D_U0/tmp_135_cast_cast_i_reg_1276_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[62]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[61]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[60]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[59]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[58]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[57]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[56]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[55]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[54]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[53]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[52]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[51]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[50]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[49]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[48]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[47]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[45]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[44]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[43]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[42]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[41]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[40]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[39]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/conv_CRTL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[39] )
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[38]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[37]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[36]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[35]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[34]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_CRTL_BUS_m_axi_U/\bus_write/rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3886] merging instance 'inst/Filter2D_U0/tmp_8_reg_1266_reg[0]' (FDE) to 'inst/Filter2D_U0/p_src_rows_V_read_reg_1241_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Filter2D_U0/tmp_8_reg_1266_reg[1]' (FDE) to 'inst/Filter2D_U0/p_src_rows_V_read_reg_1241_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Filter2D_U0/\tmp_135_cast_cast_i_reg_1276_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/Filter2D_U0/tmp_135_cast_cast_i_reg_1276_reg[1]' (FDE) to 'inst/Filter2D_U0/tmp_reg_1281_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Filter2D_U0/tmp_reg_1281_reg[0]' (FDE) to 'inst/Filter2D_U0/tmp_135_2_cast_cast_s_reg_1286_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Filter2D_U0/\tmp_135_2_cast_cast_s_reg_1286_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/Filter2D_U0/p_src_rows_V_read_reg_1241_reg[0]' (FDE) to 'inst/Filter2D_U0/tmp_i_reg_1271_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Filter2D_U0/p_src_rows_V_read_reg_1241_reg[1]' (FDE) to 'inst/Filter2D_U0/tmp_5_reg_1249_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Filter2D_U0/p_src_rows_V_read_reg_1241_reg[2]' (FDE) to 'inst/Filter2D_U0/tmp_5_reg_1249_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Filter2D_U0/p_src_rows_V_read_reg_1241_reg[3]' (FDE) to 'inst/Filter2D_U0/tmp_5_reg_1249_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Filter2D_U0/p_src_rows_V_read_reg_1241_reg[4]' (FDE) to 'inst/Filter2D_U0/tmp_5_reg_1249_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Filter2D_U0/p_src_rows_V_read_reg_1241_reg[5]' (FDE) to 'inst/Filter2D_U0/tmp_5_reg_1249_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Filter2D_U0/p_src_rows_V_read_reg_1241_reg[6]' (FDE) to 'inst/Filter2D_U0/tmp_5_reg_1249_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Filter2D_U0/p_src_rows_V_read_reg_1241_reg[7]' (FDE) to 'inst/Filter2D_U0/tmp_5_reg_1249_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Filter2D_U0/p_src_rows_V_read_reg_1241_reg[8]' (FDE) to 'inst/Filter2D_U0/tmp_5_reg_1249_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Filter2D_U0/p_src_rows_V_read_reg_1241_reg[9]' (FDE) to 'inst/Filter2D_U0/tmp_5_reg_1249_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Filter2D_U0/p_src_rows_V_read_reg_1241_reg[10]' (FDE) to 'inst/Filter2D_U0/tmp_5_reg_1249_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Filter2D_U0/tmp_1_reg_1296_reg[0]' (FDE) to 'inst/Filter2D_U0/tmp_9_cast_cast_i_reg_1291_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Filter2D_U0/tmp_5_reg_1249_reg[0]' (FDE) to 'inst/Filter2D_U0/tmp_i_reg_1271_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Filter2D_U0/p_src_cols_V_read_reg_1255_reg[0]' (FDE) to 'inst/Filter2D_U0/widthloop_reg_1261_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Filter2D_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXIM2Mat_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_CRTL_BUS_m_axi_U/\bus_write/bus_wide_gen.pad_oh_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Block_proc9_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Block_proc9_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Mat2AXIM_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_CRTL_BUS_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]' (FDRE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]' (FDRE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_CRTL_BUS_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[0]' (FDRE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_CRTL_BUS_m_axi_U/\bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_CRTL_BUS_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[5]' (FDRE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]' (FDRE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_CRTL_BUS_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[0]' (FDRE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_CRTL_BUS_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[62]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[61]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[60]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[59]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[58]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[57]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[56]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[55]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[54]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[53]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[52]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[51]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[49]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[48]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[47]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[45]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_CRTL_BUS_m_axi_U/\bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p1_reg[62]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p1_reg[61]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p1_reg[60]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p1_reg[59]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p1_reg[58]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p1_reg[57]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p1_reg[56]' (FDE) to 'inst/conv_CRTL_BUS_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/conv_CRTL_BUS_m_axi_U/\bus_write/rs_wreq/data_p1_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_CRTL_BUS_m_axi_U/\bus_write/rs_wreq/data_p1_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_CRTL_BUS_m_axi_U/\bus_read/rs_rreq/data_p1_reg[63] )
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[63]) is unused and will be removed from module conv_CRTL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[39]) is unused and will be removed from module conv_CRTL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[63]) is unused and will be removed from module conv_CRTL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[39]) is unused and will be removed from module conv_CRTL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[1]) is unused and will be removed from module conv_CRTL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[0]) is unused and will be removed from module conv_CRTL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[7]) is unused and will be removed from module conv_CRTL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[4]) is unused and will be removed from module conv_CRTL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awaddr_buf_reg[1]) is unused and will be removed from module conv_CRTL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.pad_oh_reg_reg[0]) is unused and will be removed from module conv_CRTL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[1]) is unused and will be removed from module conv_CRTL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[0]) is unused and will be removed from module conv_CRTL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[63]) is unused and will be removed from module conv_CRTL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p1_reg[63]) is unused and will be removed from module conv_CRTL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[33]) is unused and will be removed from module conv_CRTL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/q_tmp_reg[32]) is unused and will be removed from module conv_CRTL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[33]) is unused and will be removed from module conv_CRTL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/buff_rdata/dout_buf_reg[32]) is unused and will be removed from module conv_CRTL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.resp_buf_reg[1]) is unused and will be removed from module conv_CRTL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.resp_buf_reg[0]) is unused and will be removed from module conv_CRTL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[9]) is unused and will be removed from module conv_CRTL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[8]) is unused and will be removed from module conv_CRTL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[9]) is unused and will be removed from module conv_CRTL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[8]) is unused and will be removed from module conv_CRTL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/could_multi_bursts.arlen_buf_reg[7]) is unused and will be removed from module conv_CRTL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/could_multi_bursts.arlen_buf_reg[4]) is unused and will be removed from module conv_CRTL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/could_multi_bursts.araddr_buf_reg[1]) is unused and will be removed from module conv_CRTL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (grp_Array2Mat_fu_148/ap_reg_ioackin_m_axi_fb_ARREADY_reg) is unused and will be removed from module AXIM2Mat.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module AXIM2Mat.
WARNING: [Synth 8-3332] Sequential element (tmp_9_cast_cast_i_reg_1291_reg[13]) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (tmp_9_cast_cast_i_reg_1291_reg[12]) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (tmp_9_cast_cast_i_reg_1291_reg[11]) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (tmp_135_cast_cast_i_reg_1276_reg[13]) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (tmp_135_cast_cast_i_reg_1276_reg[12]) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (tmp_135_cast_cast_i_reg_1276_reg[11]) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (tmp_135_cast_cast_i_reg_1276_reg[10]) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (tmp_135_cast_cast_i_reg_1276_reg[9]) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (tmp_135_cast_cast_i_reg_1276_reg[8]) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (tmp_135_cast_cast_i_reg_1276_reg[7]) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (tmp_135_cast_cast_i_reg_1276_reg[6]) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (tmp_135_cast_cast_i_reg_1276_reg[5]) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (tmp_135_cast_cast_i_reg_1276_reg[4]) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (tmp_135_cast_cast_i_reg_1276_reg[3]) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (tmp_135_cast_cast_i_reg_1276_reg[2]) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (tmp_135_2_cast_cast_s_reg_1286_reg[0]) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (tmp_135_cast_cast_i_reg_1276_reg[0]) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (grp_Mat2Array_fu_60/ap_reg_ioackin_m_axi_fb_AWREADY_reg) is unused and will be removed from module Mat2AXIM.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module Mat2AXIM.
WARNING: [Synth 8-3332] Sequential element (Block_proc9_U0/ap_done_reg_reg) is unused and will be removed from module conv.
WARNING: [Synth 8-3332] Sequential element (Block_proc9_U0/ap_CS_fsm_reg[0]) is unused and will be removed from module conv.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_CRTL_BUS_m_axi_U/\bus_read/fifo_rreq/q_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_CRTL_BUS_m_axi_U/\bus_write/fifo_wreq/q_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/src_cols_V_c_U/\U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/src_cols_V_c_U/\U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/src_rows_V_c_U/\U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/src_rows_V_c_U/\U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_CRTL_BUS_m_axi_U/\bus_read/bus_wide_gen.fifo_burst/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_CRTL_BUS_m_axi_U/\bus_write/bus_wide_gen.fifo_burst/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/src_cols_V_c_U/\U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/src_cols_V_c_U/\U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/src_rows_V_c_U/\U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/src_rows_V_c_U/\U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/src_cols_V_c25_U/\U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/src_cols_V_c25_U/\U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/src_rows_V_c24_U/\U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/src_rows_V_c24_U/\U_fifo_w12_d2_A_ram/SRL_SIG_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Filter2D_U0/\tmp_i_reg_1271_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AXIM2Mat_U0/\img_rows_V_read_reg_167_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXIM2Mat_U0/\img_rows_V_read_reg_167_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AXIM2Mat_U0/\grp_Array2Mat_fu_148/tmp_17_reg_243_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXIM2Mat_U0/\grp_Array2Mat_fu_148/tmp_17_reg_243_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Filter2D_U0/\tmp_1_reg_1296_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/src_cols_V_c25_U/\U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/src_cols_V_c25_U/\U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Filter2D_U0/\widthloop_reg_1261_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/src_rows_V_c24_U/\U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/src_rows_V_c24_U/\U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/conv_CRTL_BUS_m_axi_U/\bus_read/rs_rreq/data_p2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_CRTL_BUS_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Filter2D_U0/\tmp_i_reg_1271_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Filter2D_U0/\tmp_i_reg_1271_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/conv_CRTL_BUS_m_axi_U/\bus_read/rs_rreq/data_p1_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_CRTL_BUS_m_axi_U/\bus_read/rs_rreq/data_p1_reg[32] )
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[5]) is unused and will be removed from module conv_CRTL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[63]) is unused and will be removed from module conv_CRTL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.fifo_burst/q_reg[5]) is unused and will be removed from module conv_CRTL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[39]) is unused and will be removed from module conv_CRTL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[32]) is unused and will be removed from module conv_CRTL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p1_reg[39]) is unused and will be removed from module conv_CRTL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p1_reg[32]) is unused and will be removed from module conv_CRTL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/q_reg[63]) is unused and will be removed from module conv_CRTL_BUS_m_axi.
WARNING: [Synth 8-3332] Sequential element (img_rows_V_read_reg_167_reg[10]) is unused and will be removed from module AXIM2Mat.
WARNING: [Synth 8-3332] Sequential element (img_rows_V_read_reg_167_reg[11]) is unused and will be removed from module AXIM2Mat.
WARNING: [Synth 8-3332] Sequential element (tmp_i_reg_1271_reg[0]) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (tmp_i_reg_1271_reg[5]) is unused and will be removed from module Filter2D.
WARNING: [Synth 8-3332] Sequential element (U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][3]) is unused and will be removed from module fifo_w12_d2_A__1.
WARNING: [Synth 8-3332] Sequential element (U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0]) is unused and will be removed from module fifo_w12_d2_A__1.
WARNING: [Synth 8-3332] Sequential element (U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][7]) is unused and will be removed from module fifo_w12_d2_A__2.
WARNING: [Synth 8-3332] Sequential element (U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][0]) is unused and will be removed from module fifo_w12_d2_A__2.
WARNING: [Synth 8-3332] Sequential element (U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][2]) is unused and will be removed from module fifo_w12_d2_A__3.
WARNING: [Synth 8-3332] Sequential element (U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][4]) is unused and will be removed from module fifo_w12_d2_A__3.
WARNING: [Synth 8-3332] Sequential element (U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][8]) is unused and will be removed from module fifo_w12_d2_A.
WARNING: [Synth 8-3332] Sequential element (U_fifo_w12_d2_A_ram/SRL_SIG_reg[1][2]) is unused and will be removed from module fifo_w12_d2_A.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/conv_CRTL_BUS_m_axi_U/\bus_read/fifo_rreq/q_reg[35] )
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/q_reg[35]) is unused and will be removed from module conv_CRTL_BUS_m_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 2309.715 ; gain = 1044.246 ; free physical = 14911 ; free virtual = 20017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                 | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|conv_CRTL_BUS_m_axi_buffer:                 | mem_reg    | 256 x 9(READ_FIRST)    | W |   | 256 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|conv_CRTL_BUS_m_axi_buffer__parameterized0: | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|Filter2D_k_buf_0_bkb_ram:                   | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|Filter2D_k_buf_0_bkb_ram:                   | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|Filter2D_k_buf_0_bkb_ram:                   | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
+--------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/conv_CRTL_BUS_m_axi_U/i_2/bus_write/buff_wdata/mem_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/conv_CRTL_BUS_m_axi_U/i_70/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Filter2D_U0/i_0/k_buf_0_val_3_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Filter2D_U0/i_1/k_buf_0_val_4_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Filter2D_U0/i_2/k_buf_0_val_5_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:01:24 . Memory (MB): peak = 2526.551 ; gain = 1261.082 ; free physical = 11934 ; free virtual = 17064
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:01:25 . Memory (MB): peak = 2578.590 ; gain = 1313.121 ; free physical = 11880 ; free virtual = 17007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                 | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|conv_CRTL_BUS_m_axi_buffer:                 | mem_reg    | 256 x 9(READ_FIRST)    | W |   | 256 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|conv_CRTL_BUS_m_axi_buffer__parameterized0: | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|Filter2D_k_buf_0_bkb_ram:                   | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|Filter2D_k_buf_0_bkb_ram:                   | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|Filter2D_k_buf_0_bkb_ram:                   | ram_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
+--------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/conv_CRTL_BUS_m_axi_U/bus_write/buff_wdata/mem_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/conv_CRTL_BUS_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Filter2D_U0/k_buf_0_val_3_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Filter2D_U0/k_buf_0_val_4_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Filter2D_U0/k_buf_0_val_5_U/Filter2D_k_buf_0_bkb_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:01:26 . Memory (MB): peak = 2586.598 ; gain = 1321.129 ; free physical = 11843 ; free virtual = 16971
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:01:27 . Memory (MB): peak = 2586.598 ; gain = 1321.129 ; free physical = 11829 ; free virtual = 16956
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:01:27 . Memory (MB): peak = 2586.598 ; gain = 1321.129 ; free physical = 11828 ; free virtual = 16956
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:01:27 . Memory (MB): peak = 2586.598 ; gain = 1321.129 ; free physical = 11866 ; free virtual = 16993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:01:27 . Memory (MB): peak = 2586.598 ; gain = 1321.129 ; free physical = 11865 ; free virtual = 16992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:01:27 . Memory (MB): peak = 2586.598 ; gain = 1321.129 ; free physical = 11849 ; free virtual = 16976
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:01:27 . Memory (MB): peak = 2586.598 ; gain = 1321.129 ; free physical = 11865 ; free virtual = 16993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|conv        | Mat2AXIM_U0/grp_Mat2Array_fu_60/ap_CS_fsm_reg[7] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]     | 12     | 12         | 12     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]     | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14]    | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]     | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | SRL_SIG_reg[3] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__5     | SRL_SIG_reg[3] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__6     | SRL_SIG_reg[2] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY8     |    60|
|2     |LUT1       |    78|
|3     |LUT2       |   286|
|4     |LUT3       |   374|
|5     |LUT4       |   288|
|6     |LUT5       |   173|
|7     |LUT6       |   396|
|8     |RAMB18E2   |     1|
|9     |RAMB18E2_1 |     1|
|10    |RAMB18E2_2 |     3|
|11    |SRL16E     |   123|
|12    |FDRE       |  1659|
|13    |FDSE       |    34|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------+----------------------------------------------+------+
|      |Instance                           |Module                                        |Cells |
+------+-----------------------------------+----------------------------------------------+------+
|1     |top                                |                                              |  3476|
|2     |  inst                             |conv                                          |  3476|
|3     |    AXIM2Mat_U0                    |AXIM2Mat                                      |   268|
|4     |      grp_Array2Mat_fu_148         |Array2Mat                                     |   230|
|5     |    Block_proc9_U0                 |Block_proc9                                   |     3|
|6     |    Filter2D_U0                    |Filter2D                                      |   478|
|7     |      k_buf_0_val_3_U              |Filter2D_k_buf_0_bkb                          |    53|
|8     |        Filter2D_k_buf_0_bkb_ram_U |Filter2D_k_buf_0_bkb_ram_12                   |    53|
|9     |      k_buf_0_val_4_U              |Filter2D_k_buf_0_bkb_9                        |    55|
|10    |        Filter2D_k_buf_0_bkb_ram_U |Filter2D_k_buf_0_bkb_ram_11                   |    55|
|11    |      k_buf_0_val_5_U              |Filter2D_k_buf_0_bkb_10                       |    47|
|12    |        Filter2D_k_buf_0_bkb_ram_U |Filter2D_k_buf_0_bkb_ram                      |    47|
|13    |    Mat2AXIM_U0                    |Mat2AXIM                                      |   275|
|14    |      grp_Mat2Array_fu_60          |Mat2Array                                     |   238|
|15    |    conv_AXILiteS_s_axi_U          |conv_AXILiteS_s_axi                           |   215|
|16    |    conv_CRTL_BUS_m_axi_U          |conv_CRTL_BUS_m_axi                           |  1915|
|17    |      bus_read                     |conv_CRTL_BUS_m_axi_read                      |  1009|
|18    |        buff_rdata                 |conv_CRTL_BUS_m_axi_buffer__parameterized0    |   195|
|19    |        \bus_wide_gen.fifo_burst   |conv_CRTL_BUS_m_axi_fifo_5                    |   118|
|20    |        fifo_rctl                  |conv_CRTL_BUS_m_axi_fifo__parameterized1_6    |    18|
|21    |        fifo_rreq                  |conv_CRTL_BUS_m_axi_fifo__parameterized0_7    |   124|
|22    |        rs_rdata                   |conv_CRTL_BUS_m_axi_reg_slice__parameterized0 |    37|
|23    |        rs_rreq                    |conv_CRTL_BUS_m_axi_reg_slice_8               |   106|
|24    |      bus_write                    |conv_CRTL_BUS_m_axi_write                     |   888|
|25    |        buff_wdata                 |conv_CRTL_BUS_m_axi_buffer                    |   101|
|26    |        \bus_wide_gen.fifo_burst   |conv_CRTL_BUS_m_axi_fifo                      |    78|
|27    |        fifo_resp                  |conv_CRTL_BUS_m_axi_fifo__parameterized1      |    69|
|28    |        fifo_resp_to_user          |conv_CRTL_BUS_m_axi_fifo__parameterized2      |    14|
|29    |        fifo_wreq                  |conv_CRTL_BUS_m_axi_fifo__parameterized0      |   100|
|30    |        rs_wreq                    |conv_CRTL_BUS_m_axi_reg_slice                 |   106|
|31    |      wreq_throttl                 |conv_CRTL_BUS_m_axi_throttl                   |    18|
|32    |    dst_data_stream_0_V_U          |fifo_w8_d2_A                                  |    32|
|33    |      U_fifo_w8_d2_A_ram           |fifo_w8_d2_A_shiftReg_4                       |    24|
|34    |    image_in_c_U                   |fifo_w32_d2_A                                 |   114|
|35    |      U_fifo_w32_d2_A_ram          |fifo_w32_d2_A_shiftReg                        |    97|
|36    |    image_out_c_U                  |fifo_w32_d4_A                                 |    46|
|37    |      U_fifo_w32_d4_A_ram          |fifo_w32_d4_A_shiftReg                        |    34|
|38    |    src_cols_V_c25_U               |fifo_w12_d2_A                                 |    12|
|39    |    src_cols_V_c_U                 |fifo_w12_d2_A_0                               |    14|
|40    |    src_data_stream_0_V_U          |fifo_w8_d2_A_1                                |    49|
|41    |      U_fifo_w8_d2_A_ram           |fifo_w8_d2_A_shiftReg                         |    40|
|42    |    src_rows_V_c24_U               |fifo_w12_d2_A_2                               |    11|
|43    |    src_rows_V_c_U                 |fifo_w12_d2_A_3                               |    11|
|44    |    start_for_Filter2fYi_U         |start_for_Filter2fYi                          |    12|
|45    |    start_for_Mat2AXIeOg_U         |start_for_Mat2AXIeOg                          |    18|
+------+-----------------------------------+----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:01:27 . Memory (MB): peak = 2586.598 ; gain = 1321.129 ; free physical = 11865 ; free virtual = 16992
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 145 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:01:05 . Memory (MB): peak = 2586.598 ; gain = 414.379 ; free physical = 11903 ; free virtual = 17030
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:01:27 . Memory (MB): peak = 2586.605 ; gain = 1321.129 ; free physical = 11902 ; free virtual = 17029
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
303 Infos, 193 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:01:29 . Memory (MB): peak = 2618.613 ; gain = 1364.727 ; free physical = 12925 ; free virtual = 18055
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.runs/design_1_conv_0_0_synth_1/design_1_conv_0_0.dcp' has been generated.
