Info, Log file moved to new working directory
-- Reading file /home/ayman/mgc/LeonardoSpectrum/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/FullAdder.vhd into library work
-- Reading file /home/ayman/mgc/LeonardoSpectrum/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Loading entity FullAdder into library work
-- Loading architecture FullAdderArch of FullAdder into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/NBitAdder.vhd into library work
-- Loading entity NBitAdder into library work
-- Loading architecture NBitAdderArch of NBitAdder into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/Adder4Values.vhd into library work
-- Loading entity Adder4Values into library work
-- Loading architecture Adder4ValuesArch of Adder4Values into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/Types.vhd into library work
-- Loading package Types into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/Adder8Values.vhd into library work
-- Loading entity Adder8Values into library work
-- Loading architecture Adder8ValuesArch of Adder8Values into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/Mux2.vhd into library work
-- Loading entity Mux2 into library work
-- Loading architecture Mux2Arch of Mux2 into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/CNNAdders.vhd into library work
-- Loading entity CNNAdders into library work
-- Loading architecture CNNAddersArch of CNNAdders into library work
-- Compiling root entity CNNAdders(CNNAddersArch)
-- Compiling entity Adder8Values_16(Adder8ValuesArch)
-- Compiling entity Adder4Values_16(Adder4ValuesArch)
-- Compiling entity NBitAdder_16(NBitAdderArch)
-- Compiling entity FullAdder(FullAdderArch)
-- Compiling entity Mux2_16(Mux2Arch)
-- Boundary optimization.
-- Boundary optimization.
-- Start pre-optimization for design .work.FullAdder.FullAdderArch_unfold_1720
-- Start pre-optimization for design .work.FullAdder.FullAdderArch
-- Start pre-optimization for design .work.FullAdder.FullAdderArch_unfold_2287
-- Start pre-optimization for design .work.NBitAdder_16.NBitAdderArch_unfold_2263
-- Start pre-optimization for design .work.Adder4Values_16.Adder4ValuesArch
-- Start pre-optimization for design .work.Adder8Values_16.Adder8ValuesArch
-- Start pre-optimization for design .work.Mux2_16.Mux2Arch
-- Start pre-optimization for design .work.CNNAdders.CNNAddersArch
-- Start pre-optimization for design .work.FullAdder.FullAdderArch_unfold_1720
-- Start pre-optimization for design .work.FullAdder.FullAdderArch
-- Start pre-optimization for design .work.FullAdder.FullAdderArch_unfold_2287
-- Start pre-optimization for design .work.NBitAdder_16.NBitAdderArch_unfold_2263
-- Start pre-optimization for design .work.Adder4Values_16.Adder4ValuesArch
-- Start pre-optimization for design .work.Adder8Values_16.Adder8ValuesArch
-- Start pre-optimization for design .work.Mux2_16.Mux2Arch
-- Start pre-optimization for design .work.CNNAdders.CNNAddersArch
Info, Instances dissolved by autodissolve in View .work.NBitAdder_16.NBitAdderArch_unfold_2263
"/media/sf_CNN_Accelerator/Utils/NBitAdder.vhd", line 29: f0 (FullAdder)
"/media/sf_CNN_Accelerator/Utils/NBitAdder.vhd", line 35: loop1_1_fx (FullAdder)
"/media/sf_CNN_Accelerator/Utils/NBitAdder.vhd", line 35: loop1_2_fx (FullAdder)
"/media/sf_CNN_Accelerator/Utils/NBitAdder.vhd", line 35: loop1_3_fx (FullAdder)
"/media/sf_CNN_Accelerator/Utils/NBitAdder.vhd", line 35: loop1_4_fx (FullAdder)
"/media/sf_CNN_Accelerator/Utils/NBitAdder.vhd", line 35: loop1_5_fx (FullAdder)
"/media/sf_CNN_Accelerator/Utils/NBitAdder.vhd", line 35: loop1_6_fx (FullAdder)
"/media/sf_CNN_Accelerator/Utils/NBitAdder.vhd", line 35: loop1_7_fx (FullAdder)
"/media/sf_CNN_Accelerator/Utils/NBitAdder.vhd", line 35: loop1_8_fx (FullAdder)
"/media/sf_CNN_Accelerator/Utils/NBitAdder.vhd", line 35: loop1_9_fx (FullAdder)
"/media/sf_CNN_Accelerator/Utils/NBitAdder.vhd", line 35: loop1_10_fx (FullAdder)
"/media/sf_CNN_Accelerator/Utils/NBitAdder.vhd", line 35: loop1_11_fx (FullAdder)
"/media/sf_CNN_Accelerator/Utils/NBitAdder.vhd", line 35: loop1_12_fx (FullAdder)
"/media/sf_CNN_Accelerator/Utils/NBitAdder.vhd", line 35: loop1_13_fx (FullAdder)
"/media/sf_CNN_Accelerator/Utils/NBitAdder.vhd", line 35: loop1_14_fx (FullAdder)
"/media/sf_CNN_Accelerator/Utils/NBitAdder.vhd", line 35: loop1_15_fx (FullAdder)
Info, Instances dissolved by autodissolve in View .work.Adder8Values_16.Adder8ValuesArch
"/media/sf_CNN_Accelerator/CNN/Adder8Values.vhd", line 29: sum1Map (Adder4Values_16)
"/media/sf_CNN_Accelerator/CNN/Adder8Values.vhd", line 30: sum2Map (Adder4Values_16)
Info, Instances dissolved by autodissolve in View .work.CNNAdders.CNNAddersArch
"/media/sf_CNN_Accelerator/CNN/CNNAdders.vhd", line 33: sum1Map (Adder8Values_16)
"/media/sf_CNN_Accelerator/CNN/CNNAdders.vhd", line 34: sum2Map (Adder8Values_16)
"/media/sf_CNN_Accelerator/CNN/CNNAdders.vhd", line 35: sum3Map (Adder8Values_16)
"/media/sf_CNN_Accelerator/CNN/CNNAdders.vhd", line 41: finalSumMap (Mux2_16)
->set wire_table "" 
Info: setting wire_table to 
NO wire table is found
-- Optimizing netlist .work.NBitAdder_16.NBitAdderArch_unfold_2263
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.CNNAdders.CNNAddersArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
Re-checking DRC after adjustments
-- Final Design Rule Check..
-- Start timing optimization for design .work.NBitAdder_16.NBitAdderArch_unfold_2263
Starting Timing Characterization...
Starting Timing Analysis...
NO wire table is found
Timing analysis done, time = 0 CPU secs.
Timing characterization done, time = 0 CPU secs.
NO wire table is found
Info: setting novendor_constraint_file to FALSE
AutoWrite args are : -format Verilog CNNAdders.v
-- Writing file CNNAdders.v
Info: setting novendor_constraint_file to FALSE
AutoWrite args are : -format SDF CNNAdders.sdf
-- Writing file CNNAdders.sdf
NO wire table is found
Info, Command 'auto_write' finished successfully
