
lab6_starter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000026f0  00400000  00400000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000043c  20000000  004026f0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000064  20000440  00402b30  0002043c  2**3
                  ALLOC
  3 .stack        00000404  200004a4  00402b94  0002043c  2**0
                  ALLOC
  4 .heap         00000200  200008a8  00402f98  0002043c  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  0002043c  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020465  2**0
                  CONTENTS, READONLY
  7 .debug_info   00004fab  00000000  00000000  000204be  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000006ed  00000000  00000000  00025469  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00001bf7  00000000  00000000  00025b56  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000230  00000000  00000000  0002774d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000228  00000000  00000000  0002797d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0000c6de  00000000  00000000  00027ba5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00001115  00000000  00000000  00034283  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0003d066  00000000  00000000  00035398  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00000c48  00000000  00000000  00072400  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	a8 08 00 20 3d 01 40 00 39 01 40 00 39 01 40 00     ... =.@.9.@.9.@.
  400010:	39 01 40 00 39 01 40 00 39 01 40 00 00 00 00 00     9.@.9.@.9.@.....
	...
  40002c:	39 01 40 00 39 01 40 00 00 00 00 00 39 01 40 00     9.@.9.@.....9.@.
  40003c:	39 01 40 00 39 01 40 00 39 01 40 00 39 01 40 00     9.@.9.@.9.@.9.@.
  40004c:	39 01 40 00 39 01 40 00 39 01 40 00 39 01 40 00     9.@.9.@.9.@.9.@.
  40005c:	00 00 00 00 39 01 40 00 39 01 40 00 00 00 00 00     ....9.@.9.@.....
  40006c:	39 01 40 00 39 01 40 00 00 00 00 00 39 01 40 00     9.@.9.@.....9.@.
  40007c:	39 01 40 00 00 00 00 00 00 00 00 00 39 01 40 00     9.@.........9.@.
  40008c:	39 01 40 00 39 01 40 00 39 01 40 00 39 01 40 00     9.@.9.@.9.@.9.@.
  40009c:	39 01 40 00 39 01 40 00 39 01 40 00 00 00 00 00     9.@.9.@.9.@.....
	...
  4000b4:	39 01 40 00 39 01 40 00 39 01 40 00 39 01 40 00     9.@.9.@.9.@.9.@.
  4000c4:	39 01 40 00 39 01 40 00                             9.@.9.@.

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	20000440 	.word	0x20000440
  4000e8:	00000000 	.word	0x00000000
  4000ec:	004026f0 	.word	0x004026f0

004000f0 <frame_dummy>:
  4000f0:	4b0c      	ldr	r3, [pc, #48]	; (400124 <frame_dummy+0x34>)
  4000f2:	b143      	cbz	r3, 400106 <frame_dummy+0x16>
  4000f4:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x38>)
  4000f6:	b510      	push	{r4, lr}
  4000f8:	490c      	ldr	r1, [pc, #48]	; (40012c <frame_dummy+0x3c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	480c      	ldr	r0, [pc, #48]	; (400130 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b923      	cbnz	r3, 40010e <frame_dummy+0x1e>
  400104:	bd10      	pop	{r4, pc}
  400106:	480a      	ldr	r0, [pc, #40]	; (400130 <frame_dummy+0x40>)
  400108:	6803      	ldr	r3, [r0, #0]
  40010a:	b933      	cbnz	r3, 40011a <frame_dummy+0x2a>
  40010c:	4770      	bx	lr
  40010e:	4b09      	ldr	r3, [pc, #36]	; (400134 <frame_dummy+0x44>)
  400110:	2b00      	cmp	r3, #0
  400112:	d0f7      	beq.n	400104 <frame_dummy+0x14>
  400114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400118:	4718      	bx	r3
  40011a:	4b06      	ldr	r3, [pc, #24]	; (400134 <frame_dummy+0x44>)
  40011c:	2b00      	cmp	r3, #0
  40011e:	d0f5      	beq.n	40010c <frame_dummy+0x1c>
  400120:	4718      	bx	r3
  400122:	bf00      	nop
  400124:	00000000 	.word	0x00000000
  400128:	004026f0 	.word	0x004026f0
  40012c:	20000444 	.word	0x20000444
  400130:	004026f0 	.word	0x004026f0
  400134:	00000000 	.word	0x00000000

00400138 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400138:	e7fe      	b.n	400138 <Dummy_Handler>
	...

0040013c <Reset_Handler>:
{
  40013c:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
  40013e:	4b18      	ldr	r3, [pc, #96]	; (4001a0 <Reset_Handler+0x64>)
  400140:	4a18      	ldr	r2, [pc, #96]	; (4001a4 <Reset_Handler+0x68>)
  400142:	429a      	cmp	r2, r3
  400144:	d010      	beq.n	400168 <Reset_Handler+0x2c>
                for (; pDest < &_erelocate;) {
  400146:	4b18      	ldr	r3, [pc, #96]	; (4001a8 <Reset_Handler+0x6c>)
  400148:	4a15      	ldr	r2, [pc, #84]	; (4001a0 <Reset_Handler+0x64>)
  40014a:	429a      	cmp	r2, r3
  40014c:	d20c      	bcs.n	400168 <Reset_Handler+0x2c>
  40014e:	3b01      	subs	r3, #1
  400150:	1a9b      	subs	r3, r3, r2
  400152:	f023 0303 	bic.w	r3, r3, #3
  400156:	3304      	adds	r3, #4
  400158:	4413      	add	r3, r2
  40015a:	4912      	ldr	r1, [pc, #72]	; (4001a4 <Reset_Handler+0x68>)
                        *pDest++ = *pSrc++;
  40015c:	f851 0b04 	ldr.w	r0, [r1], #4
  400160:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  400164:	429a      	cmp	r2, r3
  400166:	d1f9      	bne.n	40015c <Reset_Handler+0x20>
        for (pDest = &_szero; pDest < &_ezero;) {
  400168:	4b10      	ldr	r3, [pc, #64]	; (4001ac <Reset_Handler+0x70>)
  40016a:	4a11      	ldr	r2, [pc, #68]	; (4001b0 <Reset_Handler+0x74>)
  40016c:	429a      	cmp	r2, r3
  40016e:	d20a      	bcs.n	400186 <Reset_Handler+0x4a>
  400170:	3b01      	subs	r3, #1
  400172:	1a9b      	subs	r3, r3, r2
  400174:	f023 0303 	bic.w	r3, r3, #3
  400178:	3304      	adds	r3, #4
  40017a:	4413      	add	r3, r2
                *pDest++ = 0;
  40017c:	2100      	movs	r1, #0
  40017e:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  400182:	4293      	cmp	r3, r2
  400184:	d1fb      	bne.n	40017e <Reset_Handler+0x42>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400186:	4b0b      	ldr	r3, [pc, #44]	; (4001b4 <Reset_Handler+0x78>)
  400188:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
  40018c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400190:	4a09      	ldr	r2, [pc, #36]	; (4001b8 <Reset_Handler+0x7c>)
  400192:	6093      	str	r3, [r2, #8]
        __libc_init_array();
  400194:	4b09      	ldr	r3, [pc, #36]	; (4001bc <Reset_Handler+0x80>)
  400196:	4798      	blx	r3
        main();
  400198:	4b09      	ldr	r3, [pc, #36]	; (4001c0 <Reset_Handler+0x84>)
  40019a:	4798      	blx	r3
  40019c:	e7fe      	b.n	40019c <Reset_Handler+0x60>
  40019e:	bf00      	nop
  4001a0:	20000000 	.word	0x20000000
  4001a4:	004026f0 	.word	0x004026f0
  4001a8:	2000043c 	.word	0x2000043c
  4001ac:	200004a4 	.word	0x200004a4
  4001b0:	20000440 	.word	0x20000440
  4001b4:	00400000 	.word	0x00400000
  4001b8:	e000ed00 	.word	0xe000ed00
  4001bc:	00401bbd 	.word	0x00401bbd
  4001c0:	00400af1 	.word	0x00400af1

004001c4 <pioInit>:
////////////////////////////////////////////////////////////////////////////////////////////////////

/* Routes Master Clock to the desired peripheral, thereby enabling it.
 *    -- periphID: a PMC peripheral ID to enable, e.g. PMC_ID_PIOA */
void pmcEnablePeriph(int periphID) {
    PMC->PMC_PCER0 = 1 << periphID;
  4001c4:	4b03      	ldr	r3, [pc, #12]	; (4001d4 <pioInit+0x10>)
  4001c6:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4001ca:	611a      	str	r2, [r3, #16]
  4001cc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  4001d0:	611a      	str	r2, [r3, #16]
  4001d2:	4770      	bx	lr
  4001d4:	400e0400 	.word	0x400e0400

004001d8 <pioPinMode>:
 *    -- pin: a PIO pin ID, e.g. PIO_PA3
 *    -- function: a PIO function ID, e.g. PIO_PERIPH_C. I/O functions (PIO_INPUT, PIO_OUTPUT)
 *       and peripherals (PIO_PERIPH_A - PIO_PERIPH_D) are mutually exclusive.
 * Note: Upon reset, pins are configured as input I/O lines (as opposed to peripheral functions),
 * and the peripheral defaults to PIO_PERIPH_A. */
void pioPinMode(int pin, int function) {
  4001d8:	b410      	push	{r4}
    return pin >> 5;
  4001da:	1144      	asrs	r4, r0, #5
    return port ? PIOB : PIOA;
  4001dc:	4a2e      	ldr	r2, [pc, #184]	; (400298 <pioPinMode+0xc0>)
  4001de:	4b2f      	ldr	r3, [pc, #188]	; (40029c <pioPinMode+0xc4>)
  4001e0:	2c00      	cmp	r4, #0
  4001e2:	bf08      	it	eq
  4001e4:	4613      	moveq	r3, r2
    Pio* port = pioPinToBase(pin);
    int offset = pin % 32;
  4001e6:	4242      	negs	r2, r0
  4001e8:	f000 001f 	and.w	r0, r0, #31
  4001ec:	f002 021f 	and.w	r2, r2, #31
  4001f0:	bf58      	it	pl
  4001f2:	4250      	negpl	r0, r2

    switch (function) {
  4001f4:	2905      	cmp	r1, #5
  4001f6:	d815      	bhi.n	400224 <pioPinMode+0x4c>
  4001f8:	e8df f001 	tbb	[pc, r1]
  4001fc:	24160b03 	.word	0x24160b03
  400200:	4032      	.short	0x4032
        case PIO_INPUT:
            port->PIO_PER     |=  (1 << offset); // Sets a pin to be PIO-controlled
  400202:	6819      	ldr	r1, [r3, #0]
  400204:	2201      	movs	r2, #1
  400206:	4082      	lsls	r2, r0
  400208:	4311      	orrs	r1, r2
  40020a:	6019      	str	r1, [r3, #0]
            port->PIO_ODR     |=  (1 << offset); // Configures an I/O line as an input
  40020c:	6959      	ldr	r1, [r3, #20]
  40020e:	430a      	orrs	r2, r1
  400210:	615a      	str	r2, [r3, #20]
        case PIO_OUTPUT:
            port->PIO_PER     |=  (1 << offset); // Sets a pin to be PIO-controlled
  400212:	6819      	ldr	r1, [r3, #0]
  400214:	2201      	movs	r2, #1
  400216:	fa02 f000 	lsl.w	r0, r2, r0
  40021a:	4301      	orrs	r1, r0
  40021c:	6019      	str	r1, [r3, #0]
            port->PIO_OER     |=  (1 << offset); // Configures an I/O line as an output
  40021e:	691a      	ldr	r2, [r3, #16]
  400220:	4310      	orrs	r0, r2
  400222:	6118      	str	r0, [r3, #16]
            port->PIO_PDR     |=  (1 << offset); // Sets a pin to be peripheral-controlled
            port->PIO_ABCDSR1 |=  (1 << offset); // Sets the peripheral which controls a pin
            port->PIO_ABCDSR2 |=  (1 << offset); // Sets the peripheral which controls a pin
            break;
    }
}
  400224:	bc10      	pop	{r4}
  400226:	4770      	bx	lr
            port->PIO_PDR     |=  (1 << offset); // Sets a pin to be peripheral-controlled
  400228:	6859      	ldr	r1, [r3, #4]
  40022a:	2201      	movs	r2, #1
  40022c:	fa02 f000 	lsl.w	r0, r2, r0
  400230:	4301      	orrs	r1, r0
  400232:	6059      	str	r1, [r3, #4]
            port->PIO_ABCDSR1 &= ~(1 << offset); // Sets the peripheral which controls a pin
  400234:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400236:	43c0      	mvns	r0, r0
  400238:	4002      	ands	r2, r0
  40023a:	671a      	str	r2, [r3, #112]	; 0x70
            port->PIO_ABCDSR2 &= ~(1 << offset); // Sets the peripheral which controls a pin
  40023c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40023e:	4010      	ands	r0, r2
  400240:	6758      	str	r0, [r3, #116]	; 0x74
            break;
  400242:	e7ef      	b.n	400224 <pioPinMode+0x4c>
            port->PIO_PDR     |=  (1 << offset); // Sets a pin to be peripheral-controlled
  400244:	6859      	ldr	r1, [r3, #4]
  400246:	2201      	movs	r2, #1
  400248:	fa02 f000 	lsl.w	r0, r2, r0
  40024c:	4301      	orrs	r1, r0
  40024e:	6059      	str	r1, [r3, #4]
            port->PIO_ABCDSR1 |=  (1 << offset); // Sets the peripheral which controls a pin
  400250:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400252:	4302      	orrs	r2, r0
  400254:	671a      	str	r2, [r3, #112]	; 0x70
            port->PIO_ABCDSR2 &= ~(1 << offset); // Sets the peripheral which controls a pin
  400256:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400258:	ea22 0000 	bic.w	r0, r2, r0
  40025c:	6758      	str	r0, [r3, #116]	; 0x74
            break;
  40025e:	e7e1      	b.n	400224 <pioPinMode+0x4c>
            port->PIO_PDR     |=  (1 << offset); // Sets a pin to be peripheral-controlled
  400260:	6859      	ldr	r1, [r3, #4]
  400262:	2201      	movs	r2, #1
  400264:	fa02 f000 	lsl.w	r0, r2, r0
  400268:	4301      	orrs	r1, r0
  40026a:	6059      	str	r1, [r3, #4]
            port->PIO_ABCDSR1 &= ~(1 << offset); // Sets the peripheral which controls a pin
  40026c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40026e:	ea22 0200 	bic.w	r2, r2, r0
  400272:	671a      	str	r2, [r3, #112]	; 0x70
            port->PIO_ABCDSR2 |=  (1 << offset); // Sets the peripheral which controls a pin
  400274:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400276:	4310      	orrs	r0, r2
  400278:	6758      	str	r0, [r3, #116]	; 0x74
            break;
  40027a:	e7d3      	b.n	400224 <pioPinMode+0x4c>
            port->PIO_PDR     |=  (1 << offset); // Sets a pin to be peripheral-controlled
  40027c:	6859      	ldr	r1, [r3, #4]
  40027e:	2201      	movs	r2, #1
  400280:	fa02 f000 	lsl.w	r0, r2, r0
  400284:	4301      	orrs	r1, r0
  400286:	6059      	str	r1, [r3, #4]
            port->PIO_ABCDSR1 |=  (1 << offset); // Sets the peripheral which controls a pin
  400288:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40028a:	4302      	orrs	r2, r0
  40028c:	671a      	str	r2, [r3, #112]	; 0x70
            port->PIO_ABCDSR2 |=  (1 << offset); // Sets the peripheral which controls a pin
  40028e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400290:	4310      	orrs	r0, r2
  400292:	6758      	str	r0, [r3, #116]	; 0x74
}
  400294:	e7c6      	b.n	400224 <pioPinMode+0x4c>
  400296:	bf00      	nop
  400298:	400e0e00 	.word	0x400e0e00
  40029c:	400e1000 	.word	0x400e1000

004002a0 <pioDigitalWrite>:
}

/* Writes a digital voltage to a pin configured as an output I/O line.
 *    -- pin: a PIO pin ID, e.g. PIO_PA3
 *    -- val: a PIO value ID, either PIO_HIGH or PIO_LOW */
void pioDigitalWrite(int pin, int val) {
  4002a0:	b410      	push	{r4}
    return pin >> 5;
  4002a2:	1144      	asrs	r4, r0, #5
    return port ? PIOB : PIOA;
  4002a4:	4a0d      	ldr	r2, [pc, #52]	; (4002dc <pioDigitalWrite+0x3c>)
  4002a6:	4b0e      	ldr	r3, [pc, #56]	; (4002e0 <pioDigitalWrite+0x40>)
  4002a8:	2c00      	cmp	r4, #0
  4002aa:	bf08      	it	eq
  4002ac:	4613      	moveq	r3, r2
    Pio* port = pioPinToBase(pin);
    int offset = pin % 32;
  4002ae:	4242      	negs	r2, r0
  4002b0:	f000 001f 	and.w	r0, r0, #31
  4002b4:	f002 021f 	and.w	r2, r2, #31
  4002b8:	bf58      	it	pl
  4002ba:	4250      	negpl	r0, r2
    if (val) port->PIO_SODR |= (1 << offset);
  4002bc:	b939      	cbnz	r1, 4002ce <pioDigitalWrite+0x2e>
    else     port->PIO_CODR |= (1 << offset);
  4002be:	6b59      	ldr	r1, [r3, #52]	; 0x34
  4002c0:	2201      	movs	r2, #1
  4002c2:	fa02 f000 	lsl.w	r0, r2, r0
  4002c6:	4308      	orrs	r0, r1
  4002c8:	6358      	str	r0, [r3, #52]	; 0x34
}
  4002ca:	bc10      	pop	{r4}
  4002cc:	4770      	bx	lr
    if (val) port->PIO_SODR |= (1 << offset);
  4002ce:	6b19      	ldr	r1, [r3, #48]	; 0x30
  4002d0:	2201      	movs	r2, #1
  4002d2:	fa02 f000 	lsl.w	r0, r2, r0
  4002d6:	4308      	orrs	r0, r1
  4002d8:	6318      	str	r0, [r3, #48]	; 0x30
  4002da:	e7f6      	b.n	4002ca <pioDigitalWrite+0x2a>
  4002dc:	400e0e00 	.word	0x400e0e00
  4002e0:	400e1000 	.word	0x400e1000

004002e4 <tcInit>:
  4002e4:	4b03      	ldr	r3, [pc, #12]	; (4002f4 <tcInit+0x10>)
  4002e6:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  4002ea:	611a      	str	r2, [r3, #16]
  4002ec:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  4002f0:	611a      	str	r2, [r3, #16]
  4002f2:	4770      	bx	lr
  4002f4:	400e0400 	.word	0x400e0400

004002f8 <tcChannelInit>:

/* Enables a TC channel and configures it with the desired clock and mode.
 *    -- channelID: a TC channel ID, e.g. TC_CH3_ID
 *    -- clock: a TC clock ID, e.g. TC_CLK3_ID
 *    -- mode: a TC mode ID, e.g. TC_MODE_UP_RC */
void tcChannelInit(int channelID, uint32_t clock, uint32_t mode) {
  4002f8:	b430      	push	{r4, r5}
    return channelID / 3;
  4002fa:	4c13      	ldr	r4, [pc, #76]	; (400348 <tcChannelInit+0x50>)
  4002fc:	fb84 3400 	smull	r3, r4, r4, r0
  400300:	eba4 73e0 	sub.w	r3, r4, r0, asr #31
    return (block ? TC1 : TC0);
  400304:	4d11      	ldr	r5, [pc, #68]	; (40034c <tcChannelInit+0x54>)
  400306:	4c12      	ldr	r4, [pc, #72]	; (400350 <tcChannelInit+0x58>)
  400308:	2b00      	cmp	r3, #0
  40030a:	bf08      	it	eq
  40030c:	462c      	moveq	r4, r5
    Tc* block = tcChannelToBlockBase(channelID);
    int chInd = channelID % TC_CH_NUMBER;
  40030e:	4b0e      	ldr	r3, [pc, #56]	; (400348 <tcChannelInit+0x50>)
  400310:	fb83 5300 	smull	r5, r3, r3, r0
  400314:	eba3 73e0 	sub.w	r3, r3, r0, asr #31
  400318:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  40031c:	1ac3      	subs	r3, r0, r3
    block->TC_CH[chInd].TC_CCR.CLKEN   = 1;     // Enable clock
  40031e:	019b      	lsls	r3, r3, #6
  400320:	18e0      	adds	r0, r4, r3
  400322:	58e5      	ldr	r5, [r4, r3]
  400324:	f045 0501 	orr.w	r5, r5, #1
  400328:	50e5      	str	r5, [r4, r3]
    block->TC_CH[chInd].TC_CMR.TCCLKS  = clock; // Set clock to desired clock
  40032a:	6843      	ldr	r3, [r0, #4]
  40032c:	f361 0302 	bfi	r3, r1, #0, #3
  400330:	6043      	str	r3, [r0, #4]
    block->TC_CH[chInd].TC_CMR.WAVE    = 1;     // Waveform mode
  400332:	6843      	ldr	r3, [r0, #4]
  400334:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  400338:	6043      	str	r3, [r0, #4]
    block->TC_CH[chInd].TC_CMR.WAVESEL = mode;  // Set counting mode to desired mode
  40033a:	6843      	ldr	r3, [r0, #4]
  40033c:	f362 334e 	bfi	r3, r2, #13, #2
  400340:	6043      	str	r3, [r0, #4]
}
  400342:	bc30      	pop	{r4, r5}
  400344:	4770      	bx	lr
  400346:	bf00      	nop
  400348:	55555556 	.word	0x55555556
  40034c:	40010000 	.word	0x40010000
  400350:	40014000 	.word	0x40014000

00400354 <tcDelayInit>:
// TC User Functions - Delay Unit (Higher Level)
////////////////////////////////////////////////////////////////////////////////////////////////////

/* Configures TC Channel 0 to perform delays using the fastest clock and RC compares. Does not
 * require the user to call any lower-level functions such as tcInit(). */
void tcDelayInit() {
  400354:	b508      	push	{r3, lr}
    tcInit();
  400356:	4b04      	ldr	r3, [pc, #16]	; (400368 <tcDelayInit+0x14>)
  400358:	4798      	blx	r3
    tcChannelInit(TC_CH0_ID, TC_CLK1_ID, TC_MODE_UP_RC);
  40035a:	2202      	movs	r2, #2
  40035c:	2100      	movs	r1, #0
  40035e:	4608      	mov	r0, r1
  400360:	4b02      	ldr	r3, [pc, #8]	; (40036c <tcDelayInit+0x18>)
  400362:	4798      	blx	r3
  400364:	bd08      	pop	{r3, pc}
  400366:	bf00      	nop
  400368:	004002e5 	.word	0x004002e5
  40036c:	004002f9 	.word	0x004002f9

00400370 <tcDelayMicroseconds>:
 * optimization. Requires that tcDelayInit() be called previously. 
 * 
 * CAUTION: If master clock speed is NOT the default 4 MHz, the constant in the line with 
 * comment "set compare value", which is currently 2, must be changed to TC_CKL1_SPEED / 1e6. */
void tcDelayMicroseconds(uint32_t duration) {
    TC0->TC_CH[0].TC_CCR.SWTRG = 1; // Reset counter
  400370:	4b07      	ldr	r3, [pc, #28]	; (400390 <tcDelayMicroseconds+0x20>)
  400372:	681a      	ldr	r2, [r3, #0]
  400374:	f042 0204 	orr.w	r2, r2, #4
  400378:	601a      	str	r2, [r3, #0]
    TC0->TC_CH[0].TC_RC = duration * 20; // Set compare value
  40037a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40037e:	0080      	lsls	r0, r0, #2
  400380:	61d8      	str	r0, [r3, #28]
    while(!(TC0->TC_CH[0].TC_SR.CPCS)); // Wait until an RC Compare has occurred
  400382:	461a      	mov	r2, r3
  400384:	6a13      	ldr	r3, [r2, #32]
  400386:	f013 0f10 	tst.w	r3, #16
  40038a:	d0fb      	beq.n	400384 <tcDelayMicroseconds+0x14>
}
  40038c:	4770      	bx	lr
  40038e:	bf00      	nop
  400390:	40010000 	.word	0x40010000

00400394 <spiInit>:
 *    -- Mode fault detection enabled
 *    -- WDRBT disabled
 *    -- LLB disabled
 *    -- PCS = 0000 (Peripheral 0 selected), means NPCS[3:0] = 1110
 * Refer to the datasheet for more low-level details. */ 
void spiInit(uint32_t clkdivide, uint32_t cpol, uint32_t ncpha) {
  400394:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400396:	4605      	mov	r5, r0
  400398:	460f      	mov	r7, r1
  40039a:	4616      	mov	r6, r2
  40039c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4003a0:	4b13      	ldr	r3, [pc, #76]	; (4003f0 <spiInit+0x5c>)
  4003a2:	611a      	str	r2, [r3, #16]
    pmcEnablePeriph(PMC_ID_SPI);
    pioInit();
  4003a4:	4b13      	ldr	r3, [pc, #76]	; (4003f4 <spiInit+0x60>)
  4003a6:	4798      	blx	r3

    // Initially assigning SPI pins (PA11-PA14) to peripheral A (SPI)
    pioPinMode(PIO_PA11, PIO_PERIPH_A);
  4003a8:	2102      	movs	r1, #2
  4003aa:	200b      	movs	r0, #11
  4003ac:	4c12      	ldr	r4, [pc, #72]	; (4003f8 <spiInit+0x64>)
  4003ae:	47a0      	blx	r4
    pioPinMode(PIO_PA12, PIO_PERIPH_A);
  4003b0:	2102      	movs	r1, #2
  4003b2:	200c      	movs	r0, #12
  4003b4:	47a0      	blx	r4
    pioPinMode(PIO_PA13, PIO_PERIPH_A);
  4003b6:	2102      	movs	r1, #2
  4003b8:	200d      	movs	r0, #13
  4003ba:	47a0      	blx	r4
    pioPinMode(PIO_PA14, PIO_PERIPH_A);
  4003bc:	2102      	movs	r1, #2
  4003be:	200e      	movs	r0, #14
  4003c0:	47a0      	blx	r4

    SPI->SPI_CR.SPIEN = 1; // Enable SPI
  4003c2:	4b0e      	ldr	r3, [pc, #56]	; (4003fc <spiInit+0x68>)
  4003c4:	681a      	ldr	r2, [r3, #0]
  4003c6:	f042 0201 	orr.w	r2, r2, #1
  4003ca:	601a      	str	r2, [r3, #0]
    SPI->SPI_MR.MSTR = 1; // Put SPI in master mode
  4003cc:	685a      	ldr	r2, [r3, #4]
  4003ce:	f042 0201 	orr.w	r2, r2, #1
  4003d2:	605a      	str	r2, [r3, #4]
    SPI->SPI_CSR0.SCBR = clkdivide; // Set the clock divisor
  4003d4:	b2ed      	uxtb	r5, r5
  4003d6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4003d8:	f365 220f 	bfi	r2, r5, #8, #8
  4003dc:	631a      	str	r2, [r3, #48]	; 0x30
    SPI->SPI_CSR0.CPOL = cpol; // Set the polarity
  4003de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4003e0:	f367 0200 	bfi	r2, r7, #0, #1
  4003e4:	631a      	str	r2, [r3, #48]	; 0x30
    SPI->SPI_CSR0.NCPHA = ncpha; // Set the phase
  4003e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4003e8:	f366 0241 	bfi	r2, r6, #1, #1
  4003ec:	631a      	str	r2, [r3, #48]	; 0x30
  4003ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4003f0:	400e0400 	.word	0x400e0400
  4003f4:	004001c5 	.word	0x004001c5
  4003f8:	004001d9 	.word	0x004001d9
  4003fc:	40008000 	.word	0x40008000

00400400 <spiSendReceive>:

/* Transmits a character (1 byte) over SPI and returns the received character.
 *    -- send: the character to send over SPI
 *    -- return: the character received over SPI */
char spiSendReceive(char send) {
    SPI->SPI_TDR.TD = send; // Transmit the character over SPI
  400400:	4b06      	ldr	r3, [pc, #24]	; (40041c <spiSendReceive+0x1c>)
  400402:	68da      	ldr	r2, [r3, #12]
  400404:	f360 020f 	bfi	r2, r0, #0, #16
  400408:	60da      	str	r2, [r3, #12]
    while (!(SPI->SPI_SR.RDRF)); // Wait until data has been received
  40040a:	461a      	mov	r2, r3
  40040c:	6913      	ldr	r3, [r2, #16]
  40040e:	f013 0f01 	tst.w	r3, #1
  400412:	d0fb      	beq.n	40040c <spiSendReceive+0xc>
    return (char) (SPI->SPI_RDR.RD); // Return received character
  400414:	4b01      	ldr	r3, [pc, #4]	; (40041c <spiSendReceive+0x1c>)
  400416:	6898      	ldr	r0, [r3, #8]
}
  400418:	b2c0      	uxtb	r0, r0
  40041a:	4770      	bx	lr
  40041c:	40008000 	.word	0x40008000

00400420 <spiSendReceive16>:

/* Transmits a short (2 bytes) over SPI and returns the received short.
 *    -- send: the short to send over SPI
 *    -- return: the short received over SPI */
short spiSendReceive16(uint16_t send) {
  400420:	b570      	push	{r4, r5, r6, lr}
  400422:	4606      	mov	r6, r0
    short rec; // Variable for received data, filled one byte at a time
    rec = spiSendReceive((send & 0xFF00) >> 8); // Send the MSB of the data first
  400424:	0a00      	lsrs	r0, r0, #8
  400426:	4d04      	ldr	r5, [pc, #16]	; (400438 <spiSendReceive16+0x18>)
  400428:	47a8      	blx	r5
  40042a:	4604      	mov	r4, r0
    rec = (rec << 8) | spiSendReceive(send & 0xFF); // Send the LSB of the data
  40042c:	b2f0      	uxtb	r0, r6
  40042e:	47a8      	blx	r5
  400430:	ea40 2004 	orr.w	r0, r0, r4, lsl #8
    return rec;
}
  400434:	b200      	sxth	r0, r0
  400436:	bd70      	pop	{r4, r5, r6, pc}
  400438:	00400401 	.word	0x00400401

0040043c <uartInit>:
 *    -- CD: a 16-bit unsigned integer which determines the baud rate as follows:
 *       Baud Rate = MCK_FREQ/(16*CD)
 * Note that pin PA9 is used as receive and pin PA10 is used as transmit. pioInit() must be called
 * first. */
// *** Discuss keeping CD as is instead of changing to baud rate
void uartInit(uint32_t parity, uint16_t CD) {
  40043c:	b570      	push	{r4, r5, r6, lr}
  40043e:	4606      	mov	r6, r0
  400440:	460d      	mov	r5, r1
  400442:	f44f 7280 	mov.w	r2, #256	; 0x100
  400446:	4b0d      	ldr	r3, [pc, #52]	; (40047c <uartInit+0x40>)
  400448:	611a      	str	r2, [r3, #16]
    pmcEnablePeriph(PMC_ID_UART0);
    pioInit();
  40044a:	4b0d      	ldr	r3, [pc, #52]	; (400480 <uartInit+0x44>)
  40044c:	4798      	blx	r3

    pioPinMode(UART_URXD0_PIN, UART_FUNC); // Set URXD0 pin mode
  40044e:	2102      	movs	r1, #2
  400450:	2009      	movs	r0, #9
  400452:	4c0c      	ldr	r4, [pc, #48]	; (400484 <uartInit+0x48>)
  400454:	47a0      	blx	r4
    pioPinMode(UART_ITXD0_PIN, UART_FUNC); // Set ITXD0 pin mode
  400456:	2102      	movs	r1, #2
  400458:	200a      	movs	r0, #10
  40045a:	47a0      	blx	r4

    UART->UART_CR.TXEN = 1; // Enable transmitter
  40045c:	4b0a      	ldr	r3, [pc, #40]	; (400488 <uartInit+0x4c>)
  40045e:	681a      	ldr	r2, [r3, #0]
  400460:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  400464:	601a      	str	r2, [r3, #0]
    UART->UART_CR.RXEN = 1; // Enable receiver
  400466:	681a      	ldr	r2, [r3, #0]
  400468:	f042 0210 	orr.w	r2, r2, #16
  40046c:	601a      	str	r2, [r3, #0]

    UART->UART_MR.PAR = parity; // Set parity
  40046e:	685a      	ldr	r2, [r3, #4]
  400470:	f366 224b 	bfi	r2, r6, #9, #3
  400474:	605a      	str	r2, [r3, #4]
    UART->UART_BRGR   = CD; // Set baud rate divisor
  400476:	621d      	str	r5, [r3, #32]
  400478:	bd70      	pop	{r4, r5, r6, pc}
  40047a:	bf00      	nop
  40047c:	400e0400 	.word	0x400e0400
  400480:	004001c5 	.word	0x004001c5
  400484:	004001d9 	.word	0x004001d9
  400488:	400e0600 	.word	0x400e0600

0040048c <uartTx>:
}

/* Transmits a character (1 byte) over UART.
 *    -- data: the character to send over UART */
void uartTx(char data) {
    while (!(UART->UART_SR.TXRDY)); // Wait until previous data has been transmitted
  40048c:	4a03      	ldr	r2, [pc, #12]	; (40049c <uartTx+0x10>)
  40048e:	6953      	ldr	r3, [r2, #20]
  400490:	f013 0f02 	tst.w	r3, #2
  400494:	d0fb      	beq.n	40048e <uartTx+0x2>
    UART->UART_THR = data; // Write data into holding register for transmit
  400496:	4b01      	ldr	r3, [pc, #4]	; (40049c <uartTx+0x10>)
  400498:	61d8      	str	r0, [r3, #28]
  40049a:	4770      	bx	lr
  40049c:	400e0600 	.word	0x400e0600

004004a0 <uartRx>:
}

/* Checks if a character has been received over UART.
 *    -- return: true if a character has been received; false otherwise */
int uartRxReady() {
    return UART->UART_SR.RXRDY; // Check if data has been received
  4004a0:	4b04      	ldr	r3, [pc, #16]	; (4004b4 <uartRx+0x14>)
  4004a2:	695b      	ldr	r3, [r3, #20]
}

/* Receives a character (1 byte) over UART.
 *    -- return: the character received over UART */
char uartRx() {
    if (uartRxReady()) return (char) UART->UART_RHR; // Return received data in holding register
  4004a4:	f013 0f01 	tst.w	r3, #1
  4004a8:	bf1a      	itte	ne
  4004aa:	4b02      	ldrne	r3, [pc, #8]	; (4004b4 <uartRx+0x14>)
  4004ac:	6998      	ldrne	r0, [r3, #24]
  4004ae:	2000      	moveq	r0, #0
    else               return (char) 0;
}
  4004b0:	b2c0      	uxtb	r0, r0
  4004b2:	4770      	bx	lr
  4004b4:	400e0600 	.word	0x400e0600

004004b8 <adcInit>:

/* Enables the ADC peripheral and initializes its resolution
 *    -- resolution: an ADC resolution ID, e.g. ADC_MR_LOWRES_BITS_10
 * Note: the ADC clock defaults to MCK_FREQ / 2 = 2 MHz; 1 MHz to 20 MHz is possible with a 
 * faster clock. */
void adcInit(uint32_t resolution) {
  4004b8:	b510      	push	{r4, lr}
  4004ba:	4604      	mov	r4, r0
  4004bc:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4004c0:	4b06      	ldr	r3, [pc, #24]	; (4004dc <adcInit+0x24>)
  4004c2:	611a      	str	r2, [r3, #16]
    pmcEnablePeriph(PMC_ID_ADC);
    pioInit();
  4004c4:	4b06      	ldr	r3, [pc, #24]	; (4004e0 <adcInit+0x28>)
  4004c6:	4798      	blx	r3

    ADC->ADC_MR.LOWRES = resolution; // Set resolution
  4004c8:	4b06      	ldr	r3, [pc, #24]	; (4004e4 <adcInit+0x2c>)
  4004ca:	685a      	ldr	r2, [r3, #4]
  4004cc:	f364 1204 	bfi	r2, r4, #4, #1
  4004d0:	605a      	str	r2, [r3, #4]
    ADC->ADC_MR.ANACH = 1; // Allow channels to have independent settings
  4004d2:	685a      	ldr	r2, [r3, #4]
  4004d4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
  4004d8:	605a      	str	r2, [r3, #4]
  4004da:	bd10      	pop	{r4, pc}
  4004dc:	400e0400 	.word	0x400e0400
  4004e0:	004001c5 	.word	0x004001c5
  4004e4:	40038000 	.word	0x40038000

004004e8 <adcChannelInit>:
/* Enables an ADC channel and initializes its gain and offset
 *    -- channel: an ADC channel ID, e.g. ADC_CH3
 *    -- gain: an ADC gain ID, e.g. ADC_CGR_GAIN_X2
 *    -- offset: an ADC offset ID, e.g. ADC_COR_OFFSET_ON. Set the offset to 1 to center the analog
 *       signal on (Gain - 1)*Vref/2 prior to gain */
void adcChannelInit(int channel, int gain, int offset) {
  4004e8:	b570      	push	{r4, r5, r6, lr}
  4004ea:	4605      	mov	r5, r0
  4004ec:	460c      	mov	r4, r1
  4004ee:	4616      	mov	r6, r2
    // Set the channel's PIO pin to perform its ADC function.
    switch (channel) {
  4004f0:	2809      	cmp	r0, #9
  4004f2:	d80a      	bhi.n	40050a <adcChannelInit+0x22>
  4004f4:	e8df f000 	tbb	[pc, r0]
  4004f8:	38332e05 	.word	0x38332e05
  4004fc:	4c47423d 	.word	0x4c47423d
  400500:	5651      	.short	0x5651
        case ADC_CH0: pioPinMode(ADC_CH0_PIN, ADC_FUNC); break;
  400502:	2105      	movs	r1, #5
  400504:	2011      	movs	r0, #17
  400506:	4b2a      	ldr	r3, [pc, #168]	; (4005b0 <adcChannelInit+0xc8>)
  400508:	4798      	blx	r3
        case ADC_CH7: pioPinMode(ADC_CH7_PIN, ADC_FUNC); break;
        case ADC_CH8: pioPinMode(ADC_CH8_PIN, ADC_FUNC); break;
        case ADC_CH9: pioPinMode(ADC_CH9_PIN, ADC_FUNC); break;
        case ADC_CH15:                                   break;
    }
    ADC->ADC_CHER |= (1 << channel); // Enable the ADC channel
  40050a:	4b2a      	ldr	r3, [pc, #168]	; (4005b4 <adcChannelInit+0xcc>)
  40050c:	6919      	ldr	r1, [r3, #16]
  40050e:	2201      	movs	r2, #1
  400510:	40aa      	lsls	r2, r5
  400512:	430a      	orrs	r2, r1
  400514:	611a      	str	r2, [r3, #16]

    // Set the gain
    ADC->ADC_CGR |= (gain << (2*channel));
  400516:	6c98      	ldr	r0, [r3, #72]	; 0x48
  400518:	0069      	lsls	r1, r5, #1
  40051a:	fa04 f201 	lsl.w	r2, r4, r1
  40051e:	4302      	orrs	r2, r0
  400520:	649a      	str	r2, [r3, #72]	; 0x48
    ADC->ADC_CGR &= ~((~gain & 0b11) << (2*channel));
  400522:	6c9a      	ldr	r2, [r3, #72]	; 0x48
  400524:	43e4      	mvns	r4, r4
  400526:	f004 0403 	and.w	r4, r4, #3
  40052a:	408c      	lsls	r4, r1
  40052c:	ea22 0404 	bic.w	r4, r2, r4
  400530:	649c      	str	r4, [r3, #72]	; 0x48

    // Set the offset
    ADC->ADC_COR |= (offset << channel);
  400532:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
  400534:	fa06 f205 	lsl.w	r2, r6, r5
  400538:	430a      	orrs	r2, r1
  40053a:	64da      	str	r2, [r3, #76]	; 0x4c
    ADC->ADC_COR &= ~((~offset & 0b1) << channel);
  40053c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
  40053e:	f016 0f01 	tst.w	r6, #1
  400542:	bf0c      	ite	eq
  400544:	2101      	moveq	r1, #1
  400546:	2100      	movne	r1, #0
  400548:	fa01 f505 	lsl.w	r5, r1, r5
  40054c:	ea22 0505 	bic.w	r5, r2, r5
  400550:	64dd      	str	r5, [r3, #76]	; 0x4c
  400552:	bd70      	pop	{r4, r5, r6, pc}
        case ADC_CH1: pioPinMode(ADC_CH1_PIN, ADC_FUNC); break;
  400554:	2105      	movs	r1, #5
  400556:	2012      	movs	r0, #18
  400558:	4b15      	ldr	r3, [pc, #84]	; (4005b0 <adcChannelInit+0xc8>)
  40055a:	4798      	blx	r3
  40055c:	e7d5      	b.n	40050a <adcChannelInit+0x22>
        case ADC_CH2: pioPinMode(ADC_CH2_PIN, ADC_FUNC); break;
  40055e:	2105      	movs	r1, #5
  400560:	2013      	movs	r0, #19
  400562:	4b13      	ldr	r3, [pc, #76]	; (4005b0 <adcChannelInit+0xc8>)
  400564:	4798      	blx	r3
  400566:	e7d0      	b.n	40050a <adcChannelInit+0x22>
        case ADC_CH3: pioPinMode(ADC_CH3_PIN, ADC_FUNC); break;
  400568:	2105      	movs	r1, #5
  40056a:	2014      	movs	r0, #20
  40056c:	4b10      	ldr	r3, [pc, #64]	; (4005b0 <adcChannelInit+0xc8>)
  40056e:	4798      	blx	r3
  400570:	e7cb      	b.n	40050a <adcChannelInit+0x22>
        case ADC_CH4: pioPinMode(ADC_CH4_PIN, ADC_FUNC); break;
  400572:	2105      	movs	r1, #5
  400574:	2020      	movs	r0, #32
  400576:	4b0e      	ldr	r3, [pc, #56]	; (4005b0 <adcChannelInit+0xc8>)
  400578:	4798      	blx	r3
  40057a:	e7c6      	b.n	40050a <adcChannelInit+0x22>
        case ADC_CH5: pioPinMode(ADC_CH5_PIN, ADC_FUNC); break;
  40057c:	2105      	movs	r1, #5
  40057e:	2021      	movs	r0, #33	; 0x21
  400580:	4b0b      	ldr	r3, [pc, #44]	; (4005b0 <adcChannelInit+0xc8>)
  400582:	4798      	blx	r3
  400584:	e7c1      	b.n	40050a <adcChannelInit+0x22>
        case ADC_CH6: pioPinMode(ADC_CH6_PIN, ADC_FUNC); break;
  400586:	2105      	movs	r1, #5
  400588:	2022      	movs	r0, #34	; 0x22
  40058a:	4b09      	ldr	r3, [pc, #36]	; (4005b0 <adcChannelInit+0xc8>)
  40058c:	4798      	blx	r3
  40058e:	e7bc      	b.n	40050a <adcChannelInit+0x22>
        case ADC_CH7: pioPinMode(ADC_CH7_PIN, ADC_FUNC); break;
  400590:	2105      	movs	r1, #5
  400592:	2023      	movs	r0, #35	; 0x23
  400594:	4b06      	ldr	r3, [pc, #24]	; (4005b0 <adcChannelInit+0xc8>)
  400596:	4798      	blx	r3
  400598:	e7b7      	b.n	40050a <adcChannelInit+0x22>
        case ADC_CH8: pioPinMode(ADC_CH8_PIN, ADC_FUNC); break;
  40059a:	2105      	movs	r1, #5
  40059c:	2015      	movs	r0, #21
  40059e:	4b04      	ldr	r3, [pc, #16]	; (4005b0 <adcChannelInit+0xc8>)
  4005a0:	4798      	blx	r3
  4005a2:	e7b2      	b.n	40050a <adcChannelInit+0x22>
        case ADC_CH9: pioPinMode(ADC_CH9_PIN, ADC_FUNC); break;
  4005a4:	2105      	movs	r1, #5
  4005a6:	2016      	movs	r0, #22
  4005a8:	4b01      	ldr	r3, [pc, #4]	; (4005b0 <adcChannelInit+0xc8>)
  4005aa:	4798      	blx	r3
  4005ac:	e7ad      	b.n	40050a <adcChannelInit+0x22>
  4005ae:	bf00      	nop
  4005b0:	004001d9 	.word	0x004001d9
  4005b4:	40038000 	.word	0x40038000

004005b8 <adcRead>:
/* Reads the analog voltage reported by an ADC channel
 *    -- channel: an ADC channel ID, e.g. ADC_CH3
 *    -- return: the analog voltage represented by the ADC's report (in V)
 * Note: it is important to measure the voltage at the ADC's Vref pin and record it in 
 * SAM4S4B_sys.h for accurate results. */
float adcRead(int channel) {
  4005b8:	b570      	push	{r4, r5, r6, lr}
    ADC->ADC_CR.START = 1; // Start conversion
  4005ba:	4a19      	ldr	r2, [pc, #100]	; (400620 <adcRead+0x68>)
  4005bc:	6813      	ldr	r3, [r2, #0]
  4005be:	f043 0302 	orr.w	r3, r3, #2
  4005c2:	6013      	str	r3, [r2, #0]
  4005c4:	2201      	movs	r2, #1
  4005c6:	4082      	lsls	r2, r0
    while (!((ADC->ADC_ISR >> channel) & 1)); // Wait for conversion
  4005c8:	4915      	ldr	r1, [pc, #84]	; (400620 <adcRead+0x68>)
  4005ca:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4005cc:	4213      	tst	r3, r2
  4005ce:	d0fc      	beq.n	4005ca <adcRead+0x12>
    int d = ADC->ADC_CDR[channel]; // Received digital value
  4005d0:	4b13      	ldr	r3, [pc, #76]	; (400620 <adcRead+0x68>)
  4005d2:	3014      	adds	r0, #20
  4005d4:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    int dMax = (ADC->ADC_MR.LOWRES) ? ADC_DMAX_10 : ADC_DMAX_12; // Maximum possible value
  4005d8:	685b      	ldr	r3, [r3, #4]
  4005da:	f3c3 1300 	ubfx	r3, r3, #4, #1
  4005de:	f640 72ff 	movw	r2, #4095	; 0xfff
  4005e2:	f240 34ff 	movw	r4, #1023	; 0x3ff
  4005e6:	2b00      	cmp	r3, #0
  4005e8:	bf08      	it	eq
  4005ea:	4614      	moveq	r4, r2
    return (((float) d) / dMax) * ADC_VREF;
  4005ec:	4d0d      	ldr	r5, [pc, #52]	; (400624 <adcRead+0x6c>)
  4005ee:	47a8      	blx	r5
  4005f0:	4606      	mov	r6, r0
  4005f2:	4620      	mov	r0, r4
  4005f4:	47a8      	blx	r5
  4005f6:	4601      	mov	r1, r0
  4005f8:	4630      	mov	r0, r6
  4005fa:	4b0b      	ldr	r3, [pc, #44]	; (400628 <adcRead+0x70>)
  4005fc:	4798      	blx	r3
  4005fe:	4b0b      	ldr	r3, [pc, #44]	; (40062c <adcRead+0x74>)
  400600:	4798      	blx	r3
  400602:	a305      	add	r3, pc, #20	; (adr r3, 400618 <adcRead+0x60>)
  400604:	e9d3 2300 	ldrd	r2, r3, [r3]
  400608:	4c09      	ldr	r4, [pc, #36]	; (400630 <adcRead+0x78>)
  40060a:	47a0      	blx	r4
  40060c:	4b09      	ldr	r3, [pc, #36]	; (400634 <adcRead+0x7c>)
  40060e:	4798      	blx	r3
}
  400610:	bd70      	pop	{r4, r5, r6, pc}
  400612:	bf00      	nop
  400614:	f3af 8000 	nop.w
  400618:	66666666 	.word	0x66666666
  40061c:	400a6666 	.word	0x400a6666
  400620:	40038000 	.word	0x40038000
  400624:	00401829 	.word	0x00401829
  400628:	00401a39 	.word	0x00401a39
  40062c:	00400fe9 	.word	0x00400fe9
  400630:	00401091 	.word	0x00401091
  400634:	00401615 	.word	0x00401615

00400638 <sendString>:
const char* webpageStart = "<!DOCTYPE html><html><head><title>E155 Web Server Demo Webpage</title><meta http-equiv=\"refresh\" content=\"5\"></head><body><h1>E155 Web Server Demo Webpage</h1>";
const char* ledStr = "<p>LED Control:</p><form action=\"ledon\"><input type=\"submit\" value=\"Turn the LED on!\" /></form> <form action=\"ledoff\"><input type=\"submit\" value=\"Turn the LED off!\" /></form>";
const char* webpageEnd   = "</body></html>";

// Sends a null terminated string of arbitrary length
void sendString(char* str) {
  400638:	b538      	push	{r3, r4, r5, lr}
  40063a:	4604      	mov	r4, r0
	char* ptr = str;
	while (*ptr) uartTx(*ptr++);
  40063c:	7800      	ldrb	r0, [r0, #0]
  40063e:	b128      	cbz	r0, 40064c <sendString+0x14>
  400640:	4d03      	ldr	r5, [pc, #12]	; (400650 <sendString+0x18>)
  400642:	47a8      	blx	r5
  400644:	f814 0f01 	ldrb.w	r0, [r4, #1]!
  400648:	2800      	cmp	r0, #0
  40064a:	d1fa      	bne.n	400642 <sendString+0xa>
  40064c:	bd38      	pop	{r3, r4, r5, pc}
  40064e:	bf00      	nop
  400650:	0040048d 	.word	0x0040048d

00400654 <inString>:
}

//determines whether a given character sequence is in a char array request, returning 1 if present, -1 if not present
int inString(char request[], char des[]) {
  400654:	b508      	push	{r3, lr}
	if (strstr(request, des) != NULL) {return 1;}
  400656:	4b04      	ldr	r3, [pc, #16]	; (400668 <inString+0x14>)
  400658:	4798      	blx	r3
  40065a:	2800      	cmp	r0, #0
	return -1;
}
  40065c:	bf14      	ite	ne
  40065e:	2001      	movne	r0, #1
  400660:	f04f 30ff 	moveq.w	r0, #4294967295
  400664:	bd08      	pop	{r3, pc}
  400666:	bf00      	nop
  400668:	00401ef1 	.word	0x00401ef1

0040066c <requestInString>:

//determines if tags "REQ:" and "/REQ" are in the input string
int requestInString(char request[]) {
  40066c:	b508      	push	{r3, lr}
	int tag1InString = inString(request, "\n");
  40066e:	4904      	ldr	r1, [pc, #16]	; (400680 <requestInString+0x14>)
  400670:	4b04      	ldr	r3, [pc, #16]	; (400684 <requestInString+0x18>)
  400672:	4798      	blx	r3
	if(tag1InString > 0) {
  400674:	2800      	cmp	r0, #0
		return 1;
	}
	return -1;
}
  400676:	bfcc      	ite	gt
  400678:	2001      	movgt	r0, #1
  40067a:	f04f 30ff 	movle.w	r0, #4294967295
  40067e:	bd08      	pop	{r3, pc}
  400680:	004024c8 	.word	0x004024c8
  400684:	00400655 	.word	0x00400655

00400688 <convertTemp>:

// Returns temperature in DegC, double precision. Output value of “51.23” equals 51.23 DegC.
// t_fine carries fine temperature as global value
volatile double convertTemp (volatile char msb, volatile char lsb, volatile char xlsb) {
  400688:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40068c:	b083      	sub	sp, #12
  40068e:	f88d 0007 	strb.w	r0, [sp, #7]
  400692:	f88d 1006 	strb.w	r1, [sp, #6]
  400696:	f88d 2005 	strb.w	r2, [sp, #5]
	const unsigned short dig_T1 = 27504;
	const short dig_T2 = 26435;
	const short dig_T3 = -1000;
	
	// From page xxx in the BMP280 datasheet
	signed long adc_T = (msb << 12) | (lsb << 4) | xlsb;
  40069a:	f89d 2007 	ldrb.w	r2, [sp, #7]
  40069e:	f89d 3006 	ldrb.w	r3, [sp, #6]
  4006a2:	f89d 0005 	ldrb.w	r0, [sp, #5]
  4006a6:	011b      	lsls	r3, r3, #4
  4006a8:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
	double var1, var2, T;
	var1 = (((double) adc_T)/16384.0 - ((double) dig_T1)/1024.0) * ((double) dig_T2);
  4006ac:	4318      	orrs	r0, r3
  4006ae:	4b26      	ldr	r3, [pc, #152]	; (400748 <convertTemp+0xc0>)
  4006b0:	4798      	blx	r3
  4006b2:	4680      	mov	r8, r0
  4006b4:	4689      	mov	r9, r1
	var2 = ((((double )adc_T)/131072.0 - ((double) dig_T1)/8192.0) *
  4006b6:	4c25      	ldr	r4, [pc, #148]	; (40074c <convertTemp+0xc4>)
  4006b8:	2200      	movs	r2, #0
  4006ba:	4b25      	ldr	r3, [pc, #148]	; (400750 <convertTemp+0xc8>)
  4006bc:	47a0      	blx	r4
  4006be:	4d25      	ldr	r5, [pc, #148]	; (400754 <convertTemp+0xcc>)
  4006c0:	a319      	add	r3, pc, #100	; (adr r3, 400728 <convertTemp+0xa0>)
  4006c2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4006c6:	47a8      	blx	r5
  4006c8:	4606      	mov	r6, r0
  4006ca:	460f      	mov	r7, r1
	var1 = (((double) adc_T)/16384.0 - ((double) dig_T1)/1024.0) * ((double) dig_T2);
  4006cc:	2200      	movs	r2, #0
  4006ce:	4b22      	ldr	r3, [pc, #136]	; (400758 <convertTemp+0xd0>)
  4006d0:	4640      	mov	r0, r8
  4006d2:	4649      	mov	r1, r9
  4006d4:	47a0      	blx	r4
  4006d6:	a316      	add	r3, pc, #88	; (adr r3, 400730 <convertTemp+0xa8>)
  4006d8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4006dc:	47a8      	blx	r5
  4006de:	a316      	add	r3, pc, #88	; (adr r3, 400738 <convertTemp+0xb0>)
  4006e0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4006e4:	47a0      	blx	r4
  4006e6:	4680      	mov	r8, r0
  4006e8:	4689      	mov	r9, r1
	var2 = ((((double )adc_T)/131072.0 - ((double) dig_T1)/8192.0) *
  4006ea:	4632      	mov	r2, r6
  4006ec:	463b      	mov	r3, r7
  4006ee:	4630      	mov	r0, r6
  4006f0:	4639      	mov	r1, r7
  4006f2:	47a0      	blx	r4
  4006f4:	a312      	add	r3, pc, #72	; (adr r3, 400740 <convertTemp+0xb8>)
  4006f6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4006fa:	47a0      	blx	r4
	(((double) adc_T)/131072.0 - ((double) dig_T1)/8192.0)) * ((double) dig_T3);
	t_fine = (long signed int) (var1 + var2);
  4006fc:	4602      	mov	r2, r0
  4006fe:	460b      	mov	r3, r1
  400700:	4640      	mov	r0, r8
  400702:	4649      	mov	r1, r9
  400704:	4c15      	ldr	r4, [pc, #84]	; (40075c <convertTemp+0xd4>)
  400706:	47a0      	blx	r4
  400708:	4604      	mov	r4, r0
  40070a:	460d      	mov	r5, r1
  40070c:	4b14      	ldr	r3, [pc, #80]	; (400760 <convertTemp+0xd8>)
  40070e:	4798      	blx	r3
  400710:	4b14      	ldr	r3, [pc, #80]	; (400764 <convertTemp+0xdc>)
  400712:	6018      	str	r0, [r3, #0]
	T = (var1 + var2) / 5120.0;
  400714:	2200      	movs	r2, #0
  400716:	4b14      	ldr	r3, [pc, #80]	; (400768 <convertTemp+0xe0>)
  400718:	4620      	mov	r0, r4
  40071a:	4629      	mov	r1, r5
  40071c:	4c13      	ldr	r4, [pc, #76]	; (40076c <convertTemp+0xe4>)
  40071e:	47a0      	blx	r4
	return T;
}
  400720:	b003      	add	sp, #12
  400722:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400726:	bf00      	nop
  400728:	00000000 	.word	0x00000000
  40072c:	400adc00 	.word	0x400adc00
  400730:	00000000 	.word	0x00000000
  400734:	403adc00 	.word	0x403adc00
  400738:	00000000 	.word	0x00000000
  40073c:	40d9d0c0 	.word	0x40d9d0c0
  400740:	00000000 	.word	0x00000000
  400744:	c08f4000 	.word	0xc08f4000
  400748:	00400fc5 	.word	0x00400fc5
  40074c:	00401091 	.word	0x00401091
  400750:	3ee00000 	.word	0x3ee00000
  400754:	00400d29 	.word	0x00400d29
  400758:	3f100000 	.word	0x3f100000
  40075c:	00400d2d 	.word	0x00400d2d
  400760:	004015c5 	.word	0x004015c5
  400764:	20000460 	.word	0x20000460
  400768:	40b40000 	.word	0x40b40000
  40076c:	004012e5 	.word	0x004012e5

00400770 <convertPress>:

// Returns pressure in Pa as double. Output value of “96386.2” equals 96386.2 Pa = 963.862 hPa
volatile double convertPress (volatile char msb, volatile char lsb, volatile char xlsb) {
  400770:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  400774:	b088      	sub	sp, #32
  400776:	f88d 001f 	strb.w	r0, [sp, #31]
  40077a:	f88d 101e 	strb.w	r1, [sp, #30]
  40077e:	f88d 201d 	strb.w	r2, [sp, #29]
	const short dig_P5 = 140;
	const short dig_P6 = -7;
	const short dig_P7 = 15500;
	const short dig_P8 = -14600;
	const short dig_P9 = 6000;
	long adc_P = (msb << 12) | (lsb << 4) | xlsb;
  400782:	f89d 001f 	ldrb.w	r0, [sp, #31]
  400786:	fa5f f880 	uxtb.w	r8, r0
  40078a:	f89d 501e 	ldrb.w	r5, [sp, #30]
  40078e:	f89d a01d 	ldrb.w	sl, [sp, #29]
	double var1, var2, p;
	
	// From page xxx in the BMP280 datasheet
	var1 = ((double) t_fine/2.0) - 64000.0;
  400792:	4b6b      	ldr	r3, [pc, #428]	; (400940 <convertPress+0x1d0>)
  400794:	6818      	ldr	r0, [r3, #0]
  400796:	4b6b      	ldr	r3, [pc, #428]	; (400944 <convertPress+0x1d4>)
  400798:	4798      	blx	r3
  40079a:	4c6b      	ldr	r4, [pc, #428]	; (400948 <convertPress+0x1d8>)
  40079c:	2200      	movs	r2, #0
  40079e:	4b6b      	ldr	r3, [pc, #428]	; (40094c <convertPress+0x1dc>)
  4007a0:	47a0      	blx	r4
  4007a2:	2200      	movs	r2, #0
  4007a4:	4b6a      	ldr	r3, [pc, #424]	; (400950 <convertPress+0x1e0>)
  4007a6:	4e6b      	ldr	r6, [pc, #428]	; (400954 <convertPress+0x1e4>)
  4007a8:	47b0      	blx	r6
  4007aa:	e9cd 0100 	strd	r0, r1, [sp]
	var2 = var1 * var1 * ((double) dig_P6) / 32768.0;
	var2 = var2 + var1 * ((double) dig_P5) * 2.0;
	var2 = (var2/4.0)+(((double) dig_P4) * 65536.0);
	var1 = (((double) dig_P3) * var1 * var1 / 524288.0 + ((double) dig_P2) * var1) / 524288.0;
  4007ae:	a354      	add	r3, pc, #336	; (adr r3, 400900 <convertPress+0x190>)
  4007b0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4007b4:	47a0      	blx	r4
  4007b6:	e9dd 2300 	ldrd	r2, r3, [sp]
  4007ba:	47a0      	blx	r4
  4007bc:	2200      	movs	r2, #0
  4007be:	f04f 537b 	mov.w	r3, #1052770304	; 0x3ec00000
  4007c2:	47a0      	blx	r4
  4007c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4007c8:	a34f      	add	r3, pc, #316	; (adr r3, 400908 <convertPress+0x198>)
  4007ca:	e9d3 2300 	ldrd	r2, r3, [r3]
  4007ce:	e9dd 0100 	ldrd	r0, r1, [sp]
  4007d2:	47a0      	blx	r4
  4007d4:	4e60      	ldr	r6, [pc, #384]	; (400958 <convertPress+0x1e8>)
  4007d6:	4602      	mov	r2, r0
  4007d8:	460b      	mov	r3, r1
  4007da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4007de:	47b0      	blx	r6
  4007e0:	2200      	movs	r2, #0
  4007e2:	f04f 537b 	mov.w	r3, #1052770304	; 0x3ec00000
  4007e6:	47a0      	blx	r4
	var1 = (1.0 + var1 / 32768.0)*((double) dig_P1);
  4007e8:	2200      	movs	r2, #0
  4007ea:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
  4007ee:	47a0      	blx	r4
  4007f0:	2200      	movs	r2, #0
  4007f2:	4b5a      	ldr	r3, [pc, #360]	; (40095c <convertPress+0x1ec>)
  4007f4:	47b0      	blx	r6
  4007f6:	a346      	add	r3, pc, #280	; (adr r3, 400910 <convertPress+0x1a0>)
  4007f8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4007fc:	47a0      	blx	r4
  4007fe:	e9cd 0102 	strd	r0, r1, [sp, #8]
	if (var1 == 0.0) return 0; // Avoid exception caused by division by zero
  400802:	2200      	movs	r2, #0
  400804:	2300      	movs	r3, #0
  400806:	4c56      	ldr	r4, [pc, #344]	; (400960 <convertPress+0x1f0>)
  400808:	47a0      	blx	r4
  40080a:	2800      	cmp	r0, #0
  40080c:	d173      	bne.n	4008f6 <convertPress+0x186>
  40080e:	b2ed      	uxtb	r5, r5
  400810:	fa5f fa8a 	uxtb.w	sl, sl
	var2 = var1 * var1 * ((double) dig_P6) / 32768.0;
  400814:	4c4c      	ldr	r4, [pc, #304]	; (400948 <convertPress+0x1d8>)
  400816:	e9dd 2300 	ldrd	r2, r3, [sp]
  40081a:	4610      	mov	r0, r2
  40081c:	4619      	mov	r1, r3
  40081e:	47a0      	blx	r4
  400820:	2200      	movs	r2, #0
  400822:	4b50      	ldr	r3, [pc, #320]	; (400964 <convertPress+0x1f4>)
  400824:	47a0      	blx	r4
  400826:	2200      	movs	r2, #0
  400828:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
  40082c:	47a0      	blx	r4
  40082e:	e9cd 0104 	strd	r0, r1, [sp, #16]
	var2 = var2 + var1 * ((double) dig_P5) * 2.0;
  400832:	2200      	movs	r2, #0
  400834:	4b4c      	ldr	r3, [pc, #304]	; (400968 <convertPress+0x1f8>)
  400836:	e9dd 0100 	ldrd	r0, r1, [sp]
  40083a:	47a0      	blx	r4
  40083c:	4602      	mov	r2, r0
  40083e:	460b      	mov	r3, r1
  400840:	47b0      	blx	r6
  400842:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  400846:	47b0      	blx	r6
	var2 = (var2/4.0)+(((double) dig_P4) * 65536.0);
  400848:	2200      	movs	r2, #0
  40084a:	4b48      	ldr	r3, [pc, #288]	; (40096c <convertPress+0x1fc>)
  40084c:	47a0      	blx	r4
  40084e:	e9cd 0100 	strd	r0, r1, [sp]
	long adc_P = (msb << 12) | (lsb << 4) | xlsb;
  400852:	0128      	lsls	r0, r5, #4
  400854:	ea40 3008 	orr.w	r0, r0, r8, lsl #12
	p = 1048576.0 - (double) adc_P;
  400858:	ea40 000a 	orr.w	r0, r0, sl
  40085c:	4b39      	ldr	r3, [pc, #228]	; (400944 <convertPress+0x1d4>)
  40085e:	4798      	blx	r3
  400860:	4d3c      	ldr	r5, [pc, #240]	; (400954 <convertPress+0x1e4>)
  400862:	4602      	mov	r2, r0
  400864:	460b      	mov	r3, r1
  400866:	2000      	movs	r0, #0
  400868:	4941      	ldr	r1, [pc, #260]	; (400970 <convertPress+0x200>)
  40086a:	47a8      	blx	r5
  40086c:	4682      	mov	sl, r0
  40086e:	468b      	mov	fp, r1
	var2 = (var2/4.0)+(((double) dig_P4) * 65536.0);
  400870:	a329      	add	r3, pc, #164	; (adr r3, 400918 <convertPress+0x1a8>)
  400872:	e9d3 2300 	ldrd	r2, r3, [r3]
  400876:	e9dd 0100 	ldrd	r0, r1, [sp]
  40087a:	47b0      	blx	r6
	p = (p - (var2 / 4096.0)) * 6250.0 / var1;
  40087c:	2200      	movs	r2, #0
  40087e:	4b3d      	ldr	r3, [pc, #244]	; (400974 <convertPress+0x204>)
  400880:	47a0      	blx	r4
  400882:	4602      	mov	r2, r0
  400884:	460b      	mov	r3, r1
  400886:	4650      	mov	r0, sl
  400888:	4659      	mov	r1, fp
  40088a:	47a8      	blx	r5
  40088c:	a324      	add	r3, pc, #144	; (adr r3, 400920 <convertPress+0x1b0>)
  40088e:	e9d3 2300 	ldrd	r2, r3, [r3]
  400892:	47a0      	blx	r4
  400894:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  400898:	4d37      	ldr	r5, [pc, #220]	; (400978 <convertPress+0x208>)
  40089a:	47a8      	blx	r5
  40089c:	4680      	mov	r8, r0
  40089e:	4689      	mov	r9, r1
	var1 = ((double) dig_P9) * p * p / 2147483648.0;
  4008a0:	a321      	add	r3, pc, #132	; (adr r3, 400928 <convertPress+0x1b8>)
  4008a2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4008a6:	47a0      	blx	r4
  4008a8:	4642      	mov	r2, r8
  4008aa:	464b      	mov	r3, r9
  4008ac:	47a0      	blx	r4
  4008ae:	2200      	movs	r2, #0
  4008b0:	f04f 5378 	mov.w	r3, #1040187392	; 0x3e000000
  4008b4:	47a0      	blx	r4
  4008b6:	4682      	mov	sl, r0
  4008b8:	468b      	mov	fp, r1
	var2 = p * ((double) dig_P8) / 32768.0;
  4008ba:	a31d      	add	r3, pc, #116	; (adr r3, 400930 <convertPress+0x1c0>)
  4008bc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4008c0:	4640      	mov	r0, r8
  4008c2:	4649      	mov	r1, r9
  4008c4:	47a0      	blx	r4
  4008c6:	2200      	movs	r2, #0
  4008c8:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
  4008cc:	47a0      	blx	r4
	p = p + (var1 + var2 + ((double) dig_P7)) / 16.0;
  4008ce:	4602      	mov	r2, r0
  4008d0:	460b      	mov	r3, r1
  4008d2:	4650      	mov	r0, sl
  4008d4:	4659      	mov	r1, fp
  4008d6:	47b0      	blx	r6
  4008d8:	a317      	add	r3, pc, #92	; (adr r3, 400938 <convertPress+0x1c8>)
  4008da:	e9d3 2300 	ldrd	r2, r3, [r3]
  4008de:	47b0      	blx	r6
  4008e0:	2200      	movs	r2, #0
  4008e2:	4b26      	ldr	r3, [pc, #152]	; (40097c <convertPress+0x20c>)
  4008e4:	47a0      	blx	r4
  4008e6:	4602      	mov	r2, r0
  4008e8:	460b      	mov	r3, r1
  4008ea:	4640      	mov	r0, r8
  4008ec:	4649      	mov	r1, r9
  4008ee:	47b0      	blx	r6
	return p;
}
  4008f0:	b008      	add	sp, #32
  4008f2:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}
	if (var1 == 0.0) return 0; // Avoid exception caused by division by zero
  4008f6:	2000      	movs	r0, #0
  4008f8:	2100      	movs	r1, #0
  4008fa:	e7f9      	b.n	4008f0 <convertPress+0x180>
  4008fc:	f3af 8000 	nop.w
  400900:	00000000 	.word	0x00000000
  400904:	40a7a000 	.word	0x40a7a000
  400908:	00000000 	.word	0x00000000
  40090c:	c0c4de80 	.word	0xc0c4de80
  400910:	00000000 	.word	0x00000000
  400914:	40e1cfa0 	.word	0x40e1cfa0
  400918:	00000000 	.word	0x00000000
  40091c:	41a64e00 	.word	0x41a64e00
  400920:	00000000 	.word	0x00000000
  400924:	40b86a00 	.word	0x40b86a00
  400928:	00000000 	.word	0x00000000
  40092c:	40b77000 	.word	0x40b77000
  400930:	00000000 	.word	0x00000000
  400934:	c0cc8400 	.word	0xc0cc8400
  400938:	00000000 	.word	0x00000000
  40093c:	40ce4600 	.word	0x40ce4600
  400940:	20000460 	.word	0x20000460
  400944:	00400fc5 	.word	0x00400fc5
  400948:	00401091 	.word	0x00401091
  40094c:	3fe00000 	.word	0x3fe00000
  400950:	40ef4000 	.word	0x40ef4000
  400954:	00400d29 	.word	0x00400d29
  400958:	00400d2d 	.word	0x00400d2d
  40095c:	3ff00000 	.word	0x3ff00000
  400960:	00401561 	.word	0x00401561
  400964:	c01c0000 	.word	0xc01c0000
  400968:	40618000 	.word	0x40618000
  40096c:	3fd00000 	.word	0x3fd00000
  400970:	41300000 	.word	0x41300000
  400974:	3f300000 	.word	0x3f300000
  400978:	004012e5 	.word	0x004012e5
  40097c:	3fb00000 	.word	0x3fb00000

00400980 <updateButton>:

void updateButton(char request[])
{
  400980:	b510      	push	{r4, lr}
  400982:	4604      	mov	r4, r0
	//the request has been received. now process to determine whether to turn the LED on or off
	if (inString(request, "ledoff")==1) {
  400984:	490a      	ldr	r1, [pc, #40]	; (4009b0 <updateButton+0x30>)
  400986:	4b0b      	ldr	r3, [pc, #44]	; (4009b4 <updateButton+0x34>)
  400988:	4798      	blx	r3
  40098a:	2801      	cmp	r0, #1
  40098c:	d006      	beq.n	40099c <updateButton+0x1c>
		pioDigitalWrite(LED_PIN, PIO_HIGH);
	}
	if (inString(request, "ledon")==1) {
  40098e:	490a      	ldr	r1, [pc, #40]	; (4009b8 <updateButton+0x38>)
  400990:	4620      	mov	r0, r4
  400992:	4b08      	ldr	r3, [pc, #32]	; (4009b4 <updateButton+0x34>)
  400994:	4798      	blx	r3
  400996:	2801      	cmp	r0, #1
  400998:	d005      	beq.n	4009a6 <updateButton+0x26>
  40099a:	bd10      	pop	{r4, pc}
		pioDigitalWrite(LED_PIN, PIO_HIGH);
  40099c:	2101      	movs	r1, #1
  40099e:	2012      	movs	r0, #18
  4009a0:	4b06      	ldr	r3, [pc, #24]	; (4009bc <updateButton+0x3c>)
  4009a2:	4798      	blx	r3
  4009a4:	e7f3      	b.n	40098e <updateButton+0xe>
		pioDigitalWrite(LED_PIN, PIO_LOW);
  4009a6:	2100      	movs	r1, #0
  4009a8:	2012      	movs	r0, #18
  4009aa:	4b04      	ldr	r3, [pc, #16]	; (4009bc <updateButton+0x3c>)
  4009ac:	4798      	blx	r3
	}
}
  4009ae:	e7f4      	b.n	40099a <updateButton+0x1a>
  4009b0:	004024cc 	.word	0x004024cc
  4009b4:	00400655 	.word	0x00400655
  4009b8:	004024d4 	.word	0x004024d4
  4009bc:	004002a1 	.word	0x004002a1

004009c0 <initADC>:
// Solution Functions
/////////////////////////////////////////////////////////////////


void initADC(void)
{
  4009c0:	b508      	push	{r3, lr}
	adcInit(ADC_MR_LOWRES_BITS_10);
  4009c2:	2001      	movs	r0, #1
  4009c4:	4b03      	ldr	r3, [pc, #12]	; (4009d4 <initADC+0x14>)
  4009c6:	4798      	blx	r3
	adcChannelInit(ADC_CH4, ADC_CGR_GAIN_X1, ADC_COR_OFFSET_OFF); // Using ADC channel 4 (on pin PIO_PB0)
  4009c8:	2200      	movs	r2, #0
  4009ca:	4611      	mov	r1, r2
  4009cc:	2004      	movs	r0, #4
  4009ce:	4b02      	ldr	r3, [pc, #8]	; (4009d8 <initADC+0x18>)
  4009d0:	4798      	blx	r3
  4009d2:	bd08      	pop	{r3, pc}
  4009d4:	004004b9 	.word	0x004004b9
  4009d8:	004004e9 	.word	0x004004e9

004009dc <initSPI>:
}

void initSPI(void)
{
  4009dc:	b508      	push	{r3, lr}
	pioPinMode(CSBMP, PIO_OUTPUT);
  4009de:	2101      	movs	r1, #1
  4009e0:	2008      	movs	r0, #8
  4009e2:	4b06      	ldr	r3, [pc, #24]	; (4009fc <initSPI+0x20>)
  4009e4:	4798      	blx	r3
	pioDigitalWrite(CSBMP, PIO_HIGH); // Either force the pin high initially or delay long enough for the pull-up resistor to respond
  4009e6:	2101      	movs	r1, #1
  4009e8:	2008      	movs	r0, #8
  4009ea:	4b05      	ldr	r3, [pc, #20]	; (400a00 <initSPI+0x24>)
  4009ec:	4798      	blx	r3
	spiInit(20, 1, 1); // Divide clock by 10 since max freq is 10 MHz. In (1, 1) mode.
  4009ee:	2201      	movs	r2, #1
  4009f0:	4611      	mov	r1, r2
  4009f2:	2014      	movs	r0, #20
  4009f4:	4b03      	ldr	r3, [pc, #12]	; (400a04 <initSPI+0x28>)
  4009f6:	4798      	blx	r3
  4009f8:	bd08      	pop	{r3, pc}
  4009fa:	bf00      	nop
  4009fc:	004001d9 	.word	0x004001d9
  400a00:	004002a1 	.word	0x004002a1
  400a04:	00400395 	.word	0x00400395

00400a08 <initBMP>:
	
}

void initBMP(void)
{
  400a08:	b538      	push	{r3, r4, r5, lr}
	// Initialize BMP280
	pioDigitalWrite(CSBMP, PIO_LOW);
  400a0a:	2100      	movs	r1, #0
  400a0c:	2008      	movs	r0, #8
  400a0e:	4c0c      	ldr	r4, [pc, #48]	; (400a40 <initBMP+0x38>)
  400a10:	47a0      	blx	r4
	spiSendReceive16(0x742F); // osrs_t = 001, osrs_p = 011, mode = 11
  400a12:	f247 402f 	movw	r0, #29743	; 0x742f
  400a16:	4d0b      	ldr	r5, [pc, #44]	; (400a44 <initBMP+0x3c>)
  400a18:	47a8      	blx	r5
	spiSendReceive16(0x7510); // t_sb = 000, filter = 100, [0], spi3w_en = 0
  400a1a:	f247 5010 	movw	r0, #29968	; 0x7510
  400a1e:	47a8      	blx	r5
	pioDigitalWrite(CSBMP, PIO_HIGH);
  400a20:	2101      	movs	r1, #1
  400a22:	2008      	movs	r0, #8
  400a24:	47a0      	blx	r4
	
	// Confirm chip ID
	pioDigitalWrite(CSBMP, PIO_LOW);
  400a26:	2100      	movs	r1, #0
  400a28:	2008      	movs	r0, #8
  400a2a:	47a0      	blx	r4
	spiSendReceive(0xD0);
  400a2c:	20d0      	movs	r0, #208	; 0xd0
  400a2e:	4d06      	ldr	r5, [pc, #24]	; (400a48 <initBMP+0x40>)
  400a30:	47a8      	blx	r5
	char id = spiSendReceive(0);
  400a32:	2000      	movs	r0, #0
  400a34:	47a8      	blx	r5
	pioDigitalWrite(CSBMP, PIO_HIGH);
  400a36:	2101      	movs	r1, #1
  400a38:	2008      	movs	r0, #8
  400a3a:	47a0      	blx	r4
  400a3c:	bd38      	pop	{r3, r4, r5, pc}
  400a3e:	bf00      	nop
  400a40:	004002a1 	.word	0x004002a1
  400a44:	00400421 	.word	0x00400421
  400a48:	00400401 	.word	0x00400401

00400a4c <getTemperatureAndPressure>:
}

void getTemperatureAndPressure(void)
{
  400a4c:	b530      	push	{r4, r5, lr}
  400a4e:	b083      	sub	sp, #12
	pioDigitalWrite(CSBMP, PIO_LOW);
  400a50:	2100      	movs	r1, #0
  400a52:	2008      	movs	r0, #8
  400a54:	4d1b      	ldr	r5, [pc, #108]	; (400ac4 <getTemperatureAndPressure+0x78>)
  400a56:	47a8      	blx	r5
	spiSendReceive(0xF7);
  400a58:	20f7      	movs	r0, #247	; 0xf7
  400a5a:	4c1b      	ldr	r4, [pc, #108]	; (400ac8 <getTemperatureAndPressure+0x7c>)
  400a5c:	47a0      	blx	r4
	volatile char press_msb = spiSendReceive(0);
  400a5e:	2000      	movs	r0, #0
  400a60:	47a0      	blx	r4
  400a62:	f88d 0007 	strb.w	r0, [sp, #7]
	volatile char press_lsb = spiSendReceive(0);
  400a66:	2000      	movs	r0, #0
  400a68:	47a0      	blx	r4
  400a6a:	f88d 0006 	strb.w	r0, [sp, #6]
	volatile char press_xlsb = spiSendReceive(0);
  400a6e:	2000      	movs	r0, #0
  400a70:	47a0      	blx	r4
  400a72:	f88d 0005 	strb.w	r0, [sp, #5]
	volatile char temp_msb = spiSendReceive(0);
  400a76:	2000      	movs	r0, #0
  400a78:	47a0      	blx	r4
  400a7a:	f88d 0004 	strb.w	r0, [sp, #4]
	volatile char temp_lsb = spiSendReceive(0);
  400a7e:	2000      	movs	r0, #0
  400a80:	47a0      	blx	r4
  400a82:	f88d 0003 	strb.w	r0, [sp, #3]
	volatile char temp_xlsb = spiSendReceive(0);
  400a86:	2000      	movs	r0, #0
  400a88:	47a0      	blx	r4
  400a8a:	f88d 0002 	strb.w	r0, [sp, #2]
	pioDigitalWrite(CSBMP, PIO_HIGH);
  400a8e:	2101      	movs	r1, #1
  400a90:	2008      	movs	r0, #8
  400a92:	47a8      	blx	r5
	
	temp = convertTemp(temp_msb, temp_lsb, temp_xlsb);
  400a94:	f89d 0004 	ldrb.w	r0, [sp, #4]
  400a98:	f89d 1003 	ldrb.w	r1, [sp, #3]
  400a9c:	f89d 2002 	ldrb.w	r2, [sp, #2]
  400aa0:	4b0a      	ldr	r3, [pc, #40]	; (400acc <getTemperatureAndPressure+0x80>)
  400aa2:	4798      	blx	r3
  400aa4:	4c0a      	ldr	r4, [pc, #40]	; (400ad0 <getTemperatureAndPressure+0x84>)
  400aa6:	e9c4 0102 	strd	r0, r1, [r4, #8]
	press = convertPress(press_msb, press_lsb, press_xlsb);
  400aaa:	f89d 0007 	ldrb.w	r0, [sp, #7]
  400aae:	f89d 1006 	ldrb.w	r1, [sp, #6]
  400ab2:	f89d 2005 	ldrb.w	r2, [sp, #5]
  400ab6:	4b07      	ldr	r3, [pc, #28]	; (400ad4 <getTemperatureAndPressure+0x88>)
  400ab8:	4798      	blx	r3
  400aba:	e9c4 0104 	strd	r0, r1, [r4, #16]
}
  400abe:	b003      	add	sp, #12
  400ac0:	bd30      	pop	{r4, r5, pc}
  400ac2:	bf00      	nop
  400ac4:	004002a1 	.word	0x004002a1
  400ac8:	00400401 	.word	0x00400401
  400acc:	00400689 	.word	0x00400689
  400ad0:	20000460 	.word	0x20000460
  400ad4:	00400771 	.word	0x00400771

00400ad8 <getLight>:

void getLight(void)
{
  400ad8:	b508      	push	{r3, lr}
	light = adcRead(ADC_CH4);
  400ada:	2004      	movs	r0, #4
  400adc:	4b02      	ldr	r3, [pc, #8]	; (400ae8 <getLight+0x10>)
  400ade:	4798      	blx	r3
  400ae0:	4b02      	ldr	r3, [pc, #8]	; (400aec <getLight+0x14>)
  400ae2:	6198      	str	r0, [r3, #24]
  400ae4:	bd08      	pop	{r3, pc}
  400ae6:	bf00      	nop
  400ae8:	004005b9 	.word	0x004005b9
  400aec:	20000460 	.word	0x20000460

00400af0 <main>:
/////////////////////////////////////////////////////////////////
// Main Function
/////////////////////////////////////////////////////////////////

int main(void)
{
  400af0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  400af4:	b0a4      	sub	sp, #144	; 0x90
////////////////////////////////////////////////////////////////////////////////////////////////////
// WDT User Functions
////////////////////////////////////////////////////////////////////////////////////////////////////

void wdtDisable() {
    WDT->WDT_MR.WDDIS = 1;
  400af6:	4a63      	ldr	r2, [pc, #396]	; (400c84 <main+0x194>)
  400af8:	6853      	ldr	r3, [r2, #4]
  400afa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  400afe:	6053      	str	r3, [r2, #4]
    //Initialize peripheral clocks
	samInit();
	pioInit();
  400b00:	4b61      	ldr	r3, [pc, #388]	; (400c88 <main+0x198>)
  400b02:	4798      	blx	r3
	tcInit();
  400b04:	4b61      	ldr	r3, [pc, #388]	; (400c8c <main+0x19c>)
  400b06:	4798      	blx	r3
	tcDelayInit();
  400b08:	4b61      	ldr	r3, [pc, #388]	; (400c90 <main+0x1a0>)
  400b0a:	4798      	blx	r3
	
	initADC();
  400b0c:	4b61      	ldr	r3, [pc, #388]	; (400c94 <main+0x1a4>)
  400b0e:	4798      	blx	r3
	initSPI();
  400b10:	4b61      	ldr	r3, [pc, #388]	; (400c98 <main+0x1a8>)
  400b12:	4798      	blx	r3
	initBMP();
  400b14:	4b61      	ldr	r3, [pc, #388]	; (400c9c <main+0x1ac>)
  400b16:	4798      	blx	r3
	
	//Initialize GPIO pin  for LED control
	pioPinMode(LED_PIN, PIO_OUTPUT);
  400b18:	2101      	movs	r1, #1
  400b1a:	2012      	movs	r0, #18
  400b1c:	4b60      	ldr	r3, [pc, #384]	; (400ca0 <main+0x1b0>)
  400b1e:	4798      	blx	r3
	pioDigitalWrite(LED_PIN, PIO_HIGH);
  400b20:	2101      	movs	r1, #1
  400b22:	2012      	movs	r0, #18
  400b24:	4b5f      	ldr	r3, [pc, #380]	; (400ca4 <main+0x1b4>)
  400b26:	4798      	blx	r3
	
	//Initialize UART for communication with the ESP with no parity, 9600 baud
	//The peripheral clock is 4MHz, and we provide a clock divider factor CD such that baud rate = MCK/(16*CD)
	//Therefore we need a clock divide coefficient of 13, which provides a baud rate of 19231 baud. This less than 0.1% error is accounted for by the receiving UART
	uartInit(4, 13);
  400b28:	210d      	movs	r1, #13
  400b2a:	2004      	movs	r0, #4
  400b2c:	4b5e      	ldr	r3, [pc, #376]	; (400ca8 <main+0x1b8>)
  400b2e:	4798      	blx	r3
    return UART->UART_SR.RXRDY; // Check if data has been received
  400b30:	4c5e      	ldr	r4, [pc, #376]	; (400cac <main+0x1bc>)
  400b32:	e090      	b.n	400c56 <main+0x166>
		// Receive web request from the ESP
		char request[BUFF_LEN] = "                  "; //initializing to a known value
		int  charIndex = 0;
		while (requestInString(request) == -1) {
			// Loop if we run out of space
			if (charIndex >= BUFF_LEN) charIndex = 0;
  400b34:	2d20      	cmp	r5, #32
  400b36:	bfa8      	it	ge
  400b38:	2500      	movge	r5, #0
  400b3a:	6963      	ldr	r3, [r4, #20]
			
			//wait for a complete request to be transmitted before processing
			while (!uartRxReady());
  400b3c:	f013 0f01 	tst.w	r3, #1
  400b40:	d0fb      	beq.n	400b3a <main+0x4a>
			request[charIndex++] = uartRx();
  400b42:	1c6e      	adds	r6, r5, #1
  400b44:	47c0      	blx	r8
  400b46:	ab24      	add	r3, sp, #144	; 0x90
  400b48:	441d      	add	r5, r3
  400b4a:	f805 0c20 	strb.w	r0, [r5, #-32]
  400b4e:	4635      	mov	r5, r6
		while (requestInString(request) == -1) {
  400b50:	a81c      	add	r0, sp, #112	; 0x70
  400b52:	47b8      	blx	r7
  400b54:	f1b0 3fff 	cmp.w	r0, #4294967295
  400b58:	d0ec      	beq.n	400b34 <main+0x44>
		}
		tcDelayMicroseconds(10000);
  400b5a:	f242 7010 	movw	r0, #10000	; 0x2710
  400b5e:	4d54      	ldr	r5, [pc, #336]	; (400cb0 <main+0x1c0>)
  400b60:	47a8      	blx	r5
		tcDelayMicroseconds(10000);
  400b62:	f242 7010 	movw	r0, #10000	; 0x2710
  400b66:	47a8      	blx	r5
		tcDelayMicroseconds(10000);
  400b68:	f242 7010 	movw	r0, #10000	; 0x2710
  400b6c:	47a8      	blx	r5
		tcDelayMicroseconds(10000);
  400b6e:	f242 7010 	movw	r0, #10000	; 0x2710
  400b72:	47a8      	blx	r5
		
			getTemperatureAndPressure();
  400b74:	4b4f      	ldr	r3, [pc, #316]	; (400cb4 <main+0x1c4>)
  400b76:	4798      	blx	r3
		getLight();
  400b78:	4b4f      	ldr	r3, [pc, #316]	; (400cb8 <main+0x1c8>)
  400b7a:	4798      	blx	r3
		updateButton(request);
  400b7c:	a81c      	add	r0, sp, #112	; 0x70
  400b7e:	4b4f      	ldr	r3, [pc, #316]	; (400cbc <main+0x1cc>)
  400b80:	4798      	blx	r3
		char pressure[20];
		char lightStringPt1[20];
		char lightStringPt2[20];

		// use integer to string function because float to string is finicky
		itoa(temp, temperature, 10);
  400b82:	4d4f      	ldr	r5, [pc, #316]	; (400cc0 <main+0x1d0>)
  400b84:	4f4f      	ldr	r7, [pc, #316]	; (400cc4 <main+0x1d4>)
  400b86:	e9d5 0102 	ldrd	r0, r1, [r5, #8]
  400b8a:	47b8      	blx	r7
  400b8c:	220a      	movs	r2, #10
  400b8e:	a903      	add	r1, sp, #12
  400b90:	f8df a184 	ldr.w	sl, [pc, #388]	; 400d18 <main+0x228>
  400b94:	47d0      	blx	sl
		itoa((temp*10)-((int)temp)*10, temperaturept2, 10);
  400b96:	e9d5 0102 	ldrd	r0, r1, [r5, #8]
  400b9a:	e9d5 8902 	ldrd	r8, r9, [r5, #8]
  400b9e:	2200      	movs	r2, #0
  400ba0:	4b49      	ldr	r3, [pc, #292]	; (400cc8 <main+0x1d8>)
  400ba2:	4e4a      	ldr	r6, [pc, #296]	; (400ccc <main+0x1dc>)
  400ba4:	47b0      	blx	r6
  400ba6:	e9cd 0100 	strd	r0, r1, [sp]
  400baa:	4640      	mov	r0, r8
  400bac:	4649      	mov	r1, r9
  400bae:	47b8      	blx	r7
  400bb0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  400bb4:	0040      	lsls	r0, r0, #1
  400bb6:	4b46      	ldr	r3, [pc, #280]	; (400cd0 <main+0x1e0>)
  400bb8:	4798      	blx	r3
  400bba:	4602      	mov	r2, r0
  400bbc:	460b      	mov	r3, r1
  400bbe:	e9dd 0100 	ldrd	r0, r1, [sp]
  400bc2:	4e44      	ldr	r6, [pc, #272]	; (400cd4 <main+0x1e4>)
  400bc4:	47b0      	blx	r6
  400bc6:	47b8      	blx	r7
  400bc8:	220a      	movs	r2, #10
  400bca:	a908      	add	r1, sp, #32
  400bcc:	47d0      	blx	sl
		itoa(press, pressure, 10);
  400bce:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
  400bd2:	47b8      	blx	r7
  400bd4:	220a      	movs	r2, #10
  400bd6:	a90d      	add	r1, sp, #52	; 0x34
  400bd8:	47d0      	blx	sl
		itoa(light, lightStringPt1, 10);
  400bda:	69a8      	ldr	r0, [r5, #24]
  400bdc:	4e3e      	ldr	r6, [pc, #248]	; (400cd8 <main+0x1e8>)
  400bde:	47b0      	blx	r6
  400be0:	220a      	movs	r2, #10
  400be2:	a912      	add	r1, sp, #72	; 0x48
  400be4:	47d0      	blx	sl
		itoa((light*10)-((int)light)*10, lightStringPt2, 10);
  400be6:	69a8      	ldr	r0, [r5, #24]
  400be8:	69af      	ldr	r7, [r5, #24]
  400bea:	493c      	ldr	r1, [pc, #240]	; (400cdc <main+0x1ec>)
  400bec:	4b3c      	ldr	r3, [pc, #240]	; (400ce0 <main+0x1f0>)
  400bee:	4798      	blx	r3
  400bf0:	4605      	mov	r5, r0
  400bf2:	4638      	mov	r0, r7
  400bf4:	47b0      	blx	r6
  400bf6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  400bfa:	0040      	lsls	r0, r0, #1
  400bfc:	4b39      	ldr	r3, [pc, #228]	; (400ce4 <main+0x1f4>)
  400bfe:	4798      	blx	r3
  400c00:	4601      	mov	r1, r0
  400c02:	4628      	mov	r0, r5
  400c04:	4b38      	ldr	r3, [pc, #224]	; (400ce8 <main+0x1f8>)
  400c06:	4798      	blx	r3
  400c08:	47b0      	blx	r6
  400c0a:	220a      	movs	r2, #10
  400c0c:	a917      	add	r1, sp, #92	; 0x5c
  400c0e:	47d0      	blx	sl
		
		//finally, transmit the webpage over UART
		//transmitting the first section of the webpage
		sendString(webpageStart);
  400c10:	4e36      	ldr	r6, [pc, #216]	; (400cec <main+0x1fc>)
  400c12:	6830      	ldr	r0, [r6, #0]
  400c14:	4d36      	ldr	r5, [pc, #216]	; (400cf0 <main+0x200>)
  400c16:	47a8      	blx	r5
		
		sendString(ledStr);
  400c18:	6870      	ldr	r0, [r6, #4]
  400c1a:	47a8      	blx	r5
		
		sendString("<p>Current Temperature:</p>");
  400c1c:	4835      	ldr	r0, [pc, #212]	; (400cf4 <main+0x204>)
  400c1e:	47a8      	blx	r5
		sendString(temperature);
  400c20:	a803      	add	r0, sp, #12
  400c22:	47a8      	blx	r5
		sendString(".");
  400c24:	4f34      	ldr	r7, [pc, #208]	; (400cf8 <main+0x208>)
  400c26:	4638      	mov	r0, r7
  400c28:	47a8      	blx	r5
		sendString(temperaturept2);
  400c2a:	a808      	add	r0, sp, #32
  400c2c:	47a8      	blx	r5
		sendString(" C");
  400c2e:	4833      	ldr	r0, [pc, #204]	; (400cfc <main+0x20c>)
  400c30:	47a8      	blx	r5
		
		sendString("<p>Current pressure:</p>");
  400c32:	4833      	ldr	r0, [pc, #204]	; (400d00 <main+0x210>)
  400c34:	47a8      	blx	r5
		sendString(pressure);
  400c36:	a80d      	add	r0, sp, #52	; 0x34
  400c38:	47a8      	blx	r5
		sendString(" Pa");
  400c3a:	4832      	ldr	r0, [pc, #200]	; (400d04 <main+0x214>)
  400c3c:	47a8      	blx	r5

		sendString("<p>Current light:</p>");
  400c3e:	4832      	ldr	r0, [pc, #200]	; (400d08 <main+0x218>)
  400c40:	47a8      	blx	r5
		sendString(lightStringPt1);
  400c42:	a812      	add	r0, sp, #72	; 0x48
  400c44:	47a8      	blx	r5
		sendString(".");
  400c46:	4638      	mov	r0, r7
  400c48:	47a8      	blx	r5
		sendString(lightStringPt2);
  400c4a:	a817      	add	r0, sp, #92	; 0x5c
  400c4c:	47a8      	blx	r5
		sendString(" volts");
  400c4e:	482f      	ldr	r0, [pc, #188]	; (400d0c <main+0x21c>)
  400c50:	47a8      	blx	r5
		
		sendString(webpageEnd);
  400c52:	68b0      	ldr	r0, [r6, #8]
  400c54:	47a8      	blx	r5
		char request[BUFF_LEN] = "                  "; //initializing to a known value
  400c56:	ad1c      	add	r5, sp, #112	; 0x70
  400c58:	4e2d      	ldr	r6, [pc, #180]	; (400d10 <main+0x220>)
  400c5a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
  400c5c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
  400c5e:	6833      	ldr	r3, [r6, #0]
  400c60:	f825 3b02 	strh.w	r3, [r5], #2
  400c64:	0c1b      	lsrs	r3, r3, #16
  400c66:	702b      	strb	r3, [r5, #0]
  400c68:	2300      	movs	r3, #0
  400c6a:	f8cd 3083 	str.w	r3, [sp, #131]	; 0x83
  400c6e:	f8cd 3087 	str.w	r3, [sp, #135]	; 0x87
  400c72:	f8cd 308b 	str.w	r3, [sp, #139]	; 0x8b
  400c76:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
		int  charIndex = 0;
  400c7a:	2500      	movs	r5, #0
		while (requestInString(request) == -1) {
  400c7c:	4f25      	ldr	r7, [pc, #148]	; (400d14 <main+0x224>)
			request[charIndex++] = uartRx();
  400c7e:	f8df 809c 	ldr.w	r8, [pc, #156]	; 400d1c <main+0x22c>
		while (requestInString(request) == -1) {
  400c82:	e765      	b.n	400b50 <main+0x60>
  400c84:	400e1450 	.word	0x400e1450
  400c88:	004001c5 	.word	0x004001c5
  400c8c:	004002e5 	.word	0x004002e5
  400c90:	00400355 	.word	0x00400355
  400c94:	004009c1 	.word	0x004009c1
  400c98:	004009dd 	.word	0x004009dd
  400c9c:	00400a09 	.word	0x00400a09
  400ca0:	004001d9 	.word	0x004001d9
  400ca4:	004002a1 	.word	0x004002a1
  400ca8:	0040043d 	.word	0x0040043d
  400cac:	400e0600 	.word	0x400e0600
  400cb0:	00400371 	.word	0x00400371
  400cb4:	00400a4d 	.word	0x00400a4d
  400cb8:	00400ad9 	.word	0x00400ad9
  400cbc:	00400981 	.word	0x00400981
  400cc0:	20000460 	.word	0x20000460
  400cc4:	004015c5 	.word	0x004015c5
  400cc8:	40240000 	.word	0x40240000
  400ccc:	00401091 	.word	0x00401091
  400cd0:	00400fc5 	.word	0x00400fc5
  400cd4:	00400d29 	.word	0x00400d29
  400cd8:	00401b71 	.word	0x00401b71
  400cdc:	41200000 	.word	0x41200000
  400ce0:	004018d1 	.word	0x004018d1
  400ce4:	00401829 	.word	0x00401829
  400ce8:	004016bd 	.word	0x004016bd
  400cec:	20000000 	.word	0x20000000
  400cf0:	00400639 	.word	0x00400639
  400cf4:	004024dc 	.word	0x004024dc
  400cf8:	004024f8 	.word	0x004024f8
  400cfc:	004024fc 	.word	0x004024fc
  400d00:	00402500 	.word	0x00402500
  400d04:	0040251c 	.word	0x0040251c
  400d08:	00402520 	.word	0x00402520
  400d0c:	00402538 	.word	0x00402538
  400d10:	004024a8 	.word	0x004024a8
  400d14:	0040066d 	.word	0x0040066d
  400d18:	00401c3d 	.word	0x00401c3d
  400d1c:	004004a1 	.word	0x004004a1

00400d20 <__aeabi_drsub>:
  400d20:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  400d24:	e002      	b.n	400d2c <__adddf3>
  400d26:	bf00      	nop

00400d28 <__aeabi_dsub>:
  400d28:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00400d2c <__adddf3>:
  400d2c:	b530      	push	{r4, r5, lr}
  400d2e:	ea4f 0441 	mov.w	r4, r1, lsl #1
  400d32:	ea4f 0543 	mov.w	r5, r3, lsl #1
  400d36:	ea94 0f05 	teq	r4, r5
  400d3a:	bf08      	it	eq
  400d3c:	ea90 0f02 	teqeq	r0, r2
  400d40:	bf1f      	itttt	ne
  400d42:	ea54 0c00 	orrsne.w	ip, r4, r0
  400d46:	ea55 0c02 	orrsne.w	ip, r5, r2
  400d4a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  400d4e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  400d52:	f000 80e2 	beq.w	400f1a <__adddf3+0x1ee>
  400d56:	ea4f 5454 	mov.w	r4, r4, lsr #21
  400d5a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  400d5e:	bfb8      	it	lt
  400d60:	426d      	neglt	r5, r5
  400d62:	dd0c      	ble.n	400d7e <__adddf3+0x52>
  400d64:	442c      	add	r4, r5
  400d66:	ea80 0202 	eor.w	r2, r0, r2
  400d6a:	ea81 0303 	eor.w	r3, r1, r3
  400d6e:	ea82 0000 	eor.w	r0, r2, r0
  400d72:	ea83 0101 	eor.w	r1, r3, r1
  400d76:	ea80 0202 	eor.w	r2, r0, r2
  400d7a:	ea81 0303 	eor.w	r3, r1, r3
  400d7e:	2d36      	cmp	r5, #54	; 0x36
  400d80:	bf88      	it	hi
  400d82:	bd30      	pophi	{r4, r5, pc}
  400d84:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  400d88:	ea4f 3101 	mov.w	r1, r1, lsl #12
  400d8c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  400d90:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  400d94:	d002      	beq.n	400d9c <__adddf3+0x70>
  400d96:	4240      	negs	r0, r0
  400d98:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  400d9c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  400da0:	ea4f 3303 	mov.w	r3, r3, lsl #12
  400da4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  400da8:	d002      	beq.n	400db0 <__adddf3+0x84>
  400daa:	4252      	negs	r2, r2
  400dac:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  400db0:	ea94 0f05 	teq	r4, r5
  400db4:	f000 80a7 	beq.w	400f06 <__adddf3+0x1da>
  400db8:	f1a4 0401 	sub.w	r4, r4, #1
  400dbc:	f1d5 0e20 	rsbs	lr, r5, #32
  400dc0:	db0d      	blt.n	400dde <__adddf3+0xb2>
  400dc2:	fa02 fc0e 	lsl.w	ip, r2, lr
  400dc6:	fa22 f205 	lsr.w	r2, r2, r5
  400dca:	1880      	adds	r0, r0, r2
  400dcc:	f141 0100 	adc.w	r1, r1, #0
  400dd0:	fa03 f20e 	lsl.w	r2, r3, lr
  400dd4:	1880      	adds	r0, r0, r2
  400dd6:	fa43 f305 	asr.w	r3, r3, r5
  400dda:	4159      	adcs	r1, r3
  400ddc:	e00e      	b.n	400dfc <__adddf3+0xd0>
  400dde:	f1a5 0520 	sub.w	r5, r5, #32
  400de2:	f10e 0e20 	add.w	lr, lr, #32
  400de6:	2a01      	cmp	r2, #1
  400de8:	fa03 fc0e 	lsl.w	ip, r3, lr
  400dec:	bf28      	it	cs
  400dee:	f04c 0c02 	orrcs.w	ip, ip, #2
  400df2:	fa43 f305 	asr.w	r3, r3, r5
  400df6:	18c0      	adds	r0, r0, r3
  400df8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  400dfc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  400e00:	d507      	bpl.n	400e12 <__adddf3+0xe6>
  400e02:	f04f 0e00 	mov.w	lr, #0
  400e06:	f1dc 0c00 	rsbs	ip, ip, #0
  400e0a:	eb7e 0000 	sbcs.w	r0, lr, r0
  400e0e:	eb6e 0101 	sbc.w	r1, lr, r1
  400e12:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  400e16:	d31b      	bcc.n	400e50 <__adddf3+0x124>
  400e18:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  400e1c:	d30c      	bcc.n	400e38 <__adddf3+0x10c>
  400e1e:	0849      	lsrs	r1, r1, #1
  400e20:	ea5f 0030 	movs.w	r0, r0, rrx
  400e24:	ea4f 0c3c 	mov.w	ip, ip, rrx
  400e28:	f104 0401 	add.w	r4, r4, #1
  400e2c:	ea4f 5244 	mov.w	r2, r4, lsl #21
  400e30:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  400e34:	f080 809a 	bcs.w	400f6c <__adddf3+0x240>
  400e38:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  400e3c:	bf08      	it	eq
  400e3e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  400e42:	f150 0000 	adcs.w	r0, r0, #0
  400e46:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  400e4a:	ea41 0105 	orr.w	r1, r1, r5
  400e4e:	bd30      	pop	{r4, r5, pc}
  400e50:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  400e54:	4140      	adcs	r0, r0
  400e56:	eb41 0101 	adc.w	r1, r1, r1
  400e5a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  400e5e:	f1a4 0401 	sub.w	r4, r4, #1
  400e62:	d1e9      	bne.n	400e38 <__adddf3+0x10c>
  400e64:	f091 0f00 	teq	r1, #0
  400e68:	bf04      	itt	eq
  400e6a:	4601      	moveq	r1, r0
  400e6c:	2000      	moveq	r0, #0
  400e6e:	fab1 f381 	clz	r3, r1
  400e72:	bf08      	it	eq
  400e74:	3320      	addeq	r3, #32
  400e76:	f1a3 030b 	sub.w	r3, r3, #11
  400e7a:	f1b3 0220 	subs.w	r2, r3, #32
  400e7e:	da0c      	bge.n	400e9a <__adddf3+0x16e>
  400e80:	320c      	adds	r2, #12
  400e82:	dd08      	ble.n	400e96 <__adddf3+0x16a>
  400e84:	f102 0c14 	add.w	ip, r2, #20
  400e88:	f1c2 020c 	rsb	r2, r2, #12
  400e8c:	fa01 f00c 	lsl.w	r0, r1, ip
  400e90:	fa21 f102 	lsr.w	r1, r1, r2
  400e94:	e00c      	b.n	400eb0 <__adddf3+0x184>
  400e96:	f102 0214 	add.w	r2, r2, #20
  400e9a:	bfd8      	it	le
  400e9c:	f1c2 0c20 	rsble	ip, r2, #32
  400ea0:	fa01 f102 	lsl.w	r1, r1, r2
  400ea4:	fa20 fc0c 	lsr.w	ip, r0, ip
  400ea8:	bfdc      	itt	le
  400eaa:	ea41 010c 	orrle.w	r1, r1, ip
  400eae:	4090      	lslle	r0, r2
  400eb0:	1ae4      	subs	r4, r4, r3
  400eb2:	bfa2      	ittt	ge
  400eb4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  400eb8:	4329      	orrge	r1, r5
  400eba:	bd30      	popge	{r4, r5, pc}
  400ebc:	ea6f 0404 	mvn.w	r4, r4
  400ec0:	3c1f      	subs	r4, #31
  400ec2:	da1c      	bge.n	400efe <__adddf3+0x1d2>
  400ec4:	340c      	adds	r4, #12
  400ec6:	dc0e      	bgt.n	400ee6 <__adddf3+0x1ba>
  400ec8:	f104 0414 	add.w	r4, r4, #20
  400ecc:	f1c4 0220 	rsb	r2, r4, #32
  400ed0:	fa20 f004 	lsr.w	r0, r0, r4
  400ed4:	fa01 f302 	lsl.w	r3, r1, r2
  400ed8:	ea40 0003 	orr.w	r0, r0, r3
  400edc:	fa21 f304 	lsr.w	r3, r1, r4
  400ee0:	ea45 0103 	orr.w	r1, r5, r3
  400ee4:	bd30      	pop	{r4, r5, pc}
  400ee6:	f1c4 040c 	rsb	r4, r4, #12
  400eea:	f1c4 0220 	rsb	r2, r4, #32
  400eee:	fa20 f002 	lsr.w	r0, r0, r2
  400ef2:	fa01 f304 	lsl.w	r3, r1, r4
  400ef6:	ea40 0003 	orr.w	r0, r0, r3
  400efa:	4629      	mov	r1, r5
  400efc:	bd30      	pop	{r4, r5, pc}
  400efe:	fa21 f004 	lsr.w	r0, r1, r4
  400f02:	4629      	mov	r1, r5
  400f04:	bd30      	pop	{r4, r5, pc}
  400f06:	f094 0f00 	teq	r4, #0
  400f0a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  400f0e:	bf06      	itte	eq
  400f10:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  400f14:	3401      	addeq	r4, #1
  400f16:	3d01      	subne	r5, #1
  400f18:	e74e      	b.n	400db8 <__adddf3+0x8c>
  400f1a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  400f1e:	bf18      	it	ne
  400f20:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  400f24:	d029      	beq.n	400f7a <__adddf3+0x24e>
  400f26:	ea94 0f05 	teq	r4, r5
  400f2a:	bf08      	it	eq
  400f2c:	ea90 0f02 	teqeq	r0, r2
  400f30:	d005      	beq.n	400f3e <__adddf3+0x212>
  400f32:	ea54 0c00 	orrs.w	ip, r4, r0
  400f36:	bf04      	itt	eq
  400f38:	4619      	moveq	r1, r3
  400f3a:	4610      	moveq	r0, r2
  400f3c:	bd30      	pop	{r4, r5, pc}
  400f3e:	ea91 0f03 	teq	r1, r3
  400f42:	bf1e      	ittt	ne
  400f44:	2100      	movne	r1, #0
  400f46:	2000      	movne	r0, #0
  400f48:	bd30      	popne	{r4, r5, pc}
  400f4a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  400f4e:	d105      	bne.n	400f5c <__adddf3+0x230>
  400f50:	0040      	lsls	r0, r0, #1
  400f52:	4149      	adcs	r1, r1
  400f54:	bf28      	it	cs
  400f56:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  400f5a:	bd30      	pop	{r4, r5, pc}
  400f5c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  400f60:	bf3c      	itt	cc
  400f62:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  400f66:	bd30      	popcc	{r4, r5, pc}
  400f68:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  400f6c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  400f70:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  400f74:	f04f 0000 	mov.w	r0, #0
  400f78:	bd30      	pop	{r4, r5, pc}
  400f7a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  400f7e:	bf1a      	itte	ne
  400f80:	4619      	movne	r1, r3
  400f82:	4610      	movne	r0, r2
  400f84:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  400f88:	bf1c      	itt	ne
  400f8a:	460b      	movne	r3, r1
  400f8c:	4602      	movne	r2, r0
  400f8e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  400f92:	bf06      	itte	eq
  400f94:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  400f98:	ea91 0f03 	teqeq	r1, r3
  400f9c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  400fa0:	bd30      	pop	{r4, r5, pc}
  400fa2:	bf00      	nop

00400fa4 <__aeabi_ui2d>:
  400fa4:	f090 0f00 	teq	r0, #0
  400fa8:	bf04      	itt	eq
  400faa:	2100      	moveq	r1, #0
  400fac:	4770      	bxeq	lr
  400fae:	b530      	push	{r4, r5, lr}
  400fb0:	f44f 6480 	mov.w	r4, #1024	; 0x400
  400fb4:	f104 0432 	add.w	r4, r4, #50	; 0x32
  400fb8:	f04f 0500 	mov.w	r5, #0
  400fbc:	f04f 0100 	mov.w	r1, #0
  400fc0:	e750      	b.n	400e64 <__adddf3+0x138>
  400fc2:	bf00      	nop

00400fc4 <__aeabi_i2d>:
  400fc4:	f090 0f00 	teq	r0, #0
  400fc8:	bf04      	itt	eq
  400fca:	2100      	moveq	r1, #0
  400fcc:	4770      	bxeq	lr
  400fce:	b530      	push	{r4, r5, lr}
  400fd0:	f44f 6480 	mov.w	r4, #1024	; 0x400
  400fd4:	f104 0432 	add.w	r4, r4, #50	; 0x32
  400fd8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  400fdc:	bf48      	it	mi
  400fde:	4240      	negmi	r0, r0
  400fe0:	f04f 0100 	mov.w	r1, #0
  400fe4:	e73e      	b.n	400e64 <__adddf3+0x138>
  400fe6:	bf00      	nop

00400fe8 <__aeabi_f2d>:
  400fe8:	0042      	lsls	r2, r0, #1
  400fea:	ea4f 01e2 	mov.w	r1, r2, asr #3
  400fee:	ea4f 0131 	mov.w	r1, r1, rrx
  400ff2:	ea4f 7002 	mov.w	r0, r2, lsl #28
  400ff6:	bf1f      	itttt	ne
  400ff8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  400ffc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  401000:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  401004:	4770      	bxne	lr
  401006:	f092 0f00 	teq	r2, #0
  40100a:	bf14      	ite	ne
  40100c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  401010:	4770      	bxeq	lr
  401012:	b530      	push	{r4, r5, lr}
  401014:	f44f 7460 	mov.w	r4, #896	; 0x380
  401018:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40101c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401020:	e720      	b.n	400e64 <__adddf3+0x138>
  401022:	bf00      	nop

00401024 <__aeabi_ul2d>:
  401024:	ea50 0201 	orrs.w	r2, r0, r1
  401028:	bf08      	it	eq
  40102a:	4770      	bxeq	lr
  40102c:	b530      	push	{r4, r5, lr}
  40102e:	f04f 0500 	mov.w	r5, #0
  401032:	e00a      	b.n	40104a <__aeabi_l2d+0x16>

00401034 <__aeabi_l2d>:
  401034:	ea50 0201 	orrs.w	r2, r0, r1
  401038:	bf08      	it	eq
  40103a:	4770      	bxeq	lr
  40103c:	b530      	push	{r4, r5, lr}
  40103e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  401042:	d502      	bpl.n	40104a <__aeabi_l2d+0x16>
  401044:	4240      	negs	r0, r0
  401046:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40104a:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40104e:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401052:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  401056:	f43f aedc 	beq.w	400e12 <__adddf3+0xe6>
  40105a:	f04f 0203 	mov.w	r2, #3
  40105e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  401062:	bf18      	it	ne
  401064:	3203      	addne	r2, #3
  401066:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40106a:	bf18      	it	ne
  40106c:	3203      	addne	r2, #3
  40106e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  401072:	f1c2 0320 	rsb	r3, r2, #32
  401076:	fa00 fc03 	lsl.w	ip, r0, r3
  40107a:	fa20 f002 	lsr.w	r0, r0, r2
  40107e:	fa01 fe03 	lsl.w	lr, r1, r3
  401082:	ea40 000e 	orr.w	r0, r0, lr
  401086:	fa21 f102 	lsr.w	r1, r1, r2
  40108a:	4414      	add	r4, r2
  40108c:	e6c1      	b.n	400e12 <__adddf3+0xe6>
  40108e:	bf00      	nop

00401090 <__aeabi_dmul>:
  401090:	b570      	push	{r4, r5, r6, lr}
  401092:	f04f 0cff 	mov.w	ip, #255	; 0xff
  401096:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40109a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40109e:	bf1d      	ittte	ne
  4010a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4010a4:	ea94 0f0c 	teqne	r4, ip
  4010a8:	ea95 0f0c 	teqne	r5, ip
  4010ac:	f000 f8de 	bleq	40126c <__aeabi_dmul+0x1dc>
  4010b0:	442c      	add	r4, r5
  4010b2:	ea81 0603 	eor.w	r6, r1, r3
  4010b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  4010ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4010be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4010c2:	bf18      	it	ne
  4010c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4010c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4010cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4010d0:	d038      	beq.n	401144 <__aeabi_dmul+0xb4>
  4010d2:	fba0 ce02 	umull	ip, lr, r0, r2
  4010d6:	f04f 0500 	mov.w	r5, #0
  4010da:	fbe1 e502 	umlal	lr, r5, r1, r2
  4010de:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  4010e2:	fbe0 e503 	umlal	lr, r5, r0, r3
  4010e6:	f04f 0600 	mov.w	r6, #0
  4010ea:	fbe1 5603 	umlal	r5, r6, r1, r3
  4010ee:	f09c 0f00 	teq	ip, #0
  4010f2:	bf18      	it	ne
  4010f4:	f04e 0e01 	orrne.w	lr, lr, #1
  4010f8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  4010fc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  401100:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  401104:	d204      	bcs.n	401110 <__aeabi_dmul+0x80>
  401106:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40110a:	416d      	adcs	r5, r5
  40110c:	eb46 0606 	adc.w	r6, r6, r6
  401110:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  401114:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  401118:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  40111c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  401120:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  401124:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  401128:	bf88      	it	hi
  40112a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40112e:	d81e      	bhi.n	40116e <__aeabi_dmul+0xde>
  401130:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  401134:	bf08      	it	eq
  401136:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40113a:	f150 0000 	adcs.w	r0, r0, #0
  40113e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401142:	bd70      	pop	{r4, r5, r6, pc}
  401144:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  401148:	ea46 0101 	orr.w	r1, r6, r1
  40114c:	ea40 0002 	orr.w	r0, r0, r2
  401150:	ea81 0103 	eor.w	r1, r1, r3
  401154:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  401158:	bfc2      	ittt	gt
  40115a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40115e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  401162:	bd70      	popgt	{r4, r5, r6, pc}
  401164:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401168:	f04f 0e00 	mov.w	lr, #0
  40116c:	3c01      	subs	r4, #1
  40116e:	f300 80ab 	bgt.w	4012c8 <__aeabi_dmul+0x238>
  401172:	f114 0f36 	cmn.w	r4, #54	; 0x36
  401176:	bfde      	ittt	le
  401178:	2000      	movle	r0, #0
  40117a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40117e:	bd70      	pople	{r4, r5, r6, pc}
  401180:	f1c4 0400 	rsb	r4, r4, #0
  401184:	3c20      	subs	r4, #32
  401186:	da35      	bge.n	4011f4 <__aeabi_dmul+0x164>
  401188:	340c      	adds	r4, #12
  40118a:	dc1b      	bgt.n	4011c4 <__aeabi_dmul+0x134>
  40118c:	f104 0414 	add.w	r4, r4, #20
  401190:	f1c4 0520 	rsb	r5, r4, #32
  401194:	fa00 f305 	lsl.w	r3, r0, r5
  401198:	fa20 f004 	lsr.w	r0, r0, r4
  40119c:	fa01 f205 	lsl.w	r2, r1, r5
  4011a0:	ea40 0002 	orr.w	r0, r0, r2
  4011a4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  4011a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4011ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4011b0:	fa21 f604 	lsr.w	r6, r1, r4
  4011b4:	eb42 0106 	adc.w	r1, r2, r6
  4011b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4011bc:	bf08      	it	eq
  4011be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4011c2:	bd70      	pop	{r4, r5, r6, pc}
  4011c4:	f1c4 040c 	rsb	r4, r4, #12
  4011c8:	f1c4 0520 	rsb	r5, r4, #32
  4011cc:	fa00 f304 	lsl.w	r3, r0, r4
  4011d0:	fa20 f005 	lsr.w	r0, r0, r5
  4011d4:	fa01 f204 	lsl.w	r2, r1, r4
  4011d8:	ea40 0002 	orr.w	r0, r0, r2
  4011dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4011e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4011e4:	f141 0100 	adc.w	r1, r1, #0
  4011e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4011ec:	bf08      	it	eq
  4011ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4011f2:	bd70      	pop	{r4, r5, r6, pc}
  4011f4:	f1c4 0520 	rsb	r5, r4, #32
  4011f8:	fa00 f205 	lsl.w	r2, r0, r5
  4011fc:	ea4e 0e02 	orr.w	lr, lr, r2
  401200:	fa20 f304 	lsr.w	r3, r0, r4
  401204:	fa01 f205 	lsl.w	r2, r1, r5
  401208:	ea43 0302 	orr.w	r3, r3, r2
  40120c:	fa21 f004 	lsr.w	r0, r1, r4
  401210:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401214:	fa21 f204 	lsr.w	r2, r1, r4
  401218:	ea20 0002 	bic.w	r0, r0, r2
  40121c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  401220:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401224:	bf08      	it	eq
  401226:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40122a:	bd70      	pop	{r4, r5, r6, pc}
  40122c:	f094 0f00 	teq	r4, #0
  401230:	d10f      	bne.n	401252 <__aeabi_dmul+0x1c2>
  401232:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  401236:	0040      	lsls	r0, r0, #1
  401238:	eb41 0101 	adc.w	r1, r1, r1
  40123c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401240:	bf08      	it	eq
  401242:	3c01      	subeq	r4, #1
  401244:	d0f7      	beq.n	401236 <__aeabi_dmul+0x1a6>
  401246:	ea41 0106 	orr.w	r1, r1, r6
  40124a:	f095 0f00 	teq	r5, #0
  40124e:	bf18      	it	ne
  401250:	4770      	bxne	lr
  401252:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  401256:	0052      	lsls	r2, r2, #1
  401258:	eb43 0303 	adc.w	r3, r3, r3
  40125c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  401260:	bf08      	it	eq
  401262:	3d01      	subeq	r5, #1
  401264:	d0f7      	beq.n	401256 <__aeabi_dmul+0x1c6>
  401266:	ea43 0306 	orr.w	r3, r3, r6
  40126a:	4770      	bx	lr
  40126c:	ea94 0f0c 	teq	r4, ip
  401270:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  401274:	bf18      	it	ne
  401276:	ea95 0f0c 	teqne	r5, ip
  40127a:	d00c      	beq.n	401296 <__aeabi_dmul+0x206>
  40127c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401280:	bf18      	it	ne
  401282:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401286:	d1d1      	bne.n	40122c <__aeabi_dmul+0x19c>
  401288:	ea81 0103 	eor.w	r1, r1, r3
  40128c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401290:	f04f 0000 	mov.w	r0, #0
  401294:	bd70      	pop	{r4, r5, r6, pc}
  401296:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40129a:	bf06      	itte	eq
  40129c:	4610      	moveq	r0, r2
  40129e:	4619      	moveq	r1, r3
  4012a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4012a4:	d019      	beq.n	4012da <__aeabi_dmul+0x24a>
  4012a6:	ea94 0f0c 	teq	r4, ip
  4012aa:	d102      	bne.n	4012b2 <__aeabi_dmul+0x222>
  4012ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4012b0:	d113      	bne.n	4012da <__aeabi_dmul+0x24a>
  4012b2:	ea95 0f0c 	teq	r5, ip
  4012b6:	d105      	bne.n	4012c4 <__aeabi_dmul+0x234>
  4012b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  4012bc:	bf1c      	itt	ne
  4012be:	4610      	movne	r0, r2
  4012c0:	4619      	movne	r1, r3
  4012c2:	d10a      	bne.n	4012da <__aeabi_dmul+0x24a>
  4012c4:	ea81 0103 	eor.w	r1, r1, r3
  4012c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4012cc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4012d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4012d4:	f04f 0000 	mov.w	r0, #0
  4012d8:	bd70      	pop	{r4, r5, r6, pc}
  4012da:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4012de:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  4012e2:	bd70      	pop	{r4, r5, r6, pc}

004012e4 <__aeabi_ddiv>:
  4012e4:	b570      	push	{r4, r5, r6, lr}
  4012e6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4012ea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4012ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4012f2:	bf1d      	ittte	ne
  4012f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4012f8:	ea94 0f0c 	teqne	r4, ip
  4012fc:	ea95 0f0c 	teqne	r5, ip
  401300:	f000 f8a7 	bleq	401452 <__aeabi_ddiv+0x16e>
  401304:	eba4 0405 	sub.w	r4, r4, r5
  401308:	ea81 0e03 	eor.w	lr, r1, r3
  40130c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  401310:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401314:	f000 8088 	beq.w	401428 <__aeabi_ddiv+0x144>
  401318:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40131c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  401320:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  401324:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  401328:	ea4f 2202 	mov.w	r2, r2, lsl #8
  40132c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  401330:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  401334:	ea4f 2600 	mov.w	r6, r0, lsl #8
  401338:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  40133c:	429d      	cmp	r5, r3
  40133e:	bf08      	it	eq
  401340:	4296      	cmpeq	r6, r2
  401342:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  401346:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40134a:	d202      	bcs.n	401352 <__aeabi_ddiv+0x6e>
  40134c:	085b      	lsrs	r3, r3, #1
  40134e:	ea4f 0232 	mov.w	r2, r2, rrx
  401352:	1ab6      	subs	r6, r6, r2
  401354:	eb65 0503 	sbc.w	r5, r5, r3
  401358:	085b      	lsrs	r3, r3, #1
  40135a:	ea4f 0232 	mov.w	r2, r2, rrx
  40135e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  401362:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  401366:	ebb6 0e02 	subs.w	lr, r6, r2
  40136a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40136e:	bf22      	ittt	cs
  401370:	1ab6      	subcs	r6, r6, r2
  401372:	4675      	movcs	r5, lr
  401374:	ea40 000c 	orrcs.w	r0, r0, ip
  401378:	085b      	lsrs	r3, r3, #1
  40137a:	ea4f 0232 	mov.w	r2, r2, rrx
  40137e:	ebb6 0e02 	subs.w	lr, r6, r2
  401382:	eb75 0e03 	sbcs.w	lr, r5, r3
  401386:	bf22      	ittt	cs
  401388:	1ab6      	subcs	r6, r6, r2
  40138a:	4675      	movcs	r5, lr
  40138c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  401390:	085b      	lsrs	r3, r3, #1
  401392:	ea4f 0232 	mov.w	r2, r2, rrx
  401396:	ebb6 0e02 	subs.w	lr, r6, r2
  40139a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40139e:	bf22      	ittt	cs
  4013a0:	1ab6      	subcs	r6, r6, r2
  4013a2:	4675      	movcs	r5, lr
  4013a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4013a8:	085b      	lsrs	r3, r3, #1
  4013aa:	ea4f 0232 	mov.w	r2, r2, rrx
  4013ae:	ebb6 0e02 	subs.w	lr, r6, r2
  4013b2:	eb75 0e03 	sbcs.w	lr, r5, r3
  4013b6:	bf22      	ittt	cs
  4013b8:	1ab6      	subcs	r6, r6, r2
  4013ba:	4675      	movcs	r5, lr
  4013bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4013c0:	ea55 0e06 	orrs.w	lr, r5, r6
  4013c4:	d018      	beq.n	4013f8 <__aeabi_ddiv+0x114>
  4013c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
  4013ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  4013ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
  4013d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  4013d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  4013da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  4013de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  4013e2:	d1c0      	bne.n	401366 <__aeabi_ddiv+0x82>
  4013e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4013e8:	d10b      	bne.n	401402 <__aeabi_ddiv+0x11e>
  4013ea:	ea41 0100 	orr.w	r1, r1, r0
  4013ee:	f04f 0000 	mov.w	r0, #0
  4013f2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  4013f6:	e7b6      	b.n	401366 <__aeabi_ddiv+0x82>
  4013f8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4013fc:	bf04      	itt	eq
  4013fe:	4301      	orreq	r1, r0
  401400:	2000      	moveq	r0, #0
  401402:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  401406:	bf88      	it	hi
  401408:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40140c:	f63f aeaf 	bhi.w	40116e <__aeabi_dmul+0xde>
  401410:	ebb5 0c03 	subs.w	ip, r5, r3
  401414:	bf04      	itt	eq
  401416:	ebb6 0c02 	subseq.w	ip, r6, r2
  40141a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40141e:	f150 0000 	adcs.w	r0, r0, #0
  401422:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401426:	bd70      	pop	{r4, r5, r6, pc}
  401428:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  40142c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  401430:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  401434:	bfc2      	ittt	gt
  401436:	ebd4 050c 	rsbsgt	r5, r4, ip
  40143a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40143e:	bd70      	popgt	{r4, r5, r6, pc}
  401440:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401444:	f04f 0e00 	mov.w	lr, #0
  401448:	3c01      	subs	r4, #1
  40144a:	e690      	b.n	40116e <__aeabi_dmul+0xde>
  40144c:	ea45 0e06 	orr.w	lr, r5, r6
  401450:	e68d      	b.n	40116e <__aeabi_dmul+0xde>
  401452:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  401456:	ea94 0f0c 	teq	r4, ip
  40145a:	bf08      	it	eq
  40145c:	ea95 0f0c 	teqeq	r5, ip
  401460:	f43f af3b 	beq.w	4012da <__aeabi_dmul+0x24a>
  401464:	ea94 0f0c 	teq	r4, ip
  401468:	d10a      	bne.n	401480 <__aeabi_ddiv+0x19c>
  40146a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40146e:	f47f af34 	bne.w	4012da <__aeabi_dmul+0x24a>
  401472:	ea95 0f0c 	teq	r5, ip
  401476:	f47f af25 	bne.w	4012c4 <__aeabi_dmul+0x234>
  40147a:	4610      	mov	r0, r2
  40147c:	4619      	mov	r1, r3
  40147e:	e72c      	b.n	4012da <__aeabi_dmul+0x24a>
  401480:	ea95 0f0c 	teq	r5, ip
  401484:	d106      	bne.n	401494 <__aeabi_ddiv+0x1b0>
  401486:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40148a:	f43f aefd 	beq.w	401288 <__aeabi_dmul+0x1f8>
  40148e:	4610      	mov	r0, r2
  401490:	4619      	mov	r1, r3
  401492:	e722      	b.n	4012da <__aeabi_dmul+0x24a>
  401494:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401498:	bf18      	it	ne
  40149a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40149e:	f47f aec5 	bne.w	40122c <__aeabi_dmul+0x19c>
  4014a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4014a6:	f47f af0d 	bne.w	4012c4 <__aeabi_dmul+0x234>
  4014aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4014ae:	f47f aeeb 	bne.w	401288 <__aeabi_dmul+0x1f8>
  4014b2:	e712      	b.n	4012da <__aeabi_dmul+0x24a>

004014b4 <__gedf2>:
  4014b4:	f04f 3cff 	mov.w	ip, #4294967295
  4014b8:	e006      	b.n	4014c8 <__cmpdf2+0x4>
  4014ba:	bf00      	nop

004014bc <__ledf2>:
  4014bc:	f04f 0c01 	mov.w	ip, #1
  4014c0:	e002      	b.n	4014c8 <__cmpdf2+0x4>
  4014c2:	bf00      	nop

004014c4 <__cmpdf2>:
  4014c4:	f04f 0c01 	mov.w	ip, #1
  4014c8:	f84d cd04 	str.w	ip, [sp, #-4]!
  4014cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4014d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4014d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4014d8:	bf18      	it	ne
  4014da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  4014de:	d01b      	beq.n	401518 <__cmpdf2+0x54>
  4014e0:	b001      	add	sp, #4
  4014e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  4014e6:	bf0c      	ite	eq
  4014e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  4014ec:	ea91 0f03 	teqne	r1, r3
  4014f0:	bf02      	ittt	eq
  4014f2:	ea90 0f02 	teqeq	r0, r2
  4014f6:	2000      	moveq	r0, #0
  4014f8:	4770      	bxeq	lr
  4014fa:	f110 0f00 	cmn.w	r0, #0
  4014fe:	ea91 0f03 	teq	r1, r3
  401502:	bf58      	it	pl
  401504:	4299      	cmppl	r1, r3
  401506:	bf08      	it	eq
  401508:	4290      	cmpeq	r0, r2
  40150a:	bf2c      	ite	cs
  40150c:	17d8      	asrcs	r0, r3, #31
  40150e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  401512:	f040 0001 	orr.w	r0, r0, #1
  401516:	4770      	bx	lr
  401518:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40151c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  401520:	d102      	bne.n	401528 <__cmpdf2+0x64>
  401522:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  401526:	d107      	bne.n	401538 <__cmpdf2+0x74>
  401528:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40152c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  401530:	d1d6      	bne.n	4014e0 <__cmpdf2+0x1c>
  401532:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  401536:	d0d3      	beq.n	4014e0 <__cmpdf2+0x1c>
  401538:	f85d 0b04 	ldr.w	r0, [sp], #4
  40153c:	4770      	bx	lr
  40153e:	bf00      	nop

00401540 <__aeabi_cdrcmple>:
  401540:	4684      	mov	ip, r0
  401542:	4610      	mov	r0, r2
  401544:	4662      	mov	r2, ip
  401546:	468c      	mov	ip, r1
  401548:	4619      	mov	r1, r3
  40154a:	4663      	mov	r3, ip
  40154c:	e000      	b.n	401550 <__aeabi_cdcmpeq>
  40154e:	bf00      	nop

00401550 <__aeabi_cdcmpeq>:
  401550:	b501      	push	{r0, lr}
  401552:	f7ff ffb7 	bl	4014c4 <__cmpdf2>
  401556:	2800      	cmp	r0, #0
  401558:	bf48      	it	mi
  40155a:	f110 0f00 	cmnmi.w	r0, #0
  40155e:	bd01      	pop	{r0, pc}

00401560 <__aeabi_dcmpeq>:
  401560:	f84d ed08 	str.w	lr, [sp, #-8]!
  401564:	f7ff fff4 	bl	401550 <__aeabi_cdcmpeq>
  401568:	bf0c      	ite	eq
  40156a:	2001      	moveq	r0, #1
  40156c:	2000      	movne	r0, #0
  40156e:	f85d fb08 	ldr.w	pc, [sp], #8
  401572:	bf00      	nop

00401574 <__aeabi_dcmplt>:
  401574:	f84d ed08 	str.w	lr, [sp, #-8]!
  401578:	f7ff ffea 	bl	401550 <__aeabi_cdcmpeq>
  40157c:	bf34      	ite	cc
  40157e:	2001      	movcc	r0, #1
  401580:	2000      	movcs	r0, #0
  401582:	f85d fb08 	ldr.w	pc, [sp], #8
  401586:	bf00      	nop

00401588 <__aeabi_dcmple>:
  401588:	f84d ed08 	str.w	lr, [sp, #-8]!
  40158c:	f7ff ffe0 	bl	401550 <__aeabi_cdcmpeq>
  401590:	bf94      	ite	ls
  401592:	2001      	movls	r0, #1
  401594:	2000      	movhi	r0, #0
  401596:	f85d fb08 	ldr.w	pc, [sp], #8
  40159a:	bf00      	nop

0040159c <__aeabi_dcmpge>:
  40159c:	f84d ed08 	str.w	lr, [sp, #-8]!
  4015a0:	f7ff ffce 	bl	401540 <__aeabi_cdrcmple>
  4015a4:	bf94      	ite	ls
  4015a6:	2001      	movls	r0, #1
  4015a8:	2000      	movhi	r0, #0
  4015aa:	f85d fb08 	ldr.w	pc, [sp], #8
  4015ae:	bf00      	nop

004015b0 <__aeabi_dcmpgt>:
  4015b0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4015b4:	f7ff ffc4 	bl	401540 <__aeabi_cdrcmple>
  4015b8:	bf34      	ite	cc
  4015ba:	2001      	movcc	r0, #1
  4015bc:	2000      	movcs	r0, #0
  4015be:	f85d fb08 	ldr.w	pc, [sp], #8
  4015c2:	bf00      	nop

004015c4 <__aeabi_d2iz>:
  4015c4:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4015c8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  4015cc:	d215      	bcs.n	4015fa <__aeabi_d2iz+0x36>
  4015ce:	d511      	bpl.n	4015f4 <__aeabi_d2iz+0x30>
  4015d0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  4015d4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4015d8:	d912      	bls.n	401600 <__aeabi_d2iz+0x3c>
  4015da:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4015de:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4015e2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  4015e6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4015ea:	fa23 f002 	lsr.w	r0, r3, r2
  4015ee:	bf18      	it	ne
  4015f0:	4240      	negne	r0, r0
  4015f2:	4770      	bx	lr
  4015f4:	f04f 0000 	mov.w	r0, #0
  4015f8:	4770      	bx	lr
  4015fa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  4015fe:	d105      	bne.n	40160c <__aeabi_d2iz+0x48>
  401600:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  401604:	bf08      	it	eq
  401606:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40160a:	4770      	bx	lr
  40160c:	f04f 0000 	mov.w	r0, #0
  401610:	4770      	bx	lr
  401612:	bf00      	nop

00401614 <__aeabi_d2f>:
  401614:	ea4f 0241 	mov.w	r2, r1, lsl #1
  401618:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  40161c:	bf24      	itt	cs
  40161e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  401622:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  401626:	d90d      	bls.n	401644 <__aeabi_d2f+0x30>
  401628:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40162c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  401630:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  401634:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  401638:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  40163c:	bf08      	it	eq
  40163e:	f020 0001 	biceq.w	r0, r0, #1
  401642:	4770      	bx	lr
  401644:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  401648:	d121      	bne.n	40168e <__aeabi_d2f+0x7a>
  40164a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  40164e:	bfbc      	itt	lt
  401650:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  401654:	4770      	bxlt	lr
  401656:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40165a:	ea4f 5252 	mov.w	r2, r2, lsr #21
  40165e:	f1c2 0218 	rsb	r2, r2, #24
  401662:	f1c2 0c20 	rsb	ip, r2, #32
  401666:	fa10 f30c 	lsls.w	r3, r0, ip
  40166a:	fa20 f002 	lsr.w	r0, r0, r2
  40166e:	bf18      	it	ne
  401670:	f040 0001 	orrne.w	r0, r0, #1
  401674:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  401678:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  40167c:	fa03 fc0c 	lsl.w	ip, r3, ip
  401680:	ea40 000c 	orr.w	r0, r0, ip
  401684:	fa23 f302 	lsr.w	r3, r3, r2
  401688:	ea4f 0343 	mov.w	r3, r3, lsl #1
  40168c:	e7cc      	b.n	401628 <__aeabi_d2f+0x14>
  40168e:	ea7f 5362 	mvns.w	r3, r2, asr #21
  401692:	d107      	bne.n	4016a4 <__aeabi_d2f+0x90>
  401694:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  401698:	bf1e      	ittt	ne
  40169a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  40169e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  4016a2:	4770      	bxne	lr
  4016a4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  4016a8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  4016ac:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4016b0:	4770      	bx	lr
  4016b2:	bf00      	nop

004016b4 <__aeabi_frsub>:
  4016b4:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  4016b8:	e002      	b.n	4016c0 <__addsf3>
  4016ba:	bf00      	nop

004016bc <__aeabi_fsub>:
  4016bc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

004016c0 <__addsf3>:
  4016c0:	0042      	lsls	r2, r0, #1
  4016c2:	bf1f      	itttt	ne
  4016c4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  4016c8:	ea92 0f03 	teqne	r2, r3
  4016cc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  4016d0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  4016d4:	d06a      	beq.n	4017ac <__addsf3+0xec>
  4016d6:	ea4f 6212 	mov.w	r2, r2, lsr #24
  4016da:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  4016de:	bfc1      	itttt	gt
  4016e0:	18d2      	addgt	r2, r2, r3
  4016e2:	4041      	eorgt	r1, r0
  4016e4:	4048      	eorgt	r0, r1
  4016e6:	4041      	eorgt	r1, r0
  4016e8:	bfb8      	it	lt
  4016ea:	425b      	neglt	r3, r3
  4016ec:	2b19      	cmp	r3, #25
  4016ee:	bf88      	it	hi
  4016f0:	4770      	bxhi	lr
  4016f2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  4016f6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4016fa:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  4016fe:	bf18      	it	ne
  401700:	4240      	negne	r0, r0
  401702:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  401706:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  40170a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  40170e:	bf18      	it	ne
  401710:	4249      	negne	r1, r1
  401712:	ea92 0f03 	teq	r2, r3
  401716:	d03f      	beq.n	401798 <__addsf3+0xd8>
  401718:	f1a2 0201 	sub.w	r2, r2, #1
  40171c:	fa41 fc03 	asr.w	ip, r1, r3
  401720:	eb10 000c 	adds.w	r0, r0, ip
  401724:	f1c3 0320 	rsb	r3, r3, #32
  401728:	fa01 f103 	lsl.w	r1, r1, r3
  40172c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  401730:	d502      	bpl.n	401738 <__addsf3+0x78>
  401732:	4249      	negs	r1, r1
  401734:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  401738:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  40173c:	d313      	bcc.n	401766 <__addsf3+0xa6>
  40173e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  401742:	d306      	bcc.n	401752 <__addsf3+0x92>
  401744:	0840      	lsrs	r0, r0, #1
  401746:	ea4f 0131 	mov.w	r1, r1, rrx
  40174a:	f102 0201 	add.w	r2, r2, #1
  40174e:	2afe      	cmp	r2, #254	; 0xfe
  401750:	d251      	bcs.n	4017f6 <__addsf3+0x136>
  401752:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  401756:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  40175a:	bf08      	it	eq
  40175c:	f020 0001 	biceq.w	r0, r0, #1
  401760:	ea40 0003 	orr.w	r0, r0, r3
  401764:	4770      	bx	lr
  401766:	0049      	lsls	r1, r1, #1
  401768:	eb40 0000 	adc.w	r0, r0, r0
  40176c:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  401770:	f1a2 0201 	sub.w	r2, r2, #1
  401774:	d1ed      	bne.n	401752 <__addsf3+0x92>
  401776:	fab0 fc80 	clz	ip, r0
  40177a:	f1ac 0c08 	sub.w	ip, ip, #8
  40177e:	ebb2 020c 	subs.w	r2, r2, ip
  401782:	fa00 f00c 	lsl.w	r0, r0, ip
  401786:	bfaa      	itet	ge
  401788:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  40178c:	4252      	neglt	r2, r2
  40178e:	4318      	orrge	r0, r3
  401790:	bfbc      	itt	lt
  401792:	40d0      	lsrlt	r0, r2
  401794:	4318      	orrlt	r0, r3
  401796:	4770      	bx	lr
  401798:	f092 0f00 	teq	r2, #0
  40179c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  4017a0:	bf06      	itte	eq
  4017a2:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  4017a6:	3201      	addeq	r2, #1
  4017a8:	3b01      	subne	r3, #1
  4017aa:	e7b5      	b.n	401718 <__addsf3+0x58>
  4017ac:	ea4f 0341 	mov.w	r3, r1, lsl #1
  4017b0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  4017b4:	bf18      	it	ne
  4017b6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  4017ba:	d021      	beq.n	401800 <__addsf3+0x140>
  4017bc:	ea92 0f03 	teq	r2, r3
  4017c0:	d004      	beq.n	4017cc <__addsf3+0x10c>
  4017c2:	f092 0f00 	teq	r2, #0
  4017c6:	bf08      	it	eq
  4017c8:	4608      	moveq	r0, r1
  4017ca:	4770      	bx	lr
  4017cc:	ea90 0f01 	teq	r0, r1
  4017d0:	bf1c      	itt	ne
  4017d2:	2000      	movne	r0, #0
  4017d4:	4770      	bxne	lr
  4017d6:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  4017da:	d104      	bne.n	4017e6 <__addsf3+0x126>
  4017dc:	0040      	lsls	r0, r0, #1
  4017de:	bf28      	it	cs
  4017e0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  4017e4:	4770      	bx	lr
  4017e6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  4017ea:	bf3c      	itt	cc
  4017ec:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  4017f0:	4770      	bxcc	lr
  4017f2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  4017f6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  4017fa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4017fe:	4770      	bx	lr
  401800:	ea7f 6222 	mvns.w	r2, r2, asr #24
  401804:	bf16      	itet	ne
  401806:	4608      	movne	r0, r1
  401808:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  40180c:	4601      	movne	r1, r0
  40180e:	0242      	lsls	r2, r0, #9
  401810:	bf06      	itte	eq
  401812:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  401816:	ea90 0f01 	teqeq	r0, r1
  40181a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  40181e:	4770      	bx	lr

00401820 <__aeabi_ui2f>:
  401820:	f04f 0300 	mov.w	r3, #0
  401824:	e004      	b.n	401830 <__aeabi_i2f+0x8>
  401826:	bf00      	nop

00401828 <__aeabi_i2f>:
  401828:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  40182c:	bf48      	it	mi
  40182e:	4240      	negmi	r0, r0
  401830:	ea5f 0c00 	movs.w	ip, r0
  401834:	bf08      	it	eq
  401836:	4770      	bxeq	lr
  401838:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  40183c:	4601      	mov	r1, r0
  40183e:	f04f 0000 	mov.w	r0, #0
  401842:	e01c      	b.n	40187e <__aeabi_l2f+0x2a>

00401844 <__aeabi_ul2f>:
  401844:	ea50 0201 	orrs.w	r2, r0, r1
  401848:	bf08      	it	eq
  40184a:	4770      	bxeq	lr
  40184c:	f04f 0300 	mov.w	r3, #0
  401850:	e00a      	b.n	401868 <__aeabi_l2f+0x14>
  401852:	bf00      	nop

00401854 <__aeabi_l2f>:
  401854:	ea50 0201 	orrs.w	r2, r0, r1
  401858:	bf08      	it	eq
  40185a:	4770      	bxeq	lr
  40185c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  401860:	d502      	bpl.n	401868 <__aeabi_l2f+0x14>
  401862:	4240      	negs	r0, r0
  401864:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401868:	ea5f 0c01 	movs.w	ip, r1
  40186c:	bf02      	ittt	eq
  40186e:	4684      	moveq	ip, r0
  401870:	4601      	moveq	r1, r0
  401872:	2000      	moveq	r0, #0
  401874:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  401878:	bf08      	it	eq
  40187a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  40187e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  401882:	fabc f28c 	clz	r2, ip
  401886:	3a08      	subs	r2, #8
  401888:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  40188c:	db10      	blt.n	4018b0 <__aeabi_l2f+0x5c>
  40188e:	fa01 fc02 	lsl.w	ip, r1, r2
  401892:	4463      	add	r3, ip
  401894:	fa00 fc02 	lsl.w	ip, r0, r2
  401898:	f1c2 0220 	rsb	r2, r2, #32
  40189c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4018a0:	fa20 f202 	lsr.w	r2, r0, r2
  4018a4:	eb43 0002 	adc.w	r0, r3, r2
  4018a8:	bf08      	it	eq
  4018aa:	f020 0001 	biceq.w	r0, r0, #1
  4018ae:	4770      	bx	lr
  4018b0:	f102 0220 	add.w	r2, r2, #32
  4018b4:	fa01 fc02 	lsl.w	ip, r1, r2
  4018b8:	f1c2 0220 	rsb	r2, r2, #32
  4018bc:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  4018c0:	fa21 f202 	lsr.w	r2, r1, r2
  4018c4:	eb43 0002 	adc.w	r0, r3, r2
  4018c8:	bf08      	it	eq
  4018ca:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  4018ce:	4770      	bx	lr

004018d0 <__aeabi_fmul>:
  4018d0:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4018d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  4018d8:	bf1e      	ittt	ne
  4018da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  4018de:	ea92 0f0c 	teqne	r2, ip
  4018e2:	ea93 0f0c 	teqne	r3, ip
  4018e6:	d06f      	beq.n	4019c8 <__aeabi_fmul+0xf8>
  4018e8:	441a      	add	r2, r3
  4018ea:	ea80 0c01 	eor.w	ip, r0, r1
  4018ee:	0240      	lsls	r0, r0, #9
  4018f0:	bf18      	it	ne
  4018f2:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  4018f6:	d01e      	beq.n	401936 <__aeabi_fmul+0x66>
  4018f8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  4018fc:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  401900:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  401904:	fba0 3101 	umull	r3, r1, r0, r1
  401908:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  40190c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  401910:	bf3e      	ittt	cc
  401912:	0049      	lslcc	r1, r1, #1
  401914:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  401918:	005b      	lslcc	r3, r3, #1
  40191a:	ea40 0001 	orr.w	r0, r0, r1
  40191e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  401922:	2afd      	cmp	r2, #253	; 0xfd
  401924:	d81d      	bhi.n	401962 <__aeabi_fmul+0x92>
  401926:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  40192a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  40192e:	bf08      	it	eq
  401930:	f020 0001 	biceq.w	r0, r0, #1
  401934:	4770      	bx	lr
  401936:	f090 0f00 	teq	r0, #0
  40193a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  40193e:	bf08      	it	eq
  401940:	0249      	lsleq	r1, r1, #9
  401942:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  401946:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  40194a:	3a7f      	subs	r2, #127	; 0x7f
  40194c:	bfc2      	ittt	gt
  40194e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  401952:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  401956:	4770      	bxgt	lr
  401958:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40195c:	f04f 0300 	mov.w	r3, #0
  401960:	3a01      	subs	r2, #1
  401962:	dc5d      	bgt.n	401a20 <__aeabi_fmul+0x150>
  401964:	f112 0f19 	cmn.w	r2, #25
  401968:	bfdc      	itt	le
  40196a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  40196e:	4770      	bxle	lr
  401970:	f1c2 0200 	rsb	r2, r2, #0
  401974:	0041      	lsls	r1, r0, #1
  401976:	fa21 f102 	lsr.w	r1, r1, r2
  40197a:	f1c2 0220 	rsb	r2, r2, #32
  40197e:	fa00 fc02 	lsl.w	ip, r0, r2
  401982:	ea5f 0031 	movs.w	r0, r1, rrx
  401986:	f140 0000 	adc.w	r0, r0, #0
  40198a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  40198e:	bf08      	it	eq
  401990:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  401994:	4770      	bx	lr
  401996:	f092 0f00 	teq	r2, #0
  40199a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  40199e:	bf02      	ittt	eq
  4019a0:	0040      	lsleq	r0, r0, #1
  4019a2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  4019a6:	3a01      	subeq	r2, #1
  4019a8:	d0f9      	beq.n	40199e <__aeabi_fmul+0xce>
  4019aa:	ea40 000c 	orr.w	r0, r0, ip
  4019ae:	f093 0f00 	teq	r3, #0
  4019b2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  4019b6:	bf02      	ittt	eq
  4019b8:	0049      	lsleq	r1, r1, #1
  4019ba:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  4019be:	3b01      	subeq	r3, #1
  4019c0:	d0f9      	beq.n	4019b6 <__aeabi_fmul+0xe6>
  4019c2:	ea41 010c 	orr.w	r1, r1, ip
  4019c6:	e78f      	b.n	4018e8 <__aeabi_fmul+0x18>
  4019c8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  4019cc:	ea92 0f0c 	teq	r2, ip
  4019d0:	bf18      	it	ne
  4019d2:	ea93 0f0c 	teqne	r3, ip
  4019d6:	d00a      	beq.n	4019ee <__aeabi_fmul+0x11e>
  4019d8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  4019dc:	bf18      	it	ne
  4019de:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  4019e2:	d1d8      	bne.n	401996 <__aeabi_fmul+0xc6>
  4019e4:	ea80 0001 	eor.w	r0, r0, r1
  4019e8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  4019ec:	4770      	bx	lr
  4019ee:	f090 0f00 	teq	r0, #0
  4019f2:	bf17      	itett	ne
  4019f4:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  4019f8:	4608      	moveq	r0, r1
  4019fa:	f091 0f00 	teqne	r1, #0
  4019fe:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  401a02:	d014      	beq.n	401a2e <__aeabi_fmul+0x15e>
  401a04:	ea92 0f0c 	teq	r2, ip
  401a08:	d101      	bne.n	401a0e <__aeabi_fmul+0x13e>
  401a0a:	0242      	lsls	r2, r0, #9
  401a0c:	d10f      	bne.n	401a2e <__aeabi_fmul+0x15e>
  401a0e:	ea93 0f0c 	teq	r3, ip
  401a12:	d103      	bne.n	401a1c <__aeabi_fmul+0x14c>
  401a14:	024b      	lsls	r3, r1, #9
  401a16:	bf18      	it	ne
  401a18:	4608      	movne	r0, r1
  401a1a:	d108      	bne.n	401a2e <__aeabi_fmul+0x15e>
  401a1c:	ea80 0001 	eor.w	r0, r0, r1
  401a20:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  401a24:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  401a28:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  401a2c:	4770      	bx	lr
  401a2e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  401a32:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  401a36:	4770      	bx	lr

00401a38 <__aeabi_fdiv>:
  401a38:	f04f 0cff 	mov.w	ip, #255	; 0xff
  401a3c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  401a40:	bf1e      	ittt	ne
  401a42:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  401a46:	ea92 0f0c 	teqne	r2, ip
  401a4a:	ea93 0f0c 	teqne	r3, ip
  401a4e:	d069      	beq.n	401b24 <__aeabi_fdiv+0xec>
  401a50:	eba2 0203 	sub.w	r2, r2, r3
  401a54:	ea80 0c01 	eor.w	ip, r0, r1
  401a58:	0249      	lsls	r1, r1, #9
  401a5a:	ea4f 2040 	mov.w	r0, r0, lsl #9
  401a5e:	d037      	beq.n	401ad0 <__aeabi_fdiv+0x98>
  401a60:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  401a64:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  401a68:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  401a6c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  401a70:	428b      	cmp	r3, r1
  401a72:	bf38      	it	cc
  401a74:	005b      	lslcc	r3, r3, #1
  401a76:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  401a7a:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  401a7e:	428b      	cmp	r3, r1
  401a80:	bf24      	itt	cs
  401a82:	1a5b      	subcs	r3, r3, r1
  401a84:	ea40 000c 	orrcs.w	r0, r0, ip
  401a88:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  401a8c:	bf24      	itt	cs
  401a8e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  401a92:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  401a96:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  401a9a:	bf24      	itt	cs
  401a9c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  401aa0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  401aa4:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  401aa8:	bf24      	itt	cs
  401aaa:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  401aae:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  401ab2:	011b      	lsls	r3, r3, #4
  401ab4:	bf18      	it	ne
  401ab6:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  401aba:	d1e0      	bne.n	401a7e <__aeabi_fdiv+0x46>
  401abc:	2afd      	cmp	r2, #253	; 0xfd
  401abe:	f63f af50 	bhi.w	401962 <__aeabi_fmul+0x92>
  401ac2:	428b      	cmp	r3, r1
  401ac4:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  401ac8:	bf08      	it	eq
  401aca:	f020 0001 	biceq.w	r0, r0, #1
  401ace:	4770      	bx	lr
  401ad0:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  401ad4:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  401ad8:	327f      	adds	r2, #127	; 0x7f
  401ada:	bfc2      	ittt	gt
  401adc:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  401ae0:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  401ae4:	4770      	bxgt	lr
  401ae6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  401aea:	f04f 0300 	mov.w	r3, #0
  401aee:	3a01      	subs	r2, #1
  401af0:	e737      	b.n	401962 <__aeabi_fmul+0x92>
  401af2:	f092 0f00 	teq	r2, #0
  401af6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  401afa:	bf02      	ittt	eq
  401afc:	0040      	lsleq	r0, r0, #1
  401afe:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  401b02:	3a01      	subeq	r2, #1
  401b04:	d0f9      	beq.n	401afa <__aeabi_fdiv+0xc2>
  401b06:	ea40 000c 	orr.w	r0, r0, ip
  401b0a:	f093 0f00 	teq	r3, #0
  401b0e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  401b12:	bf02      	ittt	eq
  401b14:	0049      	lsleq	r1, r1, #1
  401b16:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  401b1a:	3b01      	subeq	r3, #1
  401b1c:	d0f9      	beq.n	401b12 <__aeabi_fdiv+0xda>
  401b1e:	ea41 010c 	orr.w	r1, r1, ip
  401b22:	e795      	b.n	401a50 <__aeabi_fdiv+0x18>
  401b24:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  401b28:	ea92 0f0c 	teq	r2, ip
  401b2c:	d108      	bne.n	401b40 <__aeabi_fdiv+0x108>
  401b2e:	0242      	lsls	r2, r0, #9
  401b30:	f47f af7d 	bne.w	401a2e <__aeabi_fmul+0x15e>
  401b34:	ea93 0f0c 	teq	r3, ip
  401b38:	f47f af70 	bne.w	401a1c <__aeabi_fmul+0x14c>
  401b3c:	4608      	mov	r0, r1
  401b3e:	e776      	b.n	401a2e <__aeabi_fmul+0x15e>
  401b40:	ea93 0f0c 	teq	r3, ip
  401b44:	d104      	bne.n	401b50 <__aeabi_fdiv+0x118>
  401b46:	024b      	lsls	r3, r1, #9
  401b48:	f43f af4c 	beq.w	4019e4 <__aeabi_fmul+0x114>
  401b4c:	4608      	mov	r0, r1
  401b4e:	e76e      	b.n	401a2e <__aeabi_fmul+0x15e>
  401b50:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  401b54:	bf18      	it	ne
  401b56:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  401b5a:	d1ca      	bne.n	401af2 <__aeabi_fdiv+0xba>
  401b5c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  401b60:	f47f af5c 	bne.w	401a1c <__aeabi_fmul+0x14c>
  401b64:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  401b68:	f47f af3c 	bne.w	4019e4 <__aeabi_fmul+0x114>
  401b6c:	e75f      	b.n	401a2e <__aeabi_fmul+0x15e>
  401b6e:	bf00      	nop

00401b70 <__aeabi_f2iz>:
  401b70:	ea4f 0240 	mov.w	r2, r0, lsl #1
  401b74:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
  401b78:	d30f      	bcc.n	401b9a <__aeabi_f2iz+0x2a>
  401b7a:	f04f 039e 	mov.w	r3, #158	; 0x9e
  401b7e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
  401b82:	d90d      	bls.n	401ba0 <__aeabi_f2iz+0x30>
  401b84:	ea4f 2300 	mov.w	r3, r0, lsl #8
  401b88:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  401b8c:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  401b90:	fa23 f002 	lsr.w	r0, r3, r2
  401b94:	bf18      	it	ne
  401b96:	4240      	negne	r0, r0
  401b98:	4770      	bx	lr
  401b9a:	f04f 0000 	mov.w	r0, #0
  401b9e:	4770      	bx	lr
  401ba0:	f112 0f61 	cmn.w	r2, #97	; 0x61
  401ba4:	d101      	bne.n	401baa <__aeabi_f2iz+0x3a>
  401ba6:	0242      	lsls	r2, r0, #9
  401ba8:	d105      	bne.n	401bb6 <__aeabi_f2iz+0x46>
  401baa:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
  401bae:	bf08      	it	eq
  401bb0:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  401bb4:	4770      	bx	lr
  401bb6:	f04f 0000 	mov.w	r0, #0
  401bba:	4770      	bx	lr

00401bbc <__libc_init_array>:
  401bbc:	b570      	push	{r4, r5, r6, lr}
  401bbe:	4e0f      	ldr	r6, [pc, #60]	; (401bfc <__libc_init_array+0x40>)
  401bc0:	4d0f      	ldr	r5, [pc, #60]	; (401c00 <__libc_init_array+0x44>)
  401bc2:	1b76      	subs	r6, r6, r5
  401bc4:	10b6      	asrs	r6, r6, #2
  401bc6:	bf18      	it	ne
  401bc8:	2400      	movne	r4, #0
  401bca:	d005      	beq.n	401bd8 <__libc_init_array+0x1c>
  401bcc:	3401      	adds	r4, #1
  401bce:	f855 3b04 	ldr.w	r3, [r5], #4
  401bd2:	4798      	blx	r3
  401bd4:	42a6      	cmp	r6, r4
  401bd6:	d1f9      	bne.n	401bcc <__libc_init_array+0x10>
  401bd8:	4e0a      	ldr	r6, [pc, #40]	; (401c04 <__libc_init_array+0x48>)
  401bda:	4d0b      	ldr	r5, [pc, #44]	; (401c08 <__libc_init_array+0x4c>)
  401bdc:	f000 fd76 	bl	4026cc <_init>
  401be0:	1b76      	subs	r6, r6, r5
  401be2:	10b6      	asrs	r6, r6, #2
  401be4:	bf18      	it	ne
  401be6:	2400      	movne	r4, #0
  401be8:	d006      	beq.n	401bf8 <__libc_init_array+0x3c>
  401bea:	3401      	adds	r4, #1
  401bec:	f855 3b04 	ldr.w	r3, [r5], #4
  401bf0:	4798      	blx	r3
  401bf2:	42a6      	cmp	r6, r4
  401bf4:	d1f9      	bne.n	401bea <__libc_init_array+0x2e>
  401bf6:	bd70      	pop	{r4, r5, r6, pc}
  401bf8:	bd70      	pop	{r4, r5, r6, pc}
  401bfa:	bf00      	nop
  401bfc:	004026d8 	.word	0x004026d8
  401c00:	004026d8 	.word	0x004026d8
  401c04:	004026e0 	.word	0x004026e0
  401c08:	004026d8 	.word	0x004026d8

00401c0c <__itoa>:
  401c0c:	1e93      	subs	r3, r2, #2
  401c0e:	2b22      	cmp	r3, #34	; 0x22
  401c10:	d810      	bhi.n	401c34 <__itoa+0x28>
  401c12:	2a0a      	cmp	r2, #10
  401c14:	b510      	push	{r4, lr}
  401c16:	d006      	beq.n	401c26 <__itoa+0x1a>
  401c18:	2300      	movs	r3, #0
  401c1a:	460c      	mov	r4, r1
  401c1c:	4419      	add	r1, r3
  401c1e:	f000 fa73 	bl	402108 <__utoa>
  401c22:	4620      	mov	r0, r4
  401c24:	bd10      	pop	{r4, pc}
  401c26:	2800      	cmp	r0, #0
  401c28:	daf6      	bge.n	401c18 <__itoa+0xc>
  401c2a:	232d      	movs	r3, #45	; 0x2d
  401c2c:	4240      	negs	r0, r0
  401c2e:	700b      	strb	r3, [r1, #0]
  401c30:	2301      	movs	r3, #1
  401c32:	e7f2      	b.n	401c1a <__itoa+0xe>
  401c34:	2000      	movs	r0, #0
  401c36:	7008      	strb	r0, [r1, #0]
  401c38:	4770      	bx	lr
  401c3a:	bf00      	nop

00401c3c <itoa>:
  401c3c:	f7ff bfe6 	b.w	401c0c <__itoa>

00401c40 <critical_factorization>:
  401c40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401c44:	f04f 0e01 	mov.w	lr, #1
  401c48:	2500      	movs	r5, #0
  401c4a:	4674      	mov	r4, lr
  401c4c:	f04f 36ff 	mov.w	r6, #4294967295
  401c50:	192b      	adds	r3, r5, r4
  401c52:	428b      	cmp	r3, r1
  401c54:	eb00 0706 	add.w	r7, r0, r6
  401c58:	d20d      	bcs.n	401c76 <critical_factorization+0x36>
  401c5a:	5d3f      	ldrb	r7, [r7, r4]
  401c5c:	f810 c003 	ldrb.w	ip, [r0, r3]
  401c60:	45bc      	cmp	ip, r7
  401c62:	d22d      	bcs.n	401cc0 <critical_factorization+0x80>
  401c64:	461d      	mov	r5, r3
  401c66:	2401      	movs	r4, #1
  401c68:	eba3 0e06 	sub.w	lr, r3, r6
  401c6c:	192b      	adds	r3, r5, r4
  401c6e:	428b      	cmp	r3, r1
  401c70:	eb00 0706 	add.w	r7, r0, r6
  401c74:	d3f1      	bcc.n	401c5a <critical_factorization+0x1a>
  401c76:	f04f 0801 	mov.w	r8, #1
  401c7a:	2500      	movs	r5, #0
  401c7c:	4644      	mov	r4, r8
  401c7e:	f04f 37ff 	mov.w	r7, #4294967295
  401c82:	f8c2 e000 	str.w	lr, [r2]
  401c86:	192b      	adds	r3, r5, r4
  401c88:	4299      	cmp	r1, r3
  401c8a:	eb00 0e07 	add.w	lr, r0, r7
  401c8e:	d90e      	bls.n	401cae <critical_factorization+0x6e>
  401c90:	f81e e004 	ldrb.w	lr, [lr, r4]
  401c94:	f810 c003 	ldrb.w	ip, [r0, r3]
  401c98:	45f4      	cmp	ip, lr
  401c9a:	d918      	bls.n	401cce <critical_factorization+0x8e>
  401c9c:	461d      	mov	r5, r3
  401c9e:	2401      	movs	r4, #1
  401ca0:	eba3 0807 	sub.w	r8, r3, r7
  401ca4:	192b      	adds	r3, r5, r4
  401ca6:	4299      	cmp	r1, r3
  401ca8:	eb00 0e07 	add.w	lr, r0, r7
  401cac:	d8f0      	bhi.n	401c90 <critical_factorization+0x50>
  401cae:	3701      	adds	r7, #1
  401cb0:	1c70      	adds	r0, r6, #1
  401cb2:	4287      	cmp	r7, r0
  401cb4:	bf24      	itt	cs
  401cb6:	4638      	movcs	r0, r7
  401cb8:	f8c2 8000 	strcs.w	r8, [r2]
  401cbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401cc0:	d00c      	beq.n	401cdc <critical_factorization+0x9c>
  401cc2:	f04f 0e01 	mov.w	lr, #1
  401cc6:	462e      	mov	r6, r5
  401cc8:	4674      	mov	r4, lr
  401cca:	4475      	add	r5, lr
  401ccc:	e7c0      	b.n	401c50 <critical_factorization+0x10>
  401cce:	d00b      	beq.n	401ce8 <critical_factorization+0xa8>
  401cd0:	f04f 0801 	mov.w	r8, #1
  401cd4:	462f      	mov	r7, r5
  401cd6:	4644      	mov	r4, r8
  401cd8:	4445      	add	r5, r8
  401cda:	e7d4      	b.n	401c86 <critical_factorization+0x46>
  401cdc:	4574      	cmp	r4, lr
  401cde:	bf12      	itee	ne
  401ce0:	3401      	addne	r4, #1
  401ce2:	461d      	moveq	r5, r3
  401ce4:	2401      	moveq	r4, #1
  401ce6:	e7b3      	b.n	401c50 <critical_factorization+0x10>
  401ce8:	4544      	cmp	r4, r8
  401cea:	bf12      	itee	ne
  401cec:	3401      	addne	r4, #1
  401cee:	461d      	moveq	r5, r3
  401cf0:	2401      	moveq	r4, #1
  401cf2:	e7c8      	b.n	401c86 <critical_factorization+0x46>

00401cf4 <two_way_long_needle>:
  401cf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401cf8:	f2ad 4d14 	subw	sp, sp, #1044	; 0x414
  401cfc:	4616      	mov	r6, r2
  401cfe:	4605      	mov	r5, r0
  401d00:	468b      	mov	fp, r1
  401d02:	4610      	mov	r0, r2
  401d04:	4619      	mov	r1, r3
  401d06:	aa03      	add	r2, sp, #12
  401d08:	461c      	mov	r4, r3
  401d0a:	f7ff ff99 	bl	401c40 <critical_factorization>
  401d0e:	4681      	mov	r9, r0
  401d10:	ab03      	add	r3, sp, #12
  401d12:	f20d 420c 	addw	r2, sp, #1036	; 0x40c
  401d16:	f843 4f04 	str.w	r4, [r3, #4]!
  401d1a:	4293      	cmp	r3, r2
  401d1c:	d1fb      	bne.n	401d16 <two_way_long_needle+0x22>
  401d1e:	b14c      	cbz	r4, 401d34 <two_way_long_needle+0x40>
  401d20:	1e63      	subs	r3, r4, #1
  401d22:	1e72      	subs	r2, r6, #1
  401d24:	a804      	add	r0, sp, #16
  401d26:	f812 1f01 	ldrb.w	r1, [r2, #1]!
  401d2a:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
  401d2e:	f113 33ff 	adds.w	r3, r3, #4294967295
  401d32:	d2f8      	bcs.n	401d26 <two_way_long_needle+0x32>
  401d34:	9903      	ldr	r1, [sp, #12]
  401d36:	464a      	mov	r2, r9
  401d38:	4431      	add	r1, r6
  401d3a:	4630      	mov	r0, r6
  401d3c:	f000 fa98 	bl	402270 <memcmp>
  401d40:	2800      	cmp	r0, #0
  401d42:	d16f      	bne.n	401e24 <two_way_long_needle+0x130>
  401d44:	f109 33ff 	add.w	r3, r9, #4294967295
  401d48:	9300      	str	r3, [sp, #0]
  401d4a:	18f3      	adds	r3, r6, r3
  401d4c:	4682      	mov	sl, r0
  401d4e:	9301      	str	r3, [sp, #4]
  401d50:	4623      	mov	r3, r4
  401d52:	4680      	mov	r8, r0
  401d54:	4654      	mov	r4, sl
  401d56:	4658      	mov	r0, fp
  401d58:	469a      	mov	sl, r3
  401d5a:	eb08 070a 	add.w	r7, r8, sl
  401d5e:	1a3a      	subs	r2, r7, r0
  401d60:	2100      	movs	r1, #0
  401d62:	4428      	add	r0, r5
  401d64:	f000 fa3e 	bl	4021e4 <memchr>
  401d68:	2800      	cmp	r0, #0
  401d6a:	d156      	bne.n	401e1a <two_way_long_needle+0x126>
  401d6c:	2f00      	cmp	r7, #0
  401d6e:	d054      	beq.n	401e1a <two_way_long_needle+0x126>
  401d70:	19eb      	adds	r3, r5, r7
  401d72:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  401d76:	ab04      	add	r3, sp, #16
  401d78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  401d7c:	b14b      	cbz	r3, 401d92 <two_way_long_needle+0x9e>
  401d7e:	b124      	cbz	r4, 401d8a <two_way_long_needle+0x96>
  401d80:	9a03      	ldr	r2, [sp, #12]
  401d82:	4293      	cmp	r3, r2
  401d84:	d201      	bcs.n	401d8a <two_way_long_needle+0x96>
  401d86:	ebaa 0302 	sub.w	r3, sl, r2
  401d8a:	4498      	add	r8, r3
  401d8c:	2400      	movs	r4, #0
  401d8e:	4638      	mov	r0, r7
  401d90:	e7e3      	b.n	401d5a <two_way_long_needle+0x66>
  401d92:	454c      	cmp	r4, r9
  401d94:	4623      	mov	r3, r4
  401d96:	bf38      	it	cc
  401d98:	464b      	movcc	r3, r9
  401d9a:	f10a 3eff 	add.w	lr, sl, #4294967295
  401d9e:	4573      	cmp	r3, lr
  401da0:	d213      	bcs.n	401dca <two_way_long_needle+0xd6>
  401da2:	eb08 0203 	add.w	r2, r8, r3
  401da6:	5ca8      	ldrb	r0, [r5, r2]
  401da8:	f816 c003 	ldrb.w	ip, [r6, r3]
  401dac:	442a      	add	r2, r5
  401dae:	4584      	cmp	ip, r0
  401db0:	eb06 0103 	add.w	r1, r6, r3
  401db4:	d006      	beq.n	401dc4 <two_way_long_needle+0xd0>
  401db6:	e02c      	b.n	401e12 <two_way_long_needle+0x11e>
  401db8:	f811 cf01 	ldrb.w	ip, [r1, #1]!
  401dbc:	f812 0f01 	ldrb.w	r0, [r2, #1]!
  401dc0:	4584      	cmp	ip, r0
  401dc2:	d126      	bne.n	401e12 <two_way_long_needle+0x11e>
  401dc4:	3301      	adds	r3, #1
  401dc6:	4573      	cmp	r3, lr
  401dc8:	d3f6      	bcc.n	401db8 <two_way_long_needle+0xc4>
  401dca:	454c      	cmp	r4, r9
  401dcc:	9900      	ldr	r1, [sp, #0]
  401dce:	f080 8089 	bcs.w	401ee4 <two_way_long_needle+0x1f0>
  401dd2:	9b00      	ldr	r3, [sp, #0]
  401dd4:	eb08 0203 	add.w	r2, r8, r3
  401dd8:	9b01      	ldr	r3, [sp, #4]
  401dda:	5ca8      	ldrb	r0, [r5, r2]
  401ddc:	781b      	ldrb	r3, [r3, #0]
  401dde:	442a      	add	r2, r5
  401de0:	4298      	cmp	r0, r3
  401de2:	d17f      	bne.n	401ee4 <two_way_long_needle+0x1f0>
  401de4:	9801      	ldr	r0, [sp, #4]
  401de6:	f104 3bff 	add.w	fp, r4, #4294967295
  401dea:	e006      	b.n	401dfa <two_way_long_needle+0x106>
  401dec:	f810 cd01 	ldrb.w	ip, [r0, #-1]!
  401df0:	f812 ed01 	ldrb.w	lr, [r2, #-1]!
  401df4:	45f4      	cmp	ip, lr
  401df6:	d103      	bne.n	401e00 <two_way_long_needle+0x10c>
  401df8:	4619      	mov	r1, r3
  401dfa:	1e4b      	subs	r3, r1, #1
  401dfc:	459b      	cmp	fp, r3
  401dfe:	d1f5      	bne.n	401dec <two_way_long_needle+0xf8>
  401e00:	3401      	adds	r4, #1
  401e02:	428c      	cmp	r4, r1
  401e04:	d870      	bhi.n	401ee8 <two_way_long_needle+0x1f4>
  401e06:	9c03      	ldr	r4, [sp, #12]
  401e08:	4638      	mov	r0, r7
  401e0a:	44a0      	add	r8, r4
  401e0c:	ebaa 0404 	sub.w	r4, sl, r4
  401e10:	e7a3      	b.n	401d5a <two_way_long_needle+0x66>
  401e12:	f1c9 0201 	rsb	r2, r9, #1
  401e16:	4490      	add	r8, r2
  401e18:	e7b7      	b.n	401d8a <two_way_long_needle+0x96>
  401e1a:	2000      	movs	r0, #0
  401e1c:	f20d 4d14 	addw	sp, sp, #1044	; 0x414
  401e20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401e24:	eba4 0309 	sub.w	r3, r4, r9
  401e28:	454b      	cmp	r3, r9
  401e2a:	bf38      	it	cc
  401e2c:	464b      	movcc	r3, r9
  401e2e:	f109 38ff 	add.w	r8, r9, #4294967295
  401e32:	3301      	adds	r3, #1
  401e34:	9303      	str	r3, [sp, #12]
  401e36:	eb06 0308 	add.w	r3, r6, r8
  401e3a:	4658      	mov	r0, fp
  401e3c:	f04f 0a00 	mov.w	sl, #0
  401e40:	46cb      	mov	fp, r9
  401e42:	4699      	mov	r9, r3
  401e44:	eb0a 0704 	add.w	r7, sl, r4
  401e48:	1a3a      	subs	r2, r7, r0
  401e4a:	2100      	movs	r1, #0
  401e4c:	4428      	add	r0, r5
  401e4e:	f000 f9c9 	bl	4021e4 <memchr>
  401e52:	2800      	cmp	r0, #0
  401e54:	d1e1      	bne.n	401e1a <two_way_long_needle+0x126>
  401e56:	2f00      	cmp	r7, #0
  401e58:	d0df      	beq.n	401e1a <two_way_long_needle+0x126>
  401e5a:	19eb      	adds	r3, r5, r7
  401e5c:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  401e60:	ab04      	add	r3, sp, #16
  401e62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  401e66:	bba3      	cbnz	r3, 401ed2 <two_way_long_needle+0x1de>
  401e68:	1e60      	subs	r0, r4, #1
  401e6a:	4583      	cmp	fp, r0
  401e6c:	d215      	bcs.n	401e9a <two_way_long_needle+0x1a6>
  401e6e:	eb0a 020b 	add.w	r2, sl, fp
  401e72:	f815 e002 	ldrb.w	lr, [r5, r2]
  401e76:	f816 300b 	ldrb.w	r3, [r6, fp]
  401e7a:	442a      	add	r2, r5
  401e7c:	459e      	cmp	lr, r3
  401e7e:	eb06 010b 	add.w	r1, r6, fp
  401e82:	465b      	mov	r3, fp
  401e84:	d006      	beq.n	401e94 <two_way_long_needle+0x1a0>
  401e86:	e027      	b.n	401ed8 <two_way_long_needle+0x1e4>
  401e88:	f811 cf01 	ldrb.w	ip, [r1, #1]!
  401e8c:	f812 ef01 	ldrb.w	lr, [r2, #1]!
  401e90:	45f4      	cmp	ip, lr
  401e92:	d121      	bne.n	401ed8 <two_way_long_needle+0x1e4>
  401e94:	3301      	adds	r3, #1
  401e96:	4283      	cmp	r3, r0
  401e98:	d3f6      	bcc.n	401e88 <two_way_long_needle+0x194>
  401e9a:	f1b8 3fff 	cmp.w	r8, #4294967295
  401e9e:	d011      	beq.n	401ec4 <two_way_long_needle+0x1d0>
  401ea0:	eb0a 0208 	add.w	r2, sl, r8
  401ea4:	5cab      	ldrb	r3, [r5, r2]
  401ea6:	f899 1000 	ldrb.w	r1, [r9]
  401eaa:	442a      	add	r2, r5
  401eac:	4299      	cmp	r1, r3
  401eae:	d10f      	bne.n	401ed0 <two_way_long_needle+0x1dc>
  401eb0:	464b      	mov	r3, r9
  401eb2:	e005      	b.n	401ec0 <two_way_long_needle+0x1cc>
  401eb4:	f813 0d01 	ldrb.w	r0, [r3, #-1]!
  401eb8:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
  401ebc:	4288      	cmp	r0, r1
  401ebe:	d107      	bne.n	401ed0 <two_way_long_needle+0x1dc>
  401ec0:	42b3      	cmp	r3, r6
  401ec2:	d1f7      	bne.n	401eb4 <two_way_long_needle+0x1c0>
  401ec4:	eb05 000a 	add.w	r0, r5, sl
  401ec8:	f20d 4d14 	addw	sp, sp, #1044	; 0x414
  401ecc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401ed0:	9b03      	ldr	r3, [sp, #12]
  401ed2:	449a      	add	sl, r3
  401ed4:	4638      	mov	r0, r7
  401ed6:	e7b5      	b.n	401e44 <two_way_long_needle+0x150>
  401ed8:	f1cb 0201 	rsb	r2, fp, #1
  401edc:	4492      	add	sl, r2
  401ede:	449a      	add	sl, r3
  401ee0:	4638      	mov	r0, r7
  401ee2:	e7af      	b.n	401e44 <two_way_long_needle+0x150>
  401ee4:	4649      	mov	r1, r9
  401ee6:	e78b      	b.n	401e00 <two_way_long_needle+0x10c>
  401ee8:	eb05 0008 	add.w	r0, r5, r8
  401eec:	e796      	b.n	401e1c <two_way_long_needle+0x128>
  401eee:	bf00      	nop

00401ef0 <strstr>:
  401ef0:	7802      	ldrb	r2, [r0, #0]
  401ef2:	2a00      	cmp	r2, #0
  401ef4:	f000 8101 	beq.w	4020fa <strstr+0x20a>
  401ef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401efc:	f891 8000 	ldrb.w	r8, [r1]
  401f00:	b085      	sub	sp, #20
  401f02:	4644      	mov	r4, r8
  401f04:	f1b8 0f00 	cmp.w	r8, #0
  401f08:	d016      	beq.n	401f38 <strstr+0x48>
  401f0a:	4686      	mov	lr, r0
  401f0c:	f101 0c01 	add.w	ip, r1, #1
  401f10:	2701      	movs	r7, #1
  401f12:	e004      	b.n	401f1e <strstr+0x2e>
  401f14:	4663      	mov	r3, ip
  401f16:	f813 4b01 	ldrb.w	r4, [r3], #1
  401f1a:	b164      	cbz	r4, 401f36 <strstr+0x46>
  401f1c:	469c      	mov	ip, r3
  401f1e:	42a2      	cmp	r2, r4
  401f20:	bf14      	ite	ne
  401f22:	2700      	movne	r7, #0
  401f24:	f007 0701 	andeq.w	r7, r7, #1
  401f28:	f81e 2f01 	ldrb.w	r2, [lr, #1]!
  401f2c:	2a00      	cmp	r2, #0
  401f2e:	d1f1      	bne.n	401f14 <strstr+0x24>
  401f30:	f89c 3000 	ldrb.w	r3, [ip]
  401f34:	b9fb      	cbnz	r3, 401f76 <strstr+0x86>
  401f36:	b117      	cbz	r7, 401f3e <strstr+0x4e>
  401f38:	b005      	add	sp, #20
  401f3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401f3e:	460e      	mov	r6, r1
  401f40:	4605      	mov	r5, r0
  401f42:	4641      	mov	r1, r8
  401f44:	3001      	adds	r0, #1
  401f46:	ebac 0406 	sub.w	r4, ip, r6
  401f4a:	f000 f9c1 	bl	4022d0 <strchr>
  401f4e:	4607      	mov	r7, r0
  401f50:	b188      	cbz	r0, 401f76 <strstr+0x86>
  401f52:	2c01      	cmp	r4, #1
  401f54:	d0f0      	beq.n	401f38 <strstr+0x48>
  401f56:	1928      	adds	r0, r5, r4
  401f58:	4287      	cmp	r7, r0
  401f5a:	bf8c      	ite	hi
  401f5c:	2101      	movhi	r1, #1
  401f5e:	1bc1      	subls	r1, r0, r7
  401f60:	2c1f      	cmp	r4, #31
  401f62:	468b      	mov	fp, r1
  401f64:	d90b      	bls.n	401f7e <strstr+0x8e>
  401f66:	4623      	mov	r3, r4
  401f68:	4632      	mov	r2, r6
  401f6a:	4638      	mov	r0, r7
  401f6c:	f7ff fec2 	bl	401cf4 <two_way_long_needle>
  401f70:	b005      	add	sp, #20
  401f72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401f76:	2000      	movs	r0, #0
  401f78:	b005      	add	sp, #20
  401f7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401f7e:	aa03      	add	r2, sp, #12
  401f80:	4621      	mov	r1, r4
  401f82:	4630      	mov	r0, r6
  401f84:	f7ff fe5c 	bl	401c40 <critical_factorization>
  401f88:	9903      	ldr	r1, [sp, #12]
  401f8a:	4680      	mov	r8, r0
  401f8c:	4602      	mov	r2, r0
  401f8e:	4431      	add	r1, r6
  401f90:	4630      	mov	r0, r6
  401f92:	f000 f96d 	bl	402270 <memcmp>
  401f96:	2800      	cmp	r0, #0
  401f98:	d157      	bne.n	40204a <strstr+0x15a>
  401f9a:	4681      	mov	r9, r0
  401f9c:	4605      	mov	r5, r0
  401f9e:	46b2      	mov	sl, r6
  401fa0:	4658      	mov	r0, fp
  401fa2:	f108 33ff 	add.w	r3, r8, #4294967295
  401fa6:	9300      	str	r3, [sp, #0]
  401fa8:	18f3      	adds	r3, r6, r3
  401faa:	9301      	str	r3, [sp, #4]
  401fac:	1966      	adds	r6, r4, r5
  401fae:	1a32      	subs	r2, r6, r0
  401fb0:	2100      	movs	r1, #0
  401fb2:	4438      	add	r0, r7
  401fb4:	f000 f916 	bl	4021e4 <memchr>
  401fb8:	2800      	cmp	r0, #0
  401fba:	d1dc      	bne.n	401f76 <strstr+0x86>
  401fbc:	2e00      	cmp	r6, #0
  401fbe:	d0da      	beq.n	401f76 <strstr+0x86>
  401fc0:	45c8      	cmp	r8, r9
  401fc2:	4643      	mov	r3, r8
  401fc4:	bf38      	it	cc
  401fc6:	464b      	movcc	r3, r9
  401fc8:	429c      	cmp	r4, r3
  401fca:	d912      	bls.n	401ff2 <strstr+0x102>
  401fcc:	195a      	adds	r2, r3, r5
  401fce:	5cb9      	ldrb	r1, [r7, r2]
  401fd0:	f81a 0003 	ldrb.w	r0, [sl, r3]
  401fd4:	443a      	add	r2, r7
  401fd6:	4288      	cmp	r0, r1
  401fd8:	eb0a 0e03 	add.w	lr, sl, r3
  401fdc:	d006      	beq.n	401fec <strstr+0xfc>
  401fde:	e02c      	b.n	40203a <strstr+0x14a>
  401fe0:	f81e 0f01 	ldrb.w	r0, [lr, #1]!
  401fe4:	f812 1f01 	ldrb.w	r1, [r2, #1]!
  401fe8:	4288      	cmp	r0, r1
  401fea:	d126      	bne.n	40203a <strstr+0x14a>
  401fec:	3301      	adds	r3, #1
  401fee:	429c      	cmp	r4, r3
  401ff0:	d1f6      	bne.n	401fe0 <strstr+0xf0>
  401ff2:	45c8      	cmp	r8, r9
  401ff4:	9900      	ldr	r1, [sp, #0]
  401ff6:	f240 8083 	bls.w	402100 <strstr+0x210>
  401ffa:	9b00      	ldr	r3, [sp, #0]
  401ffc:	18ea      	adds	r2, r5, r3
  401ffe:	9b01      	ldr	r3, [sp, #4]
  402000:	5cb8      	ldrb	r0, [r7, r2]
  402002:	781b      	ldrb	r3, [r3, #0]
  402004:	443a      	add	r2, r7
  402006:	4298      	cmp	r0, r3
  402008:	d17a      	bne.n	402100 <strstr+0x210>
  40200a:	9801      	ldr	r0, [sp, #4]
  40200c:	f109 3bff 	add.w	fp, r9, #4294967295
  402010:	e006      	b.n	402020 <strstr+0x130>
  402012:	f810 cd01 	ldrb.w	ip, [r0, #-1]!
  402016:	f812 ed01 	ldrb.w	lr, [r2, #-1]!
  40201a:	45f4      	cmp	ip, lr
  40201c:	d103      	bne.n	402026 <strstr+0x136>
  40201e:	4619      	mov	r1, r3
  402020:	1e4b      	subs	r3, r1, #1
  402022:	455b      	cmp	r3, fp
  402024:	d1f5      	bne.n	402012 <strstr+0x122>
  402026:	f109 0901 	add.w	r9, r9, #1
  40202a:	4589      	cmp	r9, r1
  40202c:	d857      	bhi.n	4020de <strstr+0x1ee>
  40202e:	9b03      	ldr	r3, [sp, #12]
  402030:	4630      	mov	r0, r6
  402032:	441d      	add	r5, r3
  402034:	eba4 0903 	sub.w	r9, r4, r3
  402038:	e7b8      	b.n	401fac <strstr+0xbc>
  40203a:	f1c8 0201 	rsb	r2, r8, #1
  40203e:	4415      	add	r5, r2
  402040:	441d      	add	r5, r3
  402042:	f04f 0900 	mov.w	r9, #0
  402046:	4630      	mov	r0, r6
  402048:	e7b0      	b.n	401fac <strstr+0xbc>
  40204a:	eba4 0308 	sub.w	r3, r4, r8
  40204e:	4543      	cmp	r3, r8
  402050:	bf38      	it	cc
  402052:	4643      	movcc	r3, r8
  402054:	f108 39ff 	add.w	r9, r8, #4294967295
  402058:	3301      	adds	r3, #1
  40205a:	9303      	str	r3, [sp, #12]
  40205c:	eb06 0309 	add.w	r3, r6, r9
  402060:	4658      	mov	r0, fp
  402062:	2500      	movs	r5, #0
  402064:	46bb      	mov	fp, r7
  402066:	469a      	mov	sl, r3
  402068:	1967      	adds	r7, r4, r5
  40206a:	1a3a      	subs	r2, r7, r0
  40206c:	2100      	movs	r1, #0
  40206e:	4458      	add	r0, fp
  402070:	f000 f8b8 	bl	4021e4 <memchr>
  402074:	2800      	cmp	r0, #0
  402076:	f47f af7e 	bne.w	401f76 <strstr+0x86>
  40207a:	2f00      	cmp	r7, #0
  40207c:	f43f af7b 	beq.w	401f76 <strstr+0x86>
  402080:	4544      	cmp	r4, r8
  402082:	d915      	bls.n	4020b0 <strstr+0x1c0>
  402084:	eb08 0205 	add.w	r2, r8, r5
  402088:	f81b 0002 	ldrb.w	r0, [fp, r2]
  40208c:	f816 3008 	ldrb.w	r3, [r6, r8]
  402090:	445a      	add	r2, fp
  402092:	4298      	cmp	r0, r3
  402094:	eb06 0108 	add.w	r1, r6, r8
  402098:	4643      	mov	r3, r8
  40209a:	d006      	beq.n	4020aa <strstr+0x1ba>
  40209c:	e023      	b.n	4020e6 <strstr+0x1f6>
  40209e:	f811 ef01 	ldrb.w	lr, [r1, #1]!
  4020a2:	f812 0f01 	ldrb.w	r0, [r2, #1]!
  4020a6:	4586      	cmp	lr, r0
  4020a8:	d11d      	bne.n	4020e6 <strstr+0x1f6>
  4020aa:	3301      	adds	r3, #1
  4020ac:	429c      	cmp	r4, r3
  4020ae:	d1f6      	bne.n	40209e <strstr+0x1ae>
  4020b0:	f1b9 3fff 	cmp.w	r9, #4294967295
  4020b4:	d012      	beq.n	4020dc <strstr+0x1ec>
  4020b6:	eb05 0209 	add.w	r2, r5, r9
  4020ba:	f81b 1002 	ldrb.w	r1, [fp, r2]
  4020be:	f89a 3000 	ldrb.w	r3, [sl]
  4020c2:	445a      	add	r2, fp
  4020c4:	4299      	cmp	r1, r3
  4020c6:	d114      	bne.n	4020f2 <strstr+0x202>
  4020c8:	4653      	mov	r3, sl
  4020ca:	e005      	b.n	4020d8 <strstr+0x1e8>
  4020cc:	f813 0d01 	ldrb.w	r0, [r3, #-1]!
  4020d0:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
  4020d4:	4288      	cmp	r0, r1
  4020d6:	d10c      	bne.n	4020f2 <strstr+0x202>
  4020d8:	42b3      	cmp	r3, r6
  4020da:	d1f7      	bne.n	4020cc <strstr+0x1dc>
  4020dc:	465f      	mov	r7, fp
  4020de:	1978      	adds	r0, r7, r5
  4020e0:	b005      	add	sp, #20
  4020e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4020e6:	f1c8 0201 	rsb	r2, r8, #1
  4020ea:	4415      	add	r5, r2
  4020ec:	441d      	add	r5, r3
  4020ee:	4638      	mov	r0, r7
  4020f0:	e7ba      	b.n	402068 <strstr+0x178>
  4020f2:	9b03      	ldr	r3, [sp, #12]
  4020f4:	4638      	mov	r0, r7
  4020f6:	441d      	add	r5, r3
  4020f8:	e7b6      	b.n	402068 <strstr+0x178>
  4020fa:	780b      	ldrb	r3, [r1, #0]
  4020fc:	b913      	cbnz	r3, 402104 <strstr+0x214>
  4020fe:	4770      	bx	lr
  402100:	4641      	mov	r1, r8
  402102:	e790      	b.n	402026 <strstr+0x136>
  402104:	2000      	movs	r0, #0
  402106:	4770      	bx	lr

00402108 <__utoa>:
  402108:	b5f0      	push	{r4, r5, r6, r7, lr}
  40210a:	b08b      	sub	sp, #44	; 0x2c
  40210c:	466f      	mov	r7, sp
  40210e:	4615      	mov	r5, r2
  402110:	f8df e070 	ldr.w	lr, [pc, #112]	; 402184 <__utoa+0x7c>
  402114:	4604      	mov	r4, r0
  402116:	460e      	mov	r6, r1
  402118:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
  40211c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
  40211e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
  402122:	c70f      	stmia	r7!, {r0, r1, r2, r3}
  402124:	e89e 0003 	ldmia.w	lr, {r0, r1}
  402128:	1eab      	subs	r3, r5, #2
  40212a:	f847 0b04 	str.w	r0, [r7], #4
  40212e:	2b22      	cmp	r3, #34	; 0x22
  402130:	7039      	strb	r1, [r7, #0]
  402132:	d822      	bhi.n	40217a <__utoa+0x72>
  402134:	1e71      	subs	r1, r6, #1
  402136:	4608      	mov	r0, r1
  402138:	2300      	movs	r3, #0
  40213a:	e000      	b.n	40213e <__utoa+0x36>
  40213c:	4613      	mov	r3, r2
  40213e:	fbb4 f2f5 	udiv	r2, r4, r5
  402142:	fb05 4412 	mls	r4, r5, r2, r4
  402146:	af0a      	add	r7, sp, #40	; 0x28
  402148:	443c      	add	r4, r7
  40214a:	f814 7c28 	ldrb.w	r7, [r4, #-40]
  40214e:	4614      	mov	r4, r2
  402150:	f800 7f01 	strb.w	r7, [r0, #1]!
  402154:	1c5a      	adds	r2, r3, #1
  402156:	2c00      	cmp	r4, #0
  402158:	d1f0      	bne.n	40213c <__utoa+0x34>
  40215a:	54b4      	strb	r4, [r6, r2]
  40215c:	18f2      	adds	r2, r6, r3
  40215e:	b14b      	cbz	r3, 402174 <__utoa+0x6c>
  402160:	3401      	adds	r4, #1
  402162:	784d      	ldrb	r5, [r1, #1]
  402164:	7817      	ldrb	r7, [r2, #0]
  402166:	1b18      	subs	r0, r3, r4
  402168:	4284      	cmp	r4, r0
  40216a:	f801 7f01 	strb.w	r7, [r1, #1]!
  40216e:	f802 5901 	strb.w	r5, [r2], #-1
  402172:	dbf5      	blt.n	402160 <__utoa+0x58>
  402174:	4630      	mov	r0, r6
  402176:	b00b      	add	sp, #44	; 0x2c
  402178:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40217a:	2000      	movs	r0, #0
  40217c:	7030      	strb	r0, [r6, #0]
  40217e:	b00b      	add	sp, #44	; 0x2c
  402180:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402182:	bf00      	nop
  402184:	004026a4 	.word	0x004026a4

00402188 <register_fini>:
  402188:	4b02      	ldr	r3, [pc, #8]	; (402194 <register_fini+0xc>)
  40218a:	b113      	cbz	r3, 402192 <register_fini+0xa>
  40218c:	4802      	ldr	r0, [pc, #8]	; (402198 <register_fini+0x10>)
  40218e:	f000 b805 	b.w	40219c <atexit>
  402192:	4770      	bx	lr
  402194:	00000000 	.word	0x00000000
  402198:	004021a9 	.word	0x004021a9

0040219c <atexit>:
  40219c:	2300      	movs	r3, #0
  40219e:	4601      	mov	r1, r0
  4021a0:	461a      	mov	r2, r3
  4021a2:	4618      	mov	r0, r3
  4021a4:	f000 b908 	b.w	4023b8 <__register_exitproc>

004021a8 <__libc_fini_array>:
  4021a8:	b538      	push	{r3, r4, r5, lr}
  4021aa:	4c0a      	ldr	r4, [pc, #40]	; (4021d4 <__libc_fini_array+0x2c>)
  4021ac:	4d0a      	ldr	r5, [pc, #40]	; (4021d8 <__libc_fini_array+0x30>)
  4021ae:	1b64      	subs	r4, r4, r5
  4021b0:	10a4      	asrs	r4, r4, #2
  4021b2:	d00a      	beq.n	4021ca <__libc_fini_array+0x22>
  4021b4:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4021b8:	3b01      	subs	r3, #1
  4021ba:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4021be:	3c01      	subs	r4, #1
  4021c0:	f855 3904 	ldr.w	r3, [r5], #-4
  4021c4:	4798      	blx	r3
  4021c6:	2c00      	cmp	r4, #0
  4021c8:	d1f9      	bne.n	4021be <__libc_fini_array+0x16>
  4021ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4021ce:	f000 ba87 	b.w	4026e0 <_fini>
  4021d2:	bf00      	nop
  4021d4:	004026f0 	.word	0x004026f0
  4021d8:	004026ec 	.word	0x004026ec

004021dc <__retarget_lock_acquire_recursive>:
  4021dc:	4770      	bx	lr
  4021de:	bf00      	nop

004021e0 <__retarget_lock_release_recursive>:
  4021e0:	4770      	bx	lr
  4021e2:	bf00      	nop

004021e4 <memchr>:
  4021e4:	0783      	lsls	r3, r0, #30
  4021e6:	b470      	push	{r4, r5, r6}
  4021e8:	b2cd      	uxtb	r5, r1
  4021ea:	d03d      	beq.n	402268 <memchr+0x84>
  4021ec:	1e54      	subs	r4, r2, #1
  4021ee:	b30a      	cbz	r2, 402234 <memchr+0x50>
  4021f0:	7803      	ldrb	r3, [r0, #0]
  4021f2:	42ab      	cmp	r3, r5
  4021f4:	d01f      	beq.n	402236 <memchr+0x52>
  4021f6:	1c43      	adds	r3, r0, #1
  4021f8:	e005      	b.n	402206 <memchr+0x22>
  4021fa:	f114 34ff 	adds.w	r4, r4, #4294967295
  4021fe:	d319      	bcc.n	402234 <memchr+0x50>
  402200:	7802      	ldrb	r2, [r0, #0]
  402202:	42aa      	cmp	r2, r5
  402204:	d017      	beq.n	402236 <memchr+0x52>
  402206:	f013 0f03 	tst.w	r3, #3
  40220a:	4618      	mov	r0, r3
  40220c:	f103 0301 	add.w	r3, r3, #1
  402210:	d1f3      	bne.n	4021fa <memchr+0x16>
  402212:	2c03      	cmp	r4, #3
  402214:	d811      	bhi.n	40223a <memchr+0x56>
  402216:	b34c      	cbz	r4, 40226c <memchr+0x88>
  402218:	7803      	ldrb	r3, [r0, #0]
  40221a:	42ab      	cmp	r3, r5
  40221c:	d00b      	beq.n	402236 <memchr+0x52>
  40221e:	4404      	add	r4, r0
  402220:	1c43      	adds	r3, r0, #1
  402222:	e002      	b.n	40222a <memchr+0x46>
  402224:	7802      	ldrb	r2, [r0, #0]
  402226:	42aa      	cmp	r2, r5
  402228:	d005      	beq.n	402236 <memchr+0x52>
  40222a:	429c      	cmp	r4, r3
  40222c:	4618      	mov	r0, r3
  40222e:	f103 0301 	add.w	r3, r3, #1
  402232:	d1f7      	bne.n	402224 <memchr+0x40>
  402234:	2000      	movs	r0, #0
  402236:	bc70      	pop	{r4, r5, r6}
  402238:	4770      	bx	lr
  40223a:	0209      	lsls	r1, r1, #8
  40223c:	b289      	uxth	r1, r1
  40223e:	4329      	orrs	r1, r5
  402240:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  402244:	6803      	ldr	r3, [r0, #0]
  402246:	4606      	mov	r6, r0
  402248:	404b      	eors	r3, r1
  40224a:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
  40224e:	ea22 0303 	bic.w	r3, r2, r3
  402252:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  402256:	f100 0004 	add.w	r0, r0, #4
  40225a:	d103      	bne.n	402264 <memchr+0x80>
  40225c:	3c04      	subs	r4, #4
  40225e:	2c03      	cmp	r4, #3
  402260:	d8f0      	bhi.n	402244 <memchr+0x60>
  402262:	e7d8      	b.n	402216 <memchr+0x32>
  402264:	4630      	mov	r0, r6
  402266:	e7d7      	b.n	402218 <memchr+0x34>
  402268:	4614      	mov	r4, r2
  40226a:	e7d2      	b.n	402212 <memchr+0x2e>
  40226c:	4620      	mov	r0, r4
  40226e:	e7e2      	b.n	402236 <memchr+0x52>

00402270 <memcmp>:
  402270:	2a03      	cmp	r2, #3
  402272:	b470      	push	{r4, r5, r6}
  402274:	d922      	bls.n	4022bc <memcmp+0x4c>
  402276:	ea40 0301 	orr.w	r3, r0, r1
  40227a:	079b      	lsls	r3, r3, #30
  40227c:	d011      	beq.n	4022a2 <memcmp+0x32>
  40227e:	7803      	ldrb	r3, [r0, #0]
  402280:	780c      	ldrb	r4, [r1, #0]
  402282:	42a3      	cmp	r3, r4
  402284:	d11d      	bne.n	4022c2 <memcmp+0x52>
  402286:	440a      	add	r2, r1
  402288:	3101      	adds	r1, #1
  40228a:	e005      	b.n	402298 <memcmp+0x28>
  40228c:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  402290:	f811 4b01 	ldrb.w	r4, [r1], #1
  402294:	42a3      	cmp	r3, r4
  402296:	d114      	bne.n	4022c2 <memcmp+0x52>
  402298:	4291      	cmp	r1, r2
  40229a:	d1f7      	bne.n	40228c <memcmp+0x1c>
  40229c:	2000      	movs	r0, #0
  40229e:	bc70      	pop	{r4, r5, r6}
  4022a0:	4770      	bx	lr
  4022a2:	680d      	ldr	r5, [r1, #0]
  4022a4:	6806      	ldr	r6, [r0, #0]
  4022a6:	460c      	mov	r4, r1
  4022a8:	42ae      	cmp	r6, r5
  4022aa:	4603      	mov	r3, r0
  4022ac:	f101 0104 	add.w	r1, r1, #4
  4022b0:	f100 0004 	add.w	r0, r0, #4
  4022b4:	d108      	bne.n	4022c8 <memcmp+0x58>
  4022b6:	3a04      	subs	r2, #4
  4022b8:	2a03      	cmp	r2, #3
  4022ba:	d8f2      	bhi.n	4022a2 <memcmp+0x32>
  4022bc:	2a00      	cmp	r2, #0
  4022be:	d1de      	bne.n	40227e <memcmp+0xe>
  4022c0:	e7ec      	b.n	40229c <memcmp+0x2c>
  4022c2:	1b18      	subs	r0, r3, r4
  4022c4:	bc70      	pop	{r4, r5, r6}
  4022c6:	4770      	bx	lr
  4022c8:	4621      	mov	r1, r4
  4022ca:	4618      	mov	r0, r3
  4022cc:	e7d7      	b.n	40227e <memcmp+0xe>
  4022ce:	bf00      	nop

004022d0 <strchr>:
  4022d0:	b2c9      	uxtb	r1, r1
  4022d2:	2900      	cmp	r1, #0
  4022d4:	d041      	beq.n	40235a <strchr+0x8a>
  4022d6:	0782      	lsls	r2, r0, #30
  4022d8:	b4f0      	push	{r4, r5, r6, r7}
  4022da:	d067      	beq.n	4023ac <strchr+0xdc>
  4022dc:	7803      	ldrb	r3, [r0, #0]
  4022de:	2b00      	cmp	r3, #0
  4022e0:	d068      	beq.n	4023b4 <strchr+0xe4>
  4022e2:	4299      	cmp	r1, r3
  4022e4:	d037      	beq.n	402356 <strchr+0x86>
  4022e6:	1c43      	adds	r3, r0, #1
  4022e8:	e004      	b.n	4022f4 <strchr+0x24>
  4022ea:	f813 0b01 	ldrb.w	r0, [r3], #1
  4022ee:	b390      	cbz	r0, 402356 <strchr+0x86>
  4022f0:	4281      	cmp	r1, r0
  4022f2:	d02f      	beq.n	402354 <strchr+0x84>
  4022f4:	079a      	lsls	r2, r3, #30
  4022f6:	461c      	mov	r4, r3
  4022f8:	d1f7      	bne.n	4022ea <strchr+0x1a>
  4022fa:	6825      	ldr	r5, [r4, #0]
  4022fc:	ea41 2301 	orr.w	r3, r1, r1, lsl #8
  402300:	ea43 4303 	orr.w	r3, r3, r3, lsl #16
  402304:	ea83 0605 	eor.w	r6, r3, r5
  402308:	f1a6 3001 	sub.w	r0, r6, #16843009	; 0x1010101
  40230c:	f1a5 3201 	sub.w	r2, r5, #16843009	; 0x1010101
  402310:	ea20 0006 	bic.w	r0, r0, r6
  402314:	ea22 0205 	bic.w	r2, r2, r5
  402318:	4302      	orrs	r2, r0
  40231a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  40231e:	d111      	bne.n	402344 <strchr+0x74>
  402320:	4620      	mov	r0, r4
  402322:	f850 6f04 	ldr.w	r6, [r0, #4]!
  402326:	ea83 0706 	eor.w	r7, r3, r6
  40232a:	f1a7 3501 	sub.w	r5, r7, #16843009	; 0x1010101
  40232e:	f1a6 3201 	sub.w	r2, r6, #16843009	; 0x1010101
  402332:	ea25 0507 	bic.w	r5, r5, r7
  402336:	ea22 0206 	bic.w	r2, r2, r6
  40233a:	432a      	orrs	r2, r5
  40233c:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  402340:	d0ef      	beq.n	402322 <strchr+0x52>
  402342:	4604      	mov	r4, r0
  402344:	7820      	ldrb	r0, [r4, #0]
  402346:	b918      	cbnz	r0, 402350 <strchr+0x80>
  402348:	e005      	b.n	402356 <strchr+0x86>
  40234a:	f814 0f01 	ldrb.w	r0, [r4, #1]!
  40234e:	b110      	cbz	r0, 402356 <strchr+0x86>
  402350:	4281      	cmp	r1, r0
  402352:	d1fa      	bne.n	40234a <strchr+0x7a>
  402354:	4620      	mov	r0, r4
  402356:	bcf0      	pop	{r4, r5, r6, r7}
  402358:	4770      	bx	lr
  40235a:	0783      	lsls	r3, r0, #30
  40235c:	d024      	beq.n	4023a8 <strchr+0xd8>
  40235e:	7803      	ldrb	r3, [r0, #0]
  402360:	2b00      	cmp	r3, #0
  402362:	d0f9      	beq.n	402358 <strchr+0x88>
  402364:	1c43      	adds	r3, r0, #1
  402366:	e003      	b.n	402370 <strchr+0xa0>
  402368:	7802      	ldrb	r2, [r0, #0]
  40236a:	3301      	adds	r3, #1
  40236c:	2a00      	cmp	r2, #0
  40236e:	d0f3      	beq.n	402358 <strchr+0x88>
  402370:	0799      	lsls	r1, r3, #30
  402372:	4618      	mov	r0, r3
  402374:	d1f8      	bne.n	402368 <strchr+0x98>
  402376:	6819      	ldr	r1, [r3, #0]
  402378:	f1a1 3201 	sub.w	r2, r1, #16843009	; 0x1010101
  40237c:	ea22 0201 	bic.w	r2, r2, r1
  402380:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  402384:	d108      	bne.n	402398 <strchr+0xc8>
  402386:	f853 1f04 	ldr.w	r1, [r3, #4]!
  40238a:	f1a1 3201 	sub.w	r2, r1, #16843009	; 0x1010101
  40238e:	ea22 0201 	bic.w	r2, r2, r1
  402392:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  402396:	d0f6      	beq.n	402386 <strchr+0xb6>
  402398:	781a      	ldrb	r2, [r3, #0]
  40239a:	4618      	mov	r0, r3
  40239c:	b142      	cbz	r2, 4023b0 <strchr+0xe0>
  40239e:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  4023a2:	2b00      	cmp	r3, #0
  4023a4:	d1fb      	bne.n	40239e <strchr+0xce>
  4023a6:	4770      	bx	lr
  4023a8:	4603      	mov	r3, r0
  4023aa:	e7e4      	b.n	402376 <strchr+0xa6>
  4023ac:	4604      	mov	r4, r0
  4023ae:	e7a4      	b.n	4022fa <strchr+0x2a>
  4023b0:	4618      	mov	r0, r3
  4023b2:	4770      	bx	lr
  4023b4:	4618      	mov	r0, r3
  4023b6:	e7ce      	b.n	402356 <strchr+0x86>

004023b8 <__register_exitproc>:
  4023b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4023bc:	4d2c      	ldr	r5, [pc, #176]	; (402470 <__register_exitproc+0xb8>)
  4023be:	4606      	mov	r6, r0
  4023c0:	6828      	ldr	r0, [r5, #0]
  4023c2:	4698      	mov	r8, r3
  4023c4:	460f      	mov	r7, r1
  4023c6:	4691      	mov	r9, r2
  4023c8:	f7ff ff08 	bl	4021dc <__retarget_lock_acquire_recursive>
  4023cc:	4b29      	ldr	r3, [pc, #164]	; (402474 <__register_exitproc+0xbc>)
  4023ce:	681c      	ldr	r4, [r3, #0]
  4023d0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4023d4:	2b00      	cmp	r3, #0
  4023d6:	d03e      	beq.n	402456 <__register_exitproc+0x9e>
  4023d8:	685a      	ldr	r2, [r3, #4]
  4023da:	2a1f      	cmp	r2, #31
  4023dc:	dc1c      	bgt.n	402418 <__register_exitproc+0x60>
  4023de:	f102 0e01 	add.w	lr, r2, #1
  4023e2:	b176      	cbz	r6, 402402 <__register_exitproc+0x4a>
  4023e4:	2101      	movs	r1, #1
  4023e6:	eb03 0482 	add.w	r4, r3, r2, lsl #2
  4023ea:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
  4023ee:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  4023f2:	4091      	lsls	r1, r2
  4023f4:	4308      	orrs	r0, r1
  4023f6:	2e02      	cmp	r6, #2
  4023f8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4023fc:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
  402400:	d023      	beq.n	40244a <__register_exitproc+0x92>
  402402:	3202      	adds	r2, #2
  402404:	f8c3 e004 	str.w	lr, [r3, #4]
  402408:	6828      	ldr	r0, [r5, #0]
  40240a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40240e:	f7ff fee7 	bl	4021e0 <__retarget_lock_release_recursive>
  402412:	2000      	movs	r0, #0
  402414:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402418:	4b17      	ldr	r3, [pc, #92]	; (402478 <__register_exitproc+0xc0>)
  40241a:	b30b      	cbz	r3, 402460 <__register_exitproc+0xa8>
  40241c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  402420:	f3af 8000 	nop.w
  402424:	4603      	mov	r3, r0
  402426:	b1d8      	cbz	r0, 402460 <__register_exitproc+0xa8>
  402428:	2000      	movs	r0, #0
  40242a:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
  40242e:	f04f 0e01 	mov.w	lr, #1
  402432:	6058      	str	r0, [r3, #4]
  402434:	6019      	str	r1, [r3, #0]
  402436:	4602      	mov	r2, r0
  402438:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40243c:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  402440:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
  402444:	2e00      	cmp	r6, #0
  402446:	d0dc      	beq.n	402402 <__register_exitproc+0x4a>
  402448:	e7cc      	b.n	4023e4 <__register_exitproc+0x2c>
  40244a:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
  40244e:	4301      	orrs	r1, r0
  402450:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
  402454:	e7d5      	b.n	402402 <__register_exitproc+0x4a>
  402456:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40245a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40245e:	e7bb      	b.n	4023d8 <__register_exitproc+0x20>
  402460:	6828      	ldr	r0, [r5, #0]
  402462:	f7ff febd 	bl	4021e0 <__retarget_lock_release_recursive>
  402466:	f04f 30ff 	mov.w	r0, #4294967295
  40246a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40246e:	bf00      	nop
  402470:	20000438 	.word	0x20000438
  402474:	004026a0 	.word	0x004026a0
  402478:	00000000 	.word	0x00000000
  40247c:	00000001 	.word	0x00000001
  402480:	00000002 	.word	0x00000002
  402484:	00000004 	.word	0x00000004
  402488:	00000008 	.word	0x00000008
  40248c:	00000010 	.word	0x00000010
  402490:	00000020 	.word	0x00000020
  402494:	00000040 	.word	0x00000040
  402498:	00000080 	.word	0x00000080
  40249c:	00000100 	.word	0x00000100
  4024a0:	00000200 	.word	0x00000200
  4024a4:	00000400 	.word	0x00000400
  4024a8:	20202020 	.word	0x20202020
  4024ac:	20202020 	.word	0x20202020
  4024b0:	20202020 	.word	0x20202020
  4024b4:	20202020 	.word	0x20202020
  4024b8:	00002020 	.word	0x00002020
	...
  4024c8:	0000000a 	.word	0x0000000a
  4024cc:	6f64656c 	.word	0x6f64656c
  4024d0:	00006666 	.word	0x00006666
  4024d4:	6f64656c 	.word	0x6f64656c
  4024d8:	0000006e 	.word	0x0000006e
  4024dc:	433e703c 	.word	0x433e703c
  4024e0:	65727275 	.word	0x65727275
  4024e4:	5420746e 	.word	0x5420746e
  4024e8:	65706d65 	.word	0x65706d65
  4024ec:	75746172 	.word	0x75746172
  4024f0:	3c3a6572 	.word	0x3c3a6572
  4024f4:	003e702f 	.word	0x003e702f
  4024f8:	0000002e 	.word	0x0000002e
  4024fc:	00004320 	.word	0x00004320
  402500:	433e703c 	.word	0x433e703c
  402504:	65727275 	.word	0x65727275
  402508:	7020746e 	.word	0x7020746e
  40250c:	73736572 	.word	0x73736572
  402510:	3a657275 	.word	0x3a657275
  402514:	3e702f3c 	.word	0x3e702f3c
  402518:	00000000 	.word	0x00000000
  40251c:	00615020 	.word	0x00615020
  402520:	433e703c 	.word	0x433e703c
  402524:	65727275 	.word	0x65727275
  402528:	6c20746e 	.word	0x6c20746e
  40252c:	74686769 	.word	0x74686769
  402530:	702f3c3a 	.word	0x702f3c3a
  402534:	0000003e 	.word	0x0000003e
  402538:	6c6f7620 	.word	0x6c6f7620
  40253c:	00007374 	.word	0x00007374
  402540:	6f622f3c 	.word	0x6f622f3c
  402544:	3c3e7964 	.word	0x3c3e7964
  402548:	6d74682f 	.word	0x6d74682f
  40254c:	00003e6c 	.word	0x00003e6c
  402550:	4c3e703c 	.word	0x4c3e703c
  402554:	43204445 	.word	0x43204445
  402558:	72746e6f 	.word	0x72746e6f
  40255c:	3c3a6c6f 	.word	0x3c3a6c6f
  402560:	3c3e702f 	.word	0x3c3e702f
  402564:	6d726f66 	.word	0x6d726f66
  402568:	74636120 	.word	0x74636120
  40256c:	3d6e6f69 	.word	0x3d6e6f69
  402570:	64656c22 	.word	0x64656c22
  402574:	3e226e6f 	.word	0x3e226e6f
  402578:	706e693c 	.word	0x706e693c
  40257c:	74207475 	.word	0x74207475
  402580:	3d657079 	.word	0x3d657079
  402584:	62757322 	.word	0x62757322
  402588:	2274696d 	.word	0x2274696d
  40258c:	6c617620 	.word	0x6c617620
  402590:	223d6575 	.word	0x223d6575
  402594:	6e727554 	.word	0x6e727554
  402598:	65687420 	.word	0x65687420
  40259c:	44454c20 	.word	0x44454c20
  4025a0:	216e6f20 	.word	0x216e6f20
  4025a4:	3e2f2022 	.word	0x3e2f2022
  4025a8:	6f662f3c 	.word	0x6f662f3c
  4025ac:	203e6d72 	.word	0x203e6d72
  4025b0:	726f663c 	.word	0x726f663c
  4025b4:	6361206d 	.word	0x6361206d
  4025b8:	6e6f6974 	.word	0x6e6f6974
  4025bc:	656c223d 	.word	0x656c223d
  4025c0:	66666f64 	.word	0x66666f64
  4025c4:	693c3e22 	.word	0x693c3e22
  4025c8:	7475706e 	.word	0x7475706e
  4025cc:	70797420 	.word	0x70797420
  4025d0:	73223d65 	.word	0x73223d65
  4025d4:	696d6275 	.word	0x696d6275
  4025d8:	76202274 	.word	0x76202274
  4025dc:	65756c61 	.word	0x65756c61
  4025e0:	7554223d 	.word	0x7554223d
  4025e4:	74206e72 	.word	0x74206e72
  4025e8:	4c206568 	.word	0x4c206568
  4025ec:	6f204445 	.word	0x6f204445
  4025f0:	22216666 	.word	0x22216666
  4025f4:	3c3e2f20 	.word	0x3c3e2f20
  4025f8:	726f662f 	.word	0x726f662f
  4025fc:	00003e6d 	.word	0x00003e6d
  402600:	4f44213c 	.word	0x4f44213c
  402604:	50595443 	.word	0x50595443
  402608:	74682045 	.word	0x74682045
  40260c:	3c3e6c6d 	.word	0x3c3e6c6d
  402610:	6c6d7468 	.word	0x6c6d7468
  402614:	65683c3e 	.word	0x65683c3e
  402618:	3c3e6461 	.word	0x3c3e6461
  40261c:	6c746974 	.word	0x6c746974
  402620:	31453e65 	.word	0x31453e65
  402624:	57203535 	.word	0x57203535
  402628:	53206265 	.word	0x53206265
  40262c:	65767265 	.word	0x65767265
  402630:	65442072 	.word	0x65442072
  402634:	57206f6d 	.word	0x57206f6d
  402638:	61706265 	.word	0x61706265
  40263c:	2f3c6567 	.word	0x2f3c6567
  402640:	6c746974 	.word	0x6c746974
  402644:	6d3c3e65 	.word	0x6d3c3e65
  402648:	20617465 	.word	0x20617465
  40264c:	70747468 	.word	0x70747468
  402650:	7571652d 	.word	0x7571652d
  402654:	223d7669 	.word	0x223d7669
  402658:	72666572 	.word	0x72666572
  40265c:	22687365 	.word	0x22687365
  402660:	6e6f6320 	.word	0x6e6f6320
  402664:	746e6574 	.word	0x746e6574
  402668:	2235223d 	.word	0x2235223d
  40266c:	682f3c3e 	.word	0x682f3c3e
  402670:	3e646165 	.word	0x3e646165
  402674:	646f623c 	.word	0x646f623c
  402678:	683c3e79 	.word	0x683c3e79
  40267c:	31453e31 	.word	0x31453e31
  402680:	57203535 	.word	0x57203535
  402684:	53206265 	.word	0x53206265
  402688:	65767265 	.word	0x65767265
  40268c:	65442072 	.word	0x65442072
  402690:	57206f6d 	.word	0x57206f6d
  402694:	61706265 	.word	0x61706265
  402698:	2f3c6567 	.word	0x2f3c6567
  40269c:	003e3168 	.word	0x003e3168

004026a0 <_global_impure_ptr>:
  4026a0:	20000010 33323130 37363534 62613938     ... 0123456789ab
  4026b0:	66656463 6a696867 6e6d6c6b 7271706f     cdefghijklmnopqr
  4026c0:	76757473 7a797877 00000000              stuvwxyz....

004026cc <_init>:
  4026cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4026ce:	bf00      	nop
  4026d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4026d2:	bc08      	pop	{r3}
  4026d4:	469e      	mov	lr, r3
  4026d6:	4770      	bx	lr

004026d8 <__init_array_start>:
  4026d8:	00402189 	.word	0x00402189

004026dc <__frame_dummy_init_array_entry>:
  4026dc:	004000f1                                ..@.

004026e0 <_fini>:
  4026e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4026e2:	bf00      	nop
  4026e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4026e6:	bc08      	pop	{r3}
  4026e8:	469e      	mov	lr, r3
  4026ea:	4770      	bx	lr

004026ec <__fini_array_start>:
  4026ec:	004000cd 	.word	0x004000cd
