Analysis & Synthesis report for alf_5x5
Tue May 27 16:40:16 2014
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Parameter Settings for User Entity Instance: Top-level Entity: |alf_5x5
 13. Parameter Settings for Inferred Entity Instance: altmult_add:Add14_rtl_0
 14. Parameter Settings for Inferred Entity Instance: altmult_add:Add12_rtl_1
 15. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 16. altmult_add Parameter Settings by Entity Instance
 17. lpm_mult Parameter Settings by Entity Instance
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+-----------------------------------+------------------------------------------+
; Analysis & Synthesis Status       ; Successful - Tue May 27 16:40:16 2014    ;
; Quartus II Version                ; 9.1 Build 222 10/21/2009 SJ Full Version ;
; Revision Name                     ; alf_5x5                                  ;
; Top-level Entity Name             ; alf_5x5                                  ;
; Family                            ; Stratix IV                               ;
; Logic utilization                 ; N/A                                      ;
;     Combinational ALUTs           ; 107                                      ;
;     Memory ALUTs                  ; 0                                        ;
;     Dedicated logic registers     ; 415                                      ;
; Total registers                   ; 415                                      ;
; Total pins                        ; 244                                      ;
; Total virtual pins                ; 0                                        ;
; Total block memory bits           ; 0                                        ;
; DSP block 18-bit elements         ; 10                                       ;
; Total GXB Receiver Channel PCS    ; 0                                        ;
; Total GXB Receiver Channel PMA    ; 0                                        ;
; Total GXB Transmitter Channel PCS ; 0                                        ;
; Total GXB Transmitter Channel PMA ; 0                                        ;
; Total PLLs                        ; 0                                        ;
; Total DLLs                        ; 0                                        ;
+-----------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4SE530F43C2ES    ;                    ;
; Top-level entity name                                                      ; alf_5x5            ; alf_5x5            ;
; Family name                                                                ; Stratix IV         ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                             ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------+
; alf_5x5.vhd                      ; yes             ; User VHDL File               ; C:/Users/Ruhan/Dropbox/ALF - Pesquisa Desenvolvida/Arquiteturas/Andrio_5x5 completo/alf_5x5.vhd          ;
; altmult_add.tdf                  ; yes             ; Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/altmult_add.tdf                                             ;
; db/mult_add_nba4.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ruhan/Dropbox/ALF - Pesquisa Desenvolvida/Arquiteturas/Andrio_5x5 completo/db/mult_add_nba4.tdf ;
; db/mult_add_t284.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ruhan/Dropbox/ALF - Pesquisa Desenvolvida/Arquiteturas/Andrio_5x5 completo/db/mult_add_t284.tdf ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera/91/quartus/libraries/megafunctions/lpm_mult.tdf                                                ;
; db/mult_i1t.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Ruhan/Dropbox/ALF - Pesquisa Desenvolvida/Arquiteturas/Andrio_5x5 completo/db/mult_i1t.tdf      ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+-----------------------------------------------+-----------+
; Resource                                      ; Usage     ;
+-----------------------------------------------+-----------+
; Estimated ALUTs Used                          ; 107       ;
;     -- Combinational ALUTs                    ; 107       ;
;     -- Memory ALUTs                           ; 0         ;
;     -- LUT_REGs                               ; 0         ;
; Dedicated logic registers                     ; 415       ;
;                                               ;           ;
; Estimated ALUTs Unavailable                   ; 0         ;
;     -- Due to unpartnered combinational logic ; 0         ;
;     -- Due to Memory ALUTs                    ; 0         ;
;                                               ;           ;
; Total combinational functions                 ; 107       ;
; Combinational ALUT usage by number of inputs  ;           ;
;     -- 7 input functions                      ; 0         ;
;     -- 6 input functions                      ; 0         ;
;     -- 5 input functions                      ; 0         ;
;     -- 4 input functions                      ; 0         ;
;     -- <=3 input functions                    ; 107       ;
;                                               ;           ;
; Combinational ALUTs by mode                   ;           ;
;     -- normal mode                            ; 0         ;
;     -- extended LUT mode                      ; 0         ;
;     -- arithmetic mode                        ; 107       ;
;     -- shared arithmetic mode                 ; 0         ;
;                                               ;           ;
; Estimated ALUT/register pairs used            ; 427       ;
;                                               ;           ;
; Total registers                               ; 415       ;
;     -- Dedicated logic registers              ; 415       ;
;     -- I/O registers                          ; 0         ;
;     -- LUT_REGs                               ; 0         ;
;                                               ;           ;
; Estimated ALMs:  partially or completely used ; 214       ;
;                                               ;           ;
; I/O pins                                      ; 244       ;
; DSP block 18-bit elements                     ; 10        ;
; Maximum fan-out node                          ; clk~input ;
; Maximum fan-out                               ; 417       ;
; Total fan-out                                 ; 1554      ;
; Average fan-out                               ; 1.52      ;
+-----------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                  ;
+--------------------------------------+-------------------+--------------+-------------------+---------------------+---------+-----------+-----------+-----------+------+--------------+---------------------------------------------------------------+--------------+
; Compilation Hierarchy Node           ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP 18-bit Elements ; DSP 9x9 ; DSP 12x12 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                           ; Library Name ;
+--------------------------------------+-------------------+--------------+-------------------+---------------------+---------+-----------+-----------+-----------+------+--------------+---------------------------------------------------------------+--------------+
; |alf_5x5                             ; 107 (107)         ; 415 (415)    ; 0                 ; 10                  ; 0       ; 1         ; 8         ; 0         ; 244  ; 0            ; |alf_5x5                                                      ; work         ;
;    |altmult_add:Add12_rtl_1|         ; 0 (0)             ; 0 (0)        ; 0                 ; 4                   ; 0       ; 0         ; 4         ; 0         ; 0    ; 0            ; |alf_5x5|altmult_add:Add12_rtl_1                              ;              ;
;       |mult_add_t284:auto_generated| ; 0 (0)             ; 0 (0)        ; 0                 ; 4                   ; 0       ; 0         ; 4         ; 0         ; 0    ; 0            ; |alf_5x5|altmult_add:Add12_rtl_1|mult_add_t284:auto_generated ;              ;
;    |altmult_add:Add14_rtl_0|         ; 0 (0)             ; 0 (0)        ; 0                 ; 4                   ; 0       ; 0         ; 4         ; 0         ; 0    ; 0            ; |alf_5x5|altmult_add:Add14_rtl_0                              ;              ;
;       |mult_add_nba4:auto_generated| ; 0 (0)             ; 0 (0)        ; 0                 ; 4                   ; 0       ; 0         ; 4         ; 0         ; 0    ; 0            ; |alf_5x5|altmult_add:Add14_rtl_0|mult_add_nba4:auto_generated ;              ;
;    |lpm_mult:Mult0|                  ; 0 (0)             ; 0 (0)        ; 0                 ; 2                   ; 0       ; 1         ; 0         ; 0         ; 0    ; 0            ; |alf_5x5|lpm_mult:Mult0                                       ;              ;
;       |mult_i1t:auto_generated|      ; 0 (0)             ; 0 (0)        ; 0                 ; 2                   ; 0       ; 1         ; 0         ; 0         ; 0    ; 0            ; |alf_5x5|lpm_mult:Mult0|mult_i1t:auto_generated               ;              ;
+--------------------------------------+-------------------+--------------+-------------------+---------------------+---------+-----------+-----------+-----------+------+--------------+---------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary                        ;
+-------------------------------------------------------+-------------+
; Statistic                                             ; Number Used ;
+-------------------------------------------------------+-------------+
; Simple Multipliers (9-bit)                            ; 0           ;
; Simple Multipliers (12-bit)                           ; 1           ;
; Simple Multipliers (18-bit)                           ; 0           ;
; Simple Multipliers (36-bit)                           ; 0           ;
; Multiply Accumulators (18-bit)                        ; 0           ;
; Multiply Accumulator with Chain-out Adders (18-bit)   ; 0           ;
; Two-Multipliers Adders (18-bit)                       ; 0           ;
; Loopback Multipliers (18-bit)                         ; 0           ;
; Four-Multipliers Adders (18-bit)                      ; 0           ;
; Four-Multipliers Adder with Chain-out Adders (18-bit) ; 2           ;
; Shift DSP Blocks (32-bit)                             ; 0           ;
; Double DSP Blocks                                     ; 0           ;
; DSP Blocks                                            ; --          ;
; DSP Block 18-bit Elements                             ; 10          ;
; Signed Multipliers                                    ; 9           ;
; Unsigned Multipliers                                  ; 0           ;
; Mixed Sign Multipliers                                ; 0           ;
; Variable Sign Multipliers                             ; 0           ;
; Dedicated Shift Register Chains                       ; 0           ;
; Dedicated Output Adder Chains                         ; 1           ;
+-------------------------------------------------------+-------------+
Note: number of DSP Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; a16_t[8..9]                             ; Stuck at GND due to stuck port data_in ;
; a15_t[8..9]                             ; Stuck at GND due to stuck port data_in ;
; a14_t[8..9]                             ; Stuck at GND due to stuck port data_in ;
; a13_t[8..9]                             ; Stuck at GND due to stuck port data_in ;
; a12_t[8..9]                             ; Stuck at GND due to stuck port data_in ;
; a11_t[8..9]                             ; Stuck at GND due to stuck port data_in ;
; a10_t[8..9]                             ; Stuck at GND due to stuck port data_in ;
; a9_t[8..9]                              ; Stuck at GND due to stuck port data_in ;
; a8_t[8..9]                              ; Stuck at GND due to stuck port data_in ;
; a7_t[8..9]                              ; Stuck at GND due to stuck port data_in ;
; a6_t[8..9]                              ; Stuck at GND due to stuck port data_in ;
; a5_t[8..9]                              ; Stuck at GND due to stuck port data_in ;
; a4_t[8..9]                              ; Stuck at GND due to stuck port data_in ;
; a3_t[8..9]                              ; Stuck at GND due to stuck port data_in ;
; a2_t[8..9]                              ; Stuck at GND due to stuck port data_in ;
; a1_t[8..9]                              ; Stuck at GND due to stuck port data_in ;
; a0_t[8..9]                              ; Stuck at GND due to stuck port data_in ;
; temp11_t[8..9]                          ; Stuck at GND due to stuck port data_in ;
; temp19_t[9]                             ; Stuck at GND due to stuck port data_in ;
; temp18_t[9]                             ; Stuck at GND due to stuck port data_in ;
; temp17_t[9]                             ; Stuck at GND due to stuck port data_in ;
; temp16_t[9]                             ; Stuck at GND due to stuck port data_in ;
; temp15_t[9]                             ; Stuck at GND due to stuck port data_in ;
; temp14_t[9]                             ; Stuck at GND due to stuck port data_in ;
; temp13_t[9]                             ; Stuck at GND due to stuck port data_in ;
; temp12_t[9]                             ; Stuck at GND due to stuck port data_in ;
; temp24_t[0..19]                         ; Lost fanout                            ;
; temp25_t[0..19]                         ; Lost fanout                            ;
; temp22_t[0..19]                         ; Lost fanout                            ;
; temp23_t[0..19]                         ; Lost fanout                            ;
; temp29_t[0..19]                         ; Lost fanout                            ;
; temp28_t[0..19]                         ; Lost fanout                            ;
; temp26_t[0..19]                         ; Lost fanout                            ;
; temp27_t[0..19]                         ; Lost fanout                            ;
; temp21_t[19]                            ; Merged with temp21_t[18]               ;
; Total Number of Removed Registers = 205 ;                                        ;
+-----------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                        ;
+---------------+---------------------------+----------------------------------------+
; Register name ; Reason for Removal        ; Registers Removed due to This Register ;
+---------------+---------------------------+----------------------------------------+
; a16_t[8]      ; Stuck at GND              ; temp19_t[9]                            ;
;               ; due to stuck port data_in ;                                        ;
; a14_t[8]      ; Stuck at GND              ; temp18_t[9]                            ;
;               ; due to stuck port data_in ;                                        ;
; a12_t[8]      ; Stuck at GND              ; temp17_t[9]                            ;
;               ; due to stuck port data_in ;                                        ;
; a10_t[8]      ; Stuck at GND              ; temp16_t[9]                            ;
;               ; due to stuck port data_in ;                                        ;
; a8_t[8]       ; Stuck at GND              ; temp15_t[9]                            ;
;               ; due to stuck port data_in ;                                        ;
; a6_t[8]       ; Stuck at GND              ; temp14_t[9]                            ;
;               ; due to stuck port data_in ;                                        ;
; a4_t[8]       ; Stuck at GND              ; temp13_t[9]                            ;
;               ; due to stuck port data_in ;                                        ;
; a2_t[8]       ; Stuck at GND              ; temp12_t[9]                            ;
;               ; due to stuck port data_in ;                                        ;
; a0_t[8]       ; Stuck at GND              ; temp11_t[8]                            ;
;               ; due to stuck port data_in ;                                        ;
; a0_t[9]       ; Stuck at GND              ; temp11_t[9]                            ;
;               ; due to stuck port data_in ;                                        ;
+---------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 415   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |alf_5x5 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 8     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altmult_add:Add14_rtl_0   ;
+---------------------------------------+-------------------+----------------+
; Parameter Name                        ; Value             ; Type           ;
+---------------------------------------+-------------------+----------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped        ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped        ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped        ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped        ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped        ;
; ACCUMULATOR                           ; NO                ; Untyped        ;
; ADDER1_ROUNDING                       ; NO                ; Untyped        ;
; ADDER3_ROUNDING                       ; NO                ; Untyped        ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped        ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped        ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped        ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped        ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped        ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped        ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped        ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped        ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped        ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped        ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR3             ; Untyped        ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped        ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; UNREGISTERED      ; Untyped        ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; UNREGISTERED      ; Untyped        ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED      ; Untyped        ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; UNREGISTERED      ; Untyped        ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped        ;
; CHAINOUT_ADDER                        ; YES               ; Untyped        ;
; CHAINOUT_REGISTER                     ; UNREGISTERED      ; Untyped        ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped        ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped        ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped        ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped        ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped        ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped        ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped        ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped        ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped        ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped        ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped        ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped        ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped        ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped        ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped        ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped        ;
; EXTRA_LATENCY                         ; 0                 ; Untyped        ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped        ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped        ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped        ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped        ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped        ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped        ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped        ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped        ;
; INPUT_REGISTER_A0                     ; UNREGISTERED      ; Untyped        ;
; INPUT_REGISTER_A1                     ; UNREGISTERED      ; Untyped        ;
; INPUT_REGISTER_A2                     ; UNREGISTERED      ; Untyped        ;
; INPUT_REGISTER_A3                     ; UNREGISTERED      ; Untyped        ;
; INPUT_REGISTER_B0                     ; UNREGISTERED      ; Untyped        ;
; INPUT_REGISTER_B1                     ; UNREGISTERED      ; Untyped        ;
; INPUT_REGISTER_B2                     ; UNREGISTERED      ; Untyped        ;
; INPUT_REGISTER_B3                     ; UNREGISTERED      ; Untyped        ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped        ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped        ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped        ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped        ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped        ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped        ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped        ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped        ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped        ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped        ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped        ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped        ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped        ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped        ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped        ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped        ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped        ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped        ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped        ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped        ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped        ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped        ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped        ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped        ;
; MULTIPLIER_ACLR2                      ; ACLR0             ; Untyped        ;
; MULTIPLIER_ACLR3                      ; ACLR0             ; Untyped        ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped        ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped        ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped        ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped        ;
; NUMBER_OF_MULTIPLIERS                 ; 4                 ; Untyped        ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped        ;
; OUTPUT_REGISTER                       ; UNREGISTERED      ; Untyped        ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped        ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped        ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped        ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped        ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped        ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped        ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped        ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped        ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped        ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped        ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped        ;
; OUTPUT_SATURATION                     ; NO                ; Untyped        ;
; port_addnsub1                         ; PORT_CONNECTIVITY ; Untyped        ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped        ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped        ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped        ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped        ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped        ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped        ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped        ;
; port_signa                            ; PORT_CONNECTIVITY ; Untyped        ;
; port_signb                            ; PORT_CONNECTIVITY ; Untyped        ;
; REPRESENTATION_A                      ; SIGNED            ; Untyped        ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped        ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped        ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped        ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped        ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped        ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped        ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped        ;
; WIDTH_MSB                             ; 17                ; Untyped        ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped        ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped        ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped        ;
; SHIFT_MODE                            ; NO                ; Untyped        ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped        ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped        ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped        ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped        ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped        ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped        ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped        ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped        ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR3             ; Untyped        ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR3             ; Untyped        ;
; SIGNED_PIPELINE_REGISTER_A            ; UNREGISTERED      ; Untyped        ;
; SIGNED_PIPELINE_REGISTER_B            ; UNREGISTERED      ; Untyped        ;
; SIGNED_REGISTER_A                     ; UNREGISTERED      ; Untyped        ;
; SIGNED_REGISTER_B                     ; UNREGISTERED      ; Untyped        ;
; WIDTH_A                               ; 10                ; Untyped        ;
; WIDTH_B                               ; 10                ; Untyped        ;
; WIDTH_CHAININ                         ; 28                ; Untyped        ;
; WIDTH_RESULT                          ; 28                ; Untyped        ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped        ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; UNREGISTERED      ; Untyped        ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped        ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped        ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; UNREGISTERED      ; Untyped        ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped        ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; UNREGISTERED      ; Untyped        ;
; ZERO_LOOPBACK_REGISTER                ; UNREGISTERED      ; Untyped        ;
; CBXI_PARAMETER                        ; mult_add_nba4     ; Untyped        ;
; DEVICE_FAMILY                         ; Stratix IV        ; Untyped        ;
+---------------------------------------+-------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altmult_add:Add12_rtl_1   ;
+---------------------------------------+-------------------+----------------+
; Parameter Name                        ; Value             ; Type           ;
+---------------------------------------+-------------------+----------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped        ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped        ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped        ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped        ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped        ;
; ACCUMULATOR                           ; NO                ; Untyped        ;
; ADDER1_ROUNDING                       ; NO                ; Untyped        ;
; ADDER3_ROUNDING                       ; NO                ; Untyped        ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped        ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped        ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped        ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped        ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped        ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped        ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped        ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped        ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped        ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped        ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR3             ; Untyped        ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped        ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; UNREGISTERED      ; Untyped        ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; UNREGISTERED      ; Untyped        ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED      ; Untyped        ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; UNREGISTERED      ; Untyped        ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped        ;
; CHAINOUT_ADDER                        ; YES               ; Untyped        ;
; CHAINOUT_REGISTER                     ; UNREGISTERED      ; Untyped        ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped        ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped        ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped        ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped        ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped        ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped        ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped        ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped        ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped        ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped        ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped        ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped        ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped        ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped        ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped        ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped        ;
; EXTRA_LATENCY                         ; 0                 ; Untyped        ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped        ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped        ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped        ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped        ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped        ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped        ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped        ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped        ;
; INPUT_REGISTER_A0                     ; UNREGISTERED      ; Untyped        ;
; INPUT_REGISTER_A1                     ; UNREGISTERED      ; Untyped        ;
; INPUT_REGISTER_A2                     ; UNREGISTERED      ; Untyped        ;
; INPUT_REGISTER_A3                     ; UNREGISTERED      ; Untyped        ;
; INPUT_REGISTER_B0                     ; UNREGISTERED      ; Untyped        ;
; INPUT_REGISTER_B1                     ; UNREGISTERED      ; Untyped        ;
; INPUT_REGISTER_B2                     ; UNREGISTERED      ; Untyped        ;
; INPUT_REGISTER_B3                     ; UNREGISTERED      ; Untyped        ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped        ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped        ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped        ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped        ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped        ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped        ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped        ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped        ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped        ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped        ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped        ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped        ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped        ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped        ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped        ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped        ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped        ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped        ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped        ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped        ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped        ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped        ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped        ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped        ;
; MULTIPLIER_ACLR2                      ; ACLR0             ; Untyped        ;
; MULTIPLIER_ACLR3                      ; ACLR0             ; Untyped        ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped        ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped        ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped        ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped        ;
; NUMBER_OF_MULTIPLIERS                 ; 4                 ; Untyped        ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped        ;
; OUTPUT_REGISTER                       ; UNREGISTERED      ; Untyped        ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped        ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped        ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped        ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped        ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped        ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped        ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped        ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped        ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped        ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped        ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped        ;
; OUTPUT_SATURATION                     ; NO                ; Untyped        ;
; port_addnsub1                         ; PORT_CONNECTIVITY ; Untyped        ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped        ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped        ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped        ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped        ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped        ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped        ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped        ;
; port_signa                            ; PORT_CONNECTIVITY ; Untyped        ;
; port_signb                            ; PORT_CONNECTIVITY ; Untyped        ;
; REPRESENTATION_A                      ; SIGNED            ; Untyped        ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped        ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped        ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped        ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped        ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped        ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped        ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped        ;
; WIDTH_MSB                             ; 17                ; Untyped        ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped        ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped        ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped        ;
; SHIFT_MODE                            ; NO                ; Untyped        ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped        ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped        ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped        ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped        ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped        ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped        ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped        ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped        ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR3             ; Untyped        ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR3             ; Untyped        ;
; SIGNED_PIPELINE_REGISTER_A            ; UNREGISTERED      ; Untyped        ;
; SIGNED_PIPELINE_REGISTER_B            ; UNREGISTERED      ; Untyped        ;
; SIGNED_REGISTER_A                     ; UNREGISTERED      ; Untyped        ;
; SIGNED_REGISTER_B                     ; UNREGISTERED      ; Untyped        ;
; WIDTH_A                               ; 10                ; Untyped        ;
; WIDTH_B                               ; 10                ; Untyped        ;
; WIDTH_CHAININ                         ; 1                 ; Untyped        ;
; WIDTH_RESULT                          ; 28                ; Untyped        ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped        ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; UNREGISTERED      ; Untyped        ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped        ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped        ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; UNREGISTERED      ; Untyped        ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped        ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; UNREGISTERED      ; Untyped        ;
; ZERO_LOOPBACK_REGISTER                ; UNREGISTERED      ; Untyped        ;
; CBXI_PARAMETER                        ; mult_add_t284     ; Untyped        ;
; DEVICE_FAMILY                         ; Stratix IV        ; Untyped        ;
+---------------------------------------+-------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                   ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10         ; Untyped             ;
; LPM_WIDTHB                                     ; 9          ; Untyped             ;
; LPM_WIDTHP                                     ; 19         ; Untyped             ;
; LPM_WIDTHR                                     ; 19         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped             ;
; DEVICE_FAMILY                                  ; Stratix IV ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_i1t   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; altmult_add Parameter Settings by Entity Instance               ;
+---------------------------------------+-------------------------+
; Name                                  ; Value                   ;
+---------------------------------------+-------------------------+
; Number of entity instances            ; 2                       ;
; Entity Instance                       ; altmult_add:Add14_rtl_0 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                    ;
;     -- NUMBER_OF_MULTIPLIERS          ; 4                       ;
;     -- port_signa                     ; PORT_CONNECTIVITY       ;
;     -- port_signb                     ; PORT_CONNECTIVITY       ;
;     -- REPRESENTATION_A               ; SIGNED                  ;
;     -- REPRESENTATION_B               ; SIGNED                  ;
;     -- WIDTH_A                        ; 10                      ;
;     -- WIDTH_B                        ; 10                      ;
;     -- WIDTH_RESULT                   ; 28                      ;
; Entity Instance                       ; altmult_add:Add12_rtl_1 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                    ;
;     -- NUMBER_OF_MULTIPLIERS          ; 4                       ;
;     -- port_signa                     ; PORT_CONNECTIVITY       ;
;     -- port_signb                     ; PORT_CONNECTIVITY       ;
;     -- REPRESENTATION_A               ; SIGNED                  ;
;     -- REPRESENTATION_B               ; SIGNED                  ;
;     -- WIDTH_A                        ; 10                      ;
;     -- WIDTH_B                        ; 10                      ;
;     -- WIDTH_RESULT                   ; 28                      ;
+---------------------------------------+-------------------------+


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 1              ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10             ;
;     -- LPM_WIDTHB                     ; 9              ;
;     -- LPM_WIDTHP                     ; 19             ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Tue May 27 16:40:09 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off alf_5x5 -c alf_5x5
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 2 design units, including 1 entities, in source file alf_5x5.vhd
    Info: Found design unit 1: alf_5x5-behavioral
    Info: Found entity 1: alf_5x5
Info: Elaborating entity "alf_5x5" for the top level hierarchy
Info: Inferred 2 megafunctions from design logic
    Info: Inferred altmult_add megafunction from following the logic: "Add14~0" 
        Info: Parameter WIDTH_A set to 10
        Info: Parameter WIDTH_B set to 10
        Info: Parameter WIDTH_RESULT set to 28
        Info: Parameter INPUT_REGISTER_A0 set to UNREGISTERED
        Info: Parameter INPUT_REGISTER_B0 set to UNREGISTERED
        Info: Parameter INPUT_REGISTER_A1 set to UNREGISTERED
        Info: Parameter INPUT_REGISTER_B1 set to UNREGISTERED
        Info: Parameter INPUT_REGISTER_A2 set to UNREGISTERED
        Info: Parameter INPUT_REGISTER_B2 set to UNREGISTERED
        Info: Parameter INPUT_REGISTER_A3 set to UNREGISTERED
        Info: Parameter INPUT_REGISTER_B3 set to UNREGISTERED
        Info: Parameter NUMBER_OF_MULTIPLIERS set to 4
        Info: Parameter REPRESENTATION_A set to SIGNED
        Info: Parameter REPRESENTATION_B set to SIGNED
        Info: Parameter MULTIPLIER1_DIRECTION set to ADD
        Info: Parameter MULTIPLIER3_DIRECTION set to ADD
        Info: Parameter MULTIPLIER_REGISTER0 set to CLOCK0
        Info: Parameter MULTIPLIER_ACLR0 set to ACLR0
        Info: Parameter MULTIPLIER_REGISTER1 set to CLOCK0
        Info: Parameter MULTIPLIER_ACLR1 set to ACLR0
        Info: Parameter MULTIPLIER_REGISTER2 set to CLOCK0
        Info: Parameter MULTIPLIER_ACLR2 set to ACLR0
        Info: Parameter MULTIPLIER_REGISTER3 set to CLOCK0
        Info: Parameter MULTIPLIER_ACLR3 set to ACLR0
        Info: Parameter OUTPUT_REGISTER set to UNREGISTERED
        Info: Parameter CHAINOUT_ADDER set to YES
        Info: Parameter WIDTH_CHAININ set to 28
        Info: Parameter CHAINOUT_REGISTER set to UNREGISTERED
        Info: Parameter SIGNED_REGISTER_A set to UNREGISTERED
        Info: Parameter SIGNED_REGISTER_B set to UNREGISTERED
        Info: Parameter SIGNED_PIPELINE_REGISTER_A set to UNREGISTERED
        Info: Parameter SIGNED_PIPELINE_REGISTER_B set to UNREGISTERED
        Info: Parameter ADDNSUB_MULTIPLIER_REGISTER1 set to UNREGISTERED
        Info: Parameter ADDNSUB_MULTIPLIER_REGISTER3 set to UNREGISTERED
        Info: Parameter ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 set to UNREGISTERED
        Info: Parameter ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 set to UNREGISTERED
        Info: Parameter ZERO_CHAINOUT_OUTPUT_REGISTER set to UNREGISTERED
        Info: Parameter ZERO_LOOPBACK_OUTPUT_REGISTER set to UNREGISTERED
        Info: Parameter ZERO_LOOPBACK_PIPELINE_REGISTER set to UNREGISTERED
        Info: Parameter ZERO_LOOPBACK_REGISTER set to UNREGISTERED
    Info: Inferred altmult_add megafunction from following the logic: "Add12~0" 
        Info: Parameter WIDTH_A set to 10
        Info: Parameter WIDTH_B set to 10
        Info: Parameter WIDTH_RESULT set to 28
        Info: Parameter INPUT_REGISTER_A0 set to UNREGISTERED
        Info: Parameter INPUT_REGISTER_B0 set to UNREGISTERED
        Info: Parameter INPUT_REGISTER_A1 set to UNREGISTERED
        Info: Parameter INPUT_REGISTER_B1 set to UNREGISTERED
        Info: Parameter INPUT_REGISTER_A2 set to UNREGISTERED
        Info: Parameter INPUT_REGISTER_B2 set to UNREGISTERED
        Info: Parameter INPUT_REGISTER_A3 set to UNREGISTERED
        Info: Parameter INPUT_REGISTER_B3 set to UNREGISTERED
        Info: Parameter NUMBER_OF_MULTIPLIERS set to 4
        Info: Parameter REPRESENTATION_A set to SIGNED
        Info: Parameter REPRESENTATION_B set to SIGNED
        Info: Parameter MULTIPLIER1_DIRECTION set to ADD
        Info: Parameter MULTIPLIER3_DIRECTION set to ADD
        Info: Parameter MULTIPLIER_REGISTER0 set to CLOCK0
        Info: Parameter MULTIPLIER_ACLR0 set to ACLR0
        Info: Parameter MULTIPLIER_REGISTER1 set to CLOCK0
        Info: Parameter MULTIPLIER_ACLR1 set to ACLR0
        Info: Parameter MULTIPLIER_REGISTER2 set to CLOCK0
        Info: Parameter MULTIPLIER_ACLR2 set to ACLR0
        Info: Parameter MULTIPLIER_REGISTER3 set to CLOCK0
        Info: Parameter MULTIPLIER_ACLR3 set to ACLR0
        Info: Parameter OUTPUT_REGISTER set to UNREGISTERED
        Info: Parameter CHAINOUT_ADDER set to YES
        Info: Parameter CHAINOUT_REGISTER set to UNREGISTERED
        Info: Parameter SIGNED_REGISTER_A set to UNREGISTERED
        Info: Parameter SIGNED_REGISTER_B set to UNREGISTERED
        Info: Parameter SIGNED_PIPELINE_REGISTER_A set to UNREGISTERED
        Info: Parameter SIGNED_PIPELINE_REGISTER_B set to UNREGISTERED
        Info: Parameter ADDNSUB_MULTIPLIER_REGISTER1 set to UNREGISTERED
        Info: Parameter ADDNSUB_MULTIPLIER_REGISTER3 set to UNREGISTERED
        Info: Parameter ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 set to UNREGISTERED
        Info: Parameter ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 set to UNREGISTERED
        Info: Parameter ZERO_CHAINOUT_OUTPUT_REGISTER set to UNREGISTERED
        Info: Parameter ZERO_LOOPBACK_OUTPUT_REGISTER set to UNREGISTERED
        Info: Parameter ZERO_LOOPBACK_PIPELINE_REGISTER set to UNREGISTERED
        Info: Parameter ZERO_LOOPBACK_REGISTER set to UNREGISTERED
Info: Inferred 1 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0"
Info: Elaborated megafunction instantiation "altmult_add:Add14_rtl_0"
Info: Instantiated megafunction "altmult_add:Add14_rtl_0" with the following parameter:
    Info: Parameter "WIDTH_A" = "10"
    Info: Parameter "WIDTH_B" = "10"
    Info: Parameter "WIDTH_RESULT" = "28"
    Info: Parameter "INPUT_REGISTER_A0" = "UNREGISTERED"
    Info: Parameter "INPUT_REGISTER_B0" = "UNREGISTERED"
    Info: Parameter "INPUT_REGISTER_A1" = "UNREGISTERED"
    Info: Parameter "INPUT_REGISTER_B1" = "UNREGISTERED"
    Info: Parameter "INPUT_REGISTER_A2" = "UNREGISTERED"
    Info: Parameter "INPUT_REGISTER_B2" = "UNREGISTERED"
    Info: Parameter "INPUT_REGISTER_A3" = "UNREGISTERED"
    Info: Parameter "INPUT_REGISTER_B3" = "UNREGISTERED"
    Info: Parameter "NUMBER_OF_MULTIPLIERS" = "4"
    Info: Parameter "REPRESENTATION_A" = "SIGNED"
    Info: Parameter "REPRESENTATION_B" = "SIGNED"
    Info: Parameter "MULTIPLIER1_DIRECTION" = "ADD"
    Info: Parameter "MULTIPLIER3_DIRECTION" = "ADD"
    Info: Parameter "MULTIPLIER_REGISTER0" = "CLOCK0"
    Info: Parameter "MULTIPLIER_ACLR0" = "ACLR0"
    Info: Parameter "MULTIPLIER_REGISTER1" = "CLOCK0"
    Info: Parameter "MULTIPLIER_ACLR1" = "ACLR0"
    Info: Parameter "MULTIPLIER_REGISTER2" = "CLOCK0"
    Info: Parameter "MULTIPLIER_ACLR2" = "ACLR0"
    Info: Parameter "MULTIPLIER_REGISTER3" = "CLOCK0"
    Info: Parameter "MULTIPLIER_ACLR3" = "ACLR0"
    Info: Parameter "OUTPUT_REGISTER" = "UNREGISTERED"
    Info: Parameter "CHAINOUT_ADDER" = "YES"
    Info: Parameter "WIDTH_CHAININ" = "28"
    Info: Parameter "CHAINOUT_REGISTER" = "UNREGISTERED"
    Info: Parameter "SIGNED_REGISTER_A" = "UNREGISTERED"
    Info: Parameter "SIGNED_REGISTER_B" = "UNREGISTERED"
    Info: Parameter "SIGNED_PIPELINE_REGISTER_A" = "UNREGISTERED"
    Info: Parameter "SIGNED_PIPELINE_REGISTER_B" = "UNREGISTERED"
    Info: Parameter "ADDNSUB_MULTIPLIER_REGISTER1" = "UNREGISTERED"
    Info: Parameter "ADDNSUB_MULTIPLIER_REGISTER3" = "UNREGISTERED"
    Info: Parameter "ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1" = "UNREGISTERED"
    Info: Parameter "ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3" = "UNREGISTERED"
    Info: Parameter "ZERO_CHAINOUT_OUTPUT_REGISTER" = "UNREGISTERED"
    Info: Parameter "ZERO_LOOPBACK_OUTPUT_REGISTER" = "UNREGISTERED"
    Info: Parameter "ZERO_LOOPBACK_PIPELINE_REGISTER" = "UNREGISTERED"
    Info: Parameter "ZERO_LOOPBACK_REGISTER" = "UNREGISTERED"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_nba4.tdf
    Info: Found entity 1: mult_add_nba4
Info: Elaborated megafunction instantiation "altmult_add:Add12_rtl_1"
Info: Instantiated megafunction "altmult_add:Add12_rtl_1" with the following parameter:
    Info: Parameter "WIDTH_A" = "10"
    Info: Parameter "WIDTH_B" = "10"
    Info: Parameter "WIDTH_RESULT" = "28"
    Info: Parameter "INPUT_REGISTER_A0" = "UNREGISTERED"
    Info: Parameter "INPUT_REGISTER_B0" = "UNREGISTERED"
    Info: Parameter "INPUT_REGISTER_A1" = "UNREGISTERED"
    Info: Parameter "INPUT_REGISTER_B1" = "UNREGISTERED"
    Info: Parameter "INPUT_REGISTER_A2" = "UNREGISTERED"
    Info: Parameter "INPUT_REGISTER_B2" = "UNREGISTERED"
    Info: Parameter "INPUT_REGISTER_A3" = "UNREGISTERED"
    Info: Parameter "INPUT_REGISTER_B3" = "UNREGISTERED"
    Info: Parameter "NUMBER_OF_MULTIPLIERS" = "4"
    Info: Parameter "REPRESENTATION_A" = "SIGNED"
    Info: Parameter "REPRESENTATION_B" = "SIGNED"
    Info: Parameter "MULTIPLIER1_DIRECTION" = "ADD"
    Info: Parameter "MULTIPLIER3_DIRECTION" = "ADD"
    Info: Parameter "MULTIPLIER_REGISTER0" = "CLOCK0"
    Info: Parameter "MULTIPLIER_ACLR0" = "ACLR0"
    Info: Parameter "MULTIPLIER_REGISTER1" = "CLOCK0"
    Info: Parameter "MULTIPLIER_ACLR1" = "ACLR0"
    Info: Parameter "MULTIPLIER_REGISTER2" = "CLOCK0"
    Info: Parameter "MULTIPLIER_ACLR2" = "ACLR0"
    Info: Parameter "MULTIPLIER_REGISTER3" = "CLOCK0"
    Info: Parameter "MULTIPLIER_ACLR3" = "ACLR0"
    Info: Parameter "OUTPUT_REGISTER" = "UNREGISTERED"
    Info: Parameter "CHAINOUT_ADDER" = "YES"
    Info: Parameter "CHAINOUT_REGISTER" = "UNREGISTERED"
    Info: Parameter "SIGNED_REGISTER_A" = "UNREGISTERED"
    Info: Parameter "SIGNED_REGISTER_B" = "UNREGISTERED"
    Info: Parameter "SIGNED_PIPELINE_REGISTER_A" = "UNREGISTERED"
    Info: Parameter "SIGNED_PIPELINE_REGISTER_B" = "UNREGISTERED"
    Info: Parameter "ADDNSUB_MULTIPLIER_REGISTER1" = "UNREGISTERED"
    Info: Parameter "ADDNSUB_MULTIPLIER_REGISTER3" = "UNREGISTERED"
    Info: Parameter "ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1" = "UNREGISTERED"
    Info: Parameter "ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3" = "UNREGISTERED"
    Info: Parameter "ZERO_CHAINOUT_OUTPUT_REGISTER" = "UNREGISTERED"
    Info: Parameter "ZERO_LOOPBACK_OUTPUT_REGISTER" = "UNREGISTERED"
    Info: Parameter "ZERO_LOOPBACK_PIPELINE_REGISTER" = "UNREGISTERED"
    Info: Parameter "ZERO_LOOPBACK_REGISTER" = "UNREGISTERED"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_t284.tdf
    Info: Found entity 1: mult_add_t284
Info: Elaborated megafunction instantiation "lpm_mult:Mult0"
Info: Instantiated megafunction "lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "10"
    Info: Parameter "LPM_WIDTHB" = "9"
    Info: Parameter "LPM_WIDTHP" = "19"
    Info: Parameter "LPM_WIDTHR" = "19"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
Info: Found 1 design units, including 1 entities, in source file db/mult_i1t.tdf
    Info: Found entity 1: mult_i1t
Info: Timing-Driven Synthesis is running
Info: 160 registers lost all their fanouts during netlist optimizations. The first 100 are displayed below.
    Info: Register "temp24_t[19]" lost all its fanouts during netlist optimizations.
    Info: Register "temp24_t[18]" lost all its fanouts during netlist optimizations.
    Info: Register "temp24_t[17]" lost all its fanouts during netlist optimizations.
    Info: Register "temp24_t[16]" lost all its fanouts during netlist optimizations.
    Info: Register "temp24_t[15]" lost all its fanouts during netlist optimizations.
    Info: Register "temp24_t[14]" lost all its fanouts during netlist optimizations.
    Info: Register "temp24_t[13]" lost all its fanouts during netlist optimizations.
    Info: Register "temp24_t[12]" lost all its fanouts during netlist optimizations.
    Info: Register "temp24_t[11]" lost all its fanouts during netlist optimizations.
    Info: Register "temp24_t[10]" lost all its fanouts during netlist optimizations.
    Info: Register "temp24_t[9]" lost all its fanouts during netlist optimizations.
    Info: Register "temp24_t[8]" lost all its fanouts during netlist optimizations.
    Info: Register "temp24_t[7]" lost all its fanouts during netlist optimizations.
    Info: Register "temp24_t[6]" lost all its fanouts during netlist optimizations.
    Info: Register "temp24_t[5]" lost all its fanouts during netlist optimizations.
    Info: Register "temp24_t[4]" lost all its fanouts during netlist optimizations.
    Info: Register "temp24_t[3]" lost all its fanouts during netlist optimizations.
    Info: Register "temp24_t[2]" lost all its fanouts during netlist optimizations.
    Info: Register "temp24_t[1]" lost all its fanouts during netlist optimizations.
    Info: Register "temp24_t[0]" lost all its fanouts during netlist optimizations.
    Info: Register "temp25_t[19]" lost all its fanouts during netlist optimizations.
    Info: Register "temp25_t[18]" lost all its fanouts during netlist optimizations.
    Info: Register "temp25_t[17]" lost all its fanouts during netlist optimizations.
    Info: Register "temp25_t[16]" lost all its fanouts during netlist optimizations.
    Info: Register "temp25_t[15]" lost all its fanouts during netlist optimizations.
    Info: Register "temp25_t[14]" lost all its fanouts during netlist optimizations.
    Info: Register "temp25_t[13]" lost all its fanouts during netlist optimizations.
    Info: Register "temp25_t[12]" lost all its fanouts during netlist optimizations.
    Info: Register "temp25_t[11]" lost all its fanouts during netlist optimizations.
    Info: Register "temp25_t[10]" lost all its fanouts during netlist optimizations.
    Info: Register "temp25_t[9]" lost all its fanouts during netlist optimizations.
    Info: Register "temp25_t[8]" lost all its fanouts during netlist optimizations.
    Info: Register "temp25_t[7]" lost all its fanouts during netlist optimizations.
    Info: Register "temp25_t[6]" lost all its fanouts during netlist optimizations.
    Info: Register "temp25_t[5]" lost all its fanouts during netlist optimizations.
    Info: Register "temp25_t[4]" lost all its fanouts during netlist optimizations.
    Info: Register "temp25_t[3]" lost all its fanouts during netlist optimizations.
    Info: Register "temp25_t[2]" lost all its fanouts during netlist optimizations.
    Info: Register "temp25_t[1]" lost all its fanouts during netlist optimizations.
    Info: Register "temp25_t[0]" lost all its fanouts during netlist optimizations.
    Info: Register "temp22_t[19]" lost all its fanouts during netlist optimizations.
    Info: Register "temp22_t[18]" lost all its fanouts during netlist optimizations.
    Info: Register "temp22_t[17]" lost all its fanouts during netlist optimizations.
    Info: Register "temp22_t[16]" lost all its fanouts during netlist optimizations.
    Info: Register "temp22_t[15]" lost all its fanouts during netlist optimizations.
    Info: Register "temp22_t[14]" lost all its fanouts during netlist optimizations.
    Info: Register "temp22_t[13]" lost all its fanouts during netlist optimizations.
    Info: Register "temp22_t[12]" lost all its fanouts during netlist optimizations.
    Info: Register "temp22_t[11]" lost all its fanouts during netlist optimizations.
    Info: Register "temp22_t[10]" lost all its fanouts during netlist optimizations.
    Info: Register "temp22_t[9]" lost all its fanouts during netlist optimizations.
    Info: Register "temp22_t[8]" lost all its fanouts during netlist optimizations.
    Info: Register "temp22_t[7]" lost all its fanouts during netlist optimizations.
    Info: Register "temp22_t[6]" lost all its fanouts during netlist optimizations.
    Info: Register "temp22_t[5]" lost all its fanouts during netlist optimizations.
    Info: Register "temp22_t[4]" lost all its fanouts during netlist optimizations.
    Info: Register "temp22_t[3]" lost all its fanouts during netlist optimizations.
    Info: Register "temp22_t[2]" lost all its fanouts during netlist optimizations.
    Info: Register "temp22_t[1]" lost all its fanouts during netlist optimizations.
    Info: Register "temp22_t[0]" lost all its fanouts during netlist optimizations.
    Info: Register "temp23_t[19]" lost all its fanouts during netlist optimizations.
    Info: Register "temp23_t[18]" lost all its fanouts during netlist optimizations.
    Info: Register "temp23_t[17]" lost all its fanouts during netlist optimizations.
    Info: Register "temp23_t[16]" lost all its fanouts during netlist optimizations.
    Info: Register "temp23_t[15]" lost all its fanouts during netlist optimizations.
    Info: Register "temp23_t[14]" lost all its fanouts during netlist optimizations.
    Info: Register "temp23_t[13]" lost all its fanouts during netlist optimizations.
    Info: Register "temp23_t[12]" lost all its fanouts during netlist optimizations.
    Info: Register "temp23_t[11]" lost all its fanouts during netlist optimizations.
    Info: Register "temp23_t[10]" lost all its fanouts during netlist optimizations.
    Info: Register "temp23_t[9]" lost all its fanouts during netlist optimizations.
    Info: Register "temp23_t[8]" lost all its fanouts during netlist optimizations.
    Info: Register "temp23_t[7]" lost all its fanouts during netlist optimizations.
    Info: Register "temp23_t[6]" lost all its fanouts during netlist optimizations.
    Info: Register "temp23_t[5]" lost all its fanouts during netlist optimizations.
    Info: Register "temp23_t[4]" lost all its fanouts during netlist optimizations.
    Info: Register "temp23_t[3]" lost all its fanouts during netlist optimizations.
    Info: Register "temp23_t[2]" lost all its fanouts during netlist optimizations.
    Info: Register "temp23_t[1]" lost all its fanouts during netlist optimizations.
    Info: Register "temp23_t[0]" lost all its fanouts during netlist optimizations.
    Info: Register "temp29_t[19]" lost all its fanouts during netlist optimizations.
    Info: Register "temp29_t[18]" lost all its fanouts during netlist optimizations.
    Info: Register "temp29_t[17]" lost all its fanouts during netlist optimizations.
    Info: Register "temp29_t[16]" lost all its fanouts during netlist optimizations.
    Info: Register "temp29_t[15]" lost all its fanouts during netlist optimizations.
    Info: Register "temp29_t[14]" lost all its fanouts during netlist optimizations.
    Info: Register "temp29_t[13]" lost all its fanouts during netlist optimizations.
    Info: Register "temp29_t[12]" lost all its fanouts during netlist optimizations.
    Info: Register "temp29_t[11]" lost all its fanouts during netlist optimizations.
    Info: Register "temp29_t[10]" lost all its fanouts during netlist optimizations.
    Info: Register "temp29_t[9]" lost all its fanouts during netlist optimizations.
    Info: Register "temp29_t[8]" lost all its fanouts during netlist optimizations.
    Info: Register "temp29_t[7]" lost all its fanouts during netlist optimizations.
    Info: Register "temp29_t[6]" lost all its fanouts during netlist optimizations.
    Info: Register "temp29_t[5]" lost all its fanouts during netlist optimizations.
    Info: Register "temp29_t[4]" lost all its fanouts during netlist optimizations.
    Info: Register "temp29_t[3]" lost all its fanouts during netlist optimizations.
    Info: Register "temp29_t[2]" lost all its fanouts during netlist optimizations.
    Info: Register "temp29_t[1]" lost all its fanouts during netlist optimizations.
    Info: Register "temp29_t[0]" lost all its fanouts during netlist optimizations.
    Info: List truncated at 100 items
Warning: Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "reset"
Info: Implemented 703 device resources after synthesis - the final resource count might be different
    Info: Implemented 228 input pins
    Info: Implemented 16 output pins
    Info: Implemented 450 logic cells
    Info: Implemented 9 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 310 megabytes
    Info: Processing ended: Tue May 27 16:40:16 2014
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:06


