UVVM: 
UVVM: 
UVVM: ID_LOG_HDR                         0.0 ns  UVVM TB                        Testing failing simulations with incomplete testcase.
UVVM: -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
UVVM: ID_SPEC_COV                        0.0 ns  TB seq.(uvvm)                  Reading and parsing requirement file, ../internal_tb/internal_req_file.csv
UVVM: ID_FILE_OPEN_CLOSE                 0.0 ns  TB seq.                        Opening CSV file ../internal_tb/internal_req_file.csv
UVVM: ID_SPEC_COV                        0.0 ns  TB seq.(uvvm)                  Requirement: REQ_1
UVVM: ID_SPEC_COV                        0.0 ns  TB seq.(uvvm)                  Description:  Initialize with no requirement file
UVVM: ID_SPEC_COV                        0.0 ns  TB seq.(uvvm)                    TC:  TC_1
UVVM: ID_SPEC_COV                        0.0 ns  TB seq.(uvvm)                  Requirement: REQ_2
UVVM: ID_SPEC_COV                        0.0 ns  TB seq.(uvvm)                  Description:  Initialize with a requirement file
UVVM: ID_SPEC_COV                        0.0 ns  TB seq.(uvvm)                    TC:  TC_2
UVVM: ID_SPEC_COV                        0.0 ns  TB seq.(uvvm)                  Requirement: REQ_3
UVVM: ID_SPEC_COV                        0.0 ns  TB seq.(uvvm)                  Description:  Log listed and not listed testcases
UVVM: ID_SPEC_COV                        0.0 ns  TB seq.(uvvm)                    TC:  TC_3
UVVM: ID_SPEC_COV                        0.0 ns  TB seq.(uvvm)                  Requirement: REQ_4
UVVM: ID_SPEC_COV                        0.0 ns  TB seq.(uvvm)                  Description:  Log testcase as PASS and FAIL
UVVM: ID_SPEC_COV                        0.0 ns  TB seq.(uvvm)                    TC:  TC_4
UVVM: ID_SPEC_COV                        0.0 ns  TB seq.(uvvm)                    TC:  TC_4_FAIL
UVVM: ID_SPEC_COV                        0.0 ns  TB seq.(uvvm)                  Requirement: REQ_5
UVVM: ID_SPEC_COV                        0.0 ns  TB seq.(uvvm)                  Description:  UVVM status error before logging testcase
UVVM: ID_SPEC_COV                        0.0 ns  TB seq.(uvvm)                    TC:  TC_5
UVVM: ID_SPEC_COV                        0.0 ns  TB seq.(uvvm)                  Requirement: REQ_6
UVVM: ID_SPEC_COV                        0.0 ns  TB seq.(uvvm)                  Description:  UVVM status error after logging testcase
UVVM: ID_SPEC_COV                        0.0 ns  TB seq.(uvvm)                    TC:  TC_6
UVVM: ID_SPEC_COV                        0.0 ns  TB seq.(uvvm)                  Requirement: REQ_7
UVVM: ID_SPEC_COV                        0.0 ns  TB seq.(uvvm)                  Description:  Open an non-existing requirement file
UVVM: ID_SPEC_COV                        0.0 ns  TB seq.(uvvm)                    TC:  TC_7
UVVM: ID_SPEC_COV                        0.0 ns  TB seq.(uvvm)                  Closing requirement to testcase map file
UVVM: ID_FILE_OPEN_CLOSE                 0.0 ns  TB seq.                        Closing CSV file
UVVM: ID_SPEC_COV                        0.0 ns  TB seq.(uvvm)                  Adding test and configuration information to coverage file. 
UVVM: ID_SPEC_COV                        0.0 ns  TB seq.(uvvm)                  Logging requirement REQ_1 [PASS]. ' Initialize with no requirement file'. 
UVVM: ID_SEQUENCER                       0.0 ns  UVVM TB                        
UVVM:                                                                           Provoking 2 TB_ERRORs to stop simulations.
UVVM: 
UVVM: =========================================================================================================================================================================
UVVM: ***  TB_ERROR #1  ***
UVVM:             0 ns   TB seq.
UVVM:                    check_value() => Failed. Boolean was false. 'triggering alert'
UVVM: =========================================================================================================================================================================
UVVM: 
UVVM: 
UVVM: 
UVVM: =========================================================================================================================================================================
UVVM: ***  TB_ERROR #2  ***
UVVM:             0 ns   TB seq.
UVVM:                    check_value() => Failed. Boolean was false. 'triggering alert'
UVVM: 
UVVM: Simulator has been paused as requested after 2 TB_ERROR
UVVM: *** To find the root cause of this alert, step out the HDL calling stack in your simulator. ***
UVVM: *** For example, step out until you reach the call from the test sequencer. ***
UVVM: =========================================================================================================================================================================
UVVM: 
UVVM: 
