// Seed: 3592713416
module module_0 ();
  wire id_1 = id_1;
  wand id_2;
  id_3 :
  assert property (@(1 + id_3, id_2) 1 || id_2)
    #1 begin
      return id_2;
    end
endmodule
module module_1 (
    output tri0 id_0,
    input tri id_1,
    input wor id_2,
    input supply0 id_3,
    input logic id_4,
    input tri0 id_5,
    output tri0 id_6,
    output wand id_7,
    input supply1 id_8,
    input tri0 id_9,
    output wor id_10,
    output tri1 id_11,
    output supply0 id_12,
    output logic id_13
);
  final begin
    id_13 <= id_4 ^ 1'b0;
    cover (id_4);
  end
  always id_13 = 1 | 1;
  module_0();
endmodule
