#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Nov 12 11:49:33 2022
# Process ID: 12736
# Current directory: C:/Users/guodl/Desktop/64bits mul/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2036 C:\Users\guodl\Desktop\64bits mul\project_1\project_1.xpr
# Log file: C:/Users/guodl/Desktop/64bits mul/project_1/vivado.log
# Journal file: C:/Users/guodl/Desktop/64bits mul/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/guodl/Desktop/64bits mul/project_1/project_1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 912.086 ; gain = 223.965
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mul_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mul_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sim_1/new/mul_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.mul_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot mul_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mul_sim_behav -key {Behavioral:sim_1:Functional:mul_sim} -tclbatch {mul_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mul_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 signed mul  signed
a : b2c2846546df998d
b : 00f3e30189375212
c : 004995da4f1bffa22e5bbc69f2cd0a16
ref : ffb66a25b0e4005dd1a443960d32f5ea

 signed mul  signed
a : e2f784c5e33724c6
b : 72aff7e5d513d2aa
c : 0d01bbc95d30b9bbf7d1d26568852884
ref : f2fe4436a2cf4644082e2d9a977ad77c

 signed mul  signed
a : 2e58495ce2ca4ec5
b : 96ab582dde8e28bd
c : 13118970cdd5283a4aef85d56d0f108f
ref : ecee768f322ad7c5b5107a2a92f0ef71

 signed mul  signed
a : 150fdd2ade7502bc
b : b897be7185d79a0b
c : 05dffa2d7d1e45d2c22059a9156fc9ec
ref : fa2005d282e1ba2d3ddfa656ea903614

 signed mul  signed
a : 44de3789adcbc05b
b : e8233ed0a4ae3249
c : 066b59ed5e2aa713b04b4a249b7a600d
ref : f994a612a1d558ec4fb4b5db64859ff3

 signed mul  signed
a : 1ef2ed3dbb825a77
b : bf05007e090cdb12
c : 07db136ecdbe92d3dfff9c63e0ddd6a2
ref : f824ec9132416d2c2000639c1f22295e

 signed mul  signed
a : 076fcf0e55f6adab
b : cd5ebc9a6e5daddc
c : 017885b73b56baa11a20197bdb87320c
ref : fe877a48c4a9455ee5dfe6842478cdf4

 signed mul  signed
a : 823f2c0449c65d93
b : 6dcb69dbacb7ca59
c : 35ef062a44ef76994307f4df2c1e79e5
ref : ca10f9d5bb108966bcf80b20d3e1861b

 signed mul  signed
a : a3071a464a937195
b : 7bd261f702749b04
c : 2cf7fe20b0974a461d060a49ee6902ac
ref : d30801df4f68b5b9e2f9f5b61196fd54

 signed mul  signed
a : 44018d88da6ebab4
b : 9690042d147cd928
c : 1c02629f0d89ad0e31cccb9983403fe0
ref : e3fd9d60f27652f1ce3334667cbfc020

 signed mul  signed
a : 3c03ff7843615786
b : ed8d80db3f5a9b7e
c : 04531f8cd1c135950ea6ed9e26fcca0c
ref : fbace0732e3eca6af1591261d90335f4

 signed mul  signed
a : fd28e4fa3ced2b79
b : 0b940917b0bcee61
c : 0020e29eb1f33295b82ea39c4edc0927
ref : ffdf1d614e0ccd6a47d15c63b123f6d9

 signed mul  signed
a : e2e574c560b175c1
b : 25b27b4bcc01b498
c : 04492098a6a66be3d711ddbf8e156168
ref : fbb6df675959941c28ee224071ea9e98

 signed mul  signed
a : 64c83dc9f78290ef
b : bab148751b60e536
c : 1b48f5ec155d439872f74183702fa296
ref : e4b70a13eaa2bc678d08be7c8fd05d6a

 signed mul  signed
a : cb2270968919b412
b : 2ac2d555d8ace2b1
c : 08d4957c0e0fe59a2af9b1b4582a9b8e
ref : f72b6a83f1f01a65d5064e4ba7d56472

 signed mul  signed
a : c336048664b5e3c9
b : 60f69dc11297cb25
c : 17064ddaf9016dc5184795e0b886b0f3
ref : e8f9b22506fe923ae7b86a1f47794f0d

 signed mul  signed
a : 520eefa411fe0523
b : 9ca7043964e165c9
c : 1fd84c8321977c1f5006620577c42885
ref : e027b37cde6883e0aff99dfa883bd77b

 signed mul  signed
a : e82b96d02c848959
b : 4bf52997b759ea6e
c : 07120cf8d1ee7adc25df6d1a5a90a1c2
ref : f8edf3072e118523da2092e5a56f5e3e

 signed mul  signed
a : 5d85d3bb535277a6
b : 87e44c0f80797c00
c : 2be0da1992e974f8f90b5b1c80959800
ref : d41f25e66d168b0706f4a4e37f6a6800

 signed mul  signed
a : 611d9fc2c0764280
b : 9827fa30e2ecdac5
c : 2764de7a4ddc93312018eb82e25dd380
ref : d89b2185b2236ccedfe7147d1da22c80

 signed mul  signed
a : 9420ea28f29c5ee5
b : 14b43729322f7d64
c : 08b95dce71d27b0403750e9fba8a1d8c
ref : f746a2318e2d84fbfc8af1604575e274

INFO: [USF-XSim-96] XSim completed. Design snapshot 'mul_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 955.996 ; gain = 33.875
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mul_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mul_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sim_1/new/mul_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.mul_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot mul_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mul_sim_behav -key {Behavioral:sim_1:Functional:mul_sim} -tclbatch {mul_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mul_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mul_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1016.375 ; gain = 40.465
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mul_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mul_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sim_1/new/mul_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.mul_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot mul_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mul_sim_behav -key {Behavioral:sim_1:Functional:mul_sim} -tclbatch {mul_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mul_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 signed mul  signed
a : b2c2846546df998d
b : 00f3e30189375212
c : 004995da4f1bffa22e5bbc69f2cd0a16
ref : ffb66a25b0e4005dd1a443960d32f5ea

 signed mul  signed
a : e2f784c5e33724c6
b : 72aff7e5d513d2aa
c : 0d01bbc95d30b9bbf7d1d26568852884
ref : f2fe4436a2cf4644082e2d9a977ad77c

 signed mul  signed
a : 2e58495ce2ca4ec5
b : 96ab582dde8e28bd
c : 13118970cdd5283a4aef85d56d0f108f
ref : ecee768f322ad7c5b5107a2a92f0ef71

 signed mul  signed
a : 150fdd2ade7502bc
b : b897be7185d79a0b
c : 05dffa2d7d1e45d2c22059a9156fc9ec
ref : fa2005d282e1ba2d3ddfa656ea903614

 signed mul  signed
a : 44de3789adcbc05b
b : e8233ed0a4ae3249
c : 066b59ed5e2aa713b04b4a249b7a600d
ref : f994a612a1d558ec4fb4b5db64859ff3

 signed mul  signed
a : 1ef2ed3dbb825a77
b : bf05007e090cdb12
c : 07db136ecdbe92d3dfff9c63e0ddd6a2
ref : f824ec9132416d2c2000639c1f22295e

 signed mul  signed
a : 076fcf0e55f6adab
b : cd5ebc9a6e5daddc
c : 017885b73b56baa11a20197bdb87320c
ref : fe877a48c4a9455ee5dfe6842478cdf4

 signed mul  signed
a : 823f2c0449c65d93
b : 6dcb69dbacb7ca59
c : 35ef062a44ef76994307f4df2c1e79e5
ref : ca10f9d5bb108966bcf80b20d3e1861b

 signed mul  signed
a : a3071a464a937195
b : 7bd261f702749b04
c : 2cf7fe20b0974a461d060a49ee6902ac
ref : d30801df4f68b5b9e2f9f5b61196fd54

 signed mul  signed
a : 44018d88da6ebab4
b : 9690042d147cd928
c : 1c02629f0d89ad0e31cccb9983403fe0
ref : e3fd9d60f27652f1ce3334667cbfc020

 signed mul  signed
a : 3c03ff7843615786
b : ed8d80db3f5a9b7e
c : 04531f8cd1c135950ea6ed9e26fcca0c
ref : fbace0732e3eca6af1591261d90335f4

 signed mul  signed
a : fd28e4fa3ced2b79
b : 0b940917b0bcee61
c : 0020e29eb1f33295b82ea39c4edc0927
ref : ffdf1d614e0ccd6a47d15c63b123f6d9

 signed mul  signed
a : e2e574c560b175c1
b : 25b27b4bcc01b498
c : 04492098a6a66be3d711ddbf8e156168
ref : fbb6df675959941c28ee224071ea9e98

 signed mul  signed
a : 64c83dc9f78290ef
b : bab148751b60e536
c : 1b48f5ec155d439872f74183702fa296
ref : e4b70a13eaa2bc678d08be7c8fd05d6a

 signed mul  signed
a : cb2270968919b412
b : 2ac2d555d8ace2b1
c : 08d4957c0e0fe59a2af9b1b4582a9b8e
ref : f72b6a83f1f01a65d5064e4ba7d56472

 signed mul  signed
a : c336048664b5e3c9
b : 60f69dc11297cb25
c : 17064ddaf9016dc5184795e0b886b0f3
ref : e8f9b22506fe923ae7b86a1f47794f0d

 signed mul  signed
a : 520eefa411fe0523
b : 9ca7043964e165c9
c : 1fd84c8321977c1f5006620577c42885
ref : e027b37cde6883e0aff99dfa883bd77b

 signed mul  signed
a : e82b96d02c848959
b : 4bf52997b759ea6e
c : 07120cf8d1ee7adc25df6d1a5a90a1c2
ref : f8edf3072e118523da2092e5a56f5e3e

 signed mul  signed
a : 5d85d3bb535277a6
b : 87e44c0f80797c00
c : 2be0da1992e974f8f90b5b1c80959800
ref : d41f25e66d168b0706f4a4e37f6a6800

 signed mul  signed
a : 611d9fc2c0764280
b : 9827fa30e2ecdac5
c : 2764de7a4ddc93312018eb82e25dd380
ref : d89b2185b2236ccedfe7147d1da22c80

 signed mul  signed
a : 9420ea28f29c5ee5
b : 14b43729322f7d64
c : 08b95dce71d27b0403750e9fba8a1d8c
ref : f746a2318e2d84fbfc8af1604575e274

INFO: [USF-XSim-96] XSim completed. Design snapshot 'mul_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mul_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mul_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sim_1/new/mul_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.mul_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot mul_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mul_sim_behav -key {Behavioral:sim_1:Functional:mul_sim} -tclbatch {mul_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mul_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mul_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1025.578 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mul_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mul_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sim_1/new/mul_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.mul_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot mul_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mul_sim_behav -key {Behavioral:sim_1:Functional:mul_sim} -tclbatch {mul_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mul_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mul_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1025.578 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mul_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mul_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sim_1/new/mul_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.mul_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot mul_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mul_sim_behav -key {Behavioral:sim_1:Functional:mul_sim} -tclbatch {mul_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mul_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 signed mul  signed
a : c0895e8112153524
b : b1f056638484d609
c : 2c1c9a4aaf7993e34a7de116ac4509bc
ref : 85d3bc18d50b4225b5821ee953baf644

 signed mul  signed
a : b2c2846546df998d
b : 00f3e30189375212
c : 004995da4f1bffa22e5bbc69f2cd0a16
ref : 00aa4d273a1b526fd1a443960d32f5ea

 signed mul  signed
a : eaa62ad5359fdd6b
b : d7563eae81174a02
c : 11f5a36edbca2f186fea402b8f22572a
ref : c5609b3fa54d1ae99015bfd470dda8d6

 signed mul  signed
a : 9dcc603b27f2554f
b : bf23327e1d06333a
c : 495204a12adb0b42fae09b69b93fef1a
ref : 75d12ddcf22b27f7051f649646c010e6

 signed mul  signed
a : f682e2ed14cfc129
b : b29fb665ed536cda
c : 069ee9aef01b75d769eb4cf90c4d3716
ref : ac00ccb6fd37f7029614b306f3b2c8ea

 signed mul  signed
a : 823f2c0449c65d93
b : 6dcb69dbacb7ca59
c : 35ef062a44ef76994307f4df2c1e79e5
ref : 37dc63b167c853bfbcf80b20d3e1861b

 signed mul  signed
a : a3071a464a937195
b : 7bd261f702749b04
c : 2cf7fe20b0974a461d060a49ee6902ac
ref : 4eda63d651dd50bde2f9f5b61196fd54

 signed mul  signed
a : 8477e408975c9c2e
b : fea7a6fd0e41451c
c : 7ae1f21e16be616caa2911bf501884f8
ref : 83c5b4def782e3af55d6ee40afe77b08

 signed mul  signed
a : fd28e4fa3ced2b79
b : 0b940917b0bcee61
c : 0020e29eb1f33295b82ea39c4edc0927
ref : 0b732678fec9bbcb47d15c63b123f6d9

 signed mul  signed
a : a863965043779186
b : 9ab488357a8c59f5
c : 34f1e02b6c72729e5a1b0c3f6bb224c2
ref : 65c2a80a0e19e756a5e4f3c0944ddb3e

 signed mul  signed
a : c550168af622e6ec
b : d44b80a82758d14e
c : 30aafc5cd2a5df4c826c36a92db6f818
ref : a3a0844b54b2f2017d93c956d24907e8

 signed mul  signed
a : c6b5f48d155a1d2a
b : 9c6de6384f75ff9e
c : 2301b706072f00642a3cda48c5232a14
ref : 796c2f324846ff39d5c325b73adcd5ec

 signed mul  signed
a : dc0344b8093e4d12
b : f287b6e59c811239
c : 2217fd06be6f1321ca0e65e9c1a392fe
ref : d06fb9dede11ff1735f19a163e5c6d02

 signed mul  signed
a : cb2270968919b412
b : 2ac2d555d8ace2b1
c : 08d4957c0e0fe59a2af9b1b4582a9b8e
ref : 21ee3fd9ca9cfd16d5064e4ba7d56472

 signed mul  signed
a : c336048664b5e3c9
b : 60f69dc11297cb25
c : 17064ddaf9016dc5184795e0b886b0f3
ref : 49f04fe619965d5fe7b86a1f47794f0d

 signed mul  signed
a : 9420ea28f29c5ee5
b : 14b43729322f7d64
c : 08b95dce71d27b0403750e9fba8a1d8c
ref : 0bfad95ac05d025ffc8af1604575e274

INFO: [USF-XSim-96] XSim completed. Design snapshot 'mul_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mul_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mul_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sim_1/new/mul_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.mul_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot mul_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mul_sim_behav -key {Behavioral:sim_1:Functional:mul_sim} -tclbatch {mul_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mul_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 not signed mul  signed
a : c0895e8112153524
b : b1f056638484d609
c : 2c1c9a4aaf7993e34a7de116ac4509bc
ref : 85d3bc18d50b4225b5821ee953baf644

 not signed mul  signed
a : b2c2846546df998d
b : 00f3e30189375212
c : 004995da4f1bffa22e5bbc69f2cd0a16
ref : 00aa4d273a1b526fd1a443960d32f5ea

 not signed mul  signed
a : eaa62ad5359fdd6b
b : d7563eae81174a02
c : 11f5a36edbca2f186fea402b8f22572a
ref : c5609b3fa54d1ae99015bfd470dda8d6

 not signed mul  signed
a : 9dcc603b27f2554f
b : bf23327e1d06333a
c : 495204a12adb0b42fae09b69b93fef1a
ref : 75d12ddcf22b27f7051f649646c010e6

 not signed mul  signed
a : f682e2ed14cfc129
b : b29fb665ed536cda
c : 069ee9aef01b75d769eb4cf90c4d3716
ref : ac00ccb6fd37f7029614b306f3b2c8ea

 not signed mul  signed
a : 823f2c0449c65d93
b : 6dcb69dbacb7ca59
c : 35ef062a44ef76994307f4df2c1e79e5
ref : 37dc63b167c853bfbcf80b20d3e1861b

 not signed mul  signed
a : a3071a464a937195
b : 7bd261f702749b04
c : 2cf7fe20b0974a461d060a49ee6902ac
ref : 4eda63d651dd50bde2f9f5b61196fd54

 not signed mul  signed
a : 8477e408975c9c2e
b : fea7a6fd0e41451c
c : 7ae1f21e16be616caa2911bf501884f8
ref : 83c5b4def782e3af55d6ee40afe77b08

 not signed mul  signed
a : fd28e4fa3ced2b79
b : 0b940917b0bcee61
c : 0020e29eb1f33295b82ea39c4edc0927
ref : 0b732678fec9bbcb47d15c63b123f6d9

 not signed mul  signed
a : a863965043779186
b : 9ab488357a8c59f5
c : 34f1e02b6c72729e5a1b0c3f6bb224c2
ref : 65c2a80a0e19e756a5e4f3c0944ddb3e

 not signed mul  signed
a : c550168af622e6ec
b : d44b80a82758d14e
c : 30aafc5cd2a5df4c826c36a92db6f818
ref : a3a0844b54b2f2017d93c956d24907e8

 not signed mul  signed
a : c6b5f48d155a1d2a
b : 9c6de6384f75ff9e
c : 2301b706072f00642a3cda48c5232a14
ref : 796c2f324846ff39d5c325b73adcd5ec

 not signed mul  signed
a : dc0344b8093e4d12
b : f287b6e59c811239
c : 2217fd06be6f1321ca0e65e9c1a392fe
ref : d06fb9dede11ff1735f19a163e5c6d02

 not signed mul  signed
a : cb2270968919b412
b : 2ac2d555d8ace2b1
c : 08d4957c0e0fe59a2af9b1b4582a9b8e
ref : 21ee3fd9ca9cfd16d5064e4ba7d56472

 not signed mul  signed
a : c336048664b5e3c9
b : 60f69dc11297cb25
c : 17064ddaf9016dc5184795e0b886b0f3
ref : 49f04fe619965d5fe7b86a1f47794f0d

 not signed mul  signed
a : 9420ea28f29c5ee5
b : 14b43729322f7d64
c : 08b95dce71d27b0403750e9fba8a1d8c
ref : 0bfad95ac05d025ffc8af1604575e274

INFO: [USF-XSim-96] XSim completed. Design snapshot 'mul_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mul_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mul_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sim_1/new/mul_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.mul_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot mul_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mul_sim_behav -key {Behavioral:sim_1:Functional:mul_sim} -tclbatch {mul_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mul_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 not signed mul  signed
a : c0895e8112153524
b : b1f056638484d609
c : d3e365b550866c1cb5821ee953baf644
ref : 85d3bc18d50b4225b5821ee953baf644

 not signed mul  signed
a : b2c2846546df998d
b : 00f3e30189375212
c : ffb66a25b0e4005dd1a443960d32f5ea
ref : 00aa4d273a1b526fd1a443960d32f5ea

 not signed mul  signed
a : eaa62ad5359fdd6b
b : d7563eae81174a02
c : ee0a5c912435d0e79015bfd470dda8d6
ref : c5609b3fa54d1ae99015bfd470dda8d6

 not signed mul  signed
a : 9dcc603b27f2554f
b : bf23327e1d06333a
c : b6adfb5ed524f4bd051f649646c010e6
ref : 75d12ddcf22b27f7051f649646c010e6

 not signed mul  signed
a : f682e2ed14cfc129
b : b29fb665ed536cda
c : f96116510fe48a289614b306f3b2c8ea
ref : ac00ccb6fd37f7029614b306f3b2c8ea

 not signed mul  signed
a : 823f2c0449c65d93
b : 6dcb69dbacb7ca59
c : ca10f9d5bb108966bcf80b20d3e1861b
ref : 37dc63b167c853bfbcf80b20d3e1861b

 not signed mul  signed
a : a3071a464a937195
b : 7bd261f702749b04
c : d30801df4f68b5b9e2f9f5b61196fd54
ref : 4eda63d651dd50bde2f9f5b61196fd54

 not signed mul  signed
a : 8477e408975c9c2e
b : fea7a6fd0e41451c
c : 851e0de1e9419e9355d6ee40afe77b08
ref : 83c5b4def782e3af55d6ee40afe77b08

 not signed mul  signed
a : fd28e4fa3ced2b79
b : 0b940917b0bcee61
c : ffdf1d614e0ccd6a47d15c63b123f6d9
ref : 0b732678fec9bbcb47d15c63b123f6d9

 not signed mul  signed
a : a863965043779186
b : 9ab488357a8c59f5
c : cb0e1fd4938d8d61a5e4f3c0944ddb3e
ref : 65c2a80a0e19e756a5e4f3c0944ddb3e

 not signed mul  signed
a : c550168af622e6ec
b : d44b80a82758d14e
c : cf5503a32d5a20b37d93c956d24907e8
ref : a3a0844b54b2f2017d93c956d24907e8

 not signed mul  signed
a : c6b5f48d155a1d2a
b : 9c6de6384f75ff9e
c : dcfe48f9f8d0ff9bd5c325b73adcd5ec
ref : 796c2f324846ff39d5c325b73adcd5ec

 not signed mul  signed
a : dc0344b8093e4d12
b : f287b6e59c811239
c : dde802f94190ecde35f19a163e5c6d02
ref : d06fb9dede11ff1735f19a163e5c6d02

 not signed mul  signed
a : cb2270968919b412
b : 2ac2d555d8ace2b1
c : f72b6a83f1f01a65d5064e4ba7d56472
ref : 21ee3fd9ca9cfd16d5064e4ba7d56472

 not signed mul  signed
a : c336048664b5e3c9
b : 60f69dc11297cb25
c : e8f9b22506fe923ae7b86a1f47794f0d
ref : 49f04fe619965d5fe7b86a1f47794f0d

 not signed mul  signed
a : 9420ea28f29c5ee5
b : 14b43729322f7d64
c : f746a2318e2d84fbfc8af1604575e274
ref : 0bfad95ac05d025ffc8af1604575e274

INFO: [USF-XSim-96] XSim completed. Design snapshot 'mul_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/mul_sim/mul}} 
run 10 ns
run 10 ns
 not signed mul  signed
a : d57800aa786271f0
b : f8dc48f1079fc30f
c : d6a7a7a76c0322766cae1ce25e9e7d10
ref : cf83f09873a2e5856cae1ce25e9e7d10

run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mul_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mul_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sim_1/new/mul_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'display' is not declared [C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sim_1/new/mul_sim.v:55]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mul_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mul_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sim_1/new/mul_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.mul_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot mul_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mul_sim_behav -key {Behavioral:sim_1:Functional:mul_sim} -tclbatch {mul_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mul_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
not equal
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mul_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mul_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mul_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guodl/Desktop/64bits mul/project_1/project_1.srcs/sim_1/new/mul_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1116315ba79a4f54b476511424cc95cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_sim_behav xil_defaultlib.mul_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.mul_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot mul_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/guodl/Desktop/64bits mul/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mul_sim_behav -key {Behavioral:sim_1:Functional:mul_sim} -tclbatch {mul_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source mul_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mul_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 12 13:25:10 2022...
