
# ##############################################################################
# Target Board:  ROACH v1.0
# Family:	     virtex5
# Device:	     xc5vlx110t
# Package:	     ff1136
# Speed Grade:	 -1
# Processor:     None
# System clock frequency: 100.000000 MHz
# ##############################################################################
 PARAMETER VERSION = 2.1.0


# Clock Ports
 PORT sys_clk_n = sys_clk_n, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
 PORT sys_clk_p = sys_clk_p, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
 PORT dly_clk_n = dly_clk_n, DIR = I, SIGIS = CLK, CLK_FREQ = 200000000
 PORT dly_clk_p = dly_clk_p, DIR = I, SIGIS = CLK, CLK_FREQ = 200000000
 PORT aux0_clk_n = aux0_clk_n, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
 PORT aux0_clk_p = aux0_clk_p, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
 PORT aux1_clk_n = aux1_clk_n, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
 PORT aux1_clk_p = aux1_clk_p, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
# EPB Ports
 PORT epb_clk_in = epb_clk_in, DIR = I
 PORT epb_data = epb_data, DIR = IO, VEC = [15:0]
 PORT epb_addr = epb_addr, DIR = I, VEC = [22:0]
 PORT epb_addr_gp = epb_addr_gp, DIR = I, VEC = [5:0]
 PORT epb_cs_n = epb_cs_n, DIR = I
 PORT epb_be_n = epb_be_n, DIR = I, VEC = [1:0]
 PORT epb_r_w_n = epb_r_w_n, DIR = I
 PORT epb_oe_n = epb_oe_n, DIR = I
 PORT epb_rdy = epb_rdy, DIR = O
 PORT ppc_irq_n = ppc_irq_n, DIR = O
 PORT mgt_ref_clk_top_n = xaui2_ref_clk_n, DIR = I
 PORT mgt_ref_clk_top_p = xaui2_ref_clk_p, DIR = I
 PORT mgt_ref_clk_bottom_n = xaui0_ref_clk_n, DIR = I
 PORT mgt_ref_clk_bottom_p = xaui0_ref_clk_p, DIR = I
 PORT mgt_rx_top_1_n = xaui3_mgt_rx_n, DIR = I, VEC = [3:0]
 PORT mgt_rx_top_1_p = xaui3_mgt_rx_p, DIR = I, VEC = [3:0]
 PORT mgt_tx_top_1_n = xaui3_mgt_tx_n, DIR = O, VEC = [3:0]
 PORT mgt_tx_top_1_p = xaui3_mgt_tx_p, DIR = O, VEC = [3:0]
 PORT mgt_rx_top_0_n = xaui2_mgt_rx_n, DIR = I, VEC = [3:0]
 PORT mgt_rx_top_0_p = xaui2_mgt_rx_p, DIR = I, VEC = [3:0]
 PORT mgt_tx_top_0_n = xaui2_mgt_tx_n, DIR = O, VEC = [3:0]
 PORT mgt_tx_top_0_p = xaui2_mgt_tx_p, DIR = O, VEC = [3:0]
 PORT mgt_rx_bottom_1_n = xaui1_mgt_rx_n, DIR = I, VEC = [3:0]
 PORT mgt_rx_bottom_1_p = xaui1_mgt_rx_p, DIR = I, VEC = [3:0]
 PORT mgt_tx_bottom_1_n = xaui1_mgt_tx_n, DIR = O, VEC = [3:0]
 PORT mgt_tx_bottom_1_p = xaui1_mgt_tx_p, DIR = O, VEC = [3:0]
 PORT mgt_rx_bottom_0_n = xaui0_mgt_rx_n, DIR = I, VEC = [3:0]
 PORT mgt_rx_bottom_0_p = xaui0_mgt_rx_p, DIR = I, VEC = [3:0]
 PORT mgt_tx_bottom_0_n = xaui0_mgt_tx_n, DIR = O, VEC = [3:0]
 PORT mgt_tx_bottom_0_p = xaui0_mgt_tx_p, DIR = O, VEC = [3:0]


BEGIN roach_infrastructure
 PARAMETER INSTANCE = infrastructure_inst
 PARAMETER HW_VER = 1.00.a
 PARAMETER CLK_FREQ = 100
 PORT sys_clk_n = sys_clk_n
 PORT sys_clk_p = sys_clk_p
 PORT dly_clk_n = dly_clk_n
 PORT dly_clk_p = dly_clk_p
 PORT aux0_clk_n = aux0_clk_n
 PORT aux0_clk_p = aux0_clk_p
 PORT aux1_clk_n = aux1_clk_n
 PORT aux1_clk_p = aux1_clk_p
 PORT epb_clk_in = epb_clk_in
 PORT sys_clk = sys_clk
 PORT sys_clk90 = sys_clk90
 PORT sys_clk180 = sys_clk180
 PORT sys_clk270 = sys_clk270
 PORT sys_clk_lock = sys_clk_lock
 PORT sys_clk2x = sys_clk2x
 PORT sys_clk2x90 = sys_clk2x90
 PORT sys_clk2x180 = sys_clk2x180
 PORT sys_clk2x270 = sys_clk2x270
 PORT dly_clk = dly_clk
 PORT aux0_clk = aux0_clk
 PORT aux0_clk90 = aux0_clk90
 PORT aux0_clk180 = aux0_clk180
 PORT aux0_clk270 = aux0_clk270
 PORT aux1_clk = aux1_clk
 PORT aux1_clk90 = aux1_clk90
 PORT aux1_clk180 = aux1_clk180
 PORT aux1_clk270 = aux1_clk270
 PORT aux0_clk2x = aux0_clk2x
 PORT aux0_clk2x90 = aux0_clk2x90
 PORT aux0_clk2x180 = aux0_clk2x180
 PORT aux0_clk2x270 = aux0_clk2x270
 PORT epb_clk = epb_clk
 PORT idelay_rst = sys_reset
 PORT idelay_rdy = idelay_rdy
END

BEGIN reset_block
 PARAMETER INSTANCE = reset_block_inst
 PARAMETER HW_VER = 1.00.a
 PARAMETER DELAY = 10
 PARAMETER WIDTH = 50
 PORT clk = epb_clk
 PORT async_reset_i = 0b0
 PORT reset_i = 0b0
 PORT reset_o = sys_reset
END

BEGIN opb_v20
 PARAMETER INSTANCE = opb0
 PARAMETER HW_VER = 1.10.c
 PARAMETER C_EXT_RESET_HIGH = 1
 PARAMETER C_REG_GRANTS = 0
 PORT SYS_Rst = 0b0
 PORT OPB_Clk = epb_clk
END

BEGIN epb_opb_bridge
 PARAMETER INSTANCE = epb_opb_bridge_inst
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE MOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT sys_reset = 0b0
 PORT epb_data_oe_n = epb_data_oe_n
 PORT epb_cs_n = epb_cs_n_int
 PORT epb_oe_n = epb_oe_n_int
 PORT epb_r_w_n = epb_r_w_n_int
 PORT epb_be_n = epb_be_n_int
 PORT epb_addr = epb_addr_int
 PORT epb_addr_gp = epb_addr_gp_int
 PORT epb_data_i = epb_data_i
 PORT epb_data_o = epb_data_o
 PORT epb_rdy = epb_rdy_buf
 PORT epb_rdy_oe = epb_rdy_oe
END

BEGIN epb_infrastructure
 PARAMETER INSTANCE = epb_infrastructure_inst
 PARAMETER HW_VER = 1.00.a
 PORT epb_rdy_buf = epb_rdy
 PORT epb_rdy = epb_rdy_buf
 PORT epb_rdy_oe = epb_rdy_oe
 PORT epb_data_buf = epb_data
 PORT epb_data_oe_n_i = epb_data_oe_n
 PORT epb_data_out_i = epb_data_o
 PORT epb_data_in_o = epb_data_i
 PORT epb_oe_n_buf = epb_oe_n
 PORT epb_oe_n = epb_oe_n_int
 PORT epb_cs_n_buf = epb_cs_n
 PORT epb_cs_n = epb_cs_n_int
 PORT epb_be_n_buf = epb_be_n
 PORT epb_be_n = epb_be_n_int
 PORT epb_r_w_n_buf = epb_r_w_n
 PORT epb_r_w_n = epb_r_w_n_int
 PORT epb_addr_buf = epb_addr
 PORT epb_addr = epb_addr_int
 PORT epb_addr_gp_buf = epb_addr_gp
 PORT epb_addr_gp = epb_addr_gp_int
END

BEGIN sys_block
 PARAMETER INSTANCE = sys_block_inst
 PARAMETER HW_VER = 1.00.a
 PARAMETER BOARD_ID = 0xB00B
 PARAMETER REV_MAJOR = 0x1
 PARAMETER REV_MINOR = 0x0
 PARAMETER REV_RCS = 0x0
 PARAMETER RCS_UPTODATE = 0x0
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x0000FFFF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT soft_reset = soft_reset
 PORT irq_n = ppc_irq_n
 PORT app_irq = 0x0000
 PORT fab_clk = sys_clk
END

BEGIN xaui_infrastructure
 PARAMETER INSTANCE = xaui_infrastructure_inst
 PARAMETER HW_VER = 1.00.a
 PARAMETER DIFF_BOOST = TRUE
 PARAMETER DISABLE_0 = 0
 BUS_INTERFACE XAUI_SYS_0 = xaui_sys0
 BUS_INTERFACE XAUI_CONF_0 = xaui_conf0
 PORT mgt_refclk_t_n = xaui2_ref_clk_n
 PORT mgt_refclk_t_p = xaui2_ref_clk_p
 PORT mgt_refclk_b_n = xaui0_ref_clk_n
 PORT mgt_refclk_b_p = xaui0_ref_clk_p
 PORT mgt_rx_t1_n = xaui3_mgt_rx_n
 PORT mgt_rx_t1_p = xaui3_mgt_rx_p
 PORT mgt_tx_t1_n = xaui3_mgt_tx_n
 PORT mgt_tx_t1_p = xaui3_mgt_tx_p
 PORT mgt_rx_t0_n = xaui2_mgt_rx_n
 PORT mgt_rx_t0_p = xaui2_mgt_rx_p
 PORT mgt_tx_t0_n = xaui2_mgt_tx_n
 PORT mgt_tx_t0_p = xaui2_mgt_tx_p
 PORT mgt_rx_b1_n = xaui1_mgt_rx_n
 PORT mgt_rx_b1_p = xaui1_mgt_rx_p
 PORT mgt_tx_b1_n = xaui1_mgt_tx_n
 PORT mgt_tx_b1_p = xaui1_mgt_tx_p
 PORT mgt_rx_b0_n = xaui0_mgt_rx_n
 PORT mgt_rx_b0_p = xaui0_mgt_rx_p
 PORT mgt_tx_b0_n = xaui0_mgt_tx_n
 PORT mgt_tx_b0_p = xaui0_mgt_tx_p
 PORT reset = sys_reset
 PORT mgt_clk_0 = mgt_clk_0
 PORT mgt_clk_1 = mgt_clk_1
END

BEGIN opb_vdif_interface
 PARAMETER INSTANCE = vdif_inst
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x00010000
 PARAMETER C_HIGHADDR = 0x0001FFFF
 PARAMETER REV_MAJOR_INT = 0x01
 PARAMETER REV_MAJOR_FRAC = 0x00
 PARAMETER P_TYPE = 0x83
 PARAMETER ADDRHI = 0x00
 PARAMETER nch = 4
 BUS_INTERFACE SOPB = opb0
 PORT adc_clk = sys_clk
 PORT OnePPS = 0b0
 PORT DataRdy = 0b0000
 PORT TimeCode = 0x00000000
 PORT dataIn = 0x0000000000000000
 PORT To10GbeTxData = alma_pic_r1_ten_GbE_tx_data
 PORT To10GbeTxDataValid = alma_pic_r1_ten_GbE_tx_valid
 PORT To10GbeTxEOF = alma_pic_r1_ten_GbE_tx_end_of_frame
END

# #############################################
# User XSG IP core                           #
# #############################################
BEGIN alma_pic_r1
 PARAMETER INSTANCE = alma_pic_r1_XSG_core_config
 PARAMETER HW_VER = 1.00.a
 PORT clk = sys_clk
 PORT alma_pic_r1_reg_in_user_data_out = alma_pic_r1_reg_in_user_data_out
 PORT alma_pic_r1_reg_out_user_data_in = alma_pic_r1_reg_out_user_data_in
 PORT alma_pic_r1_ten_GbE_led_rx = alma_pic_r1_ten_GbE_led_rx
 PORT alma_pic_r1_ten_GbE_led_tx = alma_pic_r1_ten_GbE_led_tx
 PORT alma_pic_r1_ten_GbE_led_up = alma_pic_r1_ten_GbE_led_up
 PORT alma_pic_r1_ten_GbE_rx_data = alma_pic_r1_ten_GbE_rx_data
 PORT alma_pic_r1_ten_GbE_rx_end_of_frame = alma_pic_r1_ten_GbE_rx_end_of_frame
 PORT alma_pic_r1_ten_GbE_rx_size = alma_pic_r1_ten_GbE_rx_size
 PORT alma_pic_r1_ten_GbE_rx_source_ip = alma_pic_r1_ten_GbE_rx_source_ip
 PORT alma_pic_r1_ten_GbE_rx_source_port = alma_pic_r1_ten_GbE_rx_source_port
 PORT alma_pic_r1_ten_GbE_rx_valid = alma_pic_r1_ten_GbE_rx_valid
 PORT alma_pic_r1_ten_GbE_tx_ack = alma_pic_r1_ten_GbE_tx_ack
 PORT alma_pic_r1_ten_GbE_rst = alma_pic_r1_ten_GbE_rst
 PORT alma_pic_r1_ten_GbE_rx_ack = alma_pic_r1_ten_GbE_rx_ack
 PORT alma_pic_r1_ten_GbE_tx_dest_ip = alma_pic_r1_ten_GbE_tx_dest_ip
 PORT alma_pic_r1_ten_GbE_tx_dest_port = alma_pic_r1_ten_GbE_tx_dest_port
 PORT alma_pic_r1_ten_GbE_tx_discard = alma_pic_r1_ten_GbE_tx_discard
END

# ###########################
# Simulink interfaces      #
# ###########################
# alma_pic_r1/XSG core config
# alma_pic_r1/reg_in
BEGIN opb_register_ppc2simulink
 PARAMETER INSTANCE = alma_pic_r1_reg_in
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01000000
 PARAMETER C_HIGHADDR = 0x010000FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_out = alma_pic_r1_reg_in_user_data_out
 PORT user_clk = sys_clk
END

# alma_pic_r1/reg_out
BEGIN opb_register_simulink2ppc
 PARAMETER INSTANCE = alma_pic_r1_reg_out
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01000100
 PARAMETER C_HIGHADDR = 0x010001FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_in = alma_pic_r1_reg_out_user_data_in
 PORT user_clk = sys_clk
END

# alma_pic_r1/ten_GbE
BEGIN ten_gb_eth
 PARAMETER INSTANCE = alma_pic_r1_ten_GbE
 PARAMETER HW_VER = 3.00.a
 PARAMETER SWING = 800
 PARAMETER PREEMPHASYS = 3
 PARAMETER DEFAULT_FABRIC_MAC = 0x0
 PARAMETER DEFAULT_FABRIC_IP = 0x0
 PARAMETER DEFAULT_FABRIC_PORT = 0x0
 PARAMETER DEFAULT_FABRIC_GATEWAY = 0x0
 PARAMETER FABRIC_RUN_ON_STARTUP = 0
 PARAMETER C_BASEADDR = 0x01004000
 PARAMETER C_HIGHADDR = 0x01007FFF
 BUS_INTERFACE SOPB = opb0
 BUS_INTERFACE XAUI_CONF = xaui_conf0
 BUS_INTERFACE XGMII = xgmii0
 PORT OPB_Clk = epb_clk
 PORT led_rx = alma_pic_r1_ten_GbE_led_rx
 PORT led_tx = alma_pic_r1_ten_GbE_led_tx
 PORT led_up = alma_pic_r1_ten_GbE_led_up
 PORT rx_data = alma_pic_r1_ten_GbE_rx_data
 PORT rx_end_of_frame = alma_pic_r1_ten_GbE_rx_end_of_frame
 PORT rx_size = alma_pic_r1_ten_GbE_rx_size
 PORT rx_source_ip = alma_pic_r1_ten_GbE_rx_source_ip
 PORT rx_source_port = alma_pic_r1_ten_GbE_rx_source_port
 PORT rx_valid = alma_pic_r1_ten_GbE_rx_valid
 PORT tx_ack = alma_pic_r1_ten_GbE_tx_ack
 PORT rst = alma_pic_r1_ten_GbE_rst
 PORT rx_ack = alma_pic_r1_ten_GbE_rx_ack
 PORT tx_data = alma_pic_r1_ten_GbE_tx_data
 PORT tx_dest_ip = alma_pic_r1_ten_GbE_tx_dest_ip
 PORT tx_dest_port = alma_pic_r1_ten_GbE_tx_dest_port
 PORT tx_discard = alma_pic_r1_ten_GbE_tx_discard
 PORT tx_end_of_frame = alma_pic_r1_ten_GbE_tx_end_of_frame
 PORT tx_valid = alma_pic_r1_ten_GbE_tx_valid
 PORT clk = sys_clk
 PORT xaui_clk = mgt_clk_0
END

BEGIN xaui_phy
 PARAMETER INSTANCE = xaui_phy_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER USE_KAT_XAUI = 0
 BUS_INTERFACE XAUI_SYS = xaui_sys0
 BUS_INTERFACE XGMII = xgmii0
 PORT reset = sys_reset
 PORT mgt_clk = mgt_clk_0
END

