
---------- Begin Simulation Statistics ----------
final_tick                               2541851116500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 222049                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   222047                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.89                       # Real time elapsed on the host
host_tick_rate                              627000805                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4193469                       # Number of instructions simulated
sim_ops                                       4193469                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011841                       # Number of seconds simulated
sim_ticks                                 11841271500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.112536                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  383914                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               851014                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2402                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             77801                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            803729                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52709                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          277812                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225103                       # Number of indirect misses.
system.cpu.branchPred.lookups                  977171                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64528                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26772                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4193469                       # Number of instructions committed
system.cpu.committedOps                       4193469                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.644372                       # CPI: cycles per instruction
system.cpu.discardedOps                        191352                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606281                       # DTB accesses
system.cpu.dtb.data_acv                           132                       # DTB access violations
system.cpu.dtb.data_hits                      1451203                       # DTB hits
system.cpu.dtb.data_misses                       7706                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   404963                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848922                       # DTB read hits
system.cpu.dtb.read_misses                       6851                       # DTB read misses
system.cpu.dtb.write_accesses                  201318                       # DTB write accesses
system.cpu.dtb.write_acv                           89                       # DTB write access violations
system.cpu.dtb.write_hits                      602281                       # DTB write hits
system.cpu.dtb.write_misses                       855                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18038                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3380580                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1031175                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           661176                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16734855                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177168                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  965928                       # ITB accesses
system.cpu.itb.fetch_acv                          552                       # ITB acv
system.cpu.itb.fetch_hits                      958599                       # ITB hits
system.cpu.itb.fetch_misses                      7329                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.46%      9.46% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.88% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4202     69.28%     79.16% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.95% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.02% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.07% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.77%     94.84% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6065                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14408                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2426     47.43%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2672     52.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5115                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2413     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2413     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4843                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10933209500     92.30%     92.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9578000      0.08%     92.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17173500      0.14%     92.52% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               885711000      7.48%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11845672000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994641                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903069                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946823                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7995012500     67.49%     67.49% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3850659500     32.51%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23669498                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85386      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540055     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3675      0.09%     62.70% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.70% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838723     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592196     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104779      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4193469                       # Class of committed instruction
system.cpu.quiesceCycles                        13045                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6934643                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          436                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155571                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312747                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541851116500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541851116500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22888456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22888456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22888456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22888456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117376.697436                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117376.697436                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117376.697436                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117376.697436                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13126489                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13126489                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13126489                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13126489                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67315.328205                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67315.328205                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67315.328205                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67315.328205                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22538959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22538959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117390.411458                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117390.411458                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12926992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12926992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67328.083333                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67328.083333                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541851116500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.274230                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539426848000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.274230                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204639                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204639                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541851116500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128092                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34837                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86519                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34194                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29004                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29004                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87109                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40876                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260675                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260675                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470085                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11108224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11108224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6690368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6690801                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17810289                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157404                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002783                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052678                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156966     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     438      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157404                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820500036                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375955250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541851116500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          461919000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541851116500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541851116500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541851116500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541851116500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541851116500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541851116500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541851116500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541851116500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541851116500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541851116500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541851116500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541851116500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541851116500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541851116500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541851116500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541851116500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541851116500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541851116500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541851116500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541851116500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541851116500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541851116500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541851116500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541851116500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541851116500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541851116500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541851116500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541851116500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5571008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4472064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10043072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5571008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5571008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2229568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2229568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87047                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69876                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156923                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34837                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34837                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470473800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         377667550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             848141350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470473800                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470473800                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188287888                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188287888                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188287888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470473800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        377667550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1036429238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69383.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000217542500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7324                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7324                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406790                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111793                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156923                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121142                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156923                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121142                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10242                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2090                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5678                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2015710500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733405000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4765979250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13742.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32492.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103931                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80433                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.56                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156923                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121142                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81331                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    209.045210                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.536376                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.660034                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34333     42.21%     42.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24193     29.75%     71.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10070     12.38%     84.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4617      5.68%     90.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2334      2.87%     92.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1440      1.77%     94.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          901      1.11%     95.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          625      0.77%     96.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2818      3.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81331                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7324                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.026488                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.413838                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.665277                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1268     17.31%     17.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5564     75.97%     93.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           296      4.04%     97.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            95      1.30%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            42      0.57%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            23      0.31%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           10      0.14%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            7      0.10%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.14%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            3      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7324                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7324                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.251775                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.235403                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.763403                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6516     88.97%     88.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               93      1.27%     90.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              469      6.40%     96.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              181      2.47%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               57      0.78%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7324                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9387584                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  655488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7617792                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10043072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7753088                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       792.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       643.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    848.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    654.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11841266500                       # Total gap between requests
system.mem_ctrls.avgGap                      42584.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4947072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4440512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7617792                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417782161.316037714481                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 375002971.598109185696                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 643325507.737914800644                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87047                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69876                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121142                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2520769000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2245210250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290472268000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28958.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32131.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2397783.33                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313731600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166725735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           559568940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308658600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     934252800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5179678350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        185214240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7647830265                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.862251                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    429623500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    395200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11016448000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267071700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141925410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           487733400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312667560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     934252800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5099290680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        252909120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7495850670                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.027515                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    602071750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    395200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10843999750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541851116500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1001456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11834071500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541851116500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1644972                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1644972                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1644972                       # number of overall hits
system.cpu.icache.overall_hits::total         1644972                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87110                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87110                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87110                       # number of overall misses
system.cpu.icache.overall_misses::total         87110                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5371507500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5371507500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5371507500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5371507500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1732082                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1732082                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1732082                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1732082                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050292                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050292                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050292                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050292                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61663.500172                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61663.500172                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61663.500172                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61663.500172                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86519                       # number of writebacks
system.cpu.icache.writebacks::total             86519                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87110                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87110                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87110                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87110                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5284398500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5284398500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5284398500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5284398500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050292                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050292                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050292                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050292                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60663.511652                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60663.511652                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60663.511652                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60663.511652                       # average overall mshr miss latency
system.cpu.icache.replacements                  86519                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1644972                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1644972                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87110                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87110                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5371507500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5371507500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1732082                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1732082                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050292                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050292                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61663.500172                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61663.500172                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87110                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87110                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5284398500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5284398500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050292                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050292                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60663.511652                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60663.511652                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541851116500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.811629                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1667498                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86597                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.255840                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.811629                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995726                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995726                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          388                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3551273                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3551273                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541851116500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1312015                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1312015                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1312015                       # number of overall hits
system.cpu.dcache.overall_hits::total         1312015                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105672                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105672                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105672                       # number of overall misses
system.cpu.dcache.overall_misses::total        105672                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6770474000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6770474000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6770474000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6770474000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1417687                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1417687                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1417687                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1417687                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074538                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074538                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074538                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074538                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64070.652585                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64070.652585                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64070.652585                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64070.652585                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34661                       # number of writebacks
system.cpu.dcache.writebacks::total             34661                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36680                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36680                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36680                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36680                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68992                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68992                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68992                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68992                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4393119500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4393119500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4393119500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4393119500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048665                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048665                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048665                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048665                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63675.781250                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63675.781250                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63675.781250                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63675.781250                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104384.057971                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104384.057971                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68852                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781527                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781527                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49188                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49188                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3299502000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3299502000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830715                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830715                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059212                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059212                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67079.409612                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67079.409612                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9214                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9214                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39974                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39974                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2674133000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2674133000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048120                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048120                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66896.807925                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66896.807925                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530488                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530488                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56484                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56484                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3470972000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3470972000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       586972                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       586972                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096229                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096229                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61450.534665                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61450.534665                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27466                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27466                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29018                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29018                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1718986500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1718986500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049437                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049437                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59238.627748                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59238.627748                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10278                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10278                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          901                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          901                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63926000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63926000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080598                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080598                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70950.055494                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70950.055494                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          901                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          901                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63025000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63025000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080598                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080598                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69950.055494                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69950.055494                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541851116500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.491732                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1378166                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68852                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.016354                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.491732                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978996                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978996                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          725                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2949834                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2949834                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2739423028500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 303281                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741760                       # Number of bytes of host memory used
host_op_rate                                   303281                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   294.79                       # Real time elapsed on the host
host_tick_rate                              662557281                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    89404118                       # Number of instructions simulated
sim_ops                                      89404118                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.195315                       # Number of seconds simulated
sim_ticks                                195315210000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             65.318958                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 6042342                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9250518                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3796                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            210381                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           9008780                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             382804                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2240141                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1857337                       # Number of indirect misses.
system.cpu.branchPred.lookups                10033265                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  429157                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        83364                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    84469159                       # Number of instructions committed
system.cpu.committedOps                      84469159                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.618093                       # CPI: cycles per instruction
system.cpu.discardedOps                        673555                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 17049039                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     32059341                       # DTB hits
system.cpu.dtb.data_misses                      34812                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3632397                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      8641222                       # DTB read hits
system.cpu.dtb.read_misses                       8664                       # DTB read misses
system.cpu.dtb.write_accesses                13416642                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                    23418119                       # DTB write hits
system.cpu.dtb.write_misses                     26148                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4114                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           47715400                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           9018157                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         23807856                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       286687430                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.216540                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                12122448                       # ITB accesses
system.cpu.itb.fetch_acv                           90                       # ITB acv
system.cpu.itb.fetch_hits                    12121383                       # ITB hits
system.cpu.itb.fetch_misses                      1065                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   129      0.20%      0.20% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.01%      0.21% # number of callpals executed
system.cpu.kern.callpal::swpipl                 54462     85.36%     85.58% # number of callpals executed
system.cpu.kern.callpal::rdps                    1042      1.63%     87.21% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rti                     8042     12.60%     99.82% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      0.09%     99.91% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.00%     99.92% # number of callpals executed
system.cpu.kern.callpal::rdunique                  53      0.08%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  63802                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      88756                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      358                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    29530     47.00%     47.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     127      0.20%     47.20% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     200      0.32%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   32973     52.48%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                62830                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     28237     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      127      0.22%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      200      0.35%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    28238     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 56802                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             179557658000     91.93%     91.93% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               220096500      0.11%     92.04% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               219081500      0.11%     92.16% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             15321119000      7.84%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         195317955000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.956214                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.856398                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.904059                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                6508                      
system.cpu.kern.mode_good::user                  6508                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              8171                       # number of protection mode switches
system.cpu.kern.mode_switch::user                6508                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.796475                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.886709                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       116671857500     59.73%     59.73% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          78646097500     40.27%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      129                       # number of times the context was actually changed
system.cpu.numCycles                        390086467                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       358                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             7026403      8.32%      8.32% # Class of committed instruction
system.cpu.op_class_0::IntAlu                44675923     52.89%     61.21% # Class of committed instruction
system.cpu.op_class_0::IntMult                  61184      0.07%     61.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  3266      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    50      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    22      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                8708461     10.31%     71.59% # Class of committed instruction
system.cpu.op_class_0::MemWrite              23428457     27.74%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               628      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              685      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::IprAccess               564079      0.67%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 84469159                       # Class of committed instruction
system.cpu.quiesceCycles                       543953                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       103399037                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                 11354112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1381                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1391                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          817                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2876068                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5751462                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 197571912000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 197571912000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       177780                       # number of demand (read+write) misses
system.iocache.demand_misses::total            177780                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       177780                       # number of overall misses
system.iocache.overall_misses::total           177780                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  20998382899                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  20998382899                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  20998382899                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  20998382899                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       177780                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          177780                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       177780                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         177780                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118114.427377                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118114.427377                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118114.427377                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118114.427377                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1573                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   27                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    58.259259                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         177408                       # number of writebacks
system.iocache.writebacks::total               177408                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       177780                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       177780                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       177780                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       177780                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  12099397740                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  12099397740                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  12099397740                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  12099397740                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68058.261559                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68058.261559                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68058.261559                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68058.261559                       # average overall mshr miss latency
system.iocache.replacements                    177780                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          372                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              372                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     43923878                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     43923878                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 118074.940860                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118074.940860                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     25323878                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     25323878                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 68074.940860                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68074.940860                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  20954459021                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  20954459021                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118114.510174                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118114.510174                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide  12074073862                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  12074073862                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68058.226585                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68058.226585                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 197571912000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 177780                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               177780                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1600020                       # Number of tag accesses
system.iocache.tags.data_accesses             1600020                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 197571912000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1518                       # Transaction distribution
system.membus.trans_dist::ReadResp            1017011                       # Transaction distribution
system.membus.trans_dist::WriteReq               2378                       # Transaction distribution
system.membus.trans_dist::WriteResp              2378                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1893718                       # Transaction distribution
system.membus.trans_dist::WritebackClean       412776                       # Transaction distribution
system.membus.trans_dist::CleanEvict           568897                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               28                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1682491                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1682491                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         412777                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        602716                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        177408                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1238330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1238330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7792                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6854517                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      6862309                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8456207                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     52835392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     52835392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8691                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    256072256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    256080947                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               320270963                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              380                       # Total snoops (count)
system.membus.snoopTraffic                      24320                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2879316                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000282                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016801                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2878503     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     813      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2879316                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7372500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         15486048458                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1983130                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        12074021250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              6.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 197571912000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2172845000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 197571912000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 197571912000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 197571912000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 197571912000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 197571912000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 197571912000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 197571912000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 197571912000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 197571912000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 197571912000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 197571912000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 197571912000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 197571912000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 197571912000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 197571912000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 197571912000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 197571912000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 197571912000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 197571912000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 197571912000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 197571912000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 197571912000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 197571912000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 197571912000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 197571912000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 197571912000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 197571912000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 197571912000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       26417728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      146228416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          172646656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     26417728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      26417728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    121197952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       121197952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          412777                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2284819                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2697604                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1893718                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1893718                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         135256891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         748679102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             883938614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    135256891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        135256891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      620524904                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            620524904                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      620524904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        135256891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        748679102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1504463518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2303277.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    324234.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2277791.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000159016500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       142607                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       142606                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7232447                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2167359                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2697604                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2306317                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2697604                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2306317                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  95571                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3040                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            180559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            146520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            167997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            161212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            153478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            203489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            141492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            145666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            147422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            141301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           154051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           179990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           164461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           177903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           152259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           184233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            154596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            120629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            154433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            158887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            130387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            191073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            124655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            129045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            131468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            122666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           129582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           143694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           139145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           188073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           125511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           159437                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  25549687000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13010165000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             74337805750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9819.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28569.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       651                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2273083                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2002740                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.95                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2697604                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2306317                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2551331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   48919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 127862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 131739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 132494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 132546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 132190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 134019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 133688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 135439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 138116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 141612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 139928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 140451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 141135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 141704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 143511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 144133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2062                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       629493                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    498.720081                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   303.048847                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   407.334831                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       149176     23.70%     23.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       114902     18.25%     41.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        57074      9.07%     51.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        38436      6.11%     57.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22928      3.64%     60.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18317      2.91%     63.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14929      2.37%     66.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12358      1.96%     68.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       201373     31.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       629493                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       142606                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.246252                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.291185                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.074563                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         129037     90.48%     90.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         11098      7.78%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1187      0.83%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          670      0.47%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          529      0.37%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           12      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            3      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           43      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           20      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        142606                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       142607                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.151297                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.139546                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.694361                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        136051     95.40%     95.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          5510      3.86%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           951      0.67%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            53      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            19      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        142607                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              166530112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6116544                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               147409984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               172646656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            147604288                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       852.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       754.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    883.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    755.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  195315210000                       # Total gap between requests
system.mem_ctrls.avgGap                      39032.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     20750976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    145778624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    147409984                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 106243522.969870090485                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 746376198.760967016220                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2621.403627500388                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 754728646.069090127945                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       412777                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2284819                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2306317                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  11106335000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  63230612000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       858750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4852042026000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26906.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27674.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    107343.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2103805.34                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2299258500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1222058310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9293845260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5948732880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15418244400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      76846311300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10290119040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       121318569690                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        621.142458                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  25576155750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6522100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 163221541500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2195607120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1166977680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9285141600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6074764560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15418244400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      77311442700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9898429440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       121350607500                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        621.306490                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  24483512250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6522100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 164314185000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 197571912000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1890                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1890                       # Transaction distribution
system.iobus.trans_dist::WriteReq              179786                       # Transaction distribution
system.iobus.trans_dist::WriteResp             179786                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1132                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5716                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7792                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  363352                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3215                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8691                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11365779                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1125000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               108500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           178152000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5414000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           926557899                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.5                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5559500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              532500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 716                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           358                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     797765.363128                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283775.931899                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          358    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       341000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             358                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    197286312000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    285600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 197571912000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     24263797                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24263797                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     24263797                       # number of overall hits
system.cpu.icache.overall_hits::total        24263797                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       412777                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         412777                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       412777                       # number of overall misses
system.cpu.icache.overall_misses::total        412777                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  24222332500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  24222332500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  24222332500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  24222332500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     24676574                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     24676574                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     24676574                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     24676574                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016727                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016727                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016727                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016727                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58681.400611                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58681.400611                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58681.400611                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58681.400611                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       412776                       # number of writebacks
system.cpu.icache.writebacks::total            412776                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       412777                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       412777                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       412777                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       412777                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  23809555500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  23809555500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  23809555500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  23809555500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016727                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016727                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016727                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016727                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57681.400611                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57681.400611                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57681.400611                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57681.400611                       # average overall mshr miss latency
system.cpu.icache.replacements                 412776                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     24263797                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24263797                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       412777                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        412777                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  24222332500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  24222332500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     24676574                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     24676574                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016727                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016727                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58681.400611                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58681.400611                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       412777                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       412777                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  23809555500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  23809555500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016727                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016727                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57681.400611                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57681.400611                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 197571912000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999942                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24496805                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            412776                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             59.346486                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999942                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          294                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           49                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          49765925                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         49765925                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 197571912000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     27598076                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         27598076                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     27598076                       # number of overall hits
system.cpu.dcache.overall_hits::total        27598076                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4145392                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4145392                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4145392                       # number of overall misses
system.cpu.dcache.overall_misses::total       4145392                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 254813542500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 254813542500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 254813542500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 254813542500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     31743468                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31743468                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31743468                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31743468                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.130590                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.130590                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.130590                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.130590                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61469.106540                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61469.106540                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61469.106540                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61469.106540                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1716310                       # number of writebacks
system.cpu.dcache.writebacks::total           1716310                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1865772                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1865772                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1865772                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1865772                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2279620                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2279620                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2279620                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2279620                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3896                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3896                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 134796533000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 134796533000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 134796533000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 134796533000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    255176500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    255176500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.071814                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.071814                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.071814                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.071814                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59131.141594                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59131.141594                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59131.141594                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59131.141594                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 65497.048255                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 65497.048255                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2284835                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7663283                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7663283                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       798990                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        798990                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  48668498500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48668498500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8462273                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8462273                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.094418                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.094418                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60912.525188                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60912.525188                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       201886                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       201886                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       597104                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       597104                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1518                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1518                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  35647974000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  35647974000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    255176500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    255176500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.070561                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.070561                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59701.448994                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59701.448994                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168100.461133                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168100.461133                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     19934793                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19934793                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3346402                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3346402                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 206145044000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 206145044000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     23281195                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23281195                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.143738                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.143738                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61601.996413                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61601.996413                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1663886                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1663886                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1682516                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1682516                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2378                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2378                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  99148559000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  99148559000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.072269                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072269                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58928.746591                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58928.746591                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       103244                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       103244                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5253                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5253                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    398528000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    398528000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.048416                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.048416                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75866.742814                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75866.742814                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           10                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           10                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5243                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5243                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    392701000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    392701000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.048324                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.048324                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74900.057219                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74900.057219                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108401                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108401                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108401                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108401                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 197571912000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29699738                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2284835                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.998636                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          217                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          730                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          66205567                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         66205567                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3105093381500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 555857                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743808                       # Number of bytes of host memory used
host_op_rate                                   555857                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1480.82                       # Real time elapsed on the host
host_tick_rate                              246937125                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   823126870                       # Number of instructions simulated
sim_ops                                     823126870                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.365670                       # Number of seconds simulated
sim_ticks                                365670353000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             79.794962                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                20642082                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             25868904                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              21654                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           2866578                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          40978751                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             211002                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1092501                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           881499                       # Number of indirect misses.
system.cpu.branchPred.lookups                44150717                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  697052                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        55408                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   733722752                       # Number of instructions committed
system.cpu.committedOps                     733722752                       # Number of ops (including micro ops) committed
system.cpu.cpi                               0.996753                       # CPI: cycles per instruction
system.cpu.discardedOps                       7664447                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                129871751                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                    132560975                       # DTB hits
system.cpu.dtb.data_misses                      27739                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                102267043                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                    103072117                       # DTB read hits
system.cpu.dtb.read_misses                      22228                       # DTB read misses
system.cpu.dtb.write_accesses                27604708                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    29488858                       # DTB write hits
system.cpu.dtb.write_misses                      5511                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              193374                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          599167588                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         108555114                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         30813211                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       186095541                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               1.003257                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               104087389                       # ITB accesses
system.cpu.itb.fetch_acv                         5169                       # ITB acv
system.cpu.itb.fetch_hits                   104086400                       # ITB hits
system.cpu.itb.fetch_misses                       989                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   279      0.60%      0.60% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.60% # number of callpals executed
system.cpu.kern.callpal::swpipl                 16644     35.78%     36.39% # number of callpals executed
system.cpu.kern.callpal::rdps                     777      1.67%     38.06% # number of callpals executed
system.cpu.kern.callpal::rti                     2207      4.75%     42.80% # number of callpals executed
system.cpu.kern.callpal::callsys                  475      1.02%     43.82% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     43.83% # number of callpals executed
system.cpu.kern.callpal::rdunique               26128     56.17%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  46512                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      68271                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     7567     39.36%     39.36% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     374      1.95%     41.31% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   11284     58.69%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                19225                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      7567     48.79%     48.79% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      374      2.41%     51.21% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     7567     48.79%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 15508                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             357160170000     97.83%     97.83% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               542954500      0.15%     97.98% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              7381361500      2.02%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         365084486000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.670596                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.806658                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2185                      
system.cpu.kern.mode_good::user                  2185                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              2486                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2185                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.878922                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.935560                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        25802672000      7.07%      7.07% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         339281711000     92.93%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      279                       # number of times the context was actually changed
system.cpu.numCycles                        731340706                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            26405147      3.60%      3.60% # Class of committed instruction
system.cpu.op_class_0::IntAlu               575831901     78.48%     82.08% # Class of committed instruction
system.cpu.op_class_0::IntMult                  90564      0.01%     82.09% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     82.09% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 89028      0.01%     82.10% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     82.10% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 23487      0.00%     82.11% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     82.11% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     82.11% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  7829      0.00%     82.11% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     82.11% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     82.11% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     82.11% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     82.11% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     82.11% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     82.11% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     82.11% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     82.11% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     82.11% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     82.11% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     82.11% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     82.11% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     82.11% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     82.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     82.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     82.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     82.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     82.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     82.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     82.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     82.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     82.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     82.11% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     82.11% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     82.11% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     82.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     82.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     82.11% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     82.11% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     82.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     82.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     82.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     82.11% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     82.11% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     82.11% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     82.11% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     82.11% # Class of committed instruction
system.cpu.op_class_0::MemRead              101440558     13.83%     95.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite              29431057      4.01%     99.95% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             31803      0.00%     99.95% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            31575      0.00%     99.95% # Class of committed instruction
system.cpu.op_class_0::IprAccess               339803      0.05%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                733722752                       # Class of committed instruction
system.cpu.tickCycles                       545245165                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           62                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1728837                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3457676                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 365670353000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 365670353000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 365670353000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 365670353000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1263400                       # Transaction distribution
system.membus.trans_dist::WriteReq                374                       # Transaction distribution
system.membus.trans_dist::WriteResp               374                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       817076                       # Transaction distribution
system.membus.trans_dist::WritebackClean       473895                       # Transaction distribution
system.membus.trans_dist::CleanEvict           437866                       # Transaction distribution
system.membus.trans_dist::ReadExReq            465437                       # Transaction distribution
system.membus.trans_dist::ReadExResp           465437                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         473895                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        789507                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1421685                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1421685                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      3764826                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      3765578                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5187263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     60658560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     60658560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    132609152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    132612144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               193270704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1729213                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000036                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005988                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1729151    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      62      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1729213                       # Request fanout histogram
system.membus.reqLayer0.occupancy              935000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          9002448500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.5                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                2500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         6688497750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.8                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 365670353000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2504432250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 365670353000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 365670353000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 365670353000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 365670353000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 365670353000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 365670353000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 365670353000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 365670353000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 365670353000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 365670353000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 365670353000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 365670353000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 365670353000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 365670353000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 365670353000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 365670353000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 365670353000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 365670353000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 365670353000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 365670353000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 365670353000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 365670353000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 365670353000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 365670353000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 365670353000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 365670353000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 365670353000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 365670353000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       30329280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       80316288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          110645568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     30329280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      30329280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     52292864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        52292864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          473895                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1254942                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1728837                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       817076                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             817076                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          82941589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         219641235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             302582824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     82941589                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         82941589                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      143005479                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            143005479                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      143005479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         82941589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        219641235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            445588303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1275434.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    406264.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1217930.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000581014500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        76365                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        76365                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4544621                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1200284                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1728837                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1290950                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1728837                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1290950                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 104643                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 15516                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            103214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            165627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            108019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             56621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             89213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            136976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             87106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             71531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             80738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             90524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            88603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            78626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            90048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           176021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           126203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            75124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             81067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            148251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             93870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             43764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             80834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            116339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             67821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             58441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             60062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             78051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            61084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            39805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            72000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           130863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            89466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            53708                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  19077024000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8120970000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             49530661500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11745.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30495.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1206122                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  990958                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.70                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1728837                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1290950                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1532091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   88279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  24135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  76570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  77716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  77297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  77290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  77856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  77082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  77079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  77071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  77377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  76869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  76838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  76634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  76401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  76382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  76366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       702545                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    264.149297                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   167.495596                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   277.014902                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       255927     36.43%     36.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       195817     27.87%     64.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        87544     12.46%     76.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        43218      6.15%     82.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        27863      3.97%     86.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18662      2.66%     89.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        20345      2.90%     92.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12709      1.81%     94.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        40460      5.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       702545                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        76365                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.268749                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.552551                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.187438                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             187      0.24%      0.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           9716     12.72%     12.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         52852     69.21%     82.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          6882      9.01%     91.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          2536      3.32%     94.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          1311      1.72%     96.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           803      1.05%     97.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           623      0.82%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           427      0.56%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           301      0.39%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           229      0.30%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           135      0.18%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           94      0.12%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           69      0.09%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           60      0.08%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           37      0.05%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           31      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           32      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151           17      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            2      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            8      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::232-239            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         76365                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        76365                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.701709                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.672284                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.009749                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            50049     65.54%     65.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1858      2.43%     67.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            22336     29.25%     97.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1551      2.03%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              474      0.62%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               85      0.11%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                7      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         76365                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              103948416                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6697152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                81627264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               110645568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             82620800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       284.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       223.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    302.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    225.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.74                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  365669605000                       # Total gap between requests
system.mem_ctrls.avgGap                     121091.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     26000896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     77947520                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     81627264                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 71104741.707075163722                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 213163356.997661769390                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 223226365.851978152990                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       473895                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1254942                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1290950                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  13143125750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  36387535750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8743045453250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27734.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28995.39                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6772567.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2701875960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1436092515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5754033180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3053903580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     28865338320.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     127072619400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      33408894240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       202292757195                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        553.210714                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  85640957000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  12210380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 267819016000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2314259640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1230065760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5842711980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3603820140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     28865338320.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     125351767740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      34858032480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       202065996060                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        552.590590                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  89459746000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  12210380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 264000227000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 365670353000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 374                       # Transaction distribution
system.iobus.trans_dist::WriteResp                374                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          748                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          748                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     748                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2992                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2992                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2992                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               935000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              374000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    365670353000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 365670353000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    105295811                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        105295811                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    105295811                       # number of overall hits
system.cpu.icache.overall_hits::total       105295811                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       473894                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         473894                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       473894                       # number of overall misses
system.cpu.icache.overall_misses::total        473894                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  28503932500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  28503932500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  28503932500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  28503932500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    105769705                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    105769705                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    105769705                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    105769705                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004480                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004480                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004480                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004480                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60148.329584                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60148.329584                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60148.329584                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60148.329584                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       473895                       # number of writebacks
system.cpu.icache.writebacks::total            473895                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       473894                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       473894                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       473894                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       473894                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  28030037500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  28030037500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  28030037500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  28030037500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004480                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004480                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004480                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004480                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59148.327474                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59148.327474                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59148.327474                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59148.327474                       # average overall mshr miss latency
system.cpu.icache.replacements                 473895                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    105295811                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       105295811                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       473894                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        473894                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  28503932500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  28503932500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    105769705                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    105769705                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004480                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004480                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60148.329584                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60148.329584                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       473894                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       473894                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  28030037500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  28030037500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004480                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004480                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59148.327474                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59148.327474                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 365670353000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           105979958                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            474407                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            223.394592                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          367                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           24                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         212013305                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        212013305                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 365670353000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    129560394                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        129560394                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    129560394                       # number of overall hits
system.cpu.dcache.overall_hits::total       129560394                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1810814                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1810814                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1810814                       # number of overall misses
system.cpu.dcache.overall_misses::total       1810814                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 111294845000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 111294845000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 111294845000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 111294845000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    131371208                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    131371208                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    131371208                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    131371208                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013784                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013784                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013784                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013784                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61461.224068                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61461.224068                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61461.224068                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61461.224068                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       817076                       # number of writebacks
system.cpu.dcache.writebacks::total            817076                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       560779                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       560779                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       560779                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       560779                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1250035                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1250035                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1250035                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1250035                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          374                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          374                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  75412162500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  75412162500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  75412162500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  75412162500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009515                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009515                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009515                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009515                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60328.040815                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60328.040815                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60328.040815                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60328.040815                       # average overall mshr miss latency
system.cpu.dcache.replacements                1254942                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    101103583                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       101103583                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       895662                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        895662                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  55846082000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  55846082000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    101999245                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    101999245                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008781                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008781                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62351.737597                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62351.737597                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       111047                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       111047                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       784615                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       784615                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  48263435500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  48263435500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007692                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007692                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61512.251869                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61512.251869                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     28456811                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       28456811                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       915152                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       915152                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  55448763000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  55448763000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     29371963                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     29371963                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031157                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031157                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60589.675813                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60589.675813                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       449732                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       449732                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       465420                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       465420                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          374                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          374                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  27148727000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  27148727000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015846                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015846                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58331.672468                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58331.672468                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        76831                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        76831                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         4909                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         4909                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    342274000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    342274000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        81740                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        81740                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.060056                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.060056                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 69723.772662                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 69723.772662                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         4909                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         4909                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    337365000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    337365000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.060056                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.060056                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 68723.772662                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68723.772662                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        81670                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        81670                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        81670                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        81670                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 365670353000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           131391869                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1255966                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            104.614193                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          119                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          830                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           62                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         264324178                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        264324178                       # Number of data accesses

---------- End Simulation Statistics   ----------
