// Seed: 147694690
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_8;
  logic id_9;
  ;
  wire id_10;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd50
) (
    _id_1,
    id_2,
    id_3
);
  output reg id_3;
  input wire id_2;
  input wire _id_1;
  wire [-1 'd0 : id_1] id_4, id_5;
  assign id_3 = -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_5,
      id_4
  );
  assign id_5 = (id_2);
  always
    wait (1)
      if (-1) id_3 = -1;
      else;
endmodule
