{
  "module_name": "tpc3_qm_regs.h",
  "hash_id": "0bcccf1a60caf443af9ab9522d66954dad2934dffd52e8991198fa219ae2a735",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi/asic_reg/tpc3_qm_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_TPC3_QM_REGS_H_\n#define ASIC_REG_TPC3_QM_REGS_H_\n\n \n\n#define mmTPC3_QM_GLBL_CFG0                                          0xEC8000\n\n#define mmTPC3_QM_GLBL_CFG1                                          0xEC8004\n\n#define mmTPC3_QM_GLBL_PROT                                          0xEC8008\n\n#define mmTPC3_QM_GLBL_ERR_CFG                                       0xEC800C\n\n#define mmTPC3_QM_GLBL_SECURE_PROPS_0                                0xEC8010\n\n#define mmTPC3_QM_GLBL_SECURE_PROPS_1                                0xEC8014\n\n#define mmTPC3_QM_GLBL_SECURE_PROPS_2                                0xEC8018\n\n#define mmTPC3_QM_GLBL_SECURE_PROPS_3                                0xEC801C\n\n#define mmTPC3_QM_GLBL_SECURE_PROPS_4                                0xEC8020\n\n#define mmTPC3_QM_GLBL_NON_SECURE_PROPS_0                            0xEC8024\n\n#define mmTPC3_QM_GLBL_NON_SECURE_PROPS_1                            0xEC8028\n\n#define mmTPC3_QM_GLBL_NON_SECURE_PROPS_2                            0xEC802C\n\n#define mmTPC3_QM_GLBL_NON_SECURE_PROPS_3                            0xEC8030\n\n#define mmTPC3_QM_GLBL_NON_SECURE_PROPS_4                            0xEC8034\n\n#define mmTPC3_QM_GLBL_STS0                                          0xEC8038\n\n#define mmTPC3_QM_GLBL_STS1_0                                        0xEC8040\n\n#define mmTPC3_QM_GLBL_STS1_1                                        0xEC8044\n\n#define mmTPC3_QM_GLBL_STS1_2                                        0xEC8048\n\n#define mmTPC3_QM_GLBL_STS1_3                                        0xEC804C\n\n#define mmTPC3_QM_GLBL_STS1_4                                        0xEC8050\n\n#define mmTPC3_QM_GLBL_MSG_EN_0                                      0xEC8054\n\n#define mmTPC3_QM_GLBL_MSG_EN_1                                      0xEC8058\n\n#define mmTPC3_QM_GLBL_MSG_EN_2                                      0xEC805C\n\n#define mmTPC3_QM_GLBL_MSG_EN_3                                      0xEC8060\n\n#define mmTPC3_QM_GLBL_MSG_EN_4                                      0xEC8068\n\n#define mmTPC3_QM_PQ_BASE_LO_0                                       0xEC8070\n\n#define mmTPC3_QM_PQ_BASE_LO_1                                       0xEC8074\n\n#define mmTPC3_QM_PQ_BASE_LO_2                                       0xEC8078\n\n#define mmTPC3_QM_PQ_BASE_LO_3                                       0xEC807C\n\n#define mmTPC3_QM_PQ_BASE_HI_0                                       0xEC8080\n\n#define mmTPC3_QM_PQ_BASE_HI_1                                       0xEC8084\n\n#define mmTPC3_QM_PQ_BASE_HI_2                                       0xEC8088\n\n#define mmTPC3_QM_PQ_BASE_HI_3                                       0xEC808C\n\n#define mmTPC3_QM_PQ_SIZE_0                                          0xEC8090\n\n#define mmTPC3_QM_PQ_SIZE_1                                          0xEC8094\n\n#define mmTPC3_QM_PQ_SIZE_2                                          0xEC8098\n\n#define mmTPC3_QM_PQ_SIZE_3                                          0xEC809C\n\n#define mmTPC3_QM_PQ_PI_0                                            0xEC80A0\n\n#define mmTPC3_QM_PQ_PI_1                                            0xEC80A4\n\n#define mmTPC3_QM_PQ_PI_2                                            0xEC80A8\n\n#define mmTPC3_QM_PQ_PI_3                                            0xEC80AC\n\n#define mmTPC3_QM_PQ_CI_0                                            0xEC80B0\n\n#define mmTPC3_QM_PQ_CI_1                                            0xEC80B4\n\n#define mmTPC3_QM_PQ_CI_2                                            0xEC80B8\n\n#define mmTPC3_QM_PQ_CI_3                                            0xEC80BC\n\n#define mmTPC3_QM_PQ_CFG0_0                                          0xEC80C0\n\n#define mmTPC3_QM_PQ_CFG0_1                                          0xEC80C4\n\n#define mmTPC3_QM_PQ_CFG0_2                                          0xEC80C8\n\n#define mmTPC3_QM_PQ_CFG0_3                                          0xEC80CC\n\n#define mmTPC3_QM_PQ_CFG1_0                                          0xEC80D0\n\n#define mmTPC3_QM_PQ_CFG1_1                                          0xEC80D4\n\n#define mmTPC3_QM_PQ_CFG1_2                                          0xEC80D8\n\n#define mmTPC3_QM_PQ_CFG1_3                                          0xEC80DC\n\n#define mmTPC3_QM_PQ_ARUSER_31_11_0                                  0xEC80E0\n\n#define mmTPC3_QM_PQ_ARUSER_31_11_1                                  0xEC80E4\n\n#define mmTPC3_QM_PQ_ARUSER_31_11_2                                  0xEC80E8\n\n#define mmTPC3_QM_PQ_ARUSER_31_11_3                                  0xEC80EC\n\n#define mmTPC3_QM_PQ_STS0_0                                          0xEC80F0\n\n#define mmTPC3_QM_PQ_STS0_1                                          0xEC80F4\n\n#define mmTPC3_QM_PQ_STS0_2                                          0xEC80F8\n\n#define mmTPC3_QM_PQ_STS0_3                                          0xEC80FC\n\n#define mmTPC3_QM_PQ_STS1_0                                          0xEC8100\n\n#define mmTPC3_QM_PQ_STS1_1                                          0xEC8104\n\n#define mmTPC3_QM_PQ_STS1_2                                          0xEC8108\n\n#define mmTPC3_QM_PQ_STS1_3                                          0xEC810C\n\n#define mmTPC3_QM_CQ_CFG0_0                                          0xEC8110\n\n#define mmTPC3_QM_CQ_CFG0_1                                          0xEC8114\n\n#define mmTPC3_QM_CQ_CFG0_2                                          0xEC8118\n\n#define mmTPC3_QM_CQ_CFG0_3                                          0xEC811C\n\n#define mmTPC3_QM_CQ_CFG0_4                                          0xEC8120\n\n#define mmTPC3_QM_CQ_CFG1_0                                          0xEC8124\n\n#define mmTPC3_QM_CQ_CFG1_1                                          0xEC8128\n\n#define mmTPC3_QM_CQ_CFG1_2                                          0xEC812C\n\n#define mmTPC3_QM_CQ_CFG1_3                                          0xEC8130\n\n#define mmTPC3_QM_CQ_CFG1_4                                          0xEC8134\n\n#define mmTPC3_QM_CQ_ARUSER_31_11_0                                  0xEC8138\n\n#define mmTPC3_QM_CQ_ARUSER_31_11_1                                  0xEC813C\n\n#define mmTPC3_QM_CQ_ARUSER_31_11_2                                  0xEC8140\n\n#define mmTPC3_QM_CQ_ARUSER_31_11_3                                  0xEC8144\n\n#define mmTPC3_QM_CQ_ARUSER_31_11_4                                  0xEC8148\n\n#define mmTPC3_QM_CQ_STS0_0                                          0xEC814C\n\n#define mmTPC3_QM_CQ_STS0_1                                          0xEC8150\n\n#define mmTPC3_QM_CQ_STS0_2                                          0xEC8154\n\n#define mmTPC3_QM_CQ_STS0_3                                          0xEC8158\n\n#define mmTPC3_QM_CQ_STS0_4                                          0xEC815C\n\n#define mmTPC3_QM_CQ_STS1_0                                          0xEC8160\n\n#define mmTPC3_QM_CQ_STS1_1                                          0xEC8164\n\n#define mmTPC3_QM_CQ_STS1_2                                          0xEC8168\n\n#define mmTPC3_QM_CQ_STS1_3                                          0xEC816C\n\n#define mmTPC3_QM_CQ_STS1_4                                          0xEC8170\n\n#define mmTPC3_QM_CQ_PTR_LO_0                                        0xEC8174\n\n#define mmTPC3_QM_CQ_PTR_HI_0                                        0xEC8178\n\n#define mmTPC3_QM_CQ_TSIZE_0                                         0xEC817C\n\n#define mmTPC3_QM_CQ_CTL_0                                           0xEC8180\n\n#define mmTPC3_QM_CQ_PTR_LO_1                                        0xEC8184\n\n#define mmTPC3_QM_CQ_PTR_HI_1                                        0xEC8188\n\n#define mmTPC3_QM_CQ_TSIZE_1                                         0xEC818C\n\n#define mmTPC3_QM_CQ_CTL_1                                           0xEC8190\n\n#define mmTPC3_QM_CQ_PTR_LO_2                                        0xEC8194\n\n#define mmTPC3_QM_CQ_PTR_HI_2                                        0xEC8198\n\n#define mmTPC3_QM_CQ_TSIZE_2                                         0xEC819C\n\n#define mmTPC3_QM_CQ_CTL_2                                           0xEC81A0\n\n#define mmTPC3_QM_CQ_PTR_LO_3                                        0xEC81A4\n\n#define mmTPC3_QM_CQ_PTR_HI_3                                        0xEC81A8\n\n#define mmTPC3_QM_CQ_TSIZE_3                                         0xEC81AC\n\n#define mmTPC3_QM_CQ_CTL_3                                           0xEC81B0\n\n#define mmTPC3_QM_CQ_PTR_LO_4                                        0xEC81B4\n\n#define mmTPC3_QM_CQ_PTR_HI_4                                        0xEC81B8\n\n#define mmTPC3_QM_CQ_TSIZE_4                                         0xEC81BC\n\n#define mmTPC3_QM_CQ_CTL_4                                           0xEC81C0\n\n#define mmTPC3_QM_CQ_PTR_LO_STS_0                                    0xEC81C4\n\n#define mmTPC3_QM_CQ_PTR_LO_STS_1                                    0xEC81C8\n\n#define mmTPC3_QM_CQ_PTR_LO_STS_2                                    0xEC81CC\n\n#define mmTPC3_QM_CQ_PTR_LO_STS_3                                    0xEC81D0\n\n#define mmTPC3_QM_CQ_PTR_LO_STS_4                                    0xEC81D4\n\n#define mmTPC3_QM_CQ_PTR_HI_STS_0                                    0xEC81D8\n\n#define mmTPC3_QM_CQ_PTR_HI_STS_1                                    0xEC81DC\n\n#define mmTPC3_QM_CQ_PTR_HI_STS_2                                    0xEC81E0\n\n#define mmTPC3_QM_CQ_PTR_HI_STS_3                                    0xEC81E4\n\n#define mmTPC3_QM_CQ_PTR_HI_STS_4                                    0xEC81E8\n\n#define mmTPC3_QM_CQ_TSIZE_STS_0                                     0xEC81EC\n\n#define mmTPC3_QM_CQ_TSIZE_STS_1                                     0xEC81F0\n\n#define mmTPC3_QM_CQ_TSIZE_STS_2                                     0xEC81F4\n\n#define mmTPC3_QM_CQ_TSIZE_STS_3                                     0xEC81F8\n\n#define mmTPC3_QM_CQ_TSIZE_STS_4                                     0xEC81FC\n\n#define mmTPC3_QM_CQ_CTL_STS_0                                       0xEC8200\n\n#define mmTPC3_QM_CQ_CTL_STS_1                                       0xEC8204\n\n#define mmTPC3_QM_CQ_CTL_STS_2                                       0xEC8208\n\n#define mmTPC3_QM_CQ_CTL_STS_3                                       0xEC820C\n\n#define mmTPC3_QM_CQ_CTL_STS_4                                       0xEC8210\n\n#define mmTPC3_QM_CQ_IFIFO_CNT_0                                     0xEC8214\n\n#define mmTPC3_QM_CQ_IFIFO_CNT_1                                     0xEC8218\n\n#define mmTPC3_QM_CQ_IFIFO_CNT_2                                     0xEC821C\n\n#define mmTPC3_QM_CQ_IFIFO_CNT_3                                     0xEC8220\n\n#define mmTPC3_QM_CQ_IFIFO_CNT_4                                     0xEC8224\n\n#define mmTPC3_QM_CP_MSG_BASE0_ADDR_LO_0                             0xEC8228\n\n#define mmTPC3_QM_CP_MSG_BASE0_ADDR_LO_1                             0xEC822C\n\n#define mmTPC3_QM_CP_MSG_BASE0_ADDR_LO_2                             0xEC8230\n\n#define mmTPC3_QM_CP_MSG_BASE0_ADDR_LO_3                             0xEC8234\n\n#define mmTPC3_QM_CP_MSG_BASE0_ADDR_LO_4                             0xEC8238\n\n#define mmTPC3_QM_CP_MSG_BASE0_ADDR_HI_0                             0xEC823C\n\n#define mmTPC3_QM_CP_MSG_BASE0_ADDR_HI_1                             0xEC8240\n\n#define mmTPC3_QM_CP_MSG_BASE0_ADDR_HI_2                             0xEC8244\n\n#define mmTPC3_QM_CP_MSG_BASE0_ADDR_HI_3                             0xEC8248\n\n#define mmTPC3_QM_CP_MSG_BASE0_ADDR_HI_4                             0xEC824C\n\n#define mmTPC3_QM_CP_MSG_BASE1_ADDR_LO_0                             0xEC8250\n\n#define mmTPC3_QM_CP_MSG_BASE1_ADDR_LO_1                             0xEC8254\n\n#define mmTPC3_QM_CP_MSG_BASE1_ADDR_LO_2                             0xEC8258\n\n#define mmTPC3_QM_CP_MSG_BASE1_ADDR_LO_3                             0xEC825C\n\n#define mmTPC3_QM_CP_MSG_BASE1_ADDR_LO_4                             0xEC8260\n\n#define mmTPC3_QM_CP_MSG_BASE1_ADDR_HI_0                             0xEC8264\n\n#define mmTPC3_QM_CP_MSG_BASE1_ADDR_HI_1                             0xEC8268\n\n#define mmTPC3_QM_CP_MSG_BASE1_ADDR_HI_2                             0xEC826C\n\n#define mmTPC3_QM_CP_MSG_BASE1_ADDR_HI_3                             0xEC8270\n\n#define mmTPC3_QM_CP_MSG_BASE1_ADDR_HI_4                             0xEC8274\n\n#define mmTPC3_QM_CP_MSG_BASE2_ADDR_LO_0                             0xEC8278\n\n#define mmTPC3_QM_CP_MSG_BASE2_ADDR_LO_1                             0xEC827C\n\n#define mmTPC3_QM_CP_MSG_BASE2_ADDR_LO_2                             0xEC8280\n\n#define mmTPC3_QM_CP_MSG_BASE2_ADDR_LO_3                             0xEC8284\n\n#define mmTPC3_QM_CP_MSG_BASE2_ADDR_LO_4                             0xEC8288\n\n#define mmTPC3_QM_CP_MSG_BASE2_ADDR_HI_0                             0xEC828C\n\n#define mmTPC3_QM_CP_MSG_BASE2_ADDR_HI_1                             0xEC8290\n\n#define mmTPC3_QM_CP_MSG_BASE2_ADDR_HI_2                             0xEC8294\n\n#define mmTPC3_QM_CP_MSG_BASE2_ADDR_HI_3                             0xEC8298\n\n#define mmTPC3_QM_CP_MSG_BASE2_ADDR_HI_4                             0xEC829C\n\n#define mmTPC3_QM_CP_MSG_BASE3_ADDR_LO_0                             0xEC82A0\n\n#define mmTPC3_QM_CP_MSG_BASE3_ADDR_LO_1                             0xEC82A4\n\n#define mmTPC3_QM_CP_MSG_BASE3_ADDR_LO_2                             0xEC82A8\n\n#define mmTPC3_QM_CP_MSG_BASE3_ADDR_LO_3                             0xEC82AC\n\n#define mmTPC3_QM_CP_MSG_BASE3_ADDR_LO_4                             0xEC82B0\n\n#define mmTPC3_QM_CP_MSG_BASE3_ADDR_HI_0                             0xEC82B4\n\n#define mmTPC3_QM_CP_MSG_BASE3_ADDR_HI_1                             0xEC82B8\n\n#define mmTPC3_QM_CP_MSG_BASE3_ADDR_HI_2                             0xEC82BC\n\n#define mmTPC3_QM_CP_MSG_BASE3_ADDR_HI_3                             0xEC82C0\n\n#define mmTPC3_QM_CP_MSG_BASE3_ADDR_HI_4                             0xEC82C4\n\n#define mmTPC3_QM_CP_LDMA_TSIZE_OFFSET_0                             0xEC82C8\n\n#define mmTPC3_QM_CP_LDMA_TSIZE_OFFSET_1                             0xEC82CC\n\n#define mmTPC3_QM_CP_LDMA_TSIZE_OFFSET_2                             0xEC82D0\n\n#define mmTPC3_QM_CP_LDMA_TSIZE_OFFSET_3                             0xEC82D4\n\n#define mmTPC3_QM_CP_LDMA_TSIZE_OFFSET_4                             0xEC82D8\n\n#define mmTPC3_QM_CP_LDMA_SRC_BASE_LO_OFFSET_0                       0xEC82E0\n\n#define mmTPC3_QM_CP_LDMA_SRC_BASE_LO_OFFSET_1                       0xEC82E4\n\n#define mmTPC3_QM_CP_LDMA_SRC_BASE_LO_OFFSET_2                       0xEC82E8\n\n#define mmTPC3_QM_CP_LDMA_SRC_BASE_LO_OFFSET_3                       0xEC82EC\n\n#define mmTPC3_QM_CP_LDMA_SRC_BASE_LO_OFFSET_4                       0xEC82F0\n\n#define mmTPC3_QM_CP_LDMA_DST_BASE_LO_OFFSET_0                       0xEC82F4\n\n#define mmTPC3_QM_CP_LDMA_DST_BASE_LO_OFFSET_1                       0xEC82F8\n\n#define mmTPC3_QM_CP_LDMA_DST_BASE_LO_OFFSET_2                       0xEC82FC\n\n#define mmTPC3_QM_CP_LDMA_DST_BASE_LO_OFFSET_3                       0xEC8300\n\n#define mmTPC3_QM_CP_LDMA_DST_BASE_LO_OFFSET_4                       0xEC8304\n\n#define mmTPC3_QM_CP_FENCE0_RDATA_0                                  0xEC8308\n\n#define mmTPC3_QM_CP_FENCE0_RDATA_1                                  0xEC830C\n\n#define mmTPC3_QM_CP_FENCE0_RDATA_2                                  0xEC8310\n\n#define mmTPC3_QM_CP_FENCE0_RDATA_3                                  0xEC8314\n\n#define mmTPC3_QM_CP_FENCE0_RDATA_4                                  0xEC8318\n\n#define mmTPC3_QM_CP_FENCE1_RDATA_0                                  0xEC831C\n\n#define mmTPC3_QM_CP_FENCE1_RDATA_1                                  0xEC8320\n\n#define mmTPC3_QM_CP_FENCE1_RDATA_2                                  0xEC8324\n\n#define mmTPC3_QM_CP_FENCE1_RDATA_3                                  0xEC8328\n\n#define mmTPC3_QM_CP_FENCE1_RDATA_4                                  0xEC832C\n\n#define mmTPC3_QM_CP_FENCE2_RDATA_0                                  0xEC8330\n\n#define mmTPC3_QM_CP_FENCE2_RDATA_1                                  0xEC8334\n\n#define mmTPC3_QM_CP_FENCE2_RDATA_2                                  0xEC8338\n\n#define mmTPC3_QM_CP_FENCE2_RDATA_3                                  0xEC833C\n\n#define mmTPC3_QM_CP_FENCE2_RDATA_4                                  0xEC8340\n\n#define mmTPC3_QM_CP_FENCE3_RDATA_0                                  0xEC8344\n\n#define mmTPC3_QM_CP_FENCE3_RDATA_1                                  0xEC8348\n\n#define mmTPC3_QM_CP_FENCE3_RDATA_2                                  0xEC834C\n\n#define mmTPC3_QM_CP_FENCE3_RDATA_3                                  0xEC8350\n\n#define mmTPC3_QM_CP_FENCE3_RDATA_4                                  0xEC8354\n\n#define mmTPC3_QM_CP_FENCE0_CNT_0                                    0xEC8358\n\n#define mmTPC3_QM_CP_FENCE0_CNT_1                                    0xEC835C\n\n#define mmTPC3_QM_CP_FENCE0_CNT_2                                    0xEC8360\n\n#define mmTPC3_QM_CP_FENCE0_CNT_3                                    0xEC8364\n\n#define mmTPC3_QM_CP_FENCE0_CNT_4                                    0xEC8368\n\n#define mmTPC3_QM_CP_FENCE1_CNT_0                                    0xEC836C\n\n#define mmTPC3_QM_CP_FENCE1_CNT_1                                    0xEC8370\n\n#define mmTPC3_QM_CP_FENCE1_CNT_2                                    0xEC8374\n\n#define mmTPC3_QM_CP_FENCE1_CNT_3                                    0xEC8378\n\n#define mmTPC3_QM_CP_FENCE1_CNT_4                                    0xEC837C\n\n#define mmTPC3_QM_CP_FENCE2_CNT_0                                    0xEC8380\n\n#define mmTPC3_QM_CP_FENCE2_CNT_1                                    0xEC8384\n\n#define mmTPC3_QM_CP_FENCE2_CNT_2                                    0xEC8388\n\n#define mmTPC3_QM_CP_FENCE2_CNT_3                                    0xEC838C\n\n#define mmTPC3_QM_CP_FENCE2_CNT_4                                    0xEC8390\n\n#define mmTPC3_QM_CP_FENCE3_CNT_0                                    0xEC8394\n\n#define mmTPC3_QM_CP_FENCE3_CNT_1                                    0xEC8398\n\n#define mmTPC3_QM_CP_FENCE3_CNT_2                                    0xEC839C\n\n#define mmTPC3_QM_CP_FENCE3_CNT_3                                    0xEC83A0\n\n#define mmTPC3_QM_CP_FENCE3_CNT_4                                    0xEC83A4\n\n#define mmTPC3_QM_CP_STS_0                                           0xEC83A8\n\n#define mmTPC3_QM_CP_STS_1                                           0xEC83AC\n\n#define mmTPC3_QM_CP_STS_2                                           0xEC83B0\n\n#define mmTPC3_QM_CP_STS_3                                           0xEC83B4\n\n#define mmTPC3_QM_CP_STS_4                                           0xEC83B8\n\n#define mmTPC3_QM_CP_CURRENT_INST_LO_0                               0xEC83BC\n\n#define mmTPC3_QM_CP_CURRENT_INST_LO_1                               0xEC83C0\n\n#define mmTPC3_QM_CP_CURRENT_INST_LO_2                               0xEC83C4\n\n#define mmTPC3_QM_CP_CURRENT_INST_LO_3                               0xEC83C8\n\n#define mmTPC3_QM_CP_CURRENT_INST_LO_4                               0xEC83CC\n\n#define mmTPC3_QM_CP_CURRENT_INST_HI_0                               0xEC83D0\n\n#define mmTPC3_QM_CP_CURRENT_INST_HI_1                               0xEC83D4\n\n#define mmTPC3_QM_CP_CURRENT_INST_HI_2                               0xEC83D8\n\n#define mmTPC3_QM_CP_CURRENT_INST_HI_3                               0xEC83DC\n\n#define mmTPC3_QM_CP_CURRENT_INST_HI_4                               0xEC83E0\n\n#define mmTPC3_QM_CP_BARRIER_CFG_0                                   0xEC83F4\n\n#define mmTPC3_QM_CP_BARRIER_CFG_1                                   0xEC83F8\n\n#define mmTPC3_QM_CP_BARRIER_CFG_2                                   0xEC83FC\n\n#define mmTPC3_QM_CP_BARRIER_CFG_3                                   0xEC8400\n\n#define mmTPC3_QM_CP_BARRIER_CFG_4                                   0xEC8404\n\n#define mmTPC3_QM_CP_DBG_0_0                                         0xEC8408\n\n#define mmTPC3_QM_CP_DBG_0_1                                         0xEC840C\n\n#define mmTPC3_QM_CP_DBG_0_2                                         0xEC8410\n\n#define mmTPC3_QM_CP_DBG_0_3                                         0xEC8414\n\n#define mmTPC3_QM_CP_DBG_0_4                                         0xEC8418\n\n#define mmTPC3_QM_CP_ARUSER_31_11_0                                  0xEC841C\n\n#define mmTPC3_QM_CP_ARUSER_31_11_1                                  0xEC8420\n\n#define mmTPC3_QM_CP_ARUSER_31_11_2                                  0xEC8424\n\n#define mmTPC3_QM_CP_ARUSER_31_11_3                                  0xEC8428\n\n#define mmTPC3_QM_CP_ARUSER_31_11_4                                  0xEC842C\n\n#define mmTPC3_QM_CP_AWUSER_31_11_0                                  0xEC8430\n\n#define mmTPC3_QM_CP_AWUSER_31_11_1                                  0xEC8434\n\n#define mmTPC3_QM_CP_AWUSER_31_11_2                                  0xEC8438\n\n#define mmTPC3_QM_CP_AWUSER_31_11_3                                  0xEC843C\n\n#define mmTPC3_QM_CP_AWUSER_31_11_4                                  0xEC8440\n\n#define mmTPC3_QM_ARB_CFG_0                                          0xEC8A00\n\n#define mmTPC3_QM_ARB_CHOISE_Q_PUSH                                  0xEC8A04\n\n#define mmTPC3_QM_ARB_WRR_WEIGHT_0                                   0xEC8A08\n\n#define mmTPC3_QM_ARB_WRR_WEIGHT_1                                   0xEC8A0C\n\n#define mmTPC3_QM_ARB_WRR_WEIGHT_2                                   0xEC8A10\n\n#define mmTPC3_QM_ARB_WRR_WEIGHT_3                                   0xEC8A14\n\n#define mmTPC3_QM_ARB_CFG_1                                          0xEC8A18\n\n#define mmTPC3_QM_ARB_MST_AVAIL_CRED_0                               0xEC8A20\n\n#define mmTPC3_QM_ARB_MST_AVAIL_CRED_1                               0xEC8A24\n\n#define mmTPC3_QM_ARB_MST_AVAIL_CRED_2                               0xEC8A28\n\n#define mmTPC3_QM_ARB_MST_AVAIL_CRED_3                               0xEC8A2C\n\n#define mmTPC3_QM_ARB_MST_AVAIL_CRED_4                               0xEC8A30\n\n#define mmTPC3_QM_ARB_MST_AVAIL_CRED_5                               0xEC8A34\n\n#define mmTPC3_QM_ARB_MST_AVAIL_CRED_6                               0xEC8A38\n\n#define mmTPC3_QM_ARB_MST_AVAIL_CRED_7                               0xEC8A3C\n\n#define mmTPC3_QM_ARB_MST_AVAIL_CRED_8                               0xEC8A40\n\n#define mmTPC3_QM_ARB_MST_AVAIL_CRED_9                               0xEC8A44\n\n#define mmTPC3_QM_ARB_MST_AVAIL_CRED_10                              0xEC8A48\n\n#define mmTPC3_QM_ARB_MST_AVAIL_CRED_11                              0xEC8A4C\n\n#define mmTPC3_QM_ARB_MST_AVAIL_CRED_12                              0xEC8A50\n\n#define mmTPC3_QM_ARB_MST_AVAIL_CRED_13                              0xEC8A54\n\n#define mmTPC3_QM_ARB_MST_AVAIL_CRED_14                              0xEC8A58\n\n#define mmTPC3_QM_ARB_MST_AVAIL_CRED_15                              0xEC8A5C\n\n#define mmTPC3_QM_ARB_MST_AVAIL_CRED_16                              0xEC8A60\n\n#define mmTPC3_QM_ARB_MST_AVAIL_CRED_17                              0xEC8A64\n\n#define mmTPC3_QM_ARB_MST_AVAIL_CRED_18                              0xEC8A68\n\n#define mmTPC3_QM_ARB_MST_AVAIL_CRED_19                              0xEC8A6C\n\n#define mmTPC3_QM_ARB_MST_AVAIL_CRED_20                              0xEC8A70\n\n#define mmTPC3_QM_ARB_MST_AVAIL_CRED_21                              0xEC8A74\n\n#define mmTPC3_QM_ARB_MST_AVAIL_CRED_22                              0xEC8A78\n\n#define mmTPC3_QM_ARB_MST_AVAIL_CRED_23                              0xEC8A7C\n\n#define mmTPC3_QM_ARB_MST_AVAIL_CRED_24                              0xEC8A80\n\n#define mmTPC3_QM_ARB_MST_AVAIL_CRED_25                              0xEC8A84\n\n#define mmTPC3_QM_ARB_MST_AVAIL_CRED_26                              0xEC8A88\n\n#define mmTPC3_QM_ARB_MST_AVAIL_CRED_27                              0xEC8A8C\n\n#define mmTPC3_QM_ARB_MST_AVAIL_CRED_28                              0xEC8A90\n\n#define mmTPC3_QM_ARB_MST_AVAIL_CRED_29                              0xEC8A94\n\n#define mmTPC3_QM_ARB_MST_AVAIL_CRED_30                              0xEC8A98\n\n#define mmTPC3_QM_ARB_MST_AVAIL_CRED_31                              0xEC8A9C\n\n#define mmTPC3_QM_ARB_MST_CRED_INC                                   0xEC8AA0\n\n#define mmTPC3_QM_ARB_MST_CHOISE_PUSH_OFST_0                         0xEC8AA4\n\n#define mmTPC3_QM_ARB_MST_CHOISE_PUSH_OFST_1                         0xEC8AA8\n\n#define mmTPC3_QM_ARB_MST_CHOISE_PUSH_OFST_2                         0xEC8AAC\n\n#define mmTPC3_QM_ARB_MST_CHOISE_PUSH_OFST_3                         0xEC8AB0\n\n#define mmTPC3_QM_ARB_MST_CHOISE_PUSH_OFST_4                         0xEC8AB4\n\n#define mmTPC3_QM_ARB_MST_CHOISE_PUSH_OFST_5                         0xEC8AB8\n\n#define mmTPC3_QM_ARB_MST_CHOISE_PUSH_OFST_6                         0xEC8ABC\n\n#define mmTPC3_QM_ARB_MST_CHOISE_PUSH_OFST_7                         0xEC8AC0\n\n#define mmTPC3_QM_ARB_MST_CHOISE_PUSH_OFST_8                         0xEC8AC4\n\n#define mmTPC3_QM_ARB_MST_CHOISE_PUSH_OFST_9                         0xEC8AC8\n\n#define mmTPC3_QM_ARB_MST_CHOISE_PUSH_OFST_10                        0xEC8ACC\n\n#define mmTPC3_QM_ARB_MST_CHOISE_PUSH_OFST_11                        0xEC8AD0\n\n#define mmTPC3_QM_ARB_MST_CHOISE_PUSH_OFST_12                        0xEC8AD4\n\n#define mmTPC3_QM_ARB_MST_CHOISE_PUSH_OFST_13                        0xEC8AD8\n\n#define mmTPC3_QM_ARB_MST_CHOISE_PUSH_OFST_14                        0xEC8ADC\n\n#define mmTPC3_QM_ARB_MST_CHOISE_PUSH_OFST_15                        0xEC8AE0\n\n#define mmTPC3_QM_ARB_MST_CHOISE_PUSH_OFST_16                        0xEC8AE4\n\n#define mmTPC3_QM_ARB_MST_CHOISE_PUSH_OFST_17                        0xEC8AE8\n\n#define mmTPC3_QM_ARB_MST_CHOISE_PUSH_OFST_18                        0xEC8AEC\n\n#define mmTPC3_QM_ARB_MST_CHOISE_PUSH_OFST_19                        0xEC8AF0\n\n#define mmTPC3_QM_ARB_MST_CHOISE_PUSH_OFST_20                        0xEC8AF4\n\n#define mmTPC3_QM_ARB_MST_CHOISE_PUSH_OFST_21                        0xEC8AF8\n\n#define mmTPC3_QM_ARB_MST_CHOISE_PUSH_OFST_22                        0xEC8AFC\n\n#define mmTPC3_QM_ARB_MST_CHOISE_PUSH_OFST_23                        0xEC8B00\n\n#define mmTPC3_QM_ARB_MST_CHOISE_PUSH_OFST_24                        0xEC8B04\n\n#define mmTPC3_QM_ARB_MST_CHOISE_PUSH_OFST_25                        0xEC8B08\n\n#define mmTPC3_QM_ARB_MST_CHOISE_PUSH_OFST_26                        0xEC8B0C\n\n#define mmTPC3_QM_ARB_MST_CHOISE_PUSH_OFST_27                        0xEC8B10\n\n#define mmTPC3_QM_ARB_MST_CHOISE_PUSH_OFST_28                        0xEC8B14\n\n#define mmTPC3_QM_ARB_MST_CHOISE_PUSH_OFST_29                        0xEC8B18\n\n#define mmTPC3_QM_ARB_MST_CHOISE_PUSH_OFST_30                        0xEC8B1C\n\n#define mmTPC3_QM_ARB_MST_CHOISE_PUSH_OFST_31                        0xEC8B20\n\n#define mmTPC3_QM_ARB_SLV_MASTER_INC_CRED_OFST                       0xEC8B28\n\n#define mmTPC3_QM_ARB_MST_SLAVE_EN                                   0xEC8B2C\n\n#define mmTPC3_QM_ARB_MST_QUIET_PER                                  0xEC8B34\n\n#define mmTPC3_QM_ARB_SLV_CHOISE_WDT                                 0xEC8B38\n\n#define mmTPC3_QM_ARB_SLV_ID                                         0xEC8B3C\n\n#define mmTPC3_QM_ARB_MSG_MAX_INFLIGHT                               0xEC8B44\n\n#define mmTPC3_QM_ARB_MSG_AWUSER_31_11                               0xEC8B48\n\n#define mmTPC3_QM_ARB_MSG_AWUSER_SEC_PROP                            0xEC8B4C\n\n#define mmTPC3_QM_ARB_MSG_AWUSER_NON_SEC_PROP                        0xEC8B50\n\n#define mmTPC3_QM_ARB_BASE_LO                                        0xEC8B54\n\n#define mmTPC3_QM_ARB_BASE_HI                                        0xEC8B58\n\n#define mmTPC3_QM_ARB_STATE_STS                                      0xEC8B80\n\n#define mmTPC3_QM_ARB_CHOISE_FULLNESS_STS                            0xEC8B84\n\n#define mmTPC3_QM_ARB_MSG_STS                                        0xEC8B88\n\n#define mmTPC3_QM_ARB_SLV_CHOISE_Q_HEAD                              0xEC8B8C\n\n#define mmTPC3_QM_ARB_ERR_CAUSE                                      0xEC8B9C\n\n#define mmTPC3_QM_ARB_ERR_MSG_EN                                     0xEC8BA0\n\n#define mmTPC3_QM_ARB_ERR_STS_DRP                                    0xEC8BA8\n\n#define mmTPC3_QM_ARB_MST_CRED_STS_0                                 0xEC8BB0\n\n#define mmTPC3_QM_ARB_MST_CRED_STS_1                                 0xEC8BB4\n\n#define mmTPC3_QM_ARB_MST_CRED_STS_2                                 0xEC8BB8\n\n#define mmTPC3_QM_ARB_MST_CRED_STS_3                                 0xEC8BBC\n\n#define mmTPC3_QM_ARB_MST_CRED_STS_4                                 0xEC8BC0\n\n#define mmTPC3_QM_ARB_MST_CRED_STS_5                                 0xEC8BC4\n\n#define mmTPC3_QM_ARB_MST_CRED_STS_6                                 0xEC8BC8\n\n#define mmTPC3_QM_ARB_MST_CRED_STS_7                                 0xEC8BCC\n\n#define mmTPC3_QM_ARB_MST_CRED_STS_8                                 0xEC8BD0\n\n#define mmTPC3_QM_ARB_MST_CRED_STS_9                                 0xEC8BD4\n\n#define mmTPC3_QM_ARB_MST_CRED_STS_10                                0xEC8BD8\n\n#define mmTPC3_QM_ARB_MST_CRED_STS_11                                0xEC8BDC\n\n#define mmTPC3_QM_ARB_MST_CRED_STS_12                                0xEC8BE0\n\n#define mmTPC3_QM_ARB_MST_CRED_STS_13                                0xEC8BE4\n\n#define mmTPC3_QM_ARB_MST_CRED_STS_14                                0xEC8BE8\n\n#define mmTPC3_QM_ARB_MST_CRED_STS_15                                0xEC8BEC\n\n#define mmTPC3_QM_ARB_MST_CRED_STS_16                                0xEC8BF0\n\n#define mmTPC3_QM_ARB_MST_CRED_STS_17                                0xEC8BF4\n\n#define mmTPC3_QM_ARB_MST_CRED_STS_18                                0xEC8BF8\n\n#define mmTPC3_QM_ARB_MST_CRED_STS_19                                0xEC8BFC\n\n#define mmTPC3_QM_ARB_MST_CRED_STS_20                                0xEC8C00\n\n#define mmTPC3_QM_ARB_MST_CRED_STS_21                                0xEC8C04\n\n#define mmTPC3_QM_ARB_MST_CRED_STS_22                                0xEC8C08\n\n#define mmTPC3_QM_ARB_MST_CRED_STS_23                                0xEC8C0C\n\n#define mmTPC3_QM_ARB_MST_CRED_STS_24                                0xEC8C10\n\n#define mmTPC3_QM_ARB_MST_CRED_STS_25                                0xEC8C14\n\n#define mmTPC3_QM_ARB_MST_CRED_STS_26                                0xEC8C18\n\n#define mmTPC3_QM_ARB_MST_CRED_STS_27                                0xEC8C1C\n\n#define mmTPC3_QM_ARB_MST_CRED_STS_28                                0xEC8C20\n\n#define mmTPC3_QM_ARB_MST_CRED_STS_29                                0xEC8C24\n\n#define mmTPC3_QM_ARB_MST_CRED_STS_30                                0xEC8C28\n\n#define mmTPC3_QM_ARB_MST_CRED_STS_31                                0xEC8C2C\n\n#define mmTPC3_QM_CGM_CFG                                            0xEC8C70\n\n#define mmTPC3_QM_CGM_STS                                            0xEC8C74\n\n#define mmTPC3_QM_CGM_CFG1                                           0xEC8C78\n\n#define mmTPC3_QM_LOCAL_RANGE_BASE                                   0xEC8C80\n\n#define mmTPC3_QM_LOCAL_RANGE_SIZE                                   0xEC8C84\n\n#define mmTPC3_QM_CSMR_STRICT_PRIO_CFG                               0xEC8C90\n\n#define mmTPC3_QM_HBW_RD_RATE_LIM_CFG_1                              0xEC8C94\n\n#define mmTPC3_QM_LBW_WR_RATE_LIM_CFG_0                              0xEC8C98\n\n#define mmTPC3_QM_LBW_WR_RATE_LIM_CFG_1                              0xEC8C9C\n\n#define mmTPC3_QM_HBW_RD_RATE_LIM_CFG_0                              0xEC8CA0\n\n#define mmTPC3_QM_GLBL_AXCACHE                                       0xEC8CA4\n\n#define mmTPC3_QM_IND_GW_APB_CFG                                     0xEC8CB0\n\n#define mmTPC3_QM_IND_GW_APB_WDATA                                   0xEC8CB4\n\n#define mmTPC3_QM_IND_GW_APB_RDATA                                   0xEC8CB8\n\n#define mmTPC3_QM_IND_GW_APB_STATUS                                  0xEC8CBC\n\n#define mmTPC3_QM_GLBL_ERR_ADDR_LO                                   0xEC8CD0\n\n#define mmTPC3_QM_GLBL_ERR_ADDR_HI                                   0xEC8CD4\n\n#define mmTPC3_QM_GLBL_ERR_WDATA                                     0xEC8CD8\n\n#define mmTPC3_QM_GLBL_MEM_INIT_BUSY                                 0xEC8D00\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}