#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Dec  5 16:23:59 2019
# Process ID: 2484
# Current directory: C:/vivado/one-cycle-cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent35952 C:\vivado\one-cycle-cpu\one-cycle-cpu.xpr
# Log file: C:/vivado/one-cycle-cpu/vivado.log
# Journal file: C:/vivado/one-cycle-cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/vivado/one-cycle-cpu/one-cycle-cpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 782.102 ; gain = 144.063
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ocycpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ocycpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/getPCsrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getPCsrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sim_1/new/ocycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ocycpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6de9ff1ae6b6405a81f7b9d878792737 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ocycpu_behav xil_defaultlib.ocycpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'opCode' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.CL
Compiling module xil_defaultlib.RG
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.getPCsrc
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.ocycpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot ocycpu_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 810.137 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ocycpu_behav -key {Behavioral:sim_1:Functional:ocycpu} -tclbatch {ocycpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ocycpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 810.180 ; gain = 0.043
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ocycpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 810.180 ; gain = 0.043
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ocycpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ocycpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/getPCsrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getPCsrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sim_1/new/ocycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ocycpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6de9ff1ae6b6405a81f7b9d878792737 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ocycpu_behav xil_defaultlib.ocycpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'opCode' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.CL
Compiling module xil_defaultlib.RG
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.getPCsrc
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.ocycpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot ocycpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ocycpu_behav -key {Behavioral:sim_1:Functional:ocycpu} -tclbatch {ocycpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ocycpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 822.770 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ocycpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 822.770 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ocycpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ocycpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/getPCsrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getPCsrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sim_1/new/ocycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ocycpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6de9ff1ae6b6405a81f7b9d878792737 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ocycpu_behav xil_defaultlib.ocycpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'opCode' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.CL
Compiling module xil_defaultlib.RG
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.getPCsrc
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.ocycpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot ocycpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ocycpu_behav -key {Behavioral:sim_1:Functional:ocycpu} -tclbatch {ocycpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ocycpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ocycpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 827.555 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:]
set_property simulator_language Verilog [current_project]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ocycpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ocycpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/getPCsrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getPCsrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sim_1/new/ocycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ocycpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6de9ff1ae6b6405a81f7b9d878792737 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ocycpu_behav xil_defaultlib.ocycpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'opCode' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.CL
Compiling module xil_defaultlib.RG
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.getPCsrc
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.ocycpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot ocycpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ocycpu_behav -key {Behavioral:sim_1:Functional:ocycpu} -tclbatch {ocycpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ocycpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ocycpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 867.719 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ocycpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ocycpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/getPCsrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getPCsrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sim_1/new/ocycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ocycpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6de9ff1ae6b6405a81f7b9d878792737 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ocycpu_behav xil_defaultlib.ocycpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'opCode' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.CL
Compiling module xil_defaultlib.RG
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.getPCsrc
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.ocycpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot ocycpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ocycpu_behav -key {Behavioral:sim_1:Functional:ocycpu} -tclbatch {ocycpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ocycpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ocycpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 977.609 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ocycpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ocycpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/getPCsrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getPCsrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sim_1/new/ocycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ocycpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6de9ff1ae6b6405a81f7b9d878792737 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ocycpu_behav xil_defaultlib.ocycpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'opCode' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.CL
Compiling module xil_defaultlib.RG
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.getPCsrc
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.ocycpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot ocycpu_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 977.609 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ocycpu_behav -key {Behavioral:sim_1:Functional:ocycpu} -tclbatch {ocycpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ocycpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ocycpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 977.609 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ocycpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ocycpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/getPCsrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getPCsrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sim_1/new/ocycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ocycpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6de9ff1ae6b6405a81f7b9d878792737 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ocycpu_behav xil_defaultlib.ocycpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'opCode' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.CL
Compiling module xil_defaultlib.RG
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.getPCsrc
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.ocycpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot ocycpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ocycpu_behav -key {Behavioral:sim_1:Functional:ocycpu} -tclbatch {ocycpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ocycpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ocycpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 977.609 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ocycpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ocycpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/getPCsrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getPCsrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sim_1/new/ocycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ocycpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6de9ff1ae6b6405a81f7b9d878792737 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ocycpu_behav xil_defaultlib.ocycpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'opCode' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.CL
Compiling module xil_defaultlib.RG
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.getPCsrc
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.ocycpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot ocycpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ocycpu_behav -key {Behavioral:sim_1:Functional:ocycpu} -tclbatch {ocycpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ocycpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ocycpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 977.609 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ocycpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ocycpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/getPCsrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getPCsrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sim_1/new/ocycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ocycpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6de9ff1ae6b6405a81f7b9d878792737 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ocycpu_behav xil_defaultlib.ocycpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'opCode' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.CL
Compiling module xil_defaultlib.RG
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.getPCsrc
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.ocycpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot ocycpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ocycpu_behav -key {Behavioral:sim_1:Functional:ocycpu} -tclbatch {ocycpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ocycpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 977.609 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ocycpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 977.609 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ocycpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ocycpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/getPCsrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getPCsrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sim_1/new/ocycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ocycpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6de9ff1ae6b6405a81f7b9d878792737 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ocycpu_behav xil_defaultlib.ocycpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'opCode' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.CL
Compiling module xil_defaultlib.RG
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.getPCsrc
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.ocycpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot ocycpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ocycpu_behav -key {Behavioral:sim_1:Functional:ocycpu} -tclbatch {ocycpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ocycpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ocycpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1056.324 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Dec  5 20:03:44 2019] Launched synth_1...
Run output will be captured here: C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/synth_1/runme.log
[Thu Dec  5 20:03:44 2019] Launched impl_1...
Run output will be captured here: C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1056.324 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183796174A
set_property PROGRAM.FILE {C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/impl_1/CPU.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/impl_1/CPU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183796174A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183796174A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/impl_1/CPU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183796174A
set_property PROGRAM.FILE {C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/impl_1/CPU.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/impl_1/CPU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Dec  5 20:26:55 2019] Launched synth_1...
Run output will be captured here: C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/synth_1/runme.log
[Thu Dec  5 20:26:55 2019] Launched impl_1...
Run output will be captured here: C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183796174A
set_property PROGRAM.FILE {C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/impl_1/CPU.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/impl_1/CPU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/impl_1/CPU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Thu Dec  5 20:36:34 2019] Launched impl_1...
Run output will be captured here: C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 6586 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/constrs_1/new/one.xdc]
WARNING: [Vivado 12-663] port, pin or net 'get_ports' not found. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/constrs_1/new/one.xdc:3]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/constrs_1/new/one.xdc:3]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/constrs_1/new/one.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2409.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 2812.281 ; gain = 606.230
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/impl_1/CPU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/impl_1/CPU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ocycpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ocycpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-2581] 2500000000 as 32-bit signed integer overflows, using -1794967296 instead [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/getPCsrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getPCsrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sim_1/new/ocycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ocycpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6de9ff1ae6b6405a81f7b9d878792737 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ocycpu_behav xil_defaultlib.ocycpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'opCode' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.CL
Compiling module xil_defaultlib.RG
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.getPCsrc
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.ocycpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot ocycpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ocycpu_behav -key {Behavioral:sim_1:Functional:ocycpu} -tclbatch {ocycpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ocycpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ocycpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 3282.438 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ocycpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ocycpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/getPCsrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getPCsrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sim_1/new/ocycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ocycpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6de9ff1ae6b6405a81f7b9d878792737 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ocycpu_behav xil_defaultlib.ocycpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'opCode' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.CL
Compiling module xil_defaultlib.RG
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.getPCsrc
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.ocycpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot ocycpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ocycpu_behav -key {Behavioral:sim_1:Functional:ocycpu} -tclbatch {ocycpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ocycpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ocycpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3282.438 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Dec  5 20:51:36 2019] Launched synth_1...
Run output will be captured here: C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/synth_1/runme.log
[Thu Dec  5 20:51:36 2019] Launched impl_1...
Run output will be captured here: C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183796174A
set_property PROGRAM.FILE {C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/impl_1/CPU.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/impl_1/CPU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Dec  5 20:58:19 2019] Launched impl_1...
Run output will be captured here: C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 6578 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4235.129 ; gain = 0.441
open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4235.129 ; gain = 118.586
INFO: [Common 17-344] 'open_run' was cancelled
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/impl_1/CPU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/impl_1/CPU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Thu Dec  5 21:31:16 2019] Launched impl_1...
Run output will be captured here: C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/impl_1/CPU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Dec  5 21:35:13 2019] Launched synth_1...
Run output will be captured here: C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/synth_1/runme.log
[Thu Dec  5 21:35:13 2019] Launched impl_1...
Run output will be captured here: C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ocycpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ocycpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
WARNING: [VRFC 10-634] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:59]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/getPCsrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getPCsrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sim_1/new/ocycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ocycpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6de9ff1ae6b6405a81f7b9d878792737 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ocycpu_behav xil_defaultlib.ocycpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'opCode' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.CL
Compiling module xil_defaultlib.RG
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.getPCsrc
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.ocycpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot ocycpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ocycpu_behav -key {Behavioral:sim_1:Functional:ocycpu} -tclbatch {ocycpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ocycpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ocycpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 4235.129 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/impl_1/CPU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: CPU
WARNING: [Synth 8-1958] event expressions must result in a singular type [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:59]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4235.129 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v:23]
WARNING: [Synth 8-6014] Unused sequential element pc_4_reg was removed.  [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v:42]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:22]
INFO: [Synth 8-3876] $readmem data file 'C:/vivado/one-cycle-cpu/instructions.txt' is read successfully [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:39]
INFO: [Synth 8-6155] done synthesizing module 'IM' (2#1) [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'CL' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v:53]
INFO: [Synth 8-6155] done synthesizing module 'CL' (3#1) [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-6157] synthesizing module 'RG' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RG' (4#1) [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v:22]
WARNING: [Synth 8-689] width (6) of port connection 'opCode' does not match port width (1) of module 'RG' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:50]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'getPCsrc' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/getPCsrc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'getPCsrc' (6#1) [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/getPCsrc.v:23]
INFO: [Synth 8-6157] synthesizing module 'DM' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:23]
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "mem_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'DM' (7#1) [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (8#1) [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:23]
WARNING: [Synth 8-3331] design RG has unconnected port opCode
WARNING: [Synth 8-3331] design RG has unconnected port shamt[4]
WARNING: [Synth 8-3331] design RG has unconnected port shamt[3]
WARNING: [Synth 8-3331] design RG has unconnected port shamt[2]
WARNING: [Synth 8-3331] design RG has unconnected port shamt[1]
WARNING: [Synth 8-3331] design RG has unconnected port shamt[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4235.129 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4235.129 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4235.129 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/constrs_1/new/one.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/constrs_1/new/one.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/constrs_1/new/one.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/constrs_1/new/one.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 4235.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 4235.129 ; gain = 0.000
21 Infos, 11 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 4235.129 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Dec  5 22:00:34 2019] Launched synth_1...
Run output will be captured here: C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/synth_1/runme.log
[Thu Dec  5 22:00:34 2019] Launched impl_1...
Run output will be captured here: C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183796174A
set_property PROGRAM.FILE {C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/impl_1/CPU.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/impl_1/CPU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -jobs 4
[Thu Dec  5 22:07:49 2019] Launched synth_1...
Run output will be captured here: C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/synth_1/runme.log
[Thu Dec  5 22:07:49 2019] Launched impl_1...
Run output will be captured here: C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183796174A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183796174A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_hw
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Fri Dec  6 15:05:45 2019] Launched impl_1...
Run output will be captured here: C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183796174A
set_property PROGRAM.FILE {C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/impl_1/CPU.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/impl_1/CPU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/impl_1/CPU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183796174A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183796174A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183796174A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183796174A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/impl_1/CPU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec  6 15:12:30 2019] Launched synth_1...
Run output will be captured here: C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/synth_1/runme.log
[Fri Dec  6 15:12:30 2019] Launched impl_1...
Run output will be captured here: C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/impl_1/CPU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4235.129 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ocycpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ocycpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/getPCsrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getPCsrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sim_1/new/ocycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ocycpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6de9ff1ae6b6405a81f7b9d878792737 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ocycpu_behav xil_defaultlib.ocycpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'opCode' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.CL
Compiling module xil_defaultlib.RG
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.getPCsrc
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.ocycpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot ocycpu_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim/xsim.dir/ocycpu_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim/xsim.dir/ocycpu_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Dec  6 15:22:23 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Dec  6 15:22:23 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4235.129 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ocycpu_behav -key {Behavioral:sim_1:Functional:ocycpu} -tclbatch {ocycpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ocycpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ocycpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 4235.129 ; gain = 0.000
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183796174A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183796174A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Fri Dec  6 15:30:54 2019] Launched impl_1...
Run output will be captured here: C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/impl_1/CPU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183796174A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183796174A
ERROR: [Labtools 27-2312] Device xc7a35t_0 is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target.
Use open_hw_target to re-register the hardware device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183796174A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183796174A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183796174A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183796174A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183796174A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183796174A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183796174A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183796174A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183796174A
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ocycpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ocycpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/getPCsrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getPCsrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sim_1/new/ocycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ocycpu
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6de9ff1ae6b6405a81f7b9d878792737 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ocycpu_behav xil_defaultlib.ocycpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'opCode' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.CL
Compiling module xil_defaultlib.RG
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.getPCsrc
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.ocycpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot ocycpu_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4235.129 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ocycpu_behav -key {Behavioral:sim_1:Functional:ocycpu} -tclbatch {ocycpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ocycpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4598.168 ; gain = 363.039
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ocycpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 4598.168 ; gain = 363.039
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4598.168 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ocycpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ocycpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/getPCsrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getPCsrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sim_1/new/ocycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ocycpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6de9ff1ae6b6405a81f7b9d878792737 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ocycpu_behav xil_defaultlib.ocycpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'opCode' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.CL
Compiling module xil_defaultlib.RG
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.getPCsrc
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.ocycpu
Compiling module xil_defaultlib.glbl
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Built simulation snapshot ocycpu_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 4598.168 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 4598.168 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ocycpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ocycpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/getPCsrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getPCsrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sim_1/new/ocycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ocycpu
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6de9ff1ae6b6405a81f7b9d878792737 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ocycpu_behav xil_defaultlib.ocycpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'opCode' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.CL
Compiling module xil_defaultlib.RG
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.getPCsrc
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.ocycpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot ocycpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ocycpu_behav -key {Behavioral:sim_1:Functional:ocycpu} -tclbatch {ocycpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ocycpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 4598.168 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ocycpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 4598.168 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ocycpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ocycpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/getPCsrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getPCsrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sim_1/new/ocycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ocycpu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6de9ff1ae6b6405a81f7b9d878792737 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ocycpu_behav xil_defaultlib.ocycpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'opCode' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.CL
Compiling module xil_defaultlib.RG
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.getPCsrc
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.ocycpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot ocycpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ocycpu_behav -key {Behavioral:sim_1:Functional:ocycpu} -tclbatch {ocycpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ocycpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4598.168 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ocycpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 4598.168 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec  6 17:40:29 2019] Launched synth_1...
Run output will be captured here: C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/synth_1/runme.log
[Fri Dec  6 17:40:29 2019] Launched impl_1...
Run output will be captured here: C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183796174A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183796174A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183796174A
set_property PROGRAM.FILE {C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/impl_1/CPU.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/impl_1/CPU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183796174A
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ocycpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ocycpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sim_1/new/ocycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ocycpu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6de9ff1ae6b6405a81f7b9d878792737 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ocycpu_behav xil_defaultlib.ocycpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'opCode' [C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.CL
Compiling module xil_defaultlib.RG
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.ocycpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot ocycpu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ocycpu_behav -key {Behavioral:sim_1:Functional:ocycpu} -tclbatch {ocycpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ocycpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ocycpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 4598.168 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec  6 19:47:07 2019] Launched synth_1...
Run output will be captured here: C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/synth_1/runme.log
[Fri Dec  6 19:47:07 2019] Launched impl_1...
Run output will be captured here: C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183796174A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec  6 19:49:42 2019] Launched synth_1...
Run output will be captured here: C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/synth_1/runme.log
[Fri Dec  6 19:49:42 2019] Launched impl_1...
Run output will be captured here: C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/vivado/one-cycle-cpu/one-cycle-cpu.runs/impl_1/CPU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec  6 19:58:44 2019...
