library ieee;
use ieee.std_logic_1164.all;

package MainMemory_package is
	component MainMemory is
		port (reset, load_memory_map : in std_logic
				);
	end component;
end MainMemory_package;