# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do ratioer_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/rberg/Documents/ece350/final_project/ergsdofloat/ratio {C:/Users/rberg/Documents/ece350/final_project/ergsdofloat/ratio/counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:24 on Dec 03,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/rberg/Documents/ece350/final_project/ergsdofloat/ratio" C:/Users/rberg/Documents/ece350/final_project/ergsdofloat/ratio/counter.v 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 11:15:24 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/rberg/Documents/ece350/final_project/ergsdofloat/ratio {C:/Users/rberg/Documents/ece350/final_project/ergsdofloat/ratio/register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:25 on Dec 03,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/rberg/Documents/ece350/final_project/ergsdofloat/ratio" C:/Users/rberg/Documents/ece350/final_project/ergsdofloat/ratio/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 11:15:25 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/rberg/Documents/ece350/final_project/ergsdofloat/ratio {C:/Users/rberg/Documents/ece350/final_project/ergsdofloat/ratio/dffe_ref.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:25 on Dec 03,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/rberg/Documents/ece350/final_project/ergsdofloat/ratio" C:/Users/rberg/Documents/ece350/final_project/ergsdofloat/ratio/dffe_ref.v 
# -- Compiling module dffe_ref
# 
# Top level modules:
# 	dffe_ref
# End time: 11:15:25 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/rberg/Documents/ece350/final_project/ergsdofloat/ratio {C:/Users/rberg/Documents/ece350/final_project/ergsdofloat/ratio/CLAadder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:25 on Dec 03,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/rberg/Documents/ece350/final_project/ergsdofloat/ratio" C:/Users/rberg/Documents/ece350/final_project/ergsdofloat/ratio/CLAadder.v 
# -- Compiling module CLAadder
# 
# Top level modules:
# 	CLAadder
# End time: 11:15:25 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/rberg/Documents/ece350/final_project/ergsdofloat/ratio {C:/Users/rberg/Documents/ece350/final_project/ergsdofloat/ratio/exor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:25 on Dec 03,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/rberg/Documents/ece350/final_project/ergsdofloat/ratio" C:/Users/rberg/Documents/ece350/final_project/ergsdofloat/ratio/exor.v 
# -- Compiling module exor
# 
# Top level modules:
# 	exor
# End time: 11:15:25 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/rberg/Documents/ece350/final_project/ergsdofloat/ratio {C:/Users/rberg/Documents/ece350/final_project/ergsdofloat/ratio/ratioer_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:25 on Dec 03,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/rberg/Documents/ece350/final_project/ergsdofloat/ratio" C:/Users/rberg/Documents/ece350/final_project/ergsdofloat/ratio/ratioer_tb.v 
# -- Compiling module ratioer_tb
# 
# Top level modules:
# 	ratioer_tb
# End time: 11:15:25 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  ratioer_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" ratioer_tb 
# Start time: 11:15:25 on Dec 03,2018
# Loading work.ratioer_tb
# ** Error: (vsim-3033) C:/Users/rberg/Documents/ece350/final_project/ergsdofloat/ratio/ratioer_tb.v(7): Instantiation of 'ratioer' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ratioer_tb File: C:/Users/rberg/Documents/ece350/final_project/ergsdofloat/ratio/ratioer_tb.v
#         Searched libraries:
#             C:/intelFPGA_lite/18.0/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/18.0/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/18.0/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/18.0/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/18.0/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/18.0/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/rberg/Documents/ece350/final_project/ergsdofloat/ratio/simulation/modelsim/rtl_work
#             C:/Users/rberg/Documents/ece350/final_project/ergsdofloat/ratio/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./ratioer_run_msim_rtl_verilog.do PAUSED at line 16
# End time: 11:15:30 on Dec 03,2018, Elapsed time: 0:00:05
# Errors: 1, Warnings: 0
