{"Source Block": ["verilog-ethernet/rtl/axis_mux_64_4.v@108:125@HdlStmProcess", "assign input_2_axis_tready = input_2_axis_tready_reg;\nassign input_3_axis_tready = input_3_axis_tready_reg;\n\n// mux for start of packet detection\nreg selected_input_tvalid;\nalways @* begin\n    case (select)\n        2'd0: selected_input_tvalid = input_0_axis_tvalid;\n        2'd1: selected_input_tvalid = input_1_axis_tvalid;\n        2'd2: selected_input_tvalid = input_2_axis_tvalid;\n        2'd3: selected_input_tvalid = input_3_axis_tvalid;\n    endcase\nend\n\n// mux for incoming packet\nreg [DATA_WIDTH-1:0] current_input_tdata;\nreg [KEEP_WIDTH-1:0] current_input_tkeep;\nreg current_input_tvalid;\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_mux_4.v@101:118", "assign input_2_axis_tready = input_2_axis_tready_reg;\nassign input_3_axis_tready = input_3_axis_tready_reg;\n\n// mux for start of packet detection\nreg selected_input_tvalid;\nalways @* begin\n    case (select)\n        2'd0: selected_input_tvalid = input_0_axis_tvalid;\n        2'd1: selected_input_tvalid = input_1_axis_tvalid;\n        2'd2: selected_input_tvalid = input_2_axis_tvalid;\n        2'd3: selected_input_tvalid = input_3_axis_tvalid;\n    endcase\nend\n\n// mux for incoming packet\nreg [DATA_WIDTH-1:0] current_input_tdata;\nreg current_input_tvalid;\nreg current_input_tready;\n"]], "Diff Content": {"Delete": [], "Add": [[118, "        default: selected_input_tvalid = 1'b0;\n"]]}}