// Seed: 2262765284
module module_0 (
    output uwire id_0,
    output uwire id_1,
    output wire  id_2,
    input  tri   id_3,
    input  tri1  id_4,
    input  wor   id_5,
    input  wire  id_6,
    input  tri   id_7,
    input  tri0  id_8,
    output tri1  id_9,
    output tri0  id_10,
    output wor   id_11
);
  wire id_13;
  supply1 id_14 = -1;
  assign module_1.id_1 = 0;
  always @(*) #1;
endmodule
module module_1 (
    input  uwire id_0,
    input  wire  id_1,
    output uwire id_2,
    input  wor   id_3,
    input  tri0  id_4,
    output wor   id_5
);
  assign id_5 = id_3 == id_1 >= -1'b0;
  assign id_5 = 1;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_2,
      id_1,
      id_0,
      id_3,
      id_4,
      id_4,
      id_3,
      id_5,
      id_5,
      id_2
  );
endmodule
