// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _linear_activation_HH_
#define _linear_activation_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "get_result.h"
#include "multiply_accumulate.h"
#include "mnist_edp_mux_646eOg.h"
#include "linear_activationcud.h"
#include "linear_activationdEe.h"

namespace ap_rtl {

struct linear_activation : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<16> > data_in_V_V_dout;
    sc_in< sc_logic > data_in_V_V_empty_n;
    sc_out< sc_logic > data_in_V_V_read;
    sc_out< sc_lv<16> > data_out_V_V_din;
    sc_in< sc_logic > data_out_V_V_full_n;
    sc_out< sc_logic > data_out_V_V_write;


    // Module declarations
    linear_activation(sc_module_name name);
    SC_HAS_PROCESS(linear_activation);

    ~linear_activation();

    sc_trace_file* mVcdFile;

    linear_activationcud* L1_WEIGHTS_V_U;
    linear_activationdEe* L1_BIAS_V_U;
    get_result* grp_get_result_fu_1555;
    multiply_accumulate* grp_multiply_accumulate_fu_1561;
    multiply_accumulate* grp_multiply_accumulate_fu_1569;
    multiply_accumulate* grp_multiply_accumulate_fu_1577;
    multiply_accumulate* grp_multiply_accumulate_fu_1585;
    multiply_accumulate* grp_multiply_accumulate_fu_1593;
    multiply_accumulate* grp_multiply_accumulate_fu_1601;
    multiply_accumulate* grp_multiply_accumulate_fu_1609;
    multiply_accumulate* grp_multiply_accumulate_fu_1617;
    multiply_accumulate* grp_multiply_accumulate_fu_1625;
    multiply_accumulate* grp_multiply_accumulate_fu_1633;
    multiply_accumulate* grp_multiply_accumulate_fu_1641;
    multiply_accumulate* grp_multiply_accumulate_fu_1649;
    multiply_accumulate* grp_multiply_accumulate_fu_1657;
    multiply_accumulate* grp_multiply_accumulate_fu_1665;
    multiply_accumulate* grp_multiply_accumulate_fu_1673;
    multiply_accumulate* grp_multiply_accumulate_fu_1681;
    multiply_accumulate* grp_multiply_accumulate_fu_1689;
    multiply_accumulate* grp_multiply_accumulate_fu_1697;
    multiply_accumulate* grp_multiply_accumulate_fu_1705;
    multiply_accumulate* grp_multiply_accumulate_fu_1713;
    multiply_accumulate* grp_multiply_accumulate_fu_1721;
    multiply_accumulate* grp_multiply_accumulate_fu_1729;
    multiply_accumulate* grp_multiply_accumulate_fu_1737;
    multiply_accumulate* grp_multiply_accumulate_fu_1745;
    multiply_accumulate* grp_multiply_accumulate_fu_1753;
    multiply_accumulate* grp_multiply_accumulate_fu_1761;
    multiply_accumulate* grp_multiply_accumulate_fu_1769;
    multiply_accumulate* grp_multiply_accumulate_fu_1777;
    multiply_accumulate* grp_multiply_accumulate_fu_1785;
    multiply_accumulate* grp_multiply_accumulate_fu_1793;
    multiply_accumulate* grp_multiply_accumulate_fu_1801;
    multiply_accumulate* grp_multiply_accumulate_fu_1809;
    mnist_edp_mux_646eOg<1,1,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,80,6,80>* mnist_edp_mux_646eOg_U15;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<10> > L1_WEIGHTS_V_address0;
    sc_signal< sc_logic > L1_WEIGHTS_V_ce0;
    sc_signal< sc_lv<1024> > L1_WEIGHTS_V_q0;
    sc_signal< sc_lv<6> > L1_BIAS_V_address0;
    sc_signal< sc_logic > L1_BIAS_V_ce0;
    sc_signal< sc_lv<16> > L1_BIAS_V_q0;
    sc_signal< sc_logic > data_in_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<1> > exitcond2_reg_3494;
    sc_signal< sc_logic > data_out_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< bool > ap_block_pp1_stage1;
    sc_signal< sc_lv<1> > exitcond_reg_4627;
    sc_signal< sc_lv<1> > ap_reg_pp1_iter2_exitcond_reg_4627;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_reg_765;
    sc_signal< sc_lv<80> > acc_62_m_cr_V_reg_777;
    sc_signal< sc_lv<80> > acc_61_m_cr_V_reg_789;
    sc_signal< sc_lv<80> > acc_60_m_cr_V_reg_801;
    sc_signal< sc_lv<80> > acc_59_m_cr_V_reg_813;
    sc_signal< sc_lv<80> > acc_58_m_cr_V_reg_825;
    sc_signal< sc_lv<80> > acc_57_m_cr_V_reg_837;
    sc_signal< sc_lv<80> > acc_56_m_cr_V_reg_849;
    sc_signal< sc_lv<80> > acc_55_m_cr_V_reg_861;
    sc_signal< sc_lv<80> > acc_54_m_cr_V_reg_873;
    sc_signal< sc_lv<80> > acc_53_m_cr_V_reg_885;
    sc_signal< sc_lv<80> > acc_52_m_cr_V_reg_897;
    sc_signal< sc_lv<80> > acc_51_m_cr_V_reg_909;
    sc_signal< sc_lv<80> > acc_50_m_cr_V_reg_921;
    sc_signal< sc_lv<80> > acc_49_m_cr_V_reg_933;
    sc_signal< sc_lv<80> > acc_48_m_cr_V_reg_945;
    sc_signal< sc_lv<80> > acc_47_m_cr_V_reg_957;
    sc_signal< sc_lv<80> > acc_46_m_cr_V_reg_969;
    sc_signal< sc_lv<80> > acc_45_m_cr_V_reg_981;
    sc_signal< sc_lv<80> > acc_44_m_cr_V_reg_993;
    sc_signal< sc_lv<80> > acc_43_m_cr_V_reg_1005;
    sc_signal< sc_lv<80> > acc_42_m_cr_V_reg_1017;
    sc_signal< sc_lv<80> > acc_41_m_cr_V_reg_1029;
    sc_signal< sc_lv<80> > acc_40_m_cr_V_reg_1041;
    sc_signal< sc_lv<80> > acc_39_m_cr_V_reg_1053;
    sc_signal< sc_lv<80> > acc_38_m_cr_V_reg_1065;
    sc_signal< sc_lv<80> > acc_37_m_cr_V_reg_1077;
    sc_signal< sc_lv<80> > acc_36_m_cr_V_reg_1089;
    sc_signal< sc_lv<80> > acc_35_m_cr_V_reg_1101;
    sc_signal< sc_lv<80> > acc_34_m_cr_V_reg_1113;
    sc_signal< sc_lv<80> > acc_33_m_cr_V_reg_1125;
    sc_signal< sc_lv<80> > acc_32_m_cr_V_reg_1137;
    sc_signal< sc_lv<80> > acc_31_m_cr_V_reg_1149;
    sc_signal< sc_lv<80> > acc_30_m_cr_V_reg_1161;
    sc_signal< sc_lv<80> > acc_29_m_cr_V_reg_1173;
    sc_signal< sc_lv<80> > acc_28_m_cr_V_reg_1185;
    sc_signal< sc_lv<80> > acc_27_m_cr_V_reg_1197;
    sc_signal< sc_lv<80> > acc_26_m_cr_V_reg_1209;
    sc_signal< sc_lv<80> > acc_25_m_cr_V_reg_1221;
    sc_signal< sc_lv<80> > acc_24_m_cr_V_reg_1233;
    sc_signal< sc_lv<80> > acc_23_m_cr_V_reg_1245;
    sc_signal< sc_lv<80> > acc_22_m_cr_V_reg_1257;
    sc_signal< sc_lv<80> > acc_21_m_cr_V_reg_1269;
    sc_signal< sc_lv<80> > acc_20_m_cr_V_reg_1281;
    sc_signal< sc_lv<80> > acc_19_m_cr_V_reg_1293;
    sc_signal< sc_lv<80> > acc_18_m_cr_V_reg_1305;
    sc_signal< sc_lv<80> > acc_17_m_cr_V_reg_1317;
    sc_signal< sc_lv<80> > acc_16_m_cr_V_reg_1329;
    sc_signal< sc_lv<80> > acc_15_m_cr_V_reg_1341;
    sc_signal< sc_lv<80> > acc_14_m_cr_V_reg_1353;
    sc_signal< sc_lv<80> > acc_13_m_cr_V_reg_1365;
    sc_signal< sc_lv<80> > acc_12_m_cr_V_reg_1377;
    sc_signal< sc_lv<80> > acc_11_m_cr_V_reg_1389;
    sc_signal< sc_lv<80> > acc_10_m_cr_V_reg_1401;
    sc_signal< sc_lv<80> > acc_9_m_cr_V_reg_1413;
    sc_signal< sc_lv<80> > acc_8_m_cr_V_reg_1425;
    sc_signal< sc_lv<80> > acc_7_m_cr_V_reg_1437;
    sc_signal< sc_lv<80> > acc_6_m_cr_V_reg_1449;
    sc_signal< sc_lv<80> > acc_5_m_cr_V_reg_1461;
    sc_signal< sc_lv<80> > acc_4_m_cr_V_reg_1473;
    sc_signal< sc_lv<80> > acc_3_m_cr_V_reg_1485;
    sc_signal< sc_lv<80> > acc_2_m_cr_V_reg_1497;
    sc_signal< sc_lv<80> > acc_1_m_cr_V_reg_1509;
    sc_signal< sc_lv<80> > acc_0_m_cr_V_reg_1521;
    sc_signal< sc_lv<10> > ii_reg_1533;
    sc_signal< sc_lv<7> > ires_reg_1544;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1561_ap_return;
    sc_signal< sc_lv<80> > reg_1850;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_exitcond2_reg_3494;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_state9_pp1_stage1_iter0;
    sc_signal< bool > ap_block_state11_pp1_stage1_iter1;
    sc_signal< bool > ap_block_state13_pp1_stage1_iter2;
    sc_signal< bool > ap_block_pp1_stage1_11001;
    sc_signal< sc_lv<1> > exitcond2_fu_1856_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<10> > ii_2_fu_1862_p2;
    sc_signal< sc_lv<10> > ii_2_reg_3498;
    sc_signal< sc_lv<16> > tmp_V_2_reg_3508;
    sc_signal< sc_lv<16> > tmp_68_fu_1873_p1;
    sc_signal< sc_lv<16> > tmp_68_reg_3544;
    sc_signal< sc_lv<16> > tmp_7_reg_3549;
    sc_signal< sc_lv<16> > tmp_8_reg_3554;
    sc_signal< sc_lv<16> > tmp_9_reg_3559;
    sc_signal< sc_lv<16> > tmp_s_reg_3564;
    sc_signal< sc_lv<16> > tmp_1_reg_3569;
    sc_signal< sc_lv<16> > tmp_2_reg_3574;
    sc_signal< sc_lv<16> > tmp_10_reg_3579;
    sc_signal< sc_lv<16> > tmp_11_reg_3584;
    sc_signal< sc_lv<16> > tmp_12_reg_3589;
    sc_signal< sc_lv<16> > tmp_13_reg_3594;
    sc_signal< sc_lv<16> > tmp_14_reg_3599;
    sc_signal< sc_lv<16> > tmp_15_reg_3604;
    sc_signal< sc_lv<16> > tmp_16_reg_3609;
    sc_signal< sc_lv<16> > tmp_17_reg_3614;
    sc_signal< sc_lv<16> > tmp_18_reg_3619;
    sc_signal< sc_lv<16> > tmp_19_reg_3624;
    sc_signal< sc_lv<16> > tmp_20_reg_3629;
    sc_signal< sc_lv<16> > tmp_21_reg_3634;
    sc_signal< sc_lv<16> > tmp_22_reg_3639;
    sc_signal< sc_lv<16> > tmp_23_reg_3644;
    sc_signal< sc_lv<16> > tmp_24_reg_3649;
    sc_signal< sc_lv<16> > tmp_25_reg_3654;
    sc_signal< sc_lv<16> > tmp_26_reg_3659;
    sc_signal< sc_lv<16> > tmp_27_reg_3664;
    sc_signal< sc_lv<16> > tmp_28_reg_3669;
    sc_signal< sc_lv<16> > tmp_29_reg_3674;
    sc_signal< sc_lv<16> > tmp_30_reg_3679;
    sc_signal< sc_lv<16> > tmp_31_reg_3684;
    sc_signal< sc_lv<16> > tmp_32_reg_3689;
    sc_signal< sc_lv<16> > tmp_33_reg_3694;
    sc_signal< sc_lv<16> > tmp_34_reg_3699;
    sc_signal< sc_lv<16> > tmp_35_reg_3704;
    sc_signal< sc_lv<16> > tmp_36_reg_3709;
    sc_signal< sc_lv<16> > tmp_37_reg_3714;
    sc_signal< sc_lv<16> > tmp_38_reg_3719;
    sc_signal< sc_lv<16> > tmp_39_reg_3724;
    sc_signal< sc_lv<16> > tmp_40_reg_3729;
    sc_signal< sc_lv<16> > tmp_41_reg_3734;
    sc_signal< sc_lv<16> > tmp_42_reg_3739;
    sc_signal< sc_lv<16> > tmp_43_reg_3744;
    sc_signal< sc_lv<16> > tmp_44_reg_3749;
    sc_signal< sc_lv<16> > tmp_45_reg_3754;
    sc_signal< sc_lv<16> > tmp_46_reg_3759;
    sc_signal< sc_lv<16> > tmp_47_reg_3764;
    sc_signal< sc_lv<16> > tmp_48_reg_3769;
    sc_signal< sc_lv<16> > tmp_49_reg_3774;
    sc_signal< sc_lv<16> > tmp_50_reg_3779;
    sc_signal< sc_lv<16> > tmp_51_reg_3784;
    sc_signal< sc_lv<16> > tmp_52_reg_3789;
    sc_signal< sc_lv<16> > tmp_53_reg_3794;
    sc_signal< sc_lv<16> > tmp_54_reg_3799;
    sc_signal< sc_lv<16> > tmp_55_reg_3804;
    sc_signal< sc_lv<16> > tmp_56_reg_3809;
    sc_signal< sc_lv<16> > tmp_57_reg_3814;
    sc_signal< sc_lv<16> > tmp_58_reg_3819;
    sc_signal< sc_lv<16> > tmp_59_reg_3824;
    sc_signal< sc_lv<16> > tmp_60_reg_3829;
    sc_signal< sc_lv<16> > tmp_61_reg_3834;
    sc_signal< sc_lv<16> > tmp_62_reg_3839;
    sc_signal< sc_lv<16> > tmp_63_reg_3844;
    sc_signal< sc_lv<16> > tmp_64_reg_3849;
    sc_signal< sc_lv<16> > tmp_65_reg_3854;
    sc_signal< sc_lv<16> > tmp_66_reg_3859;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1569_ap_return;
    sc_signal< sc_lv<80> > acc_1_m_cr_V_1_reg_3864;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1577_ap_return;
    sc_signal< sc_lv<80> > acc_2_m_cr_V_1_reg_3869;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1585_ap_return;
    sc_signal< sc_lv<80> > acc_3_m_cr_V_1_reg_3874;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1593_ap_return;
    sc_signal< sc_lv<80> > acc_4_m_cr_V_1_reg_3879;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1601_ap_return;
    sc_signal< sc_lv<80> > acc_5_m_cr_V_1_reg_3884;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1609_ap_return;
    sc_signal< sc_lv<80> > acc_6_m_cr_V_1_reg_3889;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1617_ap_return;
    sc_signal< sc_lv<80> > acc_7_m_cr_V_1_reg_3894;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1625_ap_return;
    sc_signal< sc_lv<80> > acc_8_m_cr_V_1_reg_3899;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1633_ap_return;
    sc_signal< sc_lv<80> > acc_9_m_cr_V_1_reg_3904;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1641_ap_return;
    sc_signal< sc_lv<80> > acc_10_m_cr_V_1_reg_3909;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1649_ap_return;
    sc_signal< sc_lv<80> > acc_11_m_cr_V_1_reg_3914;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1657_ap_return;
    sc_signal< sc_lv<80> > acc_12_m_cr_V_1_reg_3919;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1665_ap_return;
    sc_signal< sc_lv<80> > acc_13_m_cr_V_1_reg_3924;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1673_ap_return;
    sc_signal< sc_lv<80> > acc_14_m_cr_V_1_reg_3929;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1681_ap_return;
    sc_signal< sc_lv<80> > acc_15_m_cr_V_1_reg_3934;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1689_ap_return;
    sc_signal< sc_lv<80> > acc_16_m_cr_V_1_reg_3939;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1697_ap_return;
    sc_signal< sc_lv<80> > acc_17_m_cr_V_1_reg_3944;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1705_ap_return;
    sc_signal< sc_lv<80> > acc_18_m_cr_V_1_reg_3949;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1713_ap_return;
    sc_signal< sc_lv<80> > acc_19_m_cr_V_1_reg_3954;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1721_ap_return;
    sc_signal< sc_lv<80> > acc_20_m_cr_V_1_reg_3959;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1729_ap_return;
    sc_signal< sc_lv<80> > acc_21_m_cr_V_1_reg_3964;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1737_ap_return;
    sc_signal< sc_lv<80> > acc_22_m_cr_V_1_reg_3969;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1745_ap_return;
    sc_signal< sc_lv<80> > acc_23_m_cr_V_1_reg_3974;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1753_ap_return;
    sc_signal< sc_lv<80> > acc_24_m_cr_V_1_reg_3979;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1761_ap_return;
    sc_signal< sc_lv<80> > acc_25_m_cr_V_1_reg_3984;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1769_ap_return;
    sc_signal< sc_lv<80> > acc_26_m_cr_V_1_reg_3989;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1777_ap_return;
    sc_signal< sc_lv<80> > acc_27_m_cr_V_1_reg_3994;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1785_ap_return;
    sc_signal< sc_lv<80> > acc_28_m_cr_V_1_reg_3999;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1793_ap_return;
    sc_signal< sc_lv<80> > acc_29_m_cr_V_1_reg_4004;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1801_ap_return;
    sc_signal< sc_lv<80> > acc_30_m_cr_V_1_reg_4009;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1809_ap_return;
    sc_signal< sc_lv<80> > acc_31_m_cr_V_1_reg_4014;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<1> > exitcond_fu_2827_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state8_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state10_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state12_pp1_stage0_iter2;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<1> > ap_reg_pp1_iter1_exitcond_reg_4627;
    sc_signal< sc_lv<7> > ires_1_fu_2833_p2;
    sc_signal< sc_lv<7> > ires_1_reg_4631;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<6> > tmp_69_fu_2844_p1;
    sc_signal< sc_lv<6> > tmp_69_reg_4636;
    sc_signal< sc_lv<6> > ap_reg_pp1_iter1_tmp_69_reg_4636;
    sc_signal< sc_lv<16> > L1_BIAS_V_load_reg_4646;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state8;
    sc_signal< bool > ap_block_pp1_stage1_subdone;
    sc_signal< sc_lv<16> > grp_get_result_fu_1555_ap_return;
    sc_signal< sc_logic > grp_get_result_fu_1555_ap_ce;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1561_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
    sc_signal< sc_lv<16> > grp_multiply_accumulate_fu_1561_in1_V;
    sc_signal< sc_lv<16> > grp_multiply_accumulate_fu_1561_in2_V;
    sc_signal< sc_logic > grp_multiply_accumulate_fu_1561_ap_ce;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1569_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
    sc_signal< sc_lv<16> > grp_multiply_accumulate_fu_1569_in2_V;
    sc_signal< sc_logic > grp_multiply_accumulate_fu_1569_ap_ce;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1577_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
    sc_signal< sc_lv<16> > grp_multiply_accumulate_fu_1577_in2_V;
    sc_signal< sc_logic > grp_multiply_accumulate_fu_1577_ap_ce;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1585_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
    sc_signal< sc_lv<16> > grp_multiply_accumulate_fu_1585_in2_V;
    sc_signal< sc_logic > grp_multiply_accumulate_fu_1585_ap_ce;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1593_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
    sc_signal< sc_lv<16> > grp_multiply_accumulate_fu_1593_in2_V;
    sc_signal< sc_logic > grp_multiply_accumulate_fu_1593_ap_ce;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1601_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
    sc_signal< sc_lv<16> > grp_multiply_accumulate_fu_1601_in2_V;
    sc_signal< sc_logic > grp_multiply_accumulate_fu_1601_ap_ce;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1609_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
    sc_signal< sc_lv<16> > grp_multiply_accumulate_fu_1609_in2_V;
    sc_signal< sc_logic > grp_multiply_accumulate_fu_1609_ap_ce;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1617_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
    sc_signal< sc_lv<16> > grp_multiply_accumulate_fu_1617_in2_V;
    sc_signal< sc_logic > grp_multiply_accumulate_fu_1617_ap_ce;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1625_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
    sc_signal< sc_lv<16> > grp_multiply_accumulate_fu_1625_in2_V;
    sc_signal< sc_logic > grp_multiply_accumulate_fu_1625_ap_ce;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1633_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
    sc_signal< sc_lv<16> > grp_multiply_accumulate_fu_1633_in2_V;
    sc_signal< sc_logic > grp_multiply_accumulate_fu_1633_ap_ce;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1641_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
    sc_signal< sc_lv<16> > grp_multiply_accumulate_fu_1641_in2_V;
    sc_signal< sc_logic > grp_multiply_accumulate_fu_1641_ap_ce;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1649_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
    sc_signal< sc_lv<16> > grp_multiply_accumulate_fu_1649_in2_V;
    sc_signal< sc_logic > grp_multiply_accumulate_fu_1649_ap_ce;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1657_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
    sc_signal< sc_lv<16> > grp_multiply_accumulate_fu_1657_in2_V;
    sc_signal< sc_logic > grp_multiply_accumulate_fu_1657_ap_ce;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1665_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
    sc_signal< sc_lv<16> > grp_multiply_accumulate_fu_1665_in2_V;
    sc_signal< sc_logic > grp_multiply_accumulate_fu_1665_ap_ce;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1673_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
    sc_signal< sc_lv<16> > grp_multiply_accumulate_fu_1673_in2_V;
    sc_signal< sc_logic > grp_multiply_accumulate_fu_1673_ap_ce;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1681_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
    sc_signal< sc_lv<16> > grp_multiply_accumulate_fu_1681_in2_V;
    sc_signal< sc_logic > grp_multiply_accumulate_fu_1681_ap_ce;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1689_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
    sc_signal< sc_lv<16> > grp_multiply_accumulate_fu_1689_in2_V;
    sc_signal< sc_logic > grp_multiply_accumulate_fu_1689_ap_ce;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1697_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
    sc_signal< sc_lv<16> > grp_multiply_accumulate_fu_1697_in2_V;
    sc_signal< sc_logic > grp_multiply_accumulate_fu_1697_ap_ce;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1705_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
    sc_signal< sc_lv<16> > grp_multiply_accumulate_fu_1705_in2_V;
    sc_signal< sc_logic > grp_multiply_accumulate_fu_1705_ap_ce;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1713_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
    sc_signal< sc_lv<16> > grp_multiply_accumulate_fu_1713_in2_V;
    sc_signal< sc_logic > grp_multiply_accumulate_fu_1713_ap_ce;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1721_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
    sc_signal< sc_lv<16> > grp_multiply_accumulate_fu_1721_in2_V;
    sc_signal< sc_logic > grp_multiply_accumulate_fu_1721_ap_ce;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1729_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
    sc_signal< sc_lv<16> > grp_multiply_accumulate_fu_1729_in2_V;
    sc_signal< sc_logic > grp_multiply_accumulate_fu_1729_ap_ce;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1737_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
    sc_signal< sc_lv<16> > grp_multiply_accumulate_fu_1737_in2_V;
    sc_signal< sc_logic > grp_multiply_accumulate_fu_1737_ap_ce;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1745_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
    sc_signal< sc_lv<16> > grp_multiply_accumulate_fu_1745_in2_V;
    sc_signal< sc_logic > grp_multiply_accumulate_fu_1745_ap_ce;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1753_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
    sc_signal< sc_lv<16> > grp_multiply_accumulate_fu_1753_in2_V;
    sc_signal< sc_logic > grp_multiply_accumulate_fu_1753_ap_ce;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1761_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
    sc_signal< sc_lv<16> > grp_multiply_accumulate_fu_1761_in2_V;
    sc_signal< sc_logic > grp_multiply_accumulate_fu_1761_ap_ce;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1769_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
    sc_signal< sc_lv<16> > grp_multiply_accumulate_fu_1769_in2_V;
    sc_signal< sc_logic > grp_multiply_accumulate_fu_1769_ap_ce;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1777_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
    sc_signal< sc_lv<16> > grp_multiply_accumulate_fu_1777_in2_V;
    sc_signal< sc_logic > grp_multiply_accumulate_fu_1777_ap_ce;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1785_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
    sc_signal< sc_lv<16> > grp_multiply_accumulate_fu_1785_in2_V;
    sc_signal< sc_logic > grp_multiply_accumulate_fu_1785_ap_ce;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1793_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
    sc_signal< sc_lv<16> > grp_multiply_accumulate_fu_1793_in2_V;
    sc_signal< sc_logic > grp_multiply_accumulate_fu_1793_ap_ce;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1801_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
    sc_signal< sc_lv<16> > grp_multiply_accumulate_fu_1801_in2_V;
    sc_signal< sc_logic > grp_multiply_accumulate_fu_1801_ap_ce;
    sc_signal< sc_lv<80> > grp_multiply_accumulate_fu_1809_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read;
    sc_signal< sc_lv<16> > grp_multiply_accumulate_fu_1809_in2_V;
    sc_signal< sc_logic > grp_multiply_accumulate_fu_1809_ap_ce;
    sc_signal< sc_lv<80> > ap_phi_mux_acc_31_m_cr_V_phi_fu_1153_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<80> > ap_phi_mux_acc_30_m_cr_V_phi_fu_1165_p4;
    sc_signal< sc_lv<80> > ap_phi_mux_acc_29_m_cr_V_phi_fu_1177_p4;
    sc_signal< sc_lv<80> > ap_phi_mux_acc_28_m_cr_V_phi_fu_1189_p4;
    sc_signal< sc_lv<80> > ap_phi_mux_acc_27_m_cr_V_phi_fu_1201_p4;
    sc_signal< sc_lv<80> > ap_phi_mux_acc_26_m_cr_V_phi_fu_1213_p4;
    sc_signal< sc_lv<80> > ap_phi_mux_acc_25_m_cr_V_phi_fu_1225_p4;
    sc_signal< sc_lv<80> > ap_phi_mux_acc_24_m_cr_V_phi_fu_1237_p4;
    sc_signal< sc_lv<80> > ap_phi_mux_acc_23_m_cr_V_phi_fu_1249_p4;
    sc_signal< sc_lv<80> > ap_phi_mux_acc_22_m_cr_V_phi_fu_1261_p4;
    sc_signal< sc_lv<80> > ap_phi_mux_acc_21_m_cr_V_phi_fu_1273_p4;
    sc_signal< sc_lv<80> > ap_phi_mux_acc_20_m_cr_V_phi_fu_1285_p4;
    sc_signal< sc_lv<80> > ap_phi_mux_acc_19_m_cr_V_phi_fu_1297_p4;
    sc_signal< sc_lv<80> > ap_phi_mux_acc_18_m_cr_V_phi_fu_1309_p4;
    sc_signal< sc_lv<80> > ap_phi_mux_acc_17_m_cr_V_phi_fu_1321_p4;
    sc_signal< sc_lv<80> > ap_phi_mux_acc_16_m_cr_V_phi_fu_1333_p4;
    sc_signal< sc_lv<80> > ap_phi_mux_acc_15_m_cr_V_phi_fu_1345_p4;
    sc_signal< sc_lv<80> > ap_phi_mux_acc_14_m_cr_V_phi_fu_1357_p4;
    sc_signal< sc_lv<80> > ap_phi_mux_acc_13_m_cr_V_phi_fu_1369_p4;
    sc_signal< sc_lv<80> > ap_phi_mux_acc_12_m_cr_V_phi_fu_1381_p4;
    sc_signal< sc_lv<80> > ap_phi_mux_acc_11_m_cr_V_phi_fu_1393_p4;
    sc_signal< sc_lv<80> > ap_phi_mux_acc_10_m_cr_V_phi_fu_1405_p4;
    sc_signal< sc_lv<80> > ap_phi_mux_acc_9_m_cr_V_phi_fu_1417_p4;
    sc_signal< sc_lv<80> > ap_phi_mux_acc_8_m_cr_V_phi_fu_1429_p4;
    sc_signal< sc_lv<80> > ap_phi_mux_acc_7_m_cr_V_phi_fu_1441_p4;
    sc_signal< sc_lv<80> > ap_phi_mux_acc_6_m_cr_V_phi_fu_1453_p4;
    sc_signal< sc_lv<80> > ap_phi_mux_acc_5_m_cr_V_phi_fu_1465_p4;
    sc_signal< sc_lv<80> > ap_phi_mux_acc_4_m_cr_V_phi_fu_1477_p4;
    sc_signal< sc_lv<80> > ap_phi_mux_acc_3_m_cr_V_phi_fu_1489_p4;
    sc_signal< sc_lv<80> > ap_phi_mux_acc_2_m_cr_V_phi_fu_1501_p4;
    sc_signal< sc_lv<80> > ap_phi_mux_acc_1_m_cr_V_phi_fu_1513_p4;
    sc_signal< sc_lv<80> > ap_phi_mux_acc_0_m_cr_V_phi_fu_1525_p4;
    sc_signal< sc_lv<10> > ap_phi_mux_ii_phi_fu_1537_p4;
    sc_signal< sc_lv<7> > ap_phi_mux_ires_phi_fu_1548_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<80> > tmp_fu_3040_p66;
    sc_signal< sc_lv<64> > tmp_4_fu_1868_p1;
    sc_signal< sc_lv<64> > tmp_5_fu_2839_p1;
    sc_signal< bool > ap_block_pp1_stage1_01001;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_2_fu_472;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_3_fu_476;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_4_fu_480;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_5_fu_484;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_6_fu_488;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_7_fu_492;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_8_fu_496;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_9_fu_500;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_10_fu_504;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_11_fu_508;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_12_fu_512;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_13_fu_516;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_14_fu_520;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_15_fu_524;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_16_fu_528;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_17_fu_532;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_18_fu_536;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_19_fu_540;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_20_fu_544;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_21_fu_548;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_22_fu_552;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_23_fu_556;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_24_fu_560;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_25_fu_564;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_26_fu_568;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_27_fu_572;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_28_fu_576;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_29_fu_580;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_30_fu_584;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_31_fu_588;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_32_fu_592;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_33_fu_596;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_34_fu_600;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_35_fu_604;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_36_fu_608;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_37_fu_612;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_38_fu_616;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_39_fu_620;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_40_fu_624;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_41_fu_628;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_42_fu_632;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_43_fu_636;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_44_fu_640;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_45_fu_644;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_46_fu_648;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_47_fu_652;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_48_fu_656;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_49_fu_660;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_50_fu_664;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_51_fu_668;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_52_fu_672;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_53_fu_676;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_54_fu_680;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_55_fu_684;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_56_fu_688;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_57_fu_692;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_58_fu_696;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_59_fu_700;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_60_fu_704;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_61_fu_708;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_62_fu_712;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_63_fu_716;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_64_fu_720;
    sc_signal< sc_lv<80> > acc_63_m_cr_V_65_fu_724;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< bool > ap_condition_1845;
    sc_signal< bool > ap_condition_1849;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage0;
    static const sc_lv<7> ap_ST_fsm_pp0_stage1;
    static const sc_lv<7> ap_ST_fsm_state7;
    static const sc_lv<7> ap_ST_fsm_pp1_stage0;
    static const sc_lv<7> ap_ST_fsm_pp1_stage1;
    static const sc_lv<7> ap_ST_fsm_state14;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<80> ap_const_lv80_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<16> ap_const_lv16_3C00;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<6> ap_const_lv6_2;
    static const sc_lv<6> ap_const_lv6_3;
    static const sc_lv<6> ap_const_lv6_4;
    static const sc_lv<6> ap_const_lv6_5;
    static const sc_lv<6> ap_const_lv6_6;
    static const sc_lv<6> ap_const_lv6_7;
    static const sc_lv<6> ap_const_lv6_8;
    static const sc_lv<6> ap_const_lv6_9;
    static const sc_lv<6> ap_const_lv6_A;
    static const sc_lv<6> ap_const_lv6_B;
    static const sc_lv<6> ap_const_lv6_C;
    static const sc_lv<6> ap_const_lv6_D;
    static const sc_lv<6> ap_const_lv6_E;
    static const sc_lv<6> ap_const_lv6_F;
    static const sc_lv<6> ap_const_lv6_10;
    static const sc_lv<6> ap_const_lv6_11;
    static const sc_lv<6> ap_const_lv6_12;
    static const sc_lv<6> ap_const_lv6_13;
    static const sc_lv<6> ap_const_lv6_14;
    static const sc_lv<6> ap_const_lv6_15;
    static const sc_lv<6> ap_const_lv6_16;
    static const sc_lv<6> ap_const_lv6_17;
    static const sc_lv<6> ap_const_lv6_18;
    static const sc_lv<6> ap_const_lv6_19;
    static const sc_lv<6> ap_const_lv6_1A;
    static const sc_lv<6> ap_const_lv6_1B;
    static const sc_lv<6> ap_const_lv6_1C;
    static const sc_lv<6> ap_const_lv6_1D;
    static const sc_lv<6> ap_const_lv6_1E;
    static const sc_lv<6> ap_const_lv6_1F;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<6> ap_const_lv6_21;
    static const sc_lv<6> ap_const_lv6_22;
    static const sc_lv<6> ap_const_lv6_23;
    static const sc_lv<6> ap_const_lv6_24;
    static const sc_lv<6> ap_const_lv6_25;
    static const sc_lv<6> ap_const_lv6_26;
    static const sc_lv<6> ap_const_lv6_27;
    static const sc_lv<6> ap_const_lv6_28;
    static const sc_lv<6> ap_const_lv6_29;
    static const sc_lv<6> ap_const_lv6_2A;
    static const sc_lv<6> ap_const_lv6_2B;
    static const sc_lv<6> ap_const_lv6_2C;
    static const sc_lv<6> ap_const_lv6_2D;
    static const sc_lv<6> ap_const_lv6_2E;
    static const sc_lv<6> ap_const_lv6_2F;
    static const sc_lv<6> ap_const_lv6_30;
    static const sc_lv<6> ap_const_lv6_31;
    static const sc_lv<6> ap_const_lv6_32;
    static const sc_lv<6> ap_const_lv6_33;
    static const sc_lv<6> ap_const_lv6_34;
    static const sc_lv<6> ap_const_lv6_35;
    static const sc_lv<6> ap_const_lv6_36;
    static const sc_lv<6> ap_const_lv6_37;
    static const sc_lv<6> ap_const_lv6_38;
    static const sc_lv<6> ap_const_lv6_39;
    static const sc_lv<6> ap_const_lv6_3A;
    static const sc_lv<6> ap_const_lv6_3B;
    static const sc_lv<6> ap_const_lv6_3C;
    static const sc_lv<6> ap_const_lv6_3D;
    static const sc_lv<6> ap_const_lv6_3E;
    static const sc_lv<6> ap_const_lv6_3F;
    static const sc_lv<10> ap_const_lv10_310;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_4F;
    static const sc_lv<32> ap_const_lv32_50;
    static const sc_lv<32> ap_const_lv32_5F;
    static const sc_lv<32> ap_const_lv32_60;
    static const sc_lv<32> ap_const_lv32_6F;
    static const sc_lv<32> ap_const_lv32_70;
    static const sc_lv<32> ap_const_lv32_7F;
    static const sc_lv<32> ap_const_lv32_80;
    static const sc_lv<32> ap_const_lv32_8F;
    static const sc_lv<32> ap_const_lv32_90;
    static const sc_lv<32> ap_const_lv32_9F;
    static const sc_lv<32> ap_const_lv32_A0;
    static const sc_lv<32> ap_const_lv32_AF;
    static const sc_lv<32> ap_const_lv32_B0;
    static const sc_lv<32> ap_const_lv32_BF;
    static const sc_lv<32> ap_const_lv32_C0;
    static const sc_lv<32> ap_const_lv32_CF;
    static const sc_lv<32> ap_const_lv32_D0;
    static const sc_lv<32> ap_const_lv32_DF;
    static const sc_lv<32> ap_const_lv32_E0;
    static const sc_lv<32> ap_const_lv32_EF;
    static const sc_lv<32> ap_const_lv32_F0;
    static const sc_lv<32> ap_const_lv32_FF;
    static const sc_lv<32> ap_const_lv32_100;
    static const sc_lv<32> ap_const_lv32_10F;
    static const sc_lv<32> ap_const_lv32_110;
    static const sc_lv<32> ap_const_lv32_11F;
    static const sc_lv<32> ap_const_lv32_120;
    static const sc_lv<32> ap_const_lv32_12F;
    static const sc_lv<32> ap_const_lv32_130;
    static const sc_lv<32> ap_const_lv32_13F;
    static const sc_lv<32> ap_const_lv32_140;
    static const sc_lv<32> ap_const_lv32_14F;
    static const sc_lv<32> ap_const_lv32_150;
    static const sc_lv<32> ap_const_lv32_15F;
    static const sc_lv<32> ap_const_lv32_160;
    static const sc_lv<32> ap_const_lv32_16F;
    static const sc_lv<32> ap_const_lv32_170;
    static const sc_lv<32> ap_const_lv32_17F;
    static const sc_lv<32> ap_const_lv32_180;
    static const sc_lv<32> ap_const_lv32_18F;
    static const sc_lv<32> ap_const_lv32_190;
    static const sc_lv<32> ap_const_lv32_19F;
    static const sc_lv<32> ap_const_lv32_1A0;
    static const sc_lv<32> ap_const_lv32_1AF;
    static const sc_lv<32> ap_const_lv32_1B0;
    static const sc_lv<32> ap_const_lv32_1BF;
    static const sc_lv<32> ap_const_lv32_1C0;
    static const sc_lv<32> ap_const_lv32_1CF;
    static const sc_lv<32> ap_const_lv32_1D0;
    static const sc_lv<32> ap_const_lv32_1DF;
    static const sc_lv<32> ap_const_lv32_1E0;
    static const sc_lv<32> ap_const_lv32_1EF;
    static const sc_lv<32> ap_const_lv32_1F0;
    static const sc_lv<32> ap_const_lv32_1FF;
    static const sc_lv<32> ap_const_lv32_200;
    static const sc_lv<32> ap_const_lv32_20F;
    static const sc_lv<32> ap_const_lv32_210;
    static const sc_lv<32> ap_const_lv32_21F;
    static const sc_lv<32> ap_const_lv32_220;
    static const sc_lv<32> ap_const_lv32_22F;
    static const sc_lv<32> ap_const_lv32_230;
    static const sc_lv<32> ap_const_lv32_23F;
    static const sc_lv<32> ap_const_lv32_240;
    static const sc_lv<32> ap_const_lv32_24F;
    static const sc_lv<32> ap_const_lv32_250;
    static const sc_lv<32> ap_const_lv32_25F;
    static const sc_lv<32> ap_const_lv32_260;
    static const sc_lv<32> ap_const_lv32_26F;
    static const sc_lv<32> ap_const_lv32_270;
    static const sc_lv<32> ap_const_lv32_27F;
    static const sc_lv<32> ap_const_lv32_280;
    static const sc_lv<32> ap_const_lv32_28F;
    static const sc_lv<32> ap_const_lv32_290;
    static const sc_lv<32> ap_const_lv32_29F;
    static const sc_lv<32> ap_const_lv32_2A0;
    static const sc_lv<32> ap_const_lv32_2AF;
    static const sc_lv<32> ap_const_lv32_2B0;
    static const sc_lv<32> ap_const_lv32_2BF;
    static const sc_lv<32> ap_const_lv32_2C0;
    static const sc_lv<32> ap_const_lv32_2CF;
    static const sc_lv<32> ap_const_lv32_2D0;
    static const sc_lv<32> ap_const_lv32_2DF;
    static const sc_lv<32> ap_const_lv32_2E0;
    static const sc_lv<32> ap_const_lv32_2EF;
    static const sc_lv<32> ap_const_lv32_2F0;
    static const sc_lv<32> ap_const_lv32_2FF;
    static const sc_lv<32> ap_const_lv32_300;
    static const sc_lv<32> ap_const_lv32_30F;
    static const sc_lv<32> ap_const_lv32_310;
    static const sc_lv<32> ap_const_lv32_31F;
    static const sc_lv<32> ap_const_lv32_320;
    static const sc_lv<32> ap_const_lv32_32F;
    static const sc_lv<32> ap_const_lv32_330;
    static const sc_lv<32> ap_const_lv32_33F;
    static const sc_lv<32> ap_const_lv32_340;
    static const sc_lv<32> ap_const_lv32_34F;
    static const sc_lv<32> ap_const_lv32_350;
    static const sc_lv<32> ap_const_lv32_35F;
    static const sc_lv<32> ap_const_lv32_360;
    static const sc_lv<32> ap_const_lv32_36F;
    static const sc_lv<32> ap_const_lv32_370;
    static const sc_lv<32> ap_const_lv32_37F;
    static const sc_lv<32> ap_const_lv32_380;
    static const sc_lv<32> ap_const_lv32_38F;
    static const sc_lv<32> ap_const_lv32_390;
    static const sc_lv<32> ap_const_lv32_39F;
    static const sc_lv<32> ap_const_lv32_3A0;
    static const sc_lv<32> ap_const_lv32_3AF;
    static const sc_lv<32> ap_const_lv32_3B0;
    static const sc_lv<32> ap_const_lv32_3BF;
    static const sc_lv<32> ap_const_lv32_3C0;
    static const sc_lv<32> ap_const_lv32_3CF;
    static const sc_lv<32> ap_const_lv32_3D0;
    static const sc_lv<32> ap_const_lv32_3DF;
    static const sc_lv<32> ap_const_lv32_3E0;
    static const sc_lv<32> ap_const_lv32_3EF;
    static const sc_lv<32> ap_const_lv32_3F0;
    static const sc_lv<32> ap_const_lv32_3FF;
    static const sc_lv<7> ap_const_lv7_40;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<32> ap_const_lv32_6;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_L1_BIAS_V_address0();
    void thread_L1_BIAS_V_ce0();
    void thread_L1_WEIGHTS_V_address0();
    void thread_L1_WEIGHTS_V_ce0();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp1_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state7();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp1_stage1();
    void thread_ap_block_pp1_stage1_01001();
    void thread_ap_block_pp1_stage1_11001();
    void thread_ap_block_pp1_stage1_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp1_stage0_iter1();
    void thread_ap_block_state11_pp1_stage1_iter1();
    void thread_ap_block_state12_pp1_stage0_iter2();
    void thread_ap_block_state13_pp1_stage1_iter2();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage1_iter1();
    void thread_ap_block_state6_pp0_stage0_iter2();
    void thread_ap_block_state8_pp1_stage0_iter0();
    void thread_ap_block_state9_pp1_stage1_iter0();
    void thread_ap_condition_1845();
    void thread_ap_condition_1849();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_condition_pp1_exit_iter0_state8();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_phi_mux_acc_0_m_cr_V_phi_fu_1525_p4();
    void thread_ap_phi_mux_acc_10_m_cr_V_phi_fu_1405_p4();
    void thread_ap_phi_mux_acc_11_m_cr_V_phi_fu_1393_p4();
    void thread_ap_phi_mux_acc_12_m_cr_V_phi_fu_1381_p4();
    void thread_ap_phi_mux_acc_13_m_cr_V_phi_fu_1369_p4();
    void thread_ap_phi_mux_acc_14_m_cr_V_phi_fu_1357_p4();
    void thread_ap_phi_mux_acc_15_m_cr_V_phi_fu_1345_p4();
    void thread_ap_phi_mux_acc_16_m_cr_V_phi_fu_1333_p4();
    void thread_ap_phi_mux_acc_17_m_cr_V_phi_fu_1321_p4();
    void thread_ap_phi_mux_acc_18_m_cr_V_phi_fu_1309_p4();
    void thread_ap_phi_mux_acc_19_m_cr_V_phi_fu_1297_p4();
    void thread_ap_phi_mux_acc_1_m_cr_V_phi_fu_1513_p4();
    void thread_ap_phi_mux_acc_20_m_cr_V_phi_fu_1285_p4();
    void thread_ap_phi_mux_acc_21_m_cr_V_phi_fu_1273_p4();
    void thread_ap_phi_mux_acc_22_m_cr_V_phi_fu_1261_p4();
    void thread_ap_phi_mux_acc_23_m_cr_V_phi_fu_1249_p4();
    void thread_ap_phi_mux_acc_24_m_cr_V_phi_fu_1237_p4();
    void thread_ap_phi_mux_acc_25_m_cr_V_phi_fu_1225_p4();
    void thread_ap_phi_mux_acc_26_m_cr_V_phi_fu_1213_p4();
    void thread_ap_phi_mux_acc_27_m_cr_V_phi_fu_1201_p4();
    void thread_ap_phi_mux_acc_28_m_cr_V_phi_fu_1189_p4();
    void thread_ap_phi_mux_acc_29_m_cr_V_phi_fu_1177_p4();
    void thread_ap_phi_mux_acc_2_m_cr_V_phi_fu_1501_p4();
    void thread_ap_phi_mux_acc_30_m_cr_V_phi_fu_1165_p4();
    void thread_ap_phi_mux_acc_31_m_cr_V_phi_fu_1153_p4();
    void thread_ap_phi_mux_acc_3_m_cr_V_phi_fu_1489_p4();
    void thread_ap_phi_mux_acc_4_m_cr_V_phi_fu_1477_p4();
    void thread_ap_phi_mux_acc_5_m_cr_V_phi_fu_1465_p4();
    void thread_ap_phi_mux_acc_6_m_cr_V_phi_fu_1453_p4();
    void thread_ap_phi_mux_acc_7_m_cr_V_phi_fu_1441_p4();
    void thread_ap_phi_mux_acc_8_m_cr_V_phi_fu_1429_p4();
    void thread_ap_phi_mux_acc_9_m_cr_V_phi_fu_1417_p4();
    void thread_ap_phi_mux_ii_phi_fu_1537_p4();
    void thread_ap_phi_mux_ires_phi_fu_1548_p4();
    void thread_ap_ready();
    void thread_data_in_V_V_blk_n();
    void thread_data_in_V_V_read();
    void thread_data_out_V_V_blk_n();
    void thread_data_out_V_V_din();
    void thread_data_out_V_V_write();
    void thread_exitcond2_fu_1856_p2();
    void thread_exitcond_fu_2827_p2();
    void thread_grp_get_result_fu_1555_ap_ce();
    void thread_grp_multiply_accumulate_fu_1561_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read();
    void thread_grp_multiply_accumulate_fu_1561_ap_ce();
    void thread_grp_multiply_accumulate_fu_1561_in1_V();
    void thread_grp_multiply_accumulate_fu_1561_in2_V();
    void thread_grp_multiply_accumulate_fu_1569_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read();
    void thread_grp_multiply_accumulate_fu_1569_ap_ce();
    void thread_grp_multiply_accumulate_fu_1569_in2_V();
    void thread_grp_multiply_accumulate_fu_1577_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read();
    void thread_grp_multiply_accumulate_fu_1577_ap_ce();
    void thread_grp_multiply_accumulate_fu_1577_in2_V();
    void thread_grp_multiply_accumulate_fu_1585_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read();
    void thread_grp_multiply_accumulate_fu_1585_ap_ce();
    void thread_grp_multiply_accumulate_fu_1585_in2_V();
    void thread_grp_multiply_accumulate_fu_1593_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read();
    void thread_grp_multiply_accumulate_fu_1593_ap_ce();
    void thread_grp_multiply_accumulate_fu_1593_in2_V();
    void thread_grp_multiply_accumulate_fu_1601_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read();
    void thread_grp_multiply_accumulate_fu_1601_ap_ce();
    void thread_grp_multiply_accumulate_fu_1601_in2_V();
    void thread_grp_multiply_accumulate_fu_1609_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read();
    void thread_grp_multiply_accumulate_fu_1609_ap_ce();
    void thread_grp_multiply_accumulate_fu_1609_in2_V();
    void thread_grp_multiply_accumulate_fu_1617_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read();
    void thread_grp_multiply_accumulate_fu_1617_ap_ce();
    void thread_grp_multiply_accumulate_fu_1617_in2_V();
    void thread_grp_multiply_accumulate_fu_1625_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read();
    void thread_grp_multiply_accumulate_fu_1625_ap_ce();
    void thread_grp_multiply_accumulate_fu_1625_in2_V();
    void thread_grp_multiply_accumulate_fu_1633_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read();
    void thread_grp_multiply_accumulate_fu_1633_ap_ce();
    void thread_grp_multiply_accumulate_fu_1633_in2_V();
    void thread_grp_multiply_accumulate_fu_1641_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read();
    void thread_grp_multiply_accumulate_fu_1641_ap_ce();
    void thread_grp_multiply_accumulate_fu_1641_in2_V();
    void thread_grp_multiply_accumulate_fu_1649_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read();
    void thread_grp_multiply_accumulate_fu_1649_ap_ce();
    void thread_grp_multiply_accumulate_fu_1649_in2_V();
    void thread_grp_multiply_accumulate_fu_1657_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read();
    void thread_grp_multiply_accumulate_fu_1657_ap_ce();
    void thread_grp_multiply_accumulate_fu_1657_in2_V();
    void thread_grp_multiply_accumulate_fu_1665_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read();
    void thread_grp_multiply_accumulate_fu_1665_ap_ce();
    void thread_grp_multiply_accumulate_fu_1665_in2_V();
    void thread_grp_multiply_accumulate_fu_1673_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read();
    void thread_grp_multiply_accumulate_fu_1673_ap_ce();
    void thread_grp_multiply_accumulate_fu_1673_in2_V();
    void thread_grp_multiply_accumulate_fu_1681_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read();
    void thread_grp_multiply_accumulate_fu_1681_ap_ce();
    void thread_grp_multiply_accumulate_fu_1681_in2_V();
    void thread_grp_multiply_accumulate_fu_1689_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read();
    void thread_grp_multiply_accumulate_fu_1689_ap_ce();
    void thread_grp_multiply_accumulate_fu_1689_in2_V();
    void thread_grp_multiply_accumulate_fu_1697_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read();
    void thread_grp_multiply_accumulate_fu_1697_ap_ce();
    void thread_grp_multiply_accumulate_fu_1697_in2_V();
    void thread_grp_multiply_accumulate_fu_1705_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read();
    void thread_grp_multiply_accumulate_fu_1705_ap_ce();
    void thread_grp_multiply_accumulate_fu_1705_in2_V();
    void thread_grp_multiply_accumulate_fu_1713_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read();
    void thread_grp_multiply_accumulate_fu_1713_ap_ce();
    void thread_grp_multiply_accumulate_fu_1713_in2_V();
    void thread_grp_multiply_accumulate_fu_1721_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read();
    void thread_grp_multiply_accumulate_fu_1721_ap_ce();
    void thread_grp_multiply_accumulate_fu_1721_in2_V();
    void thread_grp_multiply_accumulate_fu_1729_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read();
    void thread_grp_multiply_accumulate_fu_1729_ap_ce();
    void thread_grp_multiply_accumulate_fu_1729_in2_V();
    void thread_grp_multiply_accumulate_fu_1737_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read();
    void thread_grp_multiply_accumulate_fu_1737_ap_ce();
    void thread_grp_multiply_accumulate_fu_1737_in2_V();
    void thread_grp_multiply_accumulate_fu_1745_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read();
    void thread_grp_multiply_accumulate_fu_1745_ap_ce();
    void thread_grp_multiply_accumulate_fu_1745_in2_V();
    void thread_grp_multiply_accumulate_fu_1753_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read();
    void thread_grp_multiply_accumulate_fu_1753_ap_ce();
    void thread_grp_multiply_accumulate_fu_1753_in2_V();
    void thread_grp_multiply_accumulate_fu_1761_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read();
    void thread_grp_multiply_accumulate_fu_1761_ap_ce();
    void thread_grp_multiply_accumulate_fu_1761_in2_V();
    void thread_grp_multiply_accumulate_fu_1769_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read();
    void thread_grp_multiply_accumulate_fu_1769_ap_ce();
    void thread_grp_multiply_accumulate_fu_1769_in2_V();
    void thread_grp_multiply_accumulate_fu_1777_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read();
    void thread_grp_multiply_accumulate_fu_1777_ap_ce();
    void thread_grp_multiply_accumulate_fu_1777_in2_V();
    void thread_grp_multiply_accumulate_fu_1785_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read();
    void thread_grp_multiply_accumulate_fu_1785_ap_ce();
    void thread_grp_multiply_accumulate_fu_1785_in2_V();
    void thread_grp_multiply_accumulate_fu_1793_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read();
    void thread_grp_multiply_accumulate_fu_1793_ap_ce();
    void thread_grp_multiply_accumulate_fu_1793_in2_V();
    void thread_grp_multiply_accumulate_fu_1801_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read();
    void thread_grp_multiply_accumulate_fu_1801_ap_ce();
    void thread_grp_multiply_accumulate_fu_1801_in2_V();
    void thread_grp_multiply_accumulate_fu_1809_CompleteRegister_ap_uint_16_ap_uint_16_m_cr_V_read();
    void thread_grp_multiply_accumulate_fu_1809_ap_ce();
    void thread_grp_multiply_accumulate_fu_1809_in2_V();
    void thread_ii_2_fu_1862_p2();
    void thread_internal_ap_ready();
    void thread_ires_1_fu_2833_p2();
    void thread_real_start();
    void thread_start_out();
    void thread_start_write();
    void thread_tmp_4_fu_1868_p1();
    void thread_tmp_5_fu_2839_p1();
    void thread_tmp_68_fu_1873_p1();
    void thread_tmp_69_fu_2844_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
