\hypertarget{struct_core_debug___mem_map}{}\section{Core\+Debug\+\_\+\+Mem\+Map Struct Reference}
\label{struct_core_debug___mem_map}\index{Core\+Debug\+\_\+\+Mem\+Map@{Core\+Debug\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K20\+D7.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\_t} \hyperlink{struct_core_debug___mem_map_a4968901505f61e2a98c9196a8ac7584b}{base\_DHCSR\_Read}\\
\>\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\_t} \hyperlink{struct_core_debug___mem_map_a57de52c8c1eb5789546543f2408ce487}{base\_DHCSR\_Write}\\
\}; \\

\end{tabbing}\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_core_debug___mem_map_ad9c98f7390e5d3a6b54df56ddea32e8b}{base\+\_\+\+D\+C\+R\+SR}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_core_debug___mem_map_aac76a717b2aba2ccbf75e020cc71fb3e}{base\+\_\+\+D\+C\+R\+DR}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_core_debug___mem_map_a13a099e668fcb3587b2cd6eb8f8608d5}{base\+\_\+\+D\+E\+M\+CR}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\_t} \hyperlink{struct_core_debug___mem_map_a4968901505f61e2a98c9196a8ac7584b}{base\_DHCSR\_Read}\\
\>\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\_t} \hyperlink{struct_core_debug___mem_map_a57de52c8c1eb5789546543f2408ce487}{base\_DHCSR\_Write}\\
\}; \\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\_t} \hyperlink{struct_core_debug___mem_map_a4968901505f61e2a98c9196a8ac7584b}{base\_DHCSR\_Read}\\
\>\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\_t} \hyperlink{struct_core_debug___mem_map_a57de52c8c1eb5789546543f2408ce487}{base\_DHCSR\_Write}\\
\}; \\

\end{tabbing}\end{DoxyCompactItemize}


\subsection{Detailed Description}
Core\+Debug -\/ Peripheral register structure 

Definition at line 2747 of file M\+K20\+D7.\+h.



\subsection{Member Data Documentation}
\subsubsection[{\texorpdfstring{"@106}{@106}}]{\setlength{\rightskip}{0pt plus 5cm}union \{ ... \} }\hypertarget{struct_core_debug___mem_map_a8919e7c305d1575fc0b5e752b5201035}{}\label{struct_core_debug___mem_map_a8919e7c305d1575fc0b5e752b5201035}
\subsubsection[{\texorpdfstring{"@16}{@16}}]{\setlength{\rightskip}{0pt plus 5cm}union \{ ... \} }\hypertarget{struct_core_debug___mem_map_aedbae45a1e2cb049260e74c178646b9f}{}\label{struct_core_debug___mem_map_aedbae45a1e2cb049260e74c178646b9f}
\subsubsection[{\texorpdfstring{"@67}{@67}}]{\setlength{\rightskip}{0pt plus 5cm}union \{ ... \} }\hypertarget{struct_core_debug___mem_map_af14b7748e252b6ab7e684210465ddf3a}{}\label{struct_core_debug___mem_map_af14b7748e252b6ab7e684210465ddf3a}
\index{Core\+Debug\+\_\+\+Mem\+Map@{Core\+Debug\+\_\+\+Mem\+Map}!base\+\_\+\+D\+C\+R\+DR@{base\+\_\+\+D\+C\+R\+DR}}
\index{base\+\_\+\+D\+C\+R\+DR@{base\+\_\+\+D\+C\+R\+DR}!Core\+Debug\+\_\+\+Mem\+Map@{Core\+Debug\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{base\+\_\+\+D\+C\+R\+DR}{base_DCRDR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} Core\+Debug\+\_\+\+Mem\+Map\+::base\+\_\+\+D\+C\+R\+DR}\hypertarget{struct_core_debug___mem_map_aac76a717b2aba2ccbf75e020cc71fb3e}{}\label{struct_core_debug___mem_map_aac76a717b2aba2ccbf75e020cc71fb3e}
Debug Core Register Data Register, offset\+: 0x8 

Definition at line 2753 of file M\+K20\+D7.\+h.

\index{Core\+Debug\+\_\+\+Mem\+Map@{Core\+Debug\+\_\+\+Mem\+Map}!base\+\_\+\+D\+C\+R\+SR@{base\+\_\+\+D\+C\+R\+SR}}
\index{base\+\_\+\+D\+C\+R\+SR@{base\+\_\+\+D\+C\+R\+SR}!Core\+Debug\+\_\+\+Mem\+Map@{Core\+Debug\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{base\+\_\+\+D\+C\+R\+SR}{base_DCRSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} Core\+Debug\+\_\+\+Mem\+Map\+::base\+\_\+\+D\+C\+R\+SR}\hypertarget{struct_core_debug___mem_map_ad9c98f7390e5d3a6b54df56ddea32e8b}{}\label{struct_core_debug___mem_map_ad9c98f7390e5d3a6b54df56ddea32e8b}
Debug Core Register Selector Register, offset\+: 0x4 

Definition at line 2752 of file M\+K20\+D7.\+h.

\index{Core\+Debug\+\_\+\+Mem\+Map@{Core\+Debug\+\_\+\+Mem\+Map}!base\+\_\+\+D\+E\+M\+CR@{base\+\_\+\+D\+E\+M\+CR}}
\index{base\+\_\+\+D\+E\+M\+CR@{base\+\_\+\+D\+E\+M\+CR}!Core\+Debug\+\_\+\+Mem\+Map@{Core\+Debug\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{base\+\_\+\+D\+E\+M\+CR}{base_DEMCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} Core\+Debug\+\_\+\+Mem\+Map\+::base\+\_\+\+D\+E\+M\+CR}\hypertarget{struct_core_debug___mem_map_a13a099e668fcb3587b2cd6eb8f8608d5}{}\label{struct_core_debug___mem_map_a13a099e668fcb3587b2cd6eb8f8608d5}
Debug Exception and Monitor Control Register, offset\+: 0xC 

Definition at line 2754 of file M\+K20\+D7.\+h.

\index{Core\+Debug\+\_\+\+Mem\+Map@{Core\+Debug\+\_\+\+Mem\+Map}!base\+\_\+\+D\+H\+C\+S\+R\+\_\+\+Read@{base\+\_\+\+D\+H\+C\+S\+R\+\_\+\+Read}}
\index{base\+\_\+\+D\+H\+C\+S\+R\+\_\+\+Read@{base\+\_\+\+D\+H\+C\+S\+R\+\_\+\+Read}!Core\+Debug\+\_\+\+Mem\+Map@{Core\+Debug\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{base\+\_\+\+D\+H\+C\+S\+R\+\_\+\+Read}{base_DHCSR_Read}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} Core\+Debug\+\_\+\+Mem\+Map\+::base\+\_\+\+D\+H\+C\+S\+R\+\_\+\+Read}\hypertarget{struct_core_debug___mem_map_a4968901505f61e2a98c9196a8ac7584b}{}\label{struct_core_debug___mem_map_a4968901505f61e2a98c9196a8ac7584b}
Debug Halting Control and Status Register, offset\+: 0x0 

Definition at line 2749 of file M\+K20\+D7.\+h.

\index{Core\+Debug\+\_\+\+Mem\+Map@{Core\+Debug\+\_\+\+Mem\+Map}!base\+\_\+\+D\+H\+C\+S\+R\+\_\+\+Write@{base\+\_\+\+D\+H\+C\+S\+R\+\_\+\+Write}}
\index{base\+\_\+\+D\+H\+C\+S\+R\+\_\+\+Write@{base\+\_\+\+D\+H\+C\+S\+R\+\_\+\+Write}!Core\+Debug\+\_\+\+Mem\+Map@{Core\+Debug\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{base\+\_\+\+D\+H\+C\+S\+R\+\_\+\+Write}{base_DHCSR_Write}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} Core\+Debug\+\_\+\+Mem\+Map\+::base\+\_\+\+D\+H\+C\+S\+R\+\_\+\+Write}\hypertarget{struct_core_debug___mem_map_a57de52c8c1eb5789546543f2408ce487}{}\label{struct_core_debug___mem_map_a57de52c8c1eb5789546543f2408ce487}
Debug Halting Control and Status Register, offset\+: 0x0 

Definition at line 2750 of file M\+K20\+D7.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bootloader/k20/headers/\hyperlink{bootloader_2k20_2headers_2_m_k20_d7_8h}{M\+K20\+D7.\+h}\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/k20/cpu/headers/\hyperlink{_m_k20_d_z10_8h}{M\+K20\+D\+Z10.\+h}\end{DoxyCompactItemize}
