Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9db59efbf52943578fbc0e2ad0ef20f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_behav xil_defaultlib.CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'A' [C:/Users/wcockrum/COEN122/CPU/CPU.srcs/sim_1/new/CPU.v:78]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'A' [C:/Users/wcockrum/COEN122/CPU/CPU.srcs/sim_1/new/CPU.v:120]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.two_compliment
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.mux3_1
Compiling module xil_defaultlib.bit_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.Ripple_Carry
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.ID_EXMEM
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Sign_Extender
Compiling module xil_defaultlib.EXMEM_WB
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_behav
