<MODULE>
C851F38_ADC_any_pins
</MODULE>

<OPTC51>
--model-small
</OPTC51>

<PRINTF_FLOAT>
printf_float
</PRINTF_FLOAT>

<SEGMENTS>
R_GSINIT,code,0000,NO
R_BSEG,bit,0000,NO
R_XSEG,xdata,0000,NO
BIT_BANK,data,0000,OV
R_CONST,code,00F1,NO
rbank0,data,0000,OV
R_PSEG,xdata,0000,NO
R_DINIT,code,0000,NO
R_DSEG,data,0015,NO
R_OSEG,data,0001,OV
R_IXSEG,xdata,0000,NO
R_ISEG,idata,0000,NO
R_HOME,code,0000,NO
R_XINIT,code,0000,NO
R_CSEG,code,032B,NO
</SEGMENTS>

<LOCALS>
_main_sloc0_1_0,R_DSEG,0011,0004
L006014?,R_CSEG,00BF,0000
L006012?,R_CSEG,00AF,0000
L006010?,R_CSEG,00AD,0000
L003009?,R_CSEG,0062,0000
L003008?,R_CSEG,005F,0000
L003006?,R_CSEG,004B,0000
L003001?,R_CSEG,0050,0000
L004001?,R_CSEG,006A,0000
_main_V_1_91,R_DSEG,0001,0010
L006007?,R_CSEG,00EB,0000
L006004?,R_CSEG,00E3,0000
L006003?,R_CSEG,00DB,0000
L006002?,R_CSEG,00D3,0000
L006001?,R_CSEG,00CB,0000
L007004?,R_CSEG,00F9,0000
L007001?,R_CSEG,00F4,0000
__str_0,R_CONST,0000,0000
__str_1,R_CONST,0005,0000
__str_2,R_CONST,0069,0000
__str_3,R_CONST,00AA,0000
__str_4,R_CONST,00B6,0000
__str_5,R_CONST,00BF,0000
L003019?,R_CSEG,005D,0000
L004011?,R_CSEG,0096,0000
L013002?,R_CSEG,0224,0000
L004010?,R_CSEG,0071,0000
</LOCALS>

<PUBLICS>
_InitPinADC,R_CSEG,00A2,0000
_TIMER0_Init,R_CSEG,0197,0000
_Volts_at_Pin,R_CSEG,010D,0000
_main,R_CSEG,01A0,0000
__c51_external_startup,R_CSEG,0000,0000
_InitPinADC_PARM_2,R_OSEG,0000,0001
_UART0_Init,R_CSEG,017D,0000
_InitADC,R_CSEG,0098,0000
_overflow_count,R_DSEG,0000,0001
_SYSCLK_Init,R_CSEG,0173,0000
_Timer3us,R_CSEG,0035,0000
_PORT_Init,R_CSEG,0166,0000
_ADC_at_Pin,R_CSEG,00EC,0000
_waitms,R_CSEG,0066,0000
</PUBLICS>

<EXTERNALS>
___uint2fs,any,0000,0000
___fsmul,any,0000,0000
_printf,any,0000,0000
___slong2fs,any,0000,0000
_crt0,any,0000,0000
___fsdiv,any,0000,0000
</EXTERNALS>

<CODE AT 0000>
</CODE>

<CODE R_HOME>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_CSEG>
</CODE>

<CODE AT 0000>
02 addr16(_crt0;)  
</CODE>

<CODE R_HOME>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_DINIT>
</CODE>

<CODE R_CSEG>
53 D9 BF
75 FF 80
75 EF 06
43 A9 03
43 B2 03
75 98 10
75 8D 30
53 8E F4
43 8E 08
85 8D 8B
53 89 0F
43 89 20
D2 8E
D2 99
43 A4 01
75 E1 01
75 E2 40
75 82 00
22
AA 82
43 8E 40
75 92 D0
75 93 FF
85 92 94
85 93 95
75 91 04
7B 00
C3
EB
9A
50 rel2(L003009?;)
E5 91
30 E7 rel3(L003001?;)
53 91 7F
10 8D rel3(L003019?;)
80 rel2(L003008?;)
05 data8(_overflow_count;)
0B
80 rel2(L003006?;)
75 91 00
22
AA 82
AB 83
BA 00 rel3(L004010?;)
BB 00 rel3(L004010?;)
22
75 82 F9
C0 02
C0 03
12 addr16(_Timer3us;)  
75 82 F9
12 addr16(_Timer3us;)  
75 82 F9
12 addr16(_Timer3us;)  
75 82 FA
12 addr16(_Timer3us;)  
D0 03
D0 02
1A
BA FF rel3(L004011?;)
1B
80 rel2(L004001?;)
75 BC F8
75 E8 80
75 D1 08
22
AA 82
85 data8(_InitPinADC_PARM_2;) F0
05 F0
74 01
80 rel2(L006012?;)
25 E0
D5 F0 rel3(L006010?;)
FB
EA
24 FC
40 rel2(L006007?;)
EA
2A
2A
90 data16(L006014?;)  
73
02 addr16(L006001?;)  
02 addr16(L006002?;)  
02 addr16(L006003?;)  
02 addr16(L006004?;)  
EB
F4
52 F1
EB
42 D4
22
EB
F4
52 F2
EB
42 D5
22
EB
F4
52 F3
EB
42 D6
22
EB
F4
FA
52 F4
EB
42 DF
22
85 82 BB
75 BA 1F
D2 EC
20 EC rel3(L007001?;)
D2 EC
20 EC rel3(L007004?;)
AA BD
7B 00
AD BE
7C 00
EC
2A
F5 82
ED
3B
F5 83
22
12 addr16(_ADC_at_Pin;)  
12 addr16(___uint2fs;)  
AA 82
AB 83
AC F0
FD
C0 02
C0 03
C0 04
C0 05
90 33 33
75 F0 53
74 40
12 addr16(___fsmul;)  
AA 82
AB 83
AC F0
FD
E5 81
24 FC
F5 81
E4
C0 E0
C0 E0
74 80
C0 E0
74 44
C0 E0
8A 82
8B 83
8C F0
ED
12 addr16(___fsdiv;)  
AA 82
AB 83
AC F0
FD
E5 81
24 FC
F5 81
8A 82
8B 83
8C F0
ED
22
43 A4 10
75 E1 01
75 E2 50
75 E3 00
22
43 A9 03
43 B2 03
75 EF 04
22
75 98 10
75 8D 30
53 8E F4
43 8E 08
85 8D 8B
53 89 0F
43 89 20
D2 8E
D2 99
22
53 89 F0
43 89 05
C2 8C
22
53 D9 BF
12 addr16(_PORT_Init;)  
12 addr16(_SYSCLK_Init;)  
12 addr16(_UART0_Init;)  
12 addr16(_TIMER0_Init;)  
74 data8(__str_0;)
C0 E0
74 data8(__str_0;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
15 81
15 81
15 81
74 data8(__str_4;)
C0 E0
74 data8(__str_4;0x0008;>>;)
C0 E0
74 80
C0 E0
74 data8(__str_3;)
C0 E0
74 data8(__str_3;0x0008;>>;)
C0 E0
74 80
C0 E0
74 data8(__str_2;)
C0 E0
74 data8(__str_2;0x0008;>>;)
C0 E0
74 80
C0 E0
74 data8(__str_1;)
C0 E0
74 data8(__str_1;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 F4
F5 81
75 data8(_InitPinADC_PARM_2;) 00
75 82 02
12 addr16(_InitPinADC;)  
75 data8(_InitPinADC_PARM_2;) 01
75 82 02
12 addr16(_InitPinADC;)  
75 data8(_InitPinADC_PARM_2;) 02
75 82 02
12 addr16(_InitPinADC;)  
75 data8(_InitPinADC_PARM_2;) 03
75 82 02
12 addr16(_InitPinADC;)  
12 addr16(_InitADC;)  
75 82 08
12 addr16(_Volts_at_Pin;)  
AA 82
AB 83
AC F0
FD
8A data8(_main_V_1_91;)
8B data8(_main_V_1_91;0x0001;+;)
8C data8(_main_V_1_91;0x0002;+;)
8D data8(_main_V_1_91;0x0003;+;)
75 82 09
12 addr16(_Volts_at_Pin;)  
AA 82
AB 83
AC F0
FD
8A data8(_main_V_1_91;0x0004;+;)
8B data8(_main_V_1_91;0x0004;+;0x0001;+;)
8C data8(_main_V_1_91;0x0004;+;0x0002;+;)
8D data8(_main_V_1_91;0x0004;+;0x0003;+;)
75 82 0A
12 addr16(_Volts_at_Pin;)  
AA 82
AB 83
AC F0
FD
8A data8(_main_V_1_91;0x0008;+;)
8B data8(_main_V_1_91;0x0008;+;0x0001;+;)
8C data8(_main_V_1_91;0x0008;+;0x0002;+;)
8D data8(_main_V_1_91;0x0008;+;0x0003;+;)
75 82 0B
12 addr16(_Volts_at_Pin;)  
AA 82
AB 83
AC F0
FD
8A data8(_main_V_1_91;0x000C;+;)
8B data8(_main_V_1_91;0x000C;+;0x0001;+;)
8C data8(_main_V_1_91;0x000C;+;0x0002;+;)
8D data8(_main_V_1_91;0x000C;+;0x0003;+;)
75 8A 00
75 8C 00
75 data8(_overflow_count;) 00
C2 8D
D2 8C
90 03 E8
12 addr16(_waitms;)  
C2 8C
AA data8(_overflow_count;)
7B 00
8B data8(_main_sloc0_1_0;0x0003;+;)
8A data8(_main_sloc0_1_0;0x0002;+;)
75 data8(_main_sloc0_1_0;0x0001;+;) 00
75 data8(_main_sloc0_1_0;) 00
AE 8C
7F 00
7A 00
8A 03
8F 02
8E 07
7E 00
EE
25 data8(_main_sloc0_1_0;)
F5 data8(_main_sloc0_1_0;)
EF
35 data8(_main_sloc0_1_0;0x0001;+;)
F5 data8(_main_sloc0_1_0;0x0001;+;)
EA
35 data8(_main_sloc0_1_0;0x0002;+;)
F5 data8(_main_sloc0_1_0;0x0002;+;)
EB
35 data8(_main_sloc0_1_0;0x0003;+;)
F5 data8(_main_sloc0_1_0;0x0003;+;)
AC 8A
E4
FD
33
95 E0
FA
FB
EC
25 data8(_main_sloc0_1_0;)
FC
ED
35 data8(_main_sloc0_1_0;0x0001;+;)
FD
EA
35 data8(_main_sloc0_1_0;0x0002;+;)
FA
EB
35 data8(_main_sloc0_1_0;0x0003;+;)
8C 82
8D 83
8A F0
12 addr16(___slong2fs;)  
AA 82
AB 83
AC F0
FD
C0 02
C0 03
C0 04
C0 05
C0 data8(_main_V_1_91;0x000C;+;)
C0 data8(_main_V_1_91;0x000C;+;0x0001;+;)
C0 data8(_main_V_1_91;0x000C;+;0x0002;+;)
C0 data8(_main_V_1_91;0x000C;+;0x0003;+;)
C0 data8(_main_V_1_91;0x0008;+;)
C0 data8(_main_V_1_91;0x0008;+;0x0001;+;)
C0 data8(_main_V_1_91;0x0008;+;0x0002;+;)
C0 data8(_main_V_1_91;0x0008;+;0x0003;+;)
C0 data8(_main_V_1_91;0x0004;+;)
C0 data8(_main_V_1_91;0x0004;+;0x0001;+;)
C0 data8(_main_V_1_91;0x0004;+;0x0002;+;)
C0 data8(_main_V_1_91;0x0004;+;0x0003;+;)
C0 data8(_main_V_1_91;)
C0 data8(_main_V_1_91;0x0001;+;)
C0 data8(_main_V_1_91;0x0002;+;)
C0 data8(_main_V_1_91;0x0003;+;)
74 data8(__str_5;)
C0 E0
74 data8(__str_5;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 E9
F5 81
90 00 64
12 addr16(_waitms;)  
02 addr16(L013002?;)  
</CODE>

<CODE R_CSEG>
</CODE>

<CODE R_XINIT>
</CODE>

<CODE R_CONST>
1B
5B 32 4A 
00
50 68 61 73 6F 72 20 54 65 73 74 20 50 72 6F 67 72
61 6D 
0A
41 70 70 6C 79 20 61 6E 61 6C 6F 67 20 76 6F 6C 74
61 67 65 73 20 74 6F 20 50 32 2E 30 2C 20 50 32
2E 31 2C 20 50 32 2E 
32 2C 20 61 6E 64 20 50 32 2E 33 
0A
46 69 6C 65 3A 20 25 73 
0A
43 6F 6D 70 69 6C 65 64 3A 20 25 73 2C 20 25 73 
0A
0A
00
43 3A 
5C
55 73 65 72 73 
5C
6A 65 66 66 72 65 79 6C 69 6F 75 
5C
44 65 73 6B 74 6F 70 
5C
65 6C 65 63 32 39 31 
5C
6C 61 62 35 
5C
43 38 35 31 46 33 38 5F 41 44 43 5F 61 6E 79 5F 70
69 
6E 73 2E 63 
00
4D 61 72 20 20 37 20 32 30 31 36 
00
32 31 3A 32 32 3A 30 34 
00
56 30 3D 25 35 2E 33 66 2C 20 56 31 3D 25 35 2E 33
66 2C 20 56 32 3D 25 35 2E 33 66 2C 20 56 33 3D
25 35 2E 33 66 20 66 3D 25 2E 33 66 20 48 7A 
0D
00
</CODE>

<CODE AT 0003>
</CODE>
