Analysis & Synthesis report for Medipix_prj
Wed Sep 03 13:47:46 2014
Quartus II 64-Bit Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated
 15. Parameter Settings for User Entity Instance: Top-level Entity: |Top_Medipix
 16. Parameter Settings for User Entity Instance: cpu_pll:u_cpu_pll|altpll:altpll_component
 17. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_3
 18. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
 19. altpll Parameter Settings by Entity Instance
 20. Port Connectivity Checks: "cpu_pll:u_cpu_pll"
 21. Port Connectivity Checks: "Rst_Syncronizer:u_Rst_Syncronizer"
 22. SignalTap II Logic Analyzer Settings
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Sep 03 13:47:46 2014          ;
; Quartus II 64-Bit Version          ; 10.0 Build 262 08/18/2010 SP 1 SJ Full Version ;
; Revision Name                      ; Medipix_prj                                    ;
; Top-level Entity Name              ; Top_Medipix                                    ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 855                                            ;
;     Total combinational functions  ; 500                                            ;
;     Dedicated logic registers      ; 670                                            ;
; Total registers                    ; 670                                            ;
; Total pins                         ; 96                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 110,592                                        ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 1                                              ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                  ;
+----------------------------------------------------------------------------+--------------+--------------------+
; Option                                                                     ; Setting      ; Default Value      ;
+----------------------------------------------------------------------------+--------------+--------------------+
; Device                                                                     ; EP4CE75F23C8 ;                    ;
; Top-level entity name                                                      ; Top_Medipix  ; Medipix_prj        ;
; Family name                                                                ; Cyclone IV E ; Stratix II         ;
; Use smart compilation                                                      ; On           ; Off                ;
; Maximum processors allowed for parallel compilation                        ; 4            ;                    ;
; VHDL Show LMF Mapping Messages                                             ; Off          ;                    ;
; Optimization Technique                                                     ; Speed        ; Balanced           ;
; Perform WYSIWYG Primitive Resynthesis                                      ; On           ; Off                ;
; PowerPlay Power Optimization                                               ; Off          ; Normal compilation ;
; HDL_MESSAGE_ON                                                             ; 10230        ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On           ; On                 ;
; Enable compact report table                                                ; Off          ; Off                ;
; Restructure Multiplexers                                                   ; Auto         ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off          ; Off                ;
; Preserve fewer node names                                                  ; On           ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off          ; Off                ;
; Verilog Version                                                            ; Verilog_2001 ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993    ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto         ; Auto               ;
; Safe State Machine                                                         ; Off          ; Off                ;
; Extract Verilog State Machines                                             ; On           ; On                 ;
; Extract VHDL State Machines                                                ; On           ; On                 ;
; Ignore Verilog initial constructs                                          ; Off          ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000         ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250          ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On           ; On                 ;
; Parallel Synthesis                                                         ; On           ; On                 ;
; DSP Block Balancing                                                        ; Auto         ; Auto               ;
; NOT Gate Push-Back                                                         ; On           ; On                 ;
; Power-Up Don't Care                                                        ; On           ; On                 ;
; Remove Redundant Logic Cells                                               ; Off          ; Off                ;
; Remove Duplicate Registers                                                 ; On           ; On                 ;
; Ignore CARRY Buffers                                                       ; Off          ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off          ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off          ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off          ; Off                ;
; Ignore LCELL Buffers                                                       ; Off          ; Off                ;
; Ignore SOFT Buffers                                                        ; On           ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off          ; Off                ;
; Carry Chain Length                                                         ; 70           ; 70                 ;
; Auto Carry Chains                                                          ; On           ; On                 ;
; Auto Open-Drain Pins                                                       ; On           ; On                 ;
; Auto ROM Replacement                                                       ; On           ; On                 ;
; Auto RAM Replacement                                                       ; On           ; On                 ;
; Auto DSP Block Replacement                                                 ; On           ; On                 ;
; Auto Shift Register Replacement                                            ; Auto         ; Auto               ;
; Auto Clock Enable Replacement                                              ; On           ; On                 ;
; Strict RAM Replacement                                                     ; Off          ; Off                ;
; Allow Synchronous Control Signals                                          ; On           ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off          ; Off                ;
; Auto RAM Block Balancing                                                   ; On           ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off          ; Off                ;
; Auto Resource Sharing                                                      ; Off          ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off          ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off          ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off          ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On           ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off          ; Off                ;
; Timing-Driven Synthesis                                                    ; On           ; On                 ;
; Report Parameter Settings                                                  ; On           ; On                 ;
; Report Source Assignments                                                  ; On           ; On                 ;
; Report Connectivity Checks                                                 ; On           ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off          ; Off                ;
; Synchronization Register Chain Length                                      ; 2            ; 2                  ;
; HDL message level                                                          ; Level2       ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off          ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000         ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100          ; 100                ;
; Clock MUX Protection                                                       ; On           ; On                 ;
; Auto Gated Clock Conversion                                                ; Off          ; Off                ;
; Block Design Naming                                                        ; Auto         ; Auto               ;
; SDC constraint protection                                                  ; Off          ; Off                ;
; Synthesis Effort                                                           ; Auto         ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On           ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium       ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto         ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On           ; On                 ;
; Synthesis Seed                                                             ; 1            ; 1                  ;
+----------------------------------------------------------------------------+--------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                 ;
+------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                         ;
+------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------+
; Modules/m_Top_Medipix/Top_Medipix.v            ; yes             ; User Verilog HDL File        ; D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Top_Medipix/Top_Medipix.v            ;
; Modules/m_Cpu_PLL/cpu_pll.v                    ; yes             ; User Wizard-Generated File   ; D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Cpu_PLL/cpu_pll.v                    ;
; Modules/m_Reset_Syncronize/Rst_Syncronizer.vhd ; yes             ; User VHDL File               ; D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Reset_Syncronize/Rst_Syncronizer.vhd ;
; altpll.tdf                                     ; yes             ; Megafunction                 ; d:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf                                            ;
; db/cpu_pll_altpll.v                            ; yes             ; Auto-Generated Megafunction  ; D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/db/cpu_pll_altpll.v                            ;
; sld_signaltap.vhd                              ; yes             ; Encrypted Megafunction       ; d:/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                     ;
; sld_ela_control.vhd                            ; yes             ; Encrypted Megafunction       ; d:/altera/10.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                   ;
; lpm_shiftreg.tdf                               ; yes             ; Megafunction                 ; d:/altera/10.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                      ;
; sld_mbpmg.vhd                                  ; yes             ; Encrypted Megafunction       ; d:/altera/10.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                         ;
; sld_ela_trigger_flow_mgr.vhd                   ; yes             ; Encrypted Megafunction       ; d:/altera/10.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                          ;
; sld_buffer_manager.vhd                         ; yes             ; Encrypted Megafunction       ; d:/altera/10.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                ;
; altsyncram.tdf                                 ; yes             ; Megafunction                 ; d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf                                        ;
; db/altsyncram_3a04.tdf                         ; yes             ; Auto-Generated Megafunction  ; D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/db/altsyncram_3a04.tdf                         ;
; altdpram.tdf                                   ; yes             ; Megafunction                 ; d:/altera/10.0/quartus/libraries/megafunctions/altdpram.tdf                                          ;
; lpm_mux.tdf                                    ; yes             ; Megafunction                 ; d:/altera/10.0/quartus/libraries/megafunctions/lpm_mux.tdf                                           ;
; db/mux_tsc.tdf                                 ; yes             ; Auto-Generated Megafunction  ; D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/db/mux_tsc.tdf                                 ;
; lpm_decode.tdf                                 ; yes             ; Megafunction                 ; d:/altera/10.0/quartus/libraries/megafunctions/lpm_decode.tdf                                        ;
; db/decode_dvf.tdf                              ; yes             ; Auto-Generated Megafunction  ; D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/db/decode_dvf.tdf                              ;
; lpm_counter.tdf                                ; yes             ; Megafunction                 ; d:/altera/10.0/quartus/libraries/megafunctions/lpm_counter.tdf                                       ;
; db/cntr_igi.tdf                                ; yes             ; Auto-Generated Megafunction  ; D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/db/cntr_igi.tdf                                ;
; db/cmpr_rgc.tdf                                ; yes             ; Auto-Generated Megafunction  ; D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/db/cmpr_rgc.tdf                                ;
; db/cntr_m9j.tdf                                ; yes             ; Auto-Generated Megafunction  ; D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/db/cntr_m9j.tdf                                ;
; db/cntr_ggi.tdf                                ; yes             ; Auto-Generated Megafunction  ; D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/db/cntr_ggi.tdf                                ;
; db/cntr_23j.tdf                                ; yes             ; Auto-Generated Megafunction  ; D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/db/cntr_23j.tdf                                ;
; db/cmpr_ngc.tdf                                ; yes             ; Auto-Generated Megafunction  ; D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/db/cmpr_ngc.tdf                                ;
; sld_rom_sr.vhd                                 ; yes             ; Encrypted Megafunction       ; d:/altera/10.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                        ;
; sld_hub.vhd                                    ; yes             ; Encrypted Megafunction       ; d:/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd                                           ;
+------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 855                      ;
;                                             ;                          ;
; Total combinational functions               ; 500                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 239                      ;
;     -- 3 input functions                    ; 140                      ;
;     -- <=2 input functions                  ; 121                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 417                      ;
;     -- arithmetic mode                      ; 83                       ;
;                                             ;                          ;
; Total registers                             ; 670                      ;
;     -- Dedicated logic registers            ; 670                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 96                       ;
; Total memory bits                           ; 110592                   ;
; Total PLLs                                  ; 1                        ;
;     -- PLLs                                 ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 381                      ;
; Total fan-out                               ; 4565                     ;
; Average fan-out                             ; 3.21                     ;
+---------------------------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                        ; Library Name ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Top_Medipix                                                                                         ; 500 (1)           ; 670 (0)      ; 110592      ; 0          ; 0            ; 0       ; 0         ; 96   ; 0            ; |Top_Medipix                                                                                                                                                                                                                                                                                               ; work         ;
;    |Rst_Syncronizer:u_Rst_Syncronizer|                                                               ; 47 (47)           ; 26 (26)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|Rst_Syncronizer:u_Rst_Syncronizer                                                                                                                                                                                                                                                             ; work         ;
;    |cpu_pll:u_cpu_pll|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|cpu_pll:u_cpu_pll                                                                                                                                                                                                                                                                             ; work         ;
;       |altpll:altpll_component|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|cpu_pll:u_cpu_pll|altpll:altpll_component                                                                                                                                                                                                                                                     ; work         ;
;          |cpu_pll_altpll:auto_generated|                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|cpu_pll:u_cpu_pll|altpll:altpll_component|cpu_pll_altpll:auto_generated                                                                                                                                                                                                                       ; work         ;
;    |sld_hub:auto_hub|                                                                                ; 105 (68)          ; 73 (45)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_hub:auto_hub                                                                                                                                                                                                                                                                              ; work         ;
;       |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                      ; work         ;
;       |sld_shadow_jsm:shadow_jsm|                                                                    ; 16 (16)           ; 19 (19)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                    ; work         ;
;    |sld_signaltap:auto_signaltap_3|                                                                  ; 347 (0)           ; 571 (0)      ; 110592      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3                                                                                                                                                                                                                                                                ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                        ; 347 (12)          ; 571 (139)    ; 110592      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;          |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 27 (0)            ; 76 (76)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;             |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ; work         ;
;             |lpm_mux:mux|                                                                            ; 25 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                |mux_tsc:auto_generated|                                                              ; 25 (25)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated                                                                                                                        ; work         ;
;          |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 110592      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;             |altsyncram_3a04:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 110592      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated                                                                                                                                           ; work         ;
;          |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 12 (12)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;          |lpm_shiftreg:status_register|                                                              ; 19 (19)           ; 17 (17)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;          |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 91 (91)           ; 69 (69)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;          |sld_ela_control:ela_control|                                                               ; 65 (1)            ; 150 (1)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;             |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;             |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 54 (0)            ; 134 (0)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 81 (81)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 54 (0)            ; 53 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;             |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 10 (10)           ; 11 (1)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;          |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 116 (9)           ; 100 (0)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;             |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 7 (0)             ; 5 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                |cntr_igi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated                                                       ; work         ;
;             |lpm_counter:read_pointer_counter|                                                       ; 12 (0)            ; 12 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                |cntr_m9j:auto_generated|                                                             ; 12 (12)           ; 12 (12)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated                                                                                ; work         ;
;             |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                |cntr_ggi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated                                                                      ; work         ;
;             |lpm_counter:status_read_pointer_counter|                                                ; 4 (0)             ; 1 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                |cntr_23j:auto_generated|                                                             ; 4 (4)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ; work         ;
;             |lpm_shiftreg:info_data_shift_out|                                                       ; 25 (25)           ; 25 (25)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;             |lpm_shiftreg:ram_data_shift_out|                                                        ; 27 (27)           ; 27 (27)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;             |lpm_shiftreg:status_data_shift_out|                                                     ; 25 (25)           ; 25 (25)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;          |sld_rom_sr:crc_rom_sr|                                                                     ; 17 (17)           ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 27           ; 4096         ; 27           ; 110592 ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+--------------------------------+-----------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                ; IP Include File                                                                   ;
+--------+--------------+---------+--------------+--------------+--------------------------------+-----------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |Top_Medipix|cpu_pll:u_cpu_pll ; D:/ARQ/Prototipo_Medipix/Projeto/Testes/Medipix_reset/Modules/m_Cpu_PLL/cpu_pll.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                       ; Reason for Removal                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[0]                                                                                                                                                                                                             ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0]                                                                                                                                                                                                           ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                          ;
; Rst_Syncronizer:u_Rst_Syncronizer|Out_rst                                                                                                                                                                                                                                                           ; Merged with Rst_Syncronizer:u_Rst_Syncronizer|Out_nrst                                                                                                                                                                                                                                                           ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                      ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                      ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|segment_shift_clk_ena                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[1]                                                                                                                                                                                                             ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[1]                                                                                                                                                                                                           ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[2]                                                                                                                                                                                                             ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[2]                                                                                                                                                                                                           ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[3]                                                                                                                                                                                                             ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[3]                                                                                                                                                                                                           ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[4]                                                                                                                                                                                                             ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[4]                                                                                                                                                                                                           ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[5]                                                                                                                                                                                                             ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[5]                                                                                                                                                                                                           ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[6]                                                                                                                                                                                                             ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[6]                                                                                                                                                                                                           ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[7]                                                                                                                                                                                                             ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7]                                                                                                                                                                                                           ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[8]                                                                                                                                                                                                             ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[8]                                                                                                                                                                                                           ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[9]                                                                                                                                                                                                             ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[9]                                                                                                                                                                                                           ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[10]                                                                                                                                                                                                            ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[10]                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11]                                                                                                                                                                                                            ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[11]                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[12]                                                                                                                                                                                                            ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[12]                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[13]                                                                                                                                                                                                            ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[13]                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[14]                                                                                                                                                                                                            ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[14]                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[15]                                                                                                                                                                                                            ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[15]                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[16]                                                                                                                                                                                                            ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[16]                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[17]                                                                                                                                                                                                            ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[17]                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[18]                                                                                                                                                                                                            ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[18]                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[19]                                                                                                                                                                                                            ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[19]                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[20]                                                                                                                                                                                                            ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[20]                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[21]                                                                                                                                                                                                            ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[21]                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[22]                                                                                                                                                                                                            ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[22]                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[23]                                                                                                                                                                                                            ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[23]                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[24]                                                                                                                                                                                                            ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[24]                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[25]                                                                                                                                                                                                            ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[25]                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[26]                                                                                                                                                                                                            ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[26]                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                          ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                      ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                      ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                      ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                      ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                      ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                      ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                      ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                                                                                                      ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                                                                                                      ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                                                                      ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10]                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[11]                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff  ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff  ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff  ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff  ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff  ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff  ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff  ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff  ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff  ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][24]                                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                                                                                                                                    ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[0]                                                                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                 ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[1]                                                                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                 ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[2]                                                                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                 ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[3]                                                                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                 ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[4]                                                                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                 ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[5]                                                                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                 ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[6]                                                                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                 ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[7]                                                                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                 ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[8]                                                                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                 ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[9]                                                                                                                                                                                                      ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                 ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[10]                                                                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[11]                                                                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                ;
; Total Number of Removed Registers = 84                                                                                                                                                                                                                                                              ;                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 670   ;
; Number of registers using Synchronous Clear  ; 14    ;
; Number of registers using Synchronous Load   ; 23    ;
; Number of registers using Asynchronous Clear ; 298   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 360   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                       ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|tdo                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12] ; 1       ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; Total number of inverted registers = 14                                                                                                 ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |Top_Medipix|sld_hub:auto_hub|irf_reg[1][4]                                                                                               ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]   ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |Top_Medipix|sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                   ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |Top_Medipix|sld_hub:auto_hub|irsr_reg[6]                                                                                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |Top_Medipix|sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                        ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |Top_Medipix|sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |Top_Medipix|sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_3|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3a04:auto_generated ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Top_Medipix ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; Packet_Length  ; 1024  ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_pll:u_cpu_pll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------+
; Parameter Name                ; Value             ; Type                               ;
+-------------------------------+-------------------+------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                            ;
; PLL_TYPE                      ; AUTO              ; Untyped                            ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                            ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                            ;
; SCAN_CHAIN                    ; LONG              ; Untyped                            ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                            ;
; INCLK0_INPUT_FREQUENCY        ; 40000             ; Signed Integer                     ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                            ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                            ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                            ;
; LOCK_HIGH                     ; 1                 ; Untyped                            ;
; LOCK_LOW                      ; 1                 ; Untyped                            ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                            ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                            ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                            ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                            ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                            ;
; SKIP_VCO                      ; OFF               ; Untyped                            ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                            ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                            ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                            ;
; BANDWIDTH                     ; 0                 ; Untyped                            ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                            ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                            ;
; DOWN_SPREAD                   ; 0                 ; Untyped                            ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                            ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                            ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                            ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                            ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                            ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                            ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                            ;
; CLK4_MULTIPLY_BY              ; 2                 ; Signed Integer                     ;
; CLK3_MULTIPLY_BY              ; 4                 ; Signed Integer                     ;
; CLK2_MULTIPLY_BY              ; 2                 ; Signed Integer                     ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer                     ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                     ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                            ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                            ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                            ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                            ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                            ;
; CLK4_DIVIDE_BY                ; 1                 ; Signed Integer                     ;
; CLK3_DIVIDE_BY                ; 5                 ; Signed Integer                     ;
; CLK2_DIVIDE_BY                ; 5                 ; Signed Integer                     ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                     ;
; CLK0_DIVIDE_BY                ; 25                ; Signed Integer                     ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                            ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                            ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                            ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                            ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                            ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                            ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK4_DUTY_CYCLE               ; 50                ; Signed Integer                     ;
; CLK3_DUTY_CYCLE               ; 50                ; Signed Integer                     ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                     ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                     ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                     ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                            ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                            ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                            ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                            ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                            ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                            ;
; DPA_DIVIDER                   ; 0                 ; Untyped                            ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                            ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                            ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                            ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                            ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                            ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                            ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                            ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                            ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                            ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                            ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                            ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                            ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                            ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                            ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                            ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                            ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                            ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                            ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                            ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                            ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                            ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                            ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                            ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                            ;
; VCO_MIN                       ; 0                 ; Untyped                            ;
; VCO_MAX                       ; 0                 ; Untyped                            ;
; VCO_CENTER                    ; 0                 ; Untyped                            ;
; PFD_MIN                       ; 0                 ; Untyped                            ;
; PFD_MAX                       ; 0                 ; Untyped                            ;
; M_INITIAL                     ; 0                 ; Untyped                            ;
; M                             ; 0                 ; Untyped                            ;
; N                             ; 1                 ; Untyped                            ;
; M2                            ; 1                 ; Untyped                            ;
; N2                            ; 1                 ; Untyped                            ;
; SS                            ; 1                 ; Untyped                            ;
; C0_HIGH                       ; 0                 ; Untyped                            ;
; C1_HIGH                       ; 0                 ; Untyped                            ;
; C2_HIGH                       ; 0                 ; Untyped                            ;
; C3_HIGH                       ; 0                 ; Untyped                            ;
; C4_HIGH                       ; 0                 ; Untyped                            ;
; C5_HIGH                       ; 0                 ; Untyped                            ;
; C6_HIGH                       ; 0                 ; Untyped                            ;
; C7_HIGH                       ; 0                 ; Untyped                            ;
; C8_HIGH                       ; 0                 ; Untyped                            ;
; C9_HIGH                       ; 0                 ; Untyped                            ;
; C0_LOW                        ; 0                 ; Untyped                            ;
; C1_LOW                        ; 0                 ; Untyped                            ;
; C2_LOW                        ; 0                 ; Untyped                            ;
; C3_LOW                        ; 0                 ; Untyped                            ;
; C4_LOW                        ; 0                 ; Untyped                            ;
; C5_LOW                        ; 0                 ; Untyped                            ;
; C6_LOW                        ; 0                 ; Untyped                            ;
; C7_LOW                        ; 0                 ; Untyped                            ;
; C8_LOW                        ; 0                 ; Untyped                            ;
; C9_LOW                        ; 0                 ; Untyped                            ;
; C0_INITIAL                    ; 0                 ; Untyped                            ;
; C1_INITIAL                    ; 0                 ; Untyped                            ;
; C2_INITIAL                    ; 0                 ; Untyped                            ;
; C3_INITIAL                    ; 0                 ; Untyped                            ;
; C4_INITIAL                    ; 0                 ; Untyped                            ;
; C5_INITIAL                    ; 0                 ; Untyped                            ;
; C6_INITIAL                    ; 0                 ; Untyped                            ;
; C7_INITIAL                    ; 0                 ; Untyped                            ;
; C8_INITIAL                    ; 0                 ; Untyped                            ;
; C9_INITIAL                    ; 0                 ; Untyped                            ;
; C0_MODE                       ; BYPASS            ; Untyped                            ;
; C1_MODE                       ; BYPASS            ; Untyped                            ;
; C2_MODE                       ; BYPASS            ; Untyped                            ;
; C3_MODE                       ; BYPASS            ; Untyped                            ;
; C4_MODE                       ; BYPASS            ; Untyped                            ;
; C5_MODE                       ; BYPASS            ; Untyped                            ;
; C6_MODE                       ; BYPASS            ; Untyped                            ;
; C7_MODE                       ; BYPASS            ; Untyped                            ;
; C8_MODE                       ; BYPASS            ; Untyped                            ;
; C9_MODE                       ; BYPASS            ; Untyped                            ;
; C0_PH                         ; 0                 ; Untyped                            ;
; C1_PH                         ; 0                 ; Untyped                            ;
; C2_PH                         ; 0                 ; Untyped                            ;
; C3_PH                         ; 0                 ; Untyped                            ;
; C4_PH                         ; 0                 ; Untyped                            ;
; C5_PH                         ; 0                 ; Untyped                            ;
; C6_PH                         ; 0                 ; Untyped                            ;
; C7_PH                         ; 0                 ; Untyped                            ;
; C8_PH                         ; 0                 ; Untyped                            ;
; C9_PH                         ; 0                 ; Untyped                            ;
; L0_HIGH                       ; 1                 ; Untyped                            ;
; L1_HIGH                       ; 1                 ; Untyped                            ;
; G0_HIGH                       ; 1                 ; Untyped                            ;
; G1_HIGH                       ; 1                 ; Untyped                            ;
; G2_HIGH                       ; 1                 ; Untyped                            ;
; G3_HIGH                       ; 1                 ; Untyped                            ;
; E0_HIGH                       ; 1                 ; Untyped                            ;
; E1_HIGH                       ; 1                 ; Untyped                            ;
; E2_HIGH                       ; 1                 ; Untyped                            ;
; E3_HIGH                       ; 1                 ; Untyped                            ;
; L0_LOW                        ; 1                 ; Untyped                            ;
; L1_LOW                        ; 1                 ; Untyped                            ;
; G0_LOW                        ; 1                 ; Untyped                            ;
; G1_LOW                        ; 1                 ; Untyped                            ;
; G2_LOW                        ; 1                 ; Untyped                            ;
; G3_LOW                        ; 1                 ; Untyped                            ;
; E0_LOW                        ; 1                 ; Untyped                            ;
; E1_LOW                        ; 1                 ; Untyped                            ;
; E2_LOW                        ; 1                 ; Untyped                            ;
; E3_LOW                        ; 1                 ; Untyped                            ;
; L0_INITIAL                    ; 1                 ; Untyped                            ;
; L1_INITIAL                    ; 1                 ; Untyped                            ;
; G0_INITIAL                    ; 1                 ; Untyped                            ;
; G1_INITIAL                    ; 1                 ; Untyped                            ;
; G2_INITIAL                    ; 1                 ; Untyped                            ;
; G3_INITIAL                    ; 1                 ; Untyped                            ;
; E0_INITIAL                    ; 1                 ; Untyped                            ;
; E1_INITIAL                    ; 1                 ; Untyped                            ;
; E2_INITIAL                    ; 1                 ; Untyped                            ;
; E3_INITIAL                    ; 1                 ; Untyped                            ;
; L0_MODE                       ; BYPASS            ; Untyped                            ;
; L1_MODE                       ; BYPASS            ; Untyped                            ;
; G0_MODE                       ; BYPASS            ; Untyped                            ;
; G1_MODE                       ; BYPASS            ; Untyped                            ;
; G2_MODE                       ; BYPASS            ; Untyped                            ;
; G3_MODE                       ; BYPASS            ; Untyped                            ;
; E0_MODE                       ; BYPASS            ; Untyped                            ;
; E1_MODE                       ; BYPASS            ; Untyped                            ;
; E2_MODE                       ; BYPASS            ; Untyped                            ;
; E3_MODE                       ; BYPASS            ; Untyped                            ;
; L0_PH                         ; 0                 ; Untyped                            ;
; L1_PH                         ; 0                 ; Untyped                            ;
; G0_PH                         ; 0                 ; Untyped                            ;
; G1_PH                         ; 0                 ; Untyped                            ;
; G2_PH                         ; 0                 ; Untyped                            ;
; G3_PH                         ; 0                 ; Untyped                            ;
; E0_PH                         ; 0                 ; Untyped                            ;
; E1_PH                         ; 0                 ; Untyped                            ;
; E2_PH                         ; 0                 ; Untyped                            ;
; E3_PH                         ; 0                 ; Untyped                            ;
; M_PH                          ; 0                 ; Untyped                            ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                            ;
; CLK0_COUNTER                  ; G0                ; Untyped                            ;
; CLK1_COUNTER                  ; G0                ; Untyped                            ;
; CLK2_COUNTER                  ; G0                ; Untyped                            ;
; CLK3_COUNTER                  ; G0                ; Untyped                            ;
; CLK4_COUNTER                  ; G0                ; Untyped                            ;
; CLK5_COUNTER                  ; G0                ; Untyped                            ;
; CLK6_COUNTER                  ; E0                ; Untyped                            ;
; CLK7_COUNTER                  ; E1                ; Untyped                            ;
; CLK8_COUNTER                  ; E2                ; Untyped                            ;
; CLK9_COUNTER                  ; E3                ; Untyped                            ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                            ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                            ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                            ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                            ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                            ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                            ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                            ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                            ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                            ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                            ;
; M_TIME_DELAY                  ; 0                 ; Untyped                            ;
; N_TIME_DELAY                  ; 0                 ; Untyped                            ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                            ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                            ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                            ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                            ;
; ENABLE0_COUNTER               ; L0                ; Untyped                            ;
; ENABLE1_COUNTER               ; L0                ; Untyped                            ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                            ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                            ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                            ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                            ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                            ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                            ;
; VCO_POST_SCALE                ; 0                 ; Untyped                            ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                            ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                            ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                            ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E      ; Untyped                            ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                            ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                            ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                            ;
; PORT_CLK3                     ; PORT_USED         ; Untyped                            ;
; PORT_CLK4                     ; PORT_USED         ; Untyped                            ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                            ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                            ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                            ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                            ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                            ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                            ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                            ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                            ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                            ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                            ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                            ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                            ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                            ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                            ;
; CBXI_PARAMETER                ; cpu_pll_altpll    ; Untyped                            ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                            ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                            ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                     ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                            ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                            ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                            ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                            ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                            ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                     ;
+-------------------------------+-------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_3                                                                                                ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                       ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                               ; String         ;
; sld_node_info                                   ; 805334531                                                                                                   ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                           ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                           ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                           ; Signed Integer ;
; sld_data_bits                                   ; 27                                                                                                          ; Untyped        ;
; sld_trigger_bits                                ; 27                                                                                                          ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                          ; Signed Integer ;
; sld_node_crc_hiword                             ; 35421                                                                                                       ; Untyped        ;
; sld_node_crc_loword                             ; 21607                                                                                                       ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                           ; Signed Integer ;
; sld_sample_depth                                ; 4096                                                                                                        ; Untyped        ;
; sld_segment_size                                ; 4096                                                                                                        ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                        ; String         ;
; sld_state_bits                                  ; 11                                                                                                          ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                           ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                           ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                           ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                           ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                           ; Untyped        ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                    ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                           ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                           ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                        ; String         ;
; sld_inversion_mask_length                       ; 107                                                                                                         ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                           ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                   ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                           ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                           ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                           ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                           ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub             ;
+--------------------------+----------------------------------+-----------------+
; Parameter Name           ; Value                            ; Type            ;
+--------------------------+----------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                ; Untyped         ;
; sld_common_ip_version    ; 0                                ; Untyped         ;
; device_family            ; Cyclone IV E                     ; Untyped         ;
; n_nodes                  ; 1                                ; Untyped         ;
; n_sel_bits               ; 1                                ; Untyped         ;
; n_node_ir_bits           ; 8                                ; Untyped         ;
; node_info                ; 00110000000000000110111000000011 ; Unsigned Binary ;
; compilation_mode         ; 0                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                ; Signed Integer  ;
+--------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                              ;
+-------------------------------+-------------------------------------------+
; Name                          ; Value                                     ;
+-------------------------------+-------------------------------------------+
; Number of entity instances    ; 1                                         ;
; Entity Instance               ; cpu_pll:u_cpu_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 40000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
+-------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_pll:u_cpu_pll"                                                                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Explicitly unconnected                                                              ;
; c1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c3     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c4     ; Output ; Info     ; Explicitly unconnected                                                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Rst_Syncronizer:u_Rst_Syncronizer"                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; in_nrst ; Input  ; Info     ; Stuck at VCC                                                                        ;
; out_rst ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 3              ; auto_signaltap_3 ; 27                  ; 27               ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Sep 03 13:47:42 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Medipix_prj -c Medipix_prj
Info: Parallel compilation is enabled and will use up to 4 processors
Info: Found 1 design units, including 1 entities, in source file modules/m_top_medipix/top_medipix.v
    Info: Found entity 1: Top_Medipix
Info: Found 1 design units, including 1 entities, in source file modules/m_cpu_pll/cpu_pll.v
    Info: Found entity 1: cpu_pll
Info: Found 2 design units, including 1 entities, in source file modules/m_reset_syncronize/rst_syncronizer.vhd
    Info: Found design unit 1: Rst_Syncronizer-Rst_Syncronizer_arc
    Info: Found entity 1: Rst_Syncronizer
Info: Elaborating entity "Top_Medipix" for the top level hierarchy
Warning (10858): Verilog HDL warning at Top_Medipix.v(121): object spi_sclk used but never assigned
Warning (10858): Verilog HDL warning at Top_Medipix.v(122): object spi_csn1 used but never assigned
Warning (10858): Verilog HDL warning at Top_Medipix.v(123): object spi_csn2 used but never assigned
Warning (10858): Verilog HDL warning at Top_Medipix.v(124): object spi_mosi used but never assigned
Warning (10858): Verilog HDL warning at Top_Medipix.v(152): object w_out_clock_Medipix used but never assigned
Warning (10858): Verilog HDL warning at Top_Medipix.v(162): object gpio used but never assigned
Warning (10030): Net "gpio" at Top_Medipix.v(162) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "spi_sclk" at Top_Medipix.v(121) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "spi_csn1" at Top_Medipix.v(122) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "spi_csn2" at Top_Medipix.v(123) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "spi_mosi" at Top_Medipix.v(124) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "w_out_clock_Medipix" at Top_Medipix.v(152) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "Ddr2_A" at Top_Medipix.v(31) has no driver
Warning (10034): Output port "Ddr2_Ba" at Top_Medipix.v(32) has no driver
Warning (10034): Output port "Eth_Txd" at Top_Medipix.v(49) has no driver
Warning (10034): Output port "Ddr2_Cas_N" at Top_Medipix.v(33) has no driver
Warning (10034): Output port "Ddr2_Cke" at Top_Medipix.v(34) has no driver
Warning (10034): Output port "Ddr2_Cs_N" at Top_Medipix.v(37) has no driver
Warning (10034): Output port "Ddr2_Odt" at Top_Medipix.v(41) has no driver
Warning (10034): Output port "Ddr2_Ras_N" at Top_Medipix.v(42) has no driver
Warning (10034): Output port "Ddr2_We_N" at Top_Medipix.v(43) has no driver
Warning (10034): Output port "Eth_Txc" at Top_Medipix.v(47) has no driver
Warning (10034): Output port "Eth_TxCtl" at Top_Medipix.v(48) has no driver
Warning (10034): Output port "Eth_Mdc" at Top_Medipix.v(53) has no driver
Warning (10034): Output port "Eth_Rst_N" at Top_Medipix.v(55) has no driver
Warning (10034): Output port "Flash_Cclk" at Top_Medipix.v(66) has no driver
Warning (10034): Output port "Flash_Cs_N" at Top_Medipix.v(67) has no driver
Warning (10034): Output port "Flash_Di" at Top_Medipix.v(68) has no driver
Warning (10034): Output port "Data_out_Mdpx" at Top_Medipix.v(89) has no driver
Warning (10034): Output port "En_out_Mdpx" at Top_Medipix.v(90) has no driver
Warning (10034): Output port "Shutter_out_Mdpx" at Top_Medipix.v(91) has no driver
Warning (10034): Output port "Cont_sel_out_Mdpx" at Top_Medipix.v(92) has no driver
Warning (10034): Output port "MtxClr_out_Mdpx" at Top_Medipix.v(93) has no driver
Warning (10034): Output port "TPSWT_out_Mdpx" at Top_Medipix.v(94) has no driver
Info: Elaborating entity "Rst_Syncronizer" for hierarchy "Rst_Syncronizer:u_Rst_Syncronizer"
Info: Elaborating entity "cpu_pll" for hierarchy "cpu_pll:u_cpu_pll"
Info: Elaborating entity "altpll" for hierarchy "cpu_pll:u_cpu_pll|altpll:altpll_component"
Info: Elaborated megafunction instantiation "cpu_pll:u_cpu_pll|altpll:altpll_component"
Info: Instantiated megafunction "cpu_pll:u_cpu_pll|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "25"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "1"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "1"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "clk2_divide_by" = "5"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "2"
    Info: Parameter "clk2_phase_shift" = "0"
    Info: Parameter "clk3_divide_by" = "5"
    Info: Parameter "clk3_duty_cycle" = "50"
    Info: Parameter "clk3_multiply_by" = "4"
    Info: Parameter "clk3_phase_shift" = "0"
    Info: Parameter "clk4_divide_by" = "1"
    Info: Parameter "clk4_duty_cycle" = "50"
    Info: Parameter "clk4_multiply_by" = "2"
    Info: Parameter "clk4_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "40000"
    Info: Parameter "intended_device_family" = "Cyclone IV E"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=cpu_pll"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_USED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_USED"
    Info: Parameter "port_clk4" = "PORT_USED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "width_clock" = "5"
Info: Found 1 design units, including 1 entities, in source file db/cpu_pll_altpll.v
    Info: Found entity 1: cpu_pll_altpll
Info: Elaborating entity "cpu_pll_altpll" for hierarchy "cpu_pll:u_cpu_pll|altpll:altpll_component|cpu_pll_altpll:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3a04.tdf
    Info: Found entity 1: altsyncram_3a04
Info: Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf
    Info: Found entity 1: mux_tsc
Info: Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info: Found entity 1: decode_dvf
Info: Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf
    Info: Found entity 1: cntr_igi
Info: Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info: Found entity 1: cmpr_rgc
Info: Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf
    Info: Found entity 1: cntr_m9j
Info: Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf
    Info: Found entity 1: cntr_ggi
Info: Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info: Found entity 1: cntr_23j
Info: Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info: Found entity 1: cmpr_ngc
Info: Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_3"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|In_nRst" connects to port "acq_trigger_in[0]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|In_nRst" connects to port "acq_data_in[0]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|Out_nrst" connects to port "acq_trigger_in[1]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|Out_nrst" connects to port "acq_data_in[1]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|Out_rst" connects to port "acq_trigger_in[2]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|Out_rst" connects to port "acq_data_in[2]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|\Process_Rst_Syncronizer:v_ContaClkIn[0]" connects to port "acq_trigger_in[3]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|\Process_Rst_Syncronizer:v_ContaClkIn[0]" connects to port "acq_data_in[3]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|\Process_Rst_Syncronizer:v_ContaClkIn[10]" connects to port "acq_trigger_in[4]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|\Process_Rst_Syncronizer:v_ContaClkIn[10]" connects to port "acq_data_in[4]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|\Process_Rst_Syncronizer:v_ContaClkIn[11]" connects to port "acq_trigger_in[5]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|\Process_Rst_Syncronizer:v_ContaClkIn[11]" connects to port "acq_data_in[5]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|\Process_Rst_Syncronizer:v_ContaClkIn[12]" connects to port "acq_trigger_in[6]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|\Process_Rst_Syncronizer:v_ContaClkIn[12]" connects to port "acq_data_in[6]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|\Process_Rst_Syncronizer:v_ContaClkIn[13]" connects to port "acq_trigger_in[7]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|\Process_Rst_Syncronizer:v_ContaClkIn[13]" connects to port "acq_data_in[7]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|\Process_Rst_Syncronizer:v_ContaClkIn[14]" connects to port "acq_trigger_in[8]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|\Process_Rst_Syncronizer:v_ContaClkIn[14]" connects to port "acq_data_in[8]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|\Process_Rst_Syncronizer:v_ContaClkIn[15]" connects to port "acq_trigger_in[9]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|\Process_Rst_Syncronizer:v_ContaClkIn[15]" connects to port "acq_data_in[9]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|\Process_Rst_Syncronizer:v_ContaClkIn[16]" connects to port "acq_trigger_in[10]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|\Process_Rst_Syncronizer:v_ContaClkIn[16]" connects to port "acq_data_in[10]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|\Process_Rst_Syncronizer:v_ContaClkIn[17]" connects to port "acq_trigger_in[11]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|\Process_Rst_Syncronizer:v_ContaClkIn[17]" connects to port "acq_data_in[11]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|\Process_Rst_Syncronizer:v_ContaClkIn[18]" connects to port "acq_trigger_in[12]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|\Process_Rst_Syncronizer:v_ContaClkIn[18]" connects to port "acq_data_in[12]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|\Process_Rst_Syncronizer:v_ContaClkIn[19]" connects to port "acq_trigger_in[13]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|\Process_Rst_Syncronizer:v_ContaClkIn[19]" connects to port "acq_data_in[13]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|\Process_Rst_Syncronizer:v_ContaClkIn[1]" connects to port "acq_trigger_in[14]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|\Process_Rst_Syncronizer:v_ContaClkIn[1]" connects to port "acq_data_in[14]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|\Process_Rst_Syncronizer:v_ContaClkIn[20]" connects to port "acq_trigger_in[15]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|\Process_Rst_Syncronizer:v_ContaClkIn[20]" connects to port "acq_data_in[15]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|\Process_Rst_Syncronizer:v_ContaClkIn[21]" connects to port "acq_trigger_in[16]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|\Process_Rst_Syncronizer:v_ContaClkIn[21]" connects to port "acq_data_in[16]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|\Process_Rst_Syncronizer:v_ContaClkIn[22]" connects to port "acq_trigger_in[17]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|\Process_Rst_Syncronizer:v_ContaClkIn[22]" connects to port "acq_data_in[17]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|\Process_Rst_Syncronizer:v_ContaClkIn[23]" connects to port "acq_trigger_in[18]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|\Process_Rst_Syncronizer:v_ContaClkIn[23]" connects to port "acq_data_in[18]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|\Process_Rst_Syncronizer:v_ContaClkIn[2]" connects to port "acq_trigger_in[19]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|\Process_Rst_Syncronizer:v_ContaClkIn[2]" connects to port "acq_data_in[19]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|\Process_Rst_Syncronizer:v_ContaClkIn[3]" connects to port "acq_trigger_in[20]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|\Process_Rst_Syncronizer:v_ContaClkIn[3]" connects to port "acq_data_in[20]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|\Process_Rst_Syncronizer:v_ContaClkIn[4]" connects to port "acq_trigger_in[21]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|\Process_Rst_Syncronizer:v_ContaClkIn[4]" connects to port "acq_data_in[21]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|\Process_Rst_Syncronizer:v_ContaClkIn[5]" connects to port "acq_trigger_in[22]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|\Process_Rst_Syncronizer:v_ContaClkIn[5]" connects to port "acq_data_in[22]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|\Process_Rst_Syncronizer:v_ContaClkIn[6]" connects to port "acq_trigger_in[23]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|\Process_Rst_Syncronizer:v_ContaClkIn[6]" connects to port "acq_data_in[23]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|\Process_Rst_Syncronizer:v_ContaClkIn[7]" connects to port "acq_trigger_in[24]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|\Process_Rst_Syncronizer:v_ContaClkIn[7]" connects to port "acq_data_in[24]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|\Process_Rst_Syncronizer:v_ContaClkIn[8]" connects to port "acq_trigger_in[25]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|\Process_Rst_Syncronizer:v_ContaClkIn[8]" connects to port "acq_data_in[25]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|\Process_Rst_Syncronizer:v_ContaClkIn[9]" connects to port "acq_trigger_in[26]"
    Info: Source node "Rst_Syncronizer:u_Rst_Syncronizer|\Process_Rst_Syncronizer:v_ContaClkIn[9]" connects to port "acq_data_in[26]"
    Info: Source node "cpu_pll:u_cpu_pll|c2" connects to port "acq_clk"
Info: Timing-Driven Synthesis is running
Warning: Hierarchy name "Medipix_Bridge:u_Medipix_Bridge" does not exist.  It is associated with user assignments.
Warning: Hierarchy name "Medipix_Bridge:u_Medipix_Bridge|Decoder_Dacs:u_Decoder_Dacs" does not exist.  It is associated with user assignments.
Warning: Hierarchy name "Medipix_Bridge:u_Medipix_Bridge|Decoder_Parametros:u_Decoder_Parametros" does not exist.  It is associated with user assignments.
Warning: Hierarchy name "Medipix_Bridge:u_Medipix_Bridge|Gera_Rajada_Load_CTPR:u_Gera_Rajada_Load_CTPR" does not exist.  It is associated with user assignments.
Warning: Hierarchy name "Medipix_Bridge:u_Medipix_Bridge|Gera_Rajada_Load_CounterH:u_Gera_Rajada_Load_CounterH" does not exist.  It is associated with user assignments.
Warning: Hierarchy name "Medipix_Bridge:u_Medipix_Bridge|Gera_Rajada_Load_CounterL:u_Gera_Rajada_Load_CounterL" does not exist.  It is associated with user assignments.
Warning: Hierarchy name "Medipix_Bridge:u_Medipix_Bridge|Gera_Rajada_Load_DAC:u_Gera_Rajada_Load_DAC" does not exist.  It is associated with user assignments.
Warning: Hierarchy name "Medipix_Bridge:u_Medipix_Bridge|Gera_Rajada_OMR:u_Gera_Rajada_OMR" does not exist.  It is associated with user assignments.
Warning: Hierarchy name "Medipix_Bridge:u_Medipix_Bridge|Gera_Rajada_Read_CounterH:u_Gera_Rajada_Read_CounterH" does not exist.  It is associated with user assignments.
Warning: Hierarchy name "Medipix_Bridge:u_Medipix_Bridge|Gera_Rajada_Read_DAC:u_Gera_Rajada_Read_DAC" does not exist.  It is associated with user assignments.
Warning: Hierarchy name "TOP_MEDoIP:u_TOP_MEDoIP" does not exist.  It is associated with user assignments.
Warning: Hierarchy name "TOP_MEDoIP:u_TOP_MEDoIP|Decoder_IP_TX:u_Decoder_IP_TX" does not exist.  It is associated with user assignments.
Warning: Hierarchy name "Top_Equalizator:u_Top_Equalizator" does not exist.  It is associated with user assignments.
Warning: Hierarchy name "Top_Equalizator:u_Top_Equalizator|Rx_Equalization:u_Rx_Equalization" does not exist.  It is associated with user assignments.
Warning: Hierarchy name "Rx_Data_Medipix:u_Rx_Data_Medipix" does not exist.  It is associated with user assignments.
Info: Resynthesizing 0 WYSIWYG logic cells and I/Os using "speed" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched
Warning: The following bidir pins have no drivers
    Warning: Bidir "Ddr2_Clk_P" has no driver
    Warning: Bidir "Ddr2_Clk_N" has no driver
    Warning: Bidir "Ddr2_Dm[0]" has no driver
    Warning: Bidir "Ddr2_Dm[1]" has no driver
    Warning: Bidir "Ddr2_Dq[0]" has no driver
    Warning: Bidir "Ddr2_Dq[1]" has no driver
    Warning: Bidir "Ddr2_Dq[2]" has no driver
    Warning: Bidir "Ddr2_Dq[3]" has no driver
    Warning: Bidir "Ddr2_Dq[4]" has no driver
    Warning: Bidir "Ddr2_Dq[5]" has no driver
    Warning: Bidir "Ddr2_Dq[6]" has no driver
    Warning: Bidir "Ddr2_Dq[7]" has no driver
    Warning: Bidir "Ddr2_Dq[8]" has no driver
    Warning: Bidir "Ddr2_Dq[9]" has no driver
    Warning: Bidir "Ddr2_Dq[10]" has no driver
    Warning: Bidir "Ddr2_Dq[11]" has no driver
    Warning: Bidir "Ddr2_Dq[12]" has no driver
    Warning: Bidir "Ddr2_Dq[13]" has no driver
    Warning: Bidir "Ddr2_Dq[14]" has no driver
    Warning: Bidir "Ddr2_Dq[15]" has no driver
    Warning: Bidir "Ddr2_Dqs[0]" has no driver
    Warning: Bidir "Ddr2_Dqs[1]" has no driver
    Warning: Bidir "Eth_Mdio" has no driver
    Warning: Bidir "I2C_SCL" has no driver
    Warning: Bidir "I2C_SDA" has no driver
Warning: Reduced the following open-drain buffers that are fed by GND
    Warning: Reduced fanout from the always-enabled open-drain buffer "Led_N[0]" to the output pin "Led_N[0]" to GND
    Warning: Reduced fanout from the always-enabled open-drain buffer "Led_N[1]" to the output pin "Led_N[1]" to GND
    Warning: Reduced fanout from the always-enabled open-drain buffer "Led_N[2]" to the output pin "Led_N[2]" to GND
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "Ddr2_A[0]" is stuck at GND
    Warning (13410): Pin "Ddr2_A[1]" is stuck at GND
    Warning (13410): Pin "Ddr2_A[2]" is stuck at GND
    Warning (13410): Pin "Ddr2_A[3]" is stuck at GND
    Warning (13410): Pin "Ddr2_A[4]" is stuck at GND
    Warning (13410): Pin "Ddr2_A[5]" is stuck at GND
    Warning (13410): Pin "Ddr2_A[6]" is stuck at GND
    Warning (13410): Pin "Ddr2_A[7]" is stuck at GND
    Warning (13410): Pin "Ddr2_A[8]" is stuck at GND
    Warning (13410): Pin "Ddr2_A[9]" is stuck at GND
    Warning (13410): Pin "Ddr2_A[10]" is stuck at GND
    Warning (13410): Pin "Ddr2_A[11]" is stuck at GND
    Warning (13410): Pin "Ddr2_A[12]" is stuck at GND
    Warning (13410): Pin "Ddr2_A[13]" is stuck at GND
    Warning (13410): Pin "Ddr2_Ba[0]" is stuck at GND
    Warning (13410): Pin "Ddr2_Ba[1]" is stuck at GND
    Warning (13410): Pin "Ddr2_Ba[2]" is stuck at GND
    Warning (13410): Pin "Ddr2_Cas_N" is stuck at GND
    Warning (13410): Pin "Ddr2_Cke" is stuck at GND
    Warning (13410): Pin "Ddr2_Cs_N" is stuck at GND
    Warning (13410): Pin "Ddr2_Odt" is stuck at GND
    Warning (13410): Pin "Ddr2_Ras_N" is stuck at GND
    Warning (13410): Pin "Ddr2_We_N" is stuck at GND
    Warning (13410): Pin "Eth_Txc" is stuck at GND
    Warning (13410): Pin "Eth_TxCtl" is stuck at GND
    Warning (13410): Pin "Eth_Txd[0]" is stuck at GND
    Warning (13410): Pin "Eth_Txd[1]" is stuck at GND
    Warning (13410): Pin "Eth_Txd[2]" is stuck at GND
    Warning (13410): Pin "Eth_Txd[3]" is stuck at GND
    Warning (13410): Pin "Eth_Mdc" is stuck at GND
    Warning (13410): Pin "Eth_Rst_N" is stuck at GND
    Warning (13410): Pin "Flash_Cclk" is stuck at GND
    Warning (13410): Pin "Flash_Cs_N" is stuck at GND
    Warning (13410): Pin "Flash_Di" is stuck at GND
    Warning (13410): Pin "Led_N[0]" is stuck at GND
    Warning (13410): Pin "Led_N[1]" is stuck at GND
    Warning (13410): Pin "Led_N[2]" is stuck at GND
    Warning (13410): Pin "ADC_Sclk" is stuck at GND
    Warning (13410): Pin "ADC_Csn" is stuck at GND
    Warning (13410): Pin "ADC_Din" is stuck at GND
    Warning (13410): Pin "DAC_Sclk" is stuck at GND
    Warning (13410): Pin "DAC_Csn" is stuck at GND
    Warning (13410): Pin "DAC_Sdi" is stuck at GND
    Warning (13410): Pin "Data_out_Mdpx" is stuck at GND
    Warning (13410): Pin "En_out_Mdpx" is stuck at GND
    Warning (13410): Pin "Shutter_out_Mdpx" is stuck at GND
    Warning (13410): Pin "Cont_sel_out_Mdpx" is stuck at GND
    Warning (13410): Pin "MtxClr_out_Mdpx" is stuck at GND
    Warning (13410): Pin "TPSWT_out_Mdpx" is stuck at GND
Warning: Design contains 19 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Clk125"
    Warning (15610): No output dependent on input pin "Eth_Rxc"
    Warning (15610): No output dependent on input pin "Eth_RxCtl"
    Warning (15610): No output dependent on input pin "Eth_Rxd[0]"
    Warning (15610): No output dependent on input pin "Eth_Rxd[1]"
    Warning (15610): No output dependent on input pin "Eth_Rxd[2]"
    Warning (15610): No output dependent on input pin "Eth_Rxd[3]"
    Warning (15610): No output dependent on input pin "Flash_Do"
    Warning (15610): No output dependent on input pin "ADC_Dout"
    Warning (15610): No output dependent on input pin "Clk_in_Mdpx"
    Warning (15610): No output dependent on input pin "En_in_Mdpx"
    Warning (15610): No output dependent on input pin "Data_in_Mdpx[0]"
    Warning (15610): No output dependent on input pin "Data_in_Mdpx[1]"
    Warning (15610): No output dependent on input pin "Data_in_Mdpx[2]"
    Warning (15610): No output dependent on input pin "Data_in_Mdpx[3]"
    Warning (15610): No output dependent on input pin "Data_in_Mdpx[4]"
    Warning (15610): No output dependent on input pin "Data_in_Mdpx[5]"
    Warning (15610): No output dependent on input pin "Data_in_Mdpx[6]"
    Warning (15610): No output dependent on input pin "Data_in_Mdpx[7]"
Info: Implemented 1025 device resources after synthesis - the final resource count might be different
    Info: Implemented 23 input pins
    Info: Implemented 52 output pins
    Info: Implemented 25 bidirectional pins
    Info: Implemented 896 logic cells
    Info: Implemented 27 RAM segments
    Info: Implemented 1 PLLs
Warning: PLL "cpu_pll:u_cpu_pll|altpll:altpll_component|cpu_pll_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 150 warnings
    Info: Peak virtual memory: 414 megabytes
    Info: Processing ended: Wed Sep 03 13:47:46 2014
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


