// Seed: 1042751227
module module_0 (
    output tri1 id_0,
    input supply0 id_1,
    output tri0 id_2,
    output wand id_3
);
  wire id_5;
  module_2 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_3
  );
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    input wand id_2,
    output wor id_3,
    input tri id_4,
    output supply1 id_5,
    output supply0 id_6,
    output supply1 id_7,
    input supply1 id_8,
    input wand id_9
);
  wire id_11;
  assign id_5 = 1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_7,
      id_7
  );
  assign modCall_1.type_2 = 0;
endmodule
module module_2 (
    output tri0 id_0,
    input tri id_1,
    input tri1 id_2,
    output supply1 id_3
);
  assign id_3 = 1;
  assign module_0.type_1 = 0;
  wire id_5;
  wire id_6;
endmodule
