
*** Running vivado
    with args -log Datapath.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Datapath.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Datapath.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 448.836 ; gain = 159.184
Command: read_checkpoint -auto_incremental -incremental C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/utils_1/imports/synth_1/Datapath.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/utils_1/imports/synth_1/Datapath.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Datapath -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16768
INFO: [Synth 8-11241] undeclared symbol 'mm2Reg', assumed default net type 'wire' [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:73]
INFO: [Synth 8-11241] undeclared symbol 'em22reg', assumed default net type 'wire' [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:73]
INFO: [Synth 8-11241] undeclared symbol 'm2reg', assumed default net type 'wire' [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:73]
INFO: [Synth 8-11241] undeclared symbol 'mwmem', assumed default net type 'wire' [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:83]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 893.457 ; gain = 411.098
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:91]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:91]
INFO: [Synth 8-6157] synthesizing module 'pcAdd' [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:161]
INFO: [Synth 8-6155] done synthesizing module 'pcAdd' (0#1) [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:161]
INFO: [Synth 8-6157] synthesizing module 'insMem' [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:106]
INFO: [Synth 8-6155] done synthesizing module 'insMem' (0#1) [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:106]
INFO: [Synth 8-6157] synthesizing module 'IFID' [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:170]
INFO: [Synth 8-6155] done synthesizing module 'IFID' (0#1) [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:170]
INFO: [Synth 8-6157] synthesizing module 'ctrUnit' [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:182]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:228]
WARNING: [Synth 8-567] referenced signal 'ewreg' should be on the sensitivity list [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:198]
WARNING: [Synth 8-567] referenced signal 'edestReg' should be on the sensitivity list [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:198]
WARNING: [Synth 8-567] referenced signal 'mwreg' should be on the sensitivity list [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:198]
WARNING: [Synth 8-567] referenced signal 'mdestReg' should be on the sensitivity list [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:198]
INFO: [Synth 8-6155] done synthesizing module 'ctrUnit' (0#1) [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:182]
INFO: [Synth 8-6157] synthesizing module 'regrtMul' [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:283]
INFO: [Synth 8-6155] done synthesizing module 'regrtMul' (0#1) [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:283]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:529]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (0#1) [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:529]
INFO: [Synth 8-6157] synthesizing module 'fwdaMul' [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:294]
WARNING: [Synth 8-567] referenced signal 'mdo' should be on the sensitivity list [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:300]
INFO: [Synth 8-6155] done synthesizing module 'fwdaMul' (0#1) [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:294]
INFO: [Synth 8-6157] synthesizing module 'fwdbMul' [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:322]
WARNING: [Synth 8-567] referenced signal 'mdo' should be on the sensitivity list [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:328]
INFO: [Synth 8-6155] done synthesizing module 'fwdbMul' (0#1) [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:322]
INFO: [Synth 8-6157] synthesizing module 'immExt' [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:350]
INFO: [Synth 8-6155] done synthesizing module 'immExt' (0#1) [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:350]
INFO: [Synth 8-6157] synthesizing module 'IDEXE' [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:371]
INFO: [Synth 8-6155] done synthesizing module 'IDEXE' (0#1) [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:371]
INFO: [Synth 8-6157] synthesizing module 'AluMux' [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:399]
INFO: [Synth 8-6155] done synthesizing module 'AluMux' (0#1) [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:399]
INFO: [Synth 8-6157] synthesizing module 'Alu' [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:416]
INFO: [Synth 8-6155] done synthesizing module 'Alu' (0#1) [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:416]
INFO: [Synth 8-6157] synthesizing module 'EXEMEM' [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:447]
INFO: [Synth 8-6155] done synthesizing module 'EXEMEM' (0#1) [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:447]
INFO: [Synth 8-6157] synthesizing module 'DataMem' [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:466]
INFO: [Synth 8-6155] done synthesizing module 'DataMem' (0#1) [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:466]
INFO: [Synth 8-6157] synthesizing module 'MEMWB' [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:496]
INFO: [Synth 8-6155] done synthesizing module 'MEMWB' (0#1) [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:496]
INFO: [Synth 8-6157] synthesizing module 'WbMux' [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:514]
INFO: [Synth 8-6155] done synthesizing module 'WbMux' (0#1) [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:514]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:23]
WARNING: [Synth 8-3848] Net mm2Reg in module/entity Datapath does not have driver. [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:73]
WARNING: [Synth 8-3848] Net em22reg in module/entity Datapath does not have driver. [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:73]
WARNING: [Synth 8-7129] Port mr[31] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[30] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[29] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[28] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[27] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[26] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[25] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[24] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[23] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[22] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[21] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[20] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[19] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[18] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[17] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[16] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[15] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[14] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[13] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[12] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[11] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[10] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[9] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[8] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[7] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mr[6] in module DataMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port mm2reg in module ctrUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port em2reg in module ctrUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[31] in module insMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[30] in module insMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[29] in module insMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[28] in module insMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[27] in module insMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[26] in module insMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[25] in module insMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[24] in module insMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[23] in module insMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[22] in module insMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[21] in module insMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[20] in module insMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[19] in module insMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[18] in module insMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[17] in module insMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[16] in module insMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[15] in module insMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[14] in module insMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[13] in module insMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[12] in module insMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[11] in module insMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[10] in module insMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[9] in module insMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[8] in module insMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[1] in module insMem is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[0] in module insMem is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 985.086 ; gain = 502.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 985.086 ; gain = 502.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 985.086 ; gain = 502.727
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
WARNING: [Synth 8-327] inferring latch for variable 'wreg_reg' [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:222]
WARNING: [Synth 8-327] inferring latch for variable 'aluimm_reg' [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:220]
WARNING: [Synth 8-327] inferring latch for variable 'wmem_reg' [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:224]
WARNING: [Synth 8-327] inferring latch for variable 'aluc_reg' [C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.srcs/sources_1/new/Datapath.v:221]
INFO: [Synth 8-3971] The signal "RegFile:/registers_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 985.086 ; gain = 502.727
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 11    
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---RAMs : 
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   6 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3971] The signal "Datapath/regfile/registers_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (ctrunit/wreg_reg) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (ctrunit/aluimm_reg) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (ctrunit/aluc_reg[3]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (ctrunit/aluc_reg[2]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (ctrunit/aluc_reg[1]) is unused and will be removed from module Datapath.
WARNING: [Synth 8-3332] Sequential element (ctrunit/aluc_reg[0]) is unused and will be removed from module Datapath.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1179.078 ; gain = 696.719
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1179.078 ; gain = 696.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1179.078 ; gain = 696.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1179.078 ; gain = 696.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1179.078 ; gain = 696.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1179.078 ; gain = 696.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1179.078 ; gain = 696.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1179.078 ; gain = 696.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1179.078 ; gain = 696.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Datapath    | exemem/mdestReg_reg[2] | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     1|
|3     |LUT1   |     2|
|4     |LUT2   |     1|
|5     |LUT3   |     1|
|6     |SRL16E |     3|
|7     |FDRE   |     9|
|8     |IBUF   |     1|
|9     |OBUF   |    14|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    33|
|2     |  memwb  |MEMWB  |     3|
|3     |  exemem |EXEMEM |     3|
|4     |  idexe  |IDEXE  |     3|
|5     |  pc1    |PC     |     8|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1179.078 ; gain = 696.719
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 73 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1179.078 ; gain = 696.719
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1179.078 ; gain = 696.719
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1190.066 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1290.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 3fc498e4
INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 73 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1290.234 ; gain = 812.984
INFO: [Common 17-1381] The checkpoint 'C:/Users/napie/Documents/Vivado/FinalProject331/FinalProject331.runs/synth_1/Datapath.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Datapath_utilization_synth.rpt -pb Datapath_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 10 16:32:58 2023...
