// Seed: 3575596313
module module_0 (
    output wand id_0,
    input supply0 id_1,
    input tri0 id_2,
    input supply0 id_3,
    input uwire id_4,
    input tri1 id_5,
    output wire id_6,
    input uwire id_7
    , id_12,
    input wor id_8,
    input wor id_9,
    output wire id_10
);
  wire id_13;
  wire id_14;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    input wire id_2,
    output tri0 id_3,
    output wand id_4,
    input supply0 id_5,
    output uwire id_6,
    input supply1 id_7,
    input tri id_8,
    input supply1 id_9,
    input tri0 id_10
    , id_12
);
  assign id_4 = "" - 1;
  module_0(
      id_4, id_10, id_8, id_5, id_1, id_5, id_4, id_7, id_1, id_0, id_3
  );
endmodule
