INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'clk_div' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'clk_div'...
WARNING:sim - A core named 'clk_div' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'clk_div'...
Delivering associated files for 'clk_div'...
WARNING:sim - Component clk_wiz_v3_6 does not have a valid model name for VHDL
   synthesis
Delivering EJava files for 'clk_div'...
Delivered 3 files into directory
C:/sam_work/Xilinx_projects/14_6/Genesys2_VGA/ipcore_dir/tmp/_cg/clk_div
Delivered 1 file into directory
C:/sam_work/Xilinx_projects/14_6/Genesys2_VGA/ipcore_dir/tmp/_cg/clk_div
Generating ASY schematic symbol...
Loading device for application Rf_Device from file '7z010.nph' in environment
C:\Xilinx\14.6\ISE_DS\ISE\.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'clk_div'...
Generating ISE project...
XCO file found: clk_div.xco
XMDF file found: clk_div_xmdf.tcl
Adding
C:/sam_work/Xilinx_projects/14_6/Genesys2_VGA/ipcore_dir/tmp/_cg/clk_div.asy
-view all -origin_type imported
Adding
C:/sam_work/Xilinx_projects/14_6/Genesys2_VGA/ipcore_dir/tmp/_cg/clk_div.ucf
-view all -origin_type created
Adding
C:/sam_work/Xilinx_projects/14_6/Genesys2_VGA/ipcore_dir/tmp/_cg/clk_div.vhd
-view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/sam_work/Xilinx_projects/14_6/Genesys2_VGA/ipcore_dir/tmp/_cg/clk_div.vhd
   " into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/sam_work/Xilinx_projects/14_6/Genesys2_VGA/ipcore_dir/tmp/_cg/clk_div.vho
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/clk_div"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'clk_div'.
