Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (lin64) Build 6060944 Thu Mar 06 19:10:09 MST 2025
| Date         : Fri Apr 11 03:02:31 2025
| Host         : fedora running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.893        0.000                      0                  112        0.203        0.000                      0                  112        4.500        0.000                       0                    59  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.893        0.000                      0                  112        0.203        0.000                      0                  112        4.500        0.000                       0                    59  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.893ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 rx/D_new_data_buffer_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/D_correct_button_count_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.601ns  (logic 0.916ns (25.434%)  route 2.685ns (74.566%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.628     5.212    rx/clk_IBUF_BUFG
    SLICE_X6Y34          FDRE                                         r  rx/D_new_data_buffer_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.518     5.730 r  rx/D_new_data_buffer_q_reg/Q
                         net (fo=1, routed)           0.941     6.672    rx/M_rx_new_data
    SLICE_X5Y36          LUT4 (Prop_lut4_I1_O)        0.124     6.796 f  rx/FSM_sequential_D_state_q[1]_i_7/O
                         net (fo=1, routed)           0.505     7.301    rx/FSM_sequential_D_state_q[1]_i_7_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.425 r  rx/FSM_sequential_D_state_q[1]_i_5__0/O
                         net (fo=4, routed)           0.903     8.328    debugger/FSM_sequential_D_state_q_reg[1]_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I1_O)        0.150     8.478 r  debugger/D_correct_button_count_q[4]_i_1/O
                         net (fo=5, routed)           0.336     8.814    debugger/D_correct_button_count_q[4]_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  debugger/D_correct_button_count_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.514    14.919    debugger/clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  debugger/D_correct_button_count_q_reg[0]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X1Y35          FDRE (Setup_fdre_C_CE)      -0.436    14.707    debugger/D_correct_button_count_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.707    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 rx/D_new_data_buffer_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/D_correct_button_count_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.601ns  (logic 0.916ns (25.434%)  route 2.685ns (74.566%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.628     5.212    rx/clk_IBUF_BUFG
    SLICE_X6Y34          FDRE                                         r  rx/D_new_data_buffer_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.518     5.730 r  rx/D_new_data_buffer_q_reg/Q
                         net (fo=1, routed)           0.941     6.672    rx/M_rx_new_data
    SLICE_X5Y36          LUT4 (Prop_lut4_I1_O)        0.124     6.796 f  rx/FSM_sequential_D_state_q[1]_i_7/O
                         net (fo=1, routed)           0.505     7.301    rx/FSM_sequential_D_state_q[1]_i_7_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.425 r  rx/FSM_sequential_D_state_q[1]_i_5__0/O
                         net (fo=4, routed)           0.903     8.328    debugger/FSM_sequential_D_state_q_reg[1]_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I1_O)        0.150     8.478 r  debugger/D_correct_button_count_q[4]_i_1/O
                         net (fo=5, routed)           0.336     8.814    debugger/D_correct_button_count_q[4]_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  debugger/D_correct_button_count_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.514    14.919    debugger/clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  debugger/D_correct_button_count_q_reg[1]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X1Y35          FDRE (Setup_fdre_C_CE)      -0.436    14.707    debugger/D_correct_button_count_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.707    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 rx/D_new_data_buffer_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/D_correct_button_count_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.601ns  (logic 0.916ns (25.434%)  route 2.685ns (74.566%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.628     5.212    rx/clk_IBUF_BUFG
    SLICE_X6Y34          FDRE                                         r  rx/D_new_data_buffer_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.518     5.730 r  rx/D_new_data_buffer_q_reg/Q
                         net (fo=1, routed)           0.941     6.672    rx/M_rx_new_data
    SLICE_X5Y36          LUT4 (Prop_lut4_I1_O)        0.124     6.796 f  rx/FSM_sequential_D_state_q[1]_i_7/O
                         net (fo=1, routed)           0.505     7.301    rx/FSM_sequential_D_state_q[1]_i_7_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.425 r  rx/FSM_sequential_D_state_q[1]_i_5__0/O
                         net (fo=4, routed)           0.903     8.328    debugger/FSM_sequential_D_state_q_reg[1]_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I1_O)        0.150     8.478 r  debugger/D_correct_button_count_q[4]_i_1/O
                         net (fo=5, routed)           0.336     8.814    debugger/D_correct_button_count_q[4]_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  debugger/D_correct_button_count_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.514    14.919    debugger/clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  debugger/D_correct_button_count_q_reg[2]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X1Y35          FDRE (Setup_fdre_C_CE)      -0.436    14.707    debugger/D_correct_button_count_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.707    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 rx/D_new_data_buffer_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/D_correct_button_count_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.601ns  (logic 0.916ns (25.434%)  route 2.685ns (74.566%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.628     5.212    rx/clk_IBUF_BUFG
    SLICE_X6Y34          FDRE                                         r  rx/D_new_data_buffer_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.518     5.730 r  rx/D_new_data_buffer_q_reg/Q
                         net (fo=1, routed)           0.941     6.672    rx/M_rx_new_data
    SLICE_X5Y36          LUT4 (Prop_lut4_I1_O)        0.124     6.796 f  rx/FSM_sequential_D_state_q[1]_i_7/O
                         net (fo=1, routed)           0.505     7.301    rx/FSM_sequential_D_state_q[1]_i_7_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.425 r  rx/FSM_sequential_D_state_q[1]_i_5__0/O
                         net (fo=4, routed)           0.903     8.328    debugger/FSM_sequential_D_state_q_reg[1]_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I1_O)        0.150     8.478 r  debugger/D_correct_button_count_q[4]_i_1/O
                         net (fo=5, routed)           0.336     8.814    debugger/D_correct_button_count_q[4]_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  debugger/D_correct_button_count_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.514    14.919    debugger/clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  debugger/D_correct_button_count_q_reg[3]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X1Y35          FDRE (Setup_fdre_C_CE)      -0.436    14.707    debugger/D_correct_button_count_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.707    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 rx/D_new_data_buffer_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/D_correct_button_count_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.601ns  (logic 0.916ns (25.434%)  route 2.685ns (74.566%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.628     5.212    rx/clk_IBUF_BUFG
    SLICE_X6Y34          FDRE                                         r  rx/D_new_data_buffer_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.518     5.730 r  rx/D_new_data_buffer_q_reg/Q
                         net (fo=1, routed)           0.941     6.672    rx/M_rx_new_data
    SLICE_X5Y36          LUT4 (Prop_lut4_I1_O)        0.124     6.796 f  rx/FSM_sequential_D_state_q[1]_i_7/O
                         net (fo=1, routed)           0.505     7.301    rx/FSM_sequential_D_state_q[1]_i_7_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.425 r  rx/FSM_sequential_D_state_q[1]_i_5__0/O
                         net (fo=4, routed)           0.903     8.328    debugger/FSM_sequential_D_state_q_reg[1]_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I1_O)        0.150     8.478 r  debugger/D_correct_button_count_q[4]_i_1/O
                         net (fo=5, routed)           0.336     8.814    debugger/D_correct_button_count_q[4]_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  debugger/D_correct_button_count_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.514    14.919    debugger/clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  debugger/D_correct_button_count_q_reg[4]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X1Y35          FDRE (Setup_fdre_C_CE)      -0.436    14.707    debugger/D_correct_button_count_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.707    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.965ns  (required time - arrival time)
  Source:                 rx/D_new_data_buffer_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/D_bit_32_count_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.890ns (23.666%)  route 2.871ns (76.334%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.628     5.212    rx/clk_IBUF_BUFG
    SLICE_X6Y34          FDRE                                         r  rx/D_new_data_buffer_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.518     5.730 r  rx/D_new_data_buffer_q_reg/Q
                         net (fo=1, routed)           0.941     6.672    rx/M_rx_new_data
    SLICE_X5Y36          LUT4 (Prop_lut4_I1_O)        0.124     6.796 f  rx/FSM_sequential_D_state_q[1]_i_7/O
                         net (fo=1, routed)           0.505     7.301    rx/FSM_sequential_D_state_q[1]_i_7_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.425 r  rx/FSM_sequential_D_state_q[1]_i_5__0/O
                         net (fo=4, routed)           0.903     8.328    debugger/FSM_sequential_D_state_q_reg[1]_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I1_O)        0.124     8.452 r  debugger/D_bit_32_count_q[4]_i_1/O
                         net (fo=5, routed)           0.521     8.973    debugger/D_bit_32_count_d
    SLICE_X3Y36          FDRE                                         r  debugger/D_bit_32_count_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.514    14.919    debugger/clk_IBUF_BUFG
    SLICE_X3Y36          FDRE                                         r  debugger/D_bit_32_count_q_reg[0]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X3Y36          FDRE (Setup_fdre_C_CE)      -0.205    14.938    debugger/D_bit_32_count_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -8.973    
  -------------------------------------------------------------------
                         slack                                  5.965    

Slack (MET) :             5.965ns  (required time - arrival time)
  Source:                 rx/D_new_data_buffer_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/D_bit_32_count_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.890ns (23.666%)  route 2.871ns (76.334%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.628     5.212    rx/clk_IBUF_BUFG
    SLICE_X6Y34          FDRE                                         r  rx/D_new_data_buffer_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.518     5.730 r  rx/D_new_data_buffer_q_reg/Q
                         net (fo=1, routed)           0.941     6.672    rx/M_rx_new_data
    SLICE_X5Y36          LUT4 (Prop_lut4_I1_O)        0.124     6.796 f  rx/FSM_sequential_D_state_q[1]_i_7/O
                         net (fo=1, routed)           0.505     7.301    rx/FSM_sequential_D_state_q[1]_i_7_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.425 r  rx/FSM_sequential_D_state_q[1]_i_5__0/O
                         net (fo=4, routed)           0.903     8.328    debugger/FSM_sequential_D_state_q_reg[1]_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I1_O)        0.124     8.452 r  debugger/D_bit_32_count_q[4]_i_1/O
                         net (fo=5, routed)           0.521     8.973    debugger/D_bit_32_count_d
    SLICE_X3Y36          FDRE                                         r  debugger/D_bit_32_count_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.514    14.919    debugger/clk_IBUF_BUFG
    SLICE_X3Y36          FDRE                                         r  debugger/D_bit_32_count_q_reg[1]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X3Y36          FDRE (Setup_fdre_C_CE)      -0.205    14.938    debugger/D_bit_32_count_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -8.973    
  -------------------------------------------------------------------
                         slack                                  5.965    

Slack (MET) :             5.965ns  (required time - arrival time)
  Source:                 rx/D_new_data_buffer_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/D_bit_32_count_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.890ns (23.666%)  route 2.871ns (76.334%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.628     5.212    rx/clk_IBUF_BUFG
    SLICE_X6Y34          FDRE                                         r  rx/D_new_data_buffer_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.518     5.730 r  rx/D_new_data_buffer_q_reg/Q
                         net (fo=1, routed)           0.941     6.672    rx/M_rx_new_data
    SLICE_X5Y36          LUT4 (Prop_lut4_I1_O)        0.124     6.796 f  rx/FSM_sequential_D_state_q[1]_i_7/O
                         net (fo=1, routed)           0.505     7.301    rx/FSM_sequential_D_state_q[1]_i_7_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.425 r  rx/FSM_sequential_D_state_q[1]_i_5__0/O
                         net (fo=4, routed)           0.903     8.328    debugger/FSM_sequential_D_state_q_reg[1]_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I1_O)        0.124     8.452 r  debugger/D_bit_32_count_q[4]_i_1/O
                         net (fo=5, routed)           0.521     8.973    debugger/D_bit_32_count_d
    SLICE_X3Y36          FDRE                                         r  debugger/D_bit_32_count_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.514    14.919    debugger/clk_IBUF_BUFG
    SLICE_X3Y36          FDRE                                         r  debugger/D_bit_32_count_q_reg[2]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X3Y36          FDRE (Setup_fdre_C_CE)      -0.205    14.938    debugger/D_bit_32_count_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -8.973    
  -------------------------------------------------------------------
                         slack                                  5.965    

Slack (MET) :             5.965ns  (required time - arrival time)
  Source:                 rx/D_new_data_buffer_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/D_bit_32_count_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.890ns (23.666%)  route 2.871ns (76.334%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.628     5.212    rx/clk_IBUF_BUFG
    SLICE_X6Y34          FDRE                                         r  rx/D_new_data_buffer_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.518     5.730 r  rx/D_new_data_buffer_q_reg/Q
                         net (fo=1, routed)           0.941     6.672    rx/M_rx_new_data
    SLICE_X5Y36          LUT4 (Prop_lut4_I1_O)        0.124     6.796 f  rx/FSM_sequential_D_state_q[1]_i_7/O
                         net (fo=1, routed)           0.505     7.301    rx/FSM_sequential_D_state_q[1]_i_7_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.425 r  rx/FSM_sequential_D_state_q[1]_i_5__0/O
                         net (fo=4, routed)           0.903     8.328    debugger/FSM_sequential_D_state_q_reg[1]_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I1_O)        0.124     8.452 r  debugger/D_bit_32_count_q[4]_i_1/O
                         net (fo=5, routed)           0.521     8.973    debugger/D_bit_32_count_d
    SLICE_X3Y36          FDRE                                         r  debugger/D_bit_32_count_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.514    14.919    debugger/clk_IBUF_BUFG
    SLICE_X3Y36          FDRE                                         r  debugger/D_bit_32_count_q_reg[3]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X3Y36          FDRE (Setup_fdre_C_CE)      -0.205    14.938    debugger/D_bit_32_count_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -8.973    
  -------------------------------------------------------------------
                         slack                                  5.965    

Slack (MET) :             5.965ns  (required time - arrival time)
  Source:                 rx/D_new_data_buffer_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/D_bit_32_count_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.890ns (23.666%)  route 2.871ns (76.334%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.628     5.212    rx/clk_IBUF_BUFG
    SLICE_X6Y34          FDRE                                         r  rx/D_new_data_buffer_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.518     5.730 r  rx/D_new_data_buffer_q_reg/Q
                         net (fo=1, routed)           0.941     6.672    rx/M_rx_new_data
    SLICE_X5Y36          LUT4 (Prop_lut4_I1_O)        0.124     6.796 f  rx/FSM_sequential_D_state_q[1]_i_7/O
                         net (fo=1, routed)           0.505     7.301    rx/FSM_sequential_D_state_q[1]_i_7_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.425 r  rx/FSM_sequential_D_state_q[1]_i_5__0/O
                         net (fo=4, routed)           0.903     8.328    debugger/FSM_sequential_D_state_q_reg[1]_0
    SLICE_X2Y36          LUT5 (Prop_lut5_I1_O)        0.124     8.452 r  debugger/D_bit_32_count_q[4]_i_1/O
                         net (fo=5, routed)           0.521     8.973    debugger/D_bit_32_count_d
    SLICE_X3Y36          FDRE                                         r  debugger/D_bit_32_count_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.514    14.919    debugger/clk_IBUF_BUFG
    SLICE_X3Y36          FDRE                                         r  debugger/D_bit_32_count_q_reg[4]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X3Y36          FDRE (Setup_fdre_C_CE)      -0.205    14.938    debugger/D_bit_32_count_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                          -8.973    
  -------------------------------------------------------------------
                         slack                                  5.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 tx/FSM_sequential_D_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/D_bit_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.363%)  route 0.122ns (39.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.591     1.535    tx/clk_IBUF_BUFG
    SLICE_X1Y36          FDRE                                         r  tx/FSM_sequential_D_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  tx/FSM_sequential_D_state_q_reg[1]/Q
                         net (fo=20, routed)          0.122     1.798    tx/D_state_q[1]
    SLICE_X0Y36          LUT3 (Prop_lut3_I0_O)        0.045     1.843 r  tx/D_bit_ctr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.843    tx/D_bit_ctr_q[0]_i_1_n_0
    SLICE_X0Y36          FDRE                                         r  tx/D_bit_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.861     2.051    tx/clk_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  tx/D_bit_ctr_q_reg[0]/C
                         clock pessimism             -0.503     1.548    
    SLICE_X0Y36          FDRE (Hold_fdre_C_D)         0.092     1.640    tx/D_bit_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 rx/D_saved_data_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/D_saved_data_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.249%)  route 0.114ns (44.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.589     1.533    rx/clk_IBUF_BUFG
    SLICE_X5Y36          FDRE                                         r  rx/D_saved_data_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  rx/D_saved_data_q_reg[3]/Q
                         net (fo=2, routed)           0.114     1.788    rx/M_rx_data[3]
    SLICE_X5Y36          FDRE                                         r  rx/D_saved_data_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.859     2.049    rx/clk_IBUF_BUFG
    SLICE_X5Y36          FDRE                                         r  rx/D_saved_data_q_reg[2]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X5Y36          FDRE (Hold_fdre_C_D)         0.047     1.580    rx/D_saved_data_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 debugger/D_correct_button_count_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/D_saved_data_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.825%)  route 0.160ns (46.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.591     1.535    debugger/clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  debugger/D_correct_button_count_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  debugger/D_correct_button_count_q_reg[0]/Q
                         net (fo=13, routed)          0.160     1.835    debugger/D_correct_button_count_q[0]
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.045     1.880 r  debugger/g0_b6/O
                         net (fo=1, routed)           0.000     1.880    tx/out[6]
    SLICE_X2Y35          FDRE                                         r  tx/D_saved_data_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.861     2.051    tx/clk_IBUF_BUFG
    SLICE_X2Y35          FDRE                                         r  tx/D_saved_data_q_reg[6]/C
                         clock pessimism             -0.501     1.550    
    SLICE_X2Y35          FDRE (Hold_fdre_C_D)         0.121     1.671    tx/D_saved_data_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 tx/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/D_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.341%)  route 0.169ns (47.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.593     1.537    tx/clk_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  tx/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  tx/D_ctr_q_reg[4]/Q
                         net (fo=6, routed)           0.169     1.847    tx/D_ctr_q_reg_n_0_[4]
    SLICE_X2Y37          LUT6 (Prop_lut6_I1_O)        0.045     1.892 r  tx/D_ctr_q[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.892    tx/D_ctr_q[5]_i_1__0_n_0
    SLICE_X2Y37          FDRE                                         r  tx/D_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.862     2.052    tx/clk_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  tx/D_ctr_q_reg[5]/C
                         clock pessimism             -0.501     1.551    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.120     1.671    tx/D_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 rx/D_bit_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/D_bit_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.246ns (71.147%)  route 0.100ns (28.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.589     1.533    rx/clk_IBUF_BUFG
    SLICE_X6Y34          FDRE                                         r  rx/D_bit_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.148     1.681 r  rx/D_bit_ctr_q_reg[1]/Q
                         net (fo=4, routed)           0.100     1.780    rx/D_bit_ctr_q[1]
    SLICE_X6Y34          LUT6 (Prop_lut6_I1_O)        0.098     1.878 r  rx/D_bit_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.878    rx/D_bit_ctr_q[2]_i_1_n_0
    SLICE_X6Y34          FDRE                                         r  rx/D_bit_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.858     2.048    rx/clk_IBUF_BUFG
    SLICE_X6Y34          FDRE                                         r  rx/D_bit_ctr_q_reg[2]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X6Y34          FDRE (Hold_fdre_C_D)         0.121     1.654    rx/D_bit_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 rx/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/D_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.845%)  route 0.152ns (42.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.592     1.536    rx/clk_IBUF_BUFG
    SLICE_X6Y41          FDRE                                         r  rx/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDRE (Prop_fdre_C_Q)         0.164     1.700 r  rx/D_ctr_q_reg[3]/Q
                         net (fo=6, routed)           0.152     1.852    rx/D_ctr_q[3]
    SLICE_X6Y40          LUT6 (Prop_lut6_I4_O)        0.045     1.897 r  rx/D_ctr_q[6]_i_3/O
                         net (fo=1, routed)           0.000     1.897    rx/data0[6]
    SLICE_X6Y40          FDRE                                         r  rx/D_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.863     2.053    rx/clk_IBUF_BUFG
    SLICE_X6Y40          FDRE                                         r  rx/D_ctr_q_reg[6]/C
                         clock pessimism             -0.501     1.552    
    SLICE_X6Y40          FDRE (Hold_fdre_C_D)         0.120     1.672    rx/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 debugger/D_correct_button_count_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/D_saved_data_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.189ns (50.618%)  route 0.184ns (49.382%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.591     1.535    debugger/clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  debugger/D_correct_button_count_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  debugger/D_correct_button_count_q_reg[2]/Q
                         net (fo=11, routed)          0.184     1.860    debugger/D_correct_button_count_q[2]
    SLICE_X2Y35          LUT5 (Prop_lut5_I2_O)        0.048     1.908 r  debugger/g0_b1/O
                         net (fo=1, routed)           0.000     1.908    tx/out[1]
    SLICE_X2Y35          FDRE                                         r  tx/D_saved_data_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.861     2.051    tx/clk_IBUF_BUFG
    SLICE_X2Y35          FDRE                                         r  tx/D_saved_data_q_reg[1]/C
                         clock pessimism             -0.501     1.550    
    SLICE_X2Y35          FDRE (Hold_fdre_C_D)         0.131     1.681    tx/D_saved_data_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 rx/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/D_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.657%)  route 0.153ns (42.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.592     1.536    rx/clk_IBUF_BUFG
    SLICE_X6Y40          FDRE                                         r  rx/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.164     1.700 r  rx/D_ctr_q_reg[6]/Q
                         net (fo=6, routed)           0.153     1.853    rx/D_ctr_q[6]
    SLICE_X6Y39          LUT6 (Prop_lut6_I1_O)        0.045     1.898 r  rx/D_ctr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.898    rx/D_ctr_q[0]_i_1_n_0
    SLICE_X6Y39          FDRE                                         r  rx/D_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.862     2.052    rx/clk_IBUF_BUFG
    SLICE_X6Y39          FDRE                                         r  rx/D_ctr_q_reg[0]/C
                         clock pessimism             -0.501     1.551    
    SLICE_X6Y39          FDRE (Hold_fdre_C_D)         0.120     1.671    rx/D_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 debugger/D_correct_button_count_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/D_saved_data_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.189ns (50.082%)  route 0.188ns (49.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.591     1.535    debugger/clk_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  debugger/D_correct_button_count_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  debugger/D_correct_button_count_q_reg[2]/Q
                         net (fo=11, routed)          0.188     1.864    debugger/D_correct_button_count_q[2]
    SLICE_X2Y35          LUT5 (Prop_lut5_I2_O)        0.048     1.912 r  debugger/g0_b3/O
                         net (fo=1, routed)           0.000     1.912    tx/out[3]
    SLICE_X2Y35          FDRE                                         r  tx/D_saved_data_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.861     2.051    tx/clk_IBUF_BUFG
    SLICE_X2Y35          FDRE                                         r  tx/D_saved_data_q_reg[3]/C
                         clock pessimism             -0.501     1.550    
    SLICE_X2Y35          FDRE (Hold_fdre_C_D)         0.131     1.681    tx/D_saved_data_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 rx/D_rxd_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/D_saved_data_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.421%)  route 0.184ns (56.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.589     1.533    rx/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  rx/D_rxd_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  rx/D_rxd_q_reg/Q
                         net (fo=4, routed)           0.184     1.857    rx/D_rxd_q
    SLICE_X5Y36          FDRE                                         r  rx/D_saved_data_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.859     2.049    rx/clk_IBUF_BUFG
    SLICE_X5Y36          FDRE                                         r  rx/D_saved_data_q_reg[7]/C
                         clock pessimism             -0.503     1.546    
    SLICE_X5Y36          FDRE (Hold_fdre_C_D)         0.078     1.624    rx/D_saved_data_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y36    debugger/D_bit_32_count_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y36    debugger/D_bit_32_count_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y36    debugger/D_bit_32_count_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y36    debugger/D_bit_32_count_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y36    debugger/D_bit_32_count_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y35    debugger/D_correct_button_count_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y35    debugger/D_correct_button_count_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y35    debugger/D_correct_button_count_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y35    debugger/D_correct_button_count_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36    debugger/D_bit_32_count_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36    debugger/D_bit_32_count_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36    debugger/D_bit_32_count_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36    debugger/D_bit_32_count_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36    debugger/D_bit_32_count_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36    debugger/D_bit_32_count_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36    debugger/D_bit_32_count_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36    debugger/D_bit_32_count_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36    debugger/D_bit_32_count_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36    debugger/D_bit_32_count_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36    debugger/D_bit_32_count_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36    debugger/D_bit_32_count_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36    debugger/D_bit_32_count_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36    debugger/D_bit_32_count_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36    debugger/D_bit_32_count_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36    debugger/D_bit_32_count_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36    debugger/D_bit_32_count_q_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36    debugger/D_bit_32_count_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36    debugger/D_bit_32_count_q_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36    debugger/D_bit_32_count_q_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/D_tx_reg_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.535ns  (logic 4.002ns (72.302%)  route 1.533ns (27.698%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.630     5.214    tx/clk_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  tx/D_tx_reg_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.456     5.670 r  tx/D_tx_reg_q_reg/Q
                         net (fo=1, routed)           1.533     7.204    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546    10.750 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000    10.750    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/D_tx_reg_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.674ns  (logic 1.388ns (82.907%)  route 0.286ns (17.093%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.590     1.534    tx/clk_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  tx/D_tx_reg_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141     1.675 r  tx/D_tx_reg_q_reg/Q
                         net (fo=1, routed)           0.286     1.961    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     3.208 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.208    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.504ns  (logic 1.634ns (36.276%)  route 2.870ns (63.724%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.829     3.339    reset_cond/rst_n_IBUF
    SLICE_X5Y21          LUT1 (Prop_lut1_I0_O)        0.124     3.463 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.041     4.504    reset_cond/M_reset_cond_in
    SLICE_X5Y35          FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.512     4.917    reset_cond/clk_IBUF_BUFG
    SLICE_X5Y35          FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.504ns  (logic 1.634ns (36.276%)  route 2.870ns (63.724%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.829     3.339    reset_cond/rst_n_IBUF
    SLICE_X5Y21          LUT1 (Prop_lut1_I0_O)        0.124     3.463 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.041     4.504    reset_cond/M_reset_cond_in
    SLICE_X5Y35          FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.512     4.917    reset_cond/clk_IBUF_BUFG
    SLICE_X5Y35          FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.504ns  (logic 1.634ns (36.276%)  route 2.870ns (63.724%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.829     3.339    reset_cond/rst_n_IBUF
    SLICE_X5Y21          LUT1 (Prop_lut1_I0_O)        0.124     3.463 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.041     4.504    reset_cond/M_reset_cond_in
    SLICE_X5Y35          FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.512     4.917    reset_cond/clk_IBUF_BUFG
    SLICE_X5Y35          FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.504ns  (logic 1.634ns (36.276%)  route 2.870ns (63.724%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.829     3.339    reset_cond/rst_n_IBUF
    SLICE_X5Y21          LUT1 (Prop_lut1_I0_O)        0.124     3.463 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.041     4.504    reset_cond/M_reset_cond_in
    SLICE_X5Y35          FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.512     4.917    reset_cond/clk_IBUF_BUFG
    SLICE_X5Y35          FDSE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            rx/D_rxd_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.557ns  (logic 1.495ns (58.483%)  route 1.062ns (41.517%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.062     2.557    rx/usb_rx_IBUF
    SLICE_X4Y36          FDRE                                         r  rx/D_rxd_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.512     4.917    rx/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  rx/D_rxd_q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            rx/D_rxd_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.674ns  (logic 0.263ns (39.051%)  route 0.411ns (60.949%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.411     0.674    rx/usb_rx_IBUF
    SLICE_X4Y36          FDRE                                         r  rx/D_rxd_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.859     2.049    rx/clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  rx/D_rxd_q_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.455ns  (logic 0.322ns (22.165%)  route 1.132ns (77.835%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.715     0.993    reset_cond/rst_n_IBUF
    SLICE_X5Y21          LUT1 (Prop_lut1_I0_O)        0.045     1.038 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.417     1.455    reset_cond/M_reset_cond_in
    SLICE_X5Y35          FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X5Y35          FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.455ns  (logic 0.322ns (22.165%)  route 1.132ns (77.835%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.715     0.993    reset_cond/rst_n_IBUF
    SLICE_X5Y21          LUT1 (Prop_lut1_I0_O)        0.045     1.038 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.417     1.455    reset_cond/M_reset_cond_in
    SLICE_X5Y35          FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X5Y35          FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.455ns  (logic 0.322ns (22.165%)  route 1.132ns (77.835%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.715     0.993    reset_cond/rst_n_IBUF
    SLICE_X5Y21          LUT1 (Prop_lut1_I0_O)        0.045     1.038 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.417     1.455    reset_cond/M_reset_cond_in
    SLICE_X5Y35          FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X5Y35          FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.455ns  (logic 0.322ns (22.165%)  route 1.132ns (77.835%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.715     0.993    reset_cond/rst_n_IBUF
    SLICE_X5Y21          LUT1 (Prop_lut1_I0_O)        0.045     1.038 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.417     1.455    reset_cond/M_reset_cond_in
    SLICE_X5Y35          FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.859     2.049    reset_cond/clk_IBUF_BUFG
    SLICE_X5Y35          FDSE                                         r  reset_cond/D_stage_q_reg[3]/C





