library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity Mem is
  port (
    addr		    : in  std_logic_vector(4 downto 0);
    data_out    : out std_logic_vector(127 downto 0);
    invalido     : out std_logic
  );
end Mem;

architecture Behavioral of Mem is
  type MemType is array (0 to 4) of std_logic_vector(127 downto 0);
  constant MemData : MemType := (
    -- Defina os dados da memÃ³ria aqui
    -- Exemplo: (endereÃ§o => "dados de 128 bits"),
    -- ...
  );
begin
  process (addr)
  begin
    if to_integer(unsigned(address)) >= 0 and to_integer(unsigned(address)) <= 4 then
      data_out <= MemData(to_integer(unsigned(address));
      invalido <= '0';
    else
      data_out <= (others => '0');
      invalido <= '1';
    end if;
  end process;
end Behavioral;
