$date
	Tue Mar 27 11:33:18 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testmodule $end
$var wire 1 ! clock $end
$var wire 1 " p1 $end
$scope module clk $end
$var reg 1 # clk $end
$upscope $end
$scope module pls $end
$var wire 1 ! clock $end
$var reg 1 $ signal $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
0#
x"
0!
$end
#12
1$
1"
1#
1!
#17
0$
0"
#22
1$
1"
#24
0#
0!
#27
0$
0"
#36
1$
1"
1#
1!
#41
0$
0"
#46
1$
1"
#48
0#
0!
#51
0$
0"
#60
1$
1"
1#
1!
#65
0$
0"
#70
1$
1"
#72
0#
0!
#75
0$
0"
#84
1$
1"
1#
1!
#89
0$
0"
#94
1$
1"
#96
0#
0!
#99
0$
0"
#108
1$
1"
1#
1!
#113
0$
0"
#118
1$
1"
#120
0#
0!
#123
0$
0"
#132
1$
1"
1#
1!
#137
0$
0"
#142
1$
1"
#144
0#
0!
#147
0$
0"
#156
1$
1"
1#
1!
#161
0$
0"
#166
1$
1"
#168
0#
0!
#171
0$
0"
#180
1$
1"
1#
1!
#185
0$
0"
#190
1$
1"
#192
0#
0!
#195
0$
0"
#204
1$
1"
1#
1!
#209
0$
0"
#214
1$
1"
#216
0#
0!
#219
0$
0"
#228
1$
1"
1#
1!
#230
