/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [12:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [23:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = ~(in_data[37] & celloutsig_0_1z);
  assign celloutsig_1_0z = ~(in_data[177] & in_data[147]);
  assign celloutsig_0_0z = ~((in_data[90] | in_data[13]) & in_data[85]);
  assign celloutsig_0_5z = ~((celloutsig_0_1z | celloutsig_0_4z[10]) & celloutsig_0_3z);
  assign celloutsig_1_9z = ~((celloutsig_1_7z | celloutsig_1_6z) & celloutsig_1_0z);
  assign celloutsig_1_11z = ~((celloutsig_1_9z | celloutsig_1_0z) & celloutsig_1_9z);
  assign celloutsig_1_14z = ~((celloutsig_1_9z | celloutsig_1_4z[4]) & celloutsig_1_11z);
  assign celloutsig_1_19z = celloutsig_1_3z ^ celloutsig_1_4z[4];
  assign celloutsig_1_10z = { celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_6z } + { celloutsig_1_1z[2:0], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_7z };
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 3'h0;
    else _00_ <= { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_1z = in_data[177:172] / { 1'h1, in_data[102:98] };
  assign celloutsig_0_1z = in_data[11:5] <= in_data[33:27];
  assign celloutsig_1_7z = { in_data[185:179], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z } <= { in_data[113:112], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_2z = { in_data[10:6], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } <= in_data[92:82];
  assign celloutsig_1_3z = in_data[143:129] != celloutsig_1_2z[15:1];
  assign celloutsig_1_6z = { in_data[100], celloutsig_1_4z } != celloutsig_1_2z[6:1];
  assign celloutsig_0_3z = | { celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_18z = { celloutsig_1_10z[2:0], celloutsig_1_3z } << { celloutsig_1_1z[4:2], celloutsig_1_14z };
  assign celloutsig_0_4z = in_data[63:51] << { in_data[69:60], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_10z = { in_data[89], celloutsig_0_1z, celloutsig_0_0z } << { _00_[2:1], celloutsig_0_5z };
  assign celloutsig_1_4z = celloutsig_1_1z[5:1] << celloutsig_1_2z[11:7];
  assign celloutsig_1_5z = { celloutsig_1_1z[5:1], celloutsig_1_3z } >> { celloutsig_1_2z[21:19], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_2z = in_data[181:158] >>> { in_data[129:115], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign { out_data[131:128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_10z, celloutsig_0_11z };
endmodule
