   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"stm32f10x_fsmc.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.FSMC_NORSRAMDeInit,"ax",%progbits
  19              		.align	2
  20              		.global	FSMC_NORSRAMDeInit
  21              		.thumb
  22              		.thumb_func
  24              	FSMC_NORSRAMDeInit:
  25              	.LFB29:
  26              		.file 1 "/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c"
   1:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** /**
   2:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   ******************************************************************************
   3:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @file    stm32f10x_fsmc.c
   4:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @author  MCD Application Team
   5:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @version V3.5.0
   6:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @date    11-March-2011
   7:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @brief   This file provides all the FSMC firmware functions.
   8:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   ******************************************************************************
   9:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @attention
  10:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *
  11:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  12:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  13:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  14:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  15:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  16:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  17:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *
  18:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  19:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   ******************************************************************************
  20:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   */
  21:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** 
  22:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** /* Includes ------------------------------------------------------------------*/
  23:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** #include "stm32f10x_fsmc.h"
  24:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** #include "stm32f10x_rcc.h"
  25:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** 
  26:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** /** @addtogroup STM32F10x_StdPeriph_Driver
  27:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @{
  28:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   */
  29:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** 
  30:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** /** @defgroup FSMC 
  31:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @brief FSMC driver modules
  32:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @{
  33:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   */ 
  34:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** 
  35:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** /** @defgroup FSMC_Private_TypesDefinitions
  36:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @{
  37:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   */ 
  38:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** /**
  39:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @}
  40:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   */
  41:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** 
  42:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** /** @defgroup FSMC_Private_Defines
  43:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @{
  44:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   */
  45:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** 
  46:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** /* --------------------- FSMC registers bit mask ---------------------------- */
  47:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** 
  48:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** /* FSMC BCRx Mask */
  49:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** #define BCR_MBKEN_Set                       ((uint32_t)0x00000001)
  50:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** #define BCR_MBKEN_Reset                     ((uint32_t)0x000FFFFE)
  51:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** #define BCR_FACCEN_Set                      ((uint32_t)0x00000040)
  52:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** 
  53:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** /* FSMC PCRx Mask */
  54:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** #define PCR_PBKEN_Set                       ((uint32_t)0x00000004)
  55:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** #define PCR_PBKEN_Reset                     ((uint32_t)0x000FFFFB)
  56:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** #define PCR_ECCEN_Set                       ((uint32_t)0x00000040)
  57:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** #define PCR_ECCEN_Reset                     ((uint32_t)0x000FFFBF)
  58:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** #define PCR_MemoryType_NAND                 ((uint32_t)0x00000008)
  59:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** /**
  60:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @}
  61:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   */
  62:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** 
  63:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** /** @defgroup FSMC_Private_Macros
  64:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @{
  65:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   */
  66:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** 
  67:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** /**
  68:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @}
  69:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   */
  70:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** 
  71:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** /** @defgroup FSMC_Private_Variables
  72:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @{
  73:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   */
  74:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** 
  75:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** /**
  76:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @}
  77:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   */
  78:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** 
  79:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** /** @defgroup FSMC_Private_FunctionPrototypes
  80:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @{
  81:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   */
  82:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** 
  83:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** /**
  84:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @}
  85:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   */
  86:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** 
  87:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** /** @defgroup FSMC_Private_Functions
  88:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @{
  89:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   */
  90:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** 
  91:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** /**
  92:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @brief  Deinitializes the FSMC NOR/SRAM Banks registers to their default 
  93:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *         reset values.
  94:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
  95:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *   This parameter can be one of the following values:
  96:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank1_NORSRAM1: FSMC Bank1 NOR/SRAM1  
  97:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank1_NORSRAM2: FSMC Bank1 NOR/SRAM2 
  98:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank1_NORSRAM3: FSMC Bank1 NOR/SRAM3 
  99:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 
 100:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @retval None
 101:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   */
 102:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** void FSMC_NORSRAMDeInit(uint32_t FSMC_Bank)
 103:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** {
  27              		.loc 1 103 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 7, -4
  35 0002 83B0     		sub	sp, sp, #12
  36              		.cfi_def_cfa_offset 16
  37 0004 00AF     		add	r7, sp, #0
  38              		.cfi_def_cfa_register 7
  39 0006 7860     		str	r0, [r7, #4]
 104:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   /* Check the parameter */
 105:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
 106:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   
 107:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   /* FSMC_Bank1_NORSRAM1 */
 108:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   if(FSMC_Bank == FSMC_Bank1_NORSRAM1)
  40              		.loc 1 108 0
  41 0008 7B68     		ldr	r3, [r7, #4]
  42 000a 002B     		cmp	r3, #0
  43 000c 07D1     		bne	.L2
 109:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   {
 110:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030DB;    
  44              		.loc 1 110 0
  45 000e 4FF02042 		mov	r2, #-1610612736
  46 0012 7B68     		ldr	r3, [r7, #4]
  47 0014 43F2DB01 		movw	r1, #12507
  48 0018 42F82310 		str	r1, [r2, r3, lsl #2]
  49 001c 06E0     		b	.L3
  50              	.L2:
 111:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   }
 112:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   /* FSMC_Bank1_NORSRAM2,  FSMC_Bank1_NORSRAM3 or FSMC_Bank1_NORSRAM4 */
 113:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   else
 114:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   {   
 115:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030D2; 
  51              		.loc 1 115 0
  52 001e 4FF02042 		mov	r2, #-1610612736
  53 0022 7B68     		ldr	r3, [r7, #4]
  54 0024 43F2D201 		movw	r1, #12498
  55 0028 42F82310 		str	r1, [r2, r3, lsl #2]
  56              	.L3:
 116:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   }
 117:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_Bank1->BTCR[FSMC_Bank + 1] = 0x0FFFFFFF;
  57              		.loc 1 117 0
  58 002c 4FF02042 		mov	r2, #-1610612736
  59 0030 7B68     		ldr	r3, [r7, #4]
  60 0032 0133     		adds	r3, r3, #1
  61 0034 6FF07041 		mvn	r1, #-268435456
  62 0038 42F82310 		str	r1, [r2, r3, lsl #2]
 118:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_Bank1E->BWTR[FSMC_Bank] = 0x0FFFFFFF;  
  63              		.loc 1 118 0
  64 003c 054A     		ldr	r2, .L4
  65 003e 7B68     		ldr	r3, [r7, #4]
  66 0040 6FF07041 		mvn	r1, #-268435456
  67 0044 42F82310 		str	r1, [r2, r3, lsl #2]
 119:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** }
  68              		.loc 1 119 0
  69 0048 0C37     		adds	r7, r7, #12
  70              		.cfi_def_cfa_offset 4
  71 004a BD46     		mov	sp, r7
  72              		.cfi_def_cfa_register 13
  73              		@ sp needed
  74 004c 5DF8047B 		ldr	r7, [sp], #4
  75              		.cfi_restore 7
  76              		.cfi_def_cfa_offset 0
  77 0050 7047     		bx	lr
  78              	.L5:
  79 0052 00BF     		.align	2
  80              	.L4:
  81 0054 040100A0 		.word	-1610612476
  82              		.cfi_endproc
  83              	.LFE29:
  85              		.section	.text.FSMC_NANDDeInit,"ax",%progbits
  86              		.align	2
  87              		.global	FSMC_NANDDeInit
  88              		.thumb
  89              		.thumb_func
  91              	FSMC_NANDDeInit:
  92              	.LFB30:
 120:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** 
 121:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** /**
 122:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @brief  Deinitializes the FSMC NAND Banks registers to their default reset values.
 123:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 124:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *   This parameter can be one of the following values:
 125:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 126:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank3_NAND: FSMC Bank3 NAND 
 127:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @retval None
 128:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   */
 129:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** void FSMC_NANDDeInit(uint32_t FSMC_Bank)
 130:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** {
  93              		.loc 1 130 0
  94              		.cfi_startproc
  95              		@ args = 0, pretend = 0, frame = 8
  96              		@ frame_needed = 1, uses_anonymous_args = 0
  97              		@ link register save eliminated.
  98 0000 80B4     		push	{r7}
  99              		.cfi_def_cfa_offset 4
 100              		.cfi_offset 7, -4
 101 0002 83B0     		sub	sp, sp, #12
 102              		.cfi_def_cfa_offset 16
 103 0004 00AF     		add	r7, sp, #0
 104              		.cfi_def_cfa_register 7
 105 0006 7860     		str	r0, [r7, #4]
 131:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   /* Check the parameter */
 132:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
 133:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   
 134:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   if(FSMC_Bank == FSMC_Bank2_NAND)
 106              		.loc 1 134 0
 107 0008 7B68     		ldr	r3, [r7, #4]
 108 000a 102B     		cmp	r3, #16
 109 000c 0ED1     		bne	.L7
 135:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   {
 136:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     /* Set the FSMC_Bank2 registers to their reset values */
 137:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     FSMC_Bank2->PCR2 = 0x00000018;
 110              		.loc 1 137 0
 111 000e 114B     		ldr	r3, .L9
 112 0010 1822     		movs	r2, #24
 113 0012 1A60     		str	r2, [r3]
 138:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     FSMC_Bank2->SR2 = 0x00000040;
 114              		.loc 1 138 0
 115 0014 0F4B     		ldr	r3, .L9
 116 0016 4022     		movs	r2, #64
 117 0018 5A60     		str	r2, [r3, #4]
 139:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     FSMC_Bank2->PMEM2 = 0xFCFCFCFC;
 118              		.loc 1 139 0
 119 001a 0E4B     		ldr	r3, .L9
 120 001c 4FF0FC32 		mov	r2, #-50529028
 121 0020 9A60     		str	r2, [r3, #8]
 140:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     FSMC_Bank2->PATT2 = 0xFCFCFCFC;  
 122              		.loc 1 140 0
 123 0022 0C4B     		ldr	r3, .L9
 124 0024 4FF0FC32 		mov	r2, #-50529028
 125 0028 DA60     		str	r2, [r3, #12]
 126 002a 0DE0     		b	.L6
 127              	.L7:
 141:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   }
 142:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   /* FSMC_Bank3_NAND */  
 143:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   else
 144:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   {
 145:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     /* Set the FSMC_Bank3 registers to their reset values */
 146:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     FSMC_Bank3->PCR3 = 0x00000018;
 128              		.loc 1 146 0
 129 002c 0A4B     		ldr	r3, .L9+4
 130 002e 1822     		movs	r2, #24
 131 0030 1A60     		str	r2, [r3]
 147:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     FSMC_Bank3->SR3 = 0x00000040;
 132              		.loc 1 147 0
 133 0032 094B     		ldr	r3, .L9+4
 134 0034 4022     		movs	r2, #64
 135 0036 5A60     		str	r2, [r3, #4]
 148:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     FSMC_Bank3->PMEM3 = 0xFCFCFCFC;
 136              		.loc 1 148 0
 137 0038 074B     		ldr	r3, .L9+4
 138 003a 4FF0FC32 		mov	r2, #-50529028
 139 003e 9A60     		str	r2, [r3, #8]
 149:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     FSMC_Bank3->PATT3 = 0xFCFCFCFC; 
 140              		.loc 1 149 0
 141 0040 054B     		ldr	r3, .L9+4
 142 0042 4FF0FC32 		mov	r2, #-50529028
 143 0046 DA60     		str	r2, [r3, #12]
 144              	.L6:
 150:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   }  
 151:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** }
 145              		.loc 1 151 0
 146 0048 0C37     		adds	r7, r7, #12
 147              		.cfi_def_cfa_offset 4
 148 004a BD46     		mov	sp, r7
 149              		.cfi_def_cfa_register 13
 150              		@ sp needed
 151 004c 5DF8047B 		ldr	r7, [sp], #4
 152              		.cfi_restore 7
 153              		.cfi_def_cfa_offset 0
 154 0050 7047     		bx	lr
 155              	.L10:
 156 0052 00BF     		.align	2
 157              	.L9:
 158 0054 600000A0 		.word	-1610612640
 159 0058 800000A0 		.word	-1610612608
 160              		.cfi_endproc
 161              	.LFE30:
 163              		.section	.text.FSMC_PCCARDDeInit,"ax",%progbits
 164              		.align	2
 165              		.global	FSMC_PCCARDDeInit
 166              		.thumb
 167              		.thumb_func
 169              	FSMC_PCCARDDeInit:
 170              	.LFB31:
 152:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** 
 153:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** /**
 154:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @brief  Deinitializes the FSMC PCCARD Bank registers to their default reset values.
 155:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @param  None                       
 156:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @retval None
 157:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   */
 158:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** void FSMC_PCCARDDeInit(void)
 159:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** {
 171              		.loc 1 159 0
 172              		.cfi_startproc
 173              		@ args = 0, pretend = 0, frame = 0
 174              		@ frame_needed = 1, uses_anonymous_args = 0
 175              		@ link register save eliminated.
 176 0000 80B4     		push	{r7}
 177              		.cfi_def_cfa_offset 4
 178              		.cfi_offset 7, -4
 179 0002 00AF     		add	r7, sp, #0
 180              		.cfi_def_cfa_register 7
 160:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   /* Set the FSMC_Bank4 registers to their reset values */
 161:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_Bank4->PCR4 = 0x00000018; 
 181              		.loc 1 161 0
 182 0004 0A4B     		ldr	r3, .L12
 183 0006 1822     		movs	r2, #24
 184 0008 1A60     		str	r2, [r3]
 162:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_Bank4->SR4 = 0x00000000;	
 185              		.loc 1 162 0
 186 000a 094B     		ldr	r3, .L12
 187 000c 0022     		movs	r2, #0
 188 000e 5A60     		str	r2, [r3, #4]
 163:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_Bank4->PMEM4 = 0xFCFCFCFC;
 189              		.loc 1 163 0
 190 0010 074B     		ldr	r3, .L12
 191 0012 4FF0FC32 		mov	r2, #-50529028
 192 0016 9A60     		str	r2, [r3, #8]
 164:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_Bank4->PATT4 = 0xFCFCFCFC;
 193              		.loc 1 164 0
 194 0018 054B     		ldr	r3, .L12
 195 001a 4FF0FC32 		mov	r2, #-50529028
 196 001e DA60     		str	r2, [r3, #12]
 165:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_Bank4->PIO4 = 0xFCFCFCFC;
 197              		.loc 1 165 0
 198 0020 034B     		ldr	r3, .L12
 199 0022 4FF0FC32 		mov	r2, #-50529028
 200 0026 1A61     		str	r2, [r3, #16]
 166:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** }
 201              		.loc 1 166 0
 202 0028 BD46     		mov	sp, r7
 203              		.cfi_def_cfa_register 13
 204              		@ sp needed
 205 002a 5DF8047B 		ldr	r7, [sp], #4
 206              		.cfi_restore 7
 207              		.cfi_def_cfa_offset 0
 208 002e 7047     		bx	lr
 209              	.L13:
 210              		.align	2
 211              	.L12:
 212 0030 A00000A0 		.word	-1610612576
 213              		.cfi_endproc
 214              	.LFE31:
 216              		.section	.text.FSMC_NORSRAMInit,"ax",%progbits
 217              		.align	2
 218              		.global	FSMC_NORSRAMInit
 219              		.thumb
 220              		.thumb_func
 222              	FSMC_NORSRAMInit:
 223              	.LFB32:
 167:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** 
 168:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** /**
 169:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @brief  Initializes the FSMC NOR/SRAM Banks according to the specified
 170:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *         parameters in the FSMC_NORSRAMInitStruct.
 171:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @param  FSMC_NORSRAMInitStruct : pointer to a FSMC_NORSRAMInitTypeDef
 172:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *         structure that contains the configuration information for 
 173:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *        the FSMC NOR/SRAM specified Banks.                       
 174:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @retval None
 175:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   */
 176:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** void FSMC_NORSRAMInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
 177:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** { 
 224              		.loc 1 177 0
 225              		.cfi_startproc
 226              		@ args = 0, pretend = 0, frame = 8
 227              		@ frame_needed = 1, uses_anonymous_args = 0
 228              		@ link register save eliminated.
 229 0000 80B4     		push	{r7}
 230              		.cfi_def_cfa_offset 4
 231              		.cfi_offset 7, -4
 232 0002 83B0     		sub	sp, sp, #12
 233              		.cfi_def_cfa_offset 16
 234 0004 00AF     		add	r7, sp, #0
 235              		.cfi_def_cfa_register 7
 236 0006 7860     		str	r0, [r7, #4]
 178:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   /* Check the parameters */
 179:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_BANK(FSMC_NORSRAMInitStruct->FSMC_Bank));
 180:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_MUX(FSMC_NORSRAMInitStruct->FSMC_DataAddressMux));
 181:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_MEMORY(FSMC_NORSRAMInitStruct->FSMC_MemoryType));
 182:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_MEMORY_WIDTH(FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth));
 183:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_BURSTMODE(FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode));
 184:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_ASYNWAIT(FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait));
 185:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_WAIT_POLARITY(FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity));
 186:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_WRAP_MODE(FSMC_NORSRAMInitStruct->FSMC_WrapMode));
 187:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_WAIT_SIGNAL_ACTIVE(FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive));
 188:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_WRITE_OPERATION(FSMC_NORSRAMInitStruct->FSMC_WriteOperation));
 189:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_WAITE_SIGNAL(FSMC_NORSRAMInitStruct->FSMC_WaitSignal));
 190:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_EXTENDED_MODE(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode));
 191:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_WRITE_BURST(FSMC_NORSRAMInitStruct->FSMC_WriteBurst));  
 192:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_ADDRESS_SETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_
 193:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_ADDRESS_HOLD_TIME(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_A
 194:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_Data
 195:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_TURNAROUND_TIME(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_Bus
 196:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision
 197:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLa
 198:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessM
 199:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   
 200:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   /* Bank1 NOR/SRAM control register configuration */ 
 201:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 237              		.loc 1 201 0
 238 0008 4FF02040 		mov	r0, #-1610612736
 239 000c 7B68     		ldr	r3, [r7, #4]
 240 000e 1B68     		ldr	r3, [r3]
 202:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
 241              		.loc 1 202 0
 242 0010 7A68     		ldr	r2, [r7, #4]
 243 0012 5168     		ldr	r1, [r2, #4]
 203:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_MemoryType |
 244              		.loc 1 203 0
 245 0014 7A68     		ldr	r2, [r7, #4]
 246 0016 9268     		ldr	r2, [r2, #8]
 202:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
 247              		.loc 1 202 0
 248 0018 1143     		orrs	r1, r1, r2
 204:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
 249              		.loc 1 204 0
 250 001a 7A68     		ldr	r2, [r7, #4]
 251 001c D268     		ldr	r2, [r2, #12]
 203:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_MemoryType |
 252              		.loc 1 203 0
 253 001e 1143     		orrs	r1, r1, r2
 205:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
 254              		.loc 1 205 0
 255 0020 7A68     		ldr	r2, [r7, #4]
 256 0022 1269     		ldr	r2, [r2, #16]
 204:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
 257              		.loc 1 204 0
 258 0024 1143     		orrs	r1, r1, r2
 206:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
 259              		.loc 1 206 0
 260 0026 7A68     		ldr	r2, [r7, #4]
 261 0028 5269     		ldr	r2, [r2, #20]
 205:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
 262              		.loc 1 205 0
 263 002a 1143     		orrs	r1, r1, r2
 207:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
 264              		.loc 1 207 0
 265 002c 7A68     		ldr	r2, [r7, #4]
 266 002e 9269     		ldr	r2, [r2, #24]
 206:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
 267              		.loc 1 206 0
 268 0030 1143     		orrs	r1, r1, r2
 208:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WrapMode |
 269              		.loc 1 208 0
 270 0032 7A68     		ldr	r2, [r7, #4]
 271 0034 D269     		ldr	r2, [r2, #28]
 207:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
 272              		.loc 1 207 0
 273 0036 1143     		orrs	r1, r1, r2
 209:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
 274              		.loc 1 209 0
 275 0038 7A68     		ldr	r2, [r7, #4]
 276 003a 126A     		ldr	r2, [r2, #32]
 208:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WrapMode |
 277              		.loc 1 208 0
 278 003c 1143     		orrs	r1, r1, r2
 210:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
 279              		.loc 1 210 0
 280 003e 7A68     		ldr	r2, [r7, #4]
 281 0040 526A     		ldr	r2, [r2, #36]
 209:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
 282              		.loc 1 209 0
 283 0042 1143     		orrs	r1, r1, r2
 211:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
 284              		.loc 1 211 0
 285 0044 7A68     		ldr	r2, [r7, #4]
 286 0046 926A     		ldr	r2, [r2, #40]
 210:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
 287              		.loc 1 210 0
 288 0048 1143     		orrs	r1, r1, r2
 212:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 289              		.loc 1 212 0
 290 004a 7A68     		ldr	r2, [r7, #4]
 291 004c D26A     		ldr	r2, [r2, #44]
 211:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
 292              		.loc 1 211 0
 293 004e 1143     		orrs	r1, r1, r2
 213:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_WriteBurst;
 294              		.loc 1 213 0
 295 0050 7A68     		ldr	r2, [r7, #4]
 296 0052 126B     		ldr	r2, [r2, #48]
 212:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 297              		.loc 1 212 0
 298 0054 0A43     		orrs	r2, r2, r1
 201:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
 299              		.loc 1 201 0
 300 0056 40F82320 		str	r2, [r0, r3, lsl #2]
 214:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** 
 215:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
 301              		.loc 1 215 0
 302 005a 7B68     		ldr	r3, [r7, #4]
 303 005c 9B68     		ldr	r3, [r3, #8]
 304 005e 082B     		cmp	r3, #8
 305 0060 0DD1     		bne	.L15
 216:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   {
 217:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_Set;
 306              		.loc 1 217 0
 307 0062 4FF02041 		mov	r1, #-1610612736
 308 0066 7B68     		ldr	r3, [r7, #4]
 309 0068 1B68     		ldr	r3, [r3]
 310 006a 4FF02040 		mov	r0, #-1610612736
 311 006e 7A68     		ldr	r2, [r7, #4]
 312 0070 1268     		ldr	r2, [r2]
 313 0072 50F82220 		ldr	r2, [r0, r2, lsl #2]
 314 0076 42F04002 		orr	r2, r2, #64
 315 007a 41F82320 		str	r2, [r1, r3, lsl #2]
 316              	.L15:
 218:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   }
 219:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   
 220:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   /* Bank1 NOR/SRAM timing register configuration */
 221:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
 317              		.loc 1 221 0
 318 007e 4FF02040 		mov	r0, #-1610612736
 319 0082 7B68     		ldr	r3, [r7, #4]
 320 0084 1B68     		ldr	r3, [r3]
 321 0086 0133     		adds	r3, r3, #1
 222:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 322              		.loc 1 222 0
 323 0088 7A68     		ldr	r2, [r7, #4]
 324 008a 526B     		ldr	r2, [r2, #52]
 325 008c 1168     		ldr	r1, [r2]
 223:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
 326              		.loc 1 223 0
 327 008e 7A68     		ldr	r2, [r7, #4]
 328 0090 526B     		ldr	r2, [r2, #52]
 329 0092 5268     		ldr	r2, [r2, #4]
 330 0094 1201     		lsls	r2, r2, #4
 222:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 331              		.loc 1 222 0
 332 0096 1143     		orrs	r1, r1, r2
 224:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
 333              		.loc 1 224 0
 334 0098 7A68     		ldr	r2, [r7, #4]
 335 009a 526B     		ldr	r2, [r2, #52]
 336 009c 9268     		ldr	r2, [r2, #8]
 337 009e 1202     		lsls	r2, r2, #8
 223:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
 338              		.loc 1 223 0
 339 00a0 1143     		orrs	r1, r1, r2
 225:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) 
 340              		.loc 1 225 0
 341 00a2 7A68     		ldr	r2, [r7, #4]
 342 00a4 526B     		ldr	r2, [r2, #52]
 343 00a6 D268     		ldr	r2, [r2, #12]
 344 00a8 1204     		lsls	r2, r2, #16
 224:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
 345              		.loc 1 224 0
 346 00aa 1143     		orrs	r1, r1, r2
 226:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
 347              		.loc 1 226 0
 348 00ac 7A68     		ldr	r2, [r7, #4]
 349 00ae 526B     		ldr	r2, [r2, #52]
 350 00b0 1269     		ldr	r2, [r2, #16]
 351 00b2 1205     		lsls	r2, r2, #20
 225:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) 
 352              		.loc 1 225 0
 353 00b4 1143     		orrs	r1, r1, r2
 227:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
 354              		.loc 1 227 0
 355 00b6 7A68     		ldr	r2, [r7, #4]
 356 00b8 526B     		ldr	r2, [r2, #52]
 357 00ba 5269     		ldr	r2, [r2, #20]
 358 00bc 1206     		lsls	r2, r2, #24
 226:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
 359              		.loc 1 226 0
 360 00be 1143     		orrs	r1, r1, r2
 228:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****              FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode;
 361              		.loc 1 228 0
 362 00c0 7A68     		ldr	r2, [r7, #4]
 363 00c2 526B     		ldr	r2, [r2, #52]
 364 00c4 9269     		ldr	r2, [r2, #24]
 227:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
 365              		.loc 1 227 0
 366 00c6 0A43     		orrs	r2, r2, r1
 221:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 367              		.loc 1 221 0
 368 00c8 40F82320 		str	r2, [r0, r3, lsl #2]
 229:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             
 230:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     
 231:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   /* Bank1 NOR/SRAM timing register for write configuration, if extended mode is used */
 232:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   if(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode == FSMC_ExtendedMode_Enable)
 369              		.loc 1 232 0
 370 00cc 7B68     		ldr	r3, [r7, #4]
 371 00ce DB6A     		ldr	r3, [r3, #44]
 372 00d0 B3F5804F 		cmp	r3, #16384
 373 00d4 20D1     		bne	.L16
 233:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   {
 234:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     assert_param(IS_FSMC_ADDRESS_SETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_Ad
 235:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     assert_param(IS_FSMC_ADDRESS_HOLD_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_Add
 236:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSe
 237:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision))
 238:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLate
 239:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMod
 240:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 374              		.loc 1 240 0
 375 00d6 1648     		ldr	r0, .L18
 376 00d8 7B68     		ldr	r3, [r7, #4]
 377 00da 1B68     		ldr	r3, [r3]
 241:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****               (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 378              		.loc 1 241 0
 379 00dc 7A68     		ldr	r2, [r7, #4]
 380 00de 926B     		ldr	r2, [r2, #56]
 381 00e0 1168     		ldr	r1, [r2]
 242:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
 382              		.loc 1 242 0
 383 00e2 7A68     		ldr	r2, [r7, #4]
 384 00e4 926B     		ldr	r2, [r2, #56]
 385 00e6 5268     		ldr	r2, [r2, #4]
 386 00e8 1201     		lsls	r2, r2, #4
 241:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****               (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 387              		.loc 1 241 0
 388 00ea 1143     		orrs	r1, r1, r2
 243:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
 389              		.loc 1 243 0
 390 00ec 7A68     		ldr	r2, [r7, #4]
 391 00ee 926B     		ldr	r2, [r2, #56]
 392 00f0 9268     		ldr	r2, [r2, #8]
 393 00f2 1202     		lsls	r2, r2, #8
 242:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
 394              		.loc 1 242 0
 395 00f4 1143     		orrs	r1, r1, r2
 244:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
 396              		.loc 1 244 0
 397 00f6 7A68     		ldr	r2, [r7, #4]
 398 00f8 926B     		ldr	r2, [r2, #56]
 399 00fa 1269     		ldr	r2, [r2, #16]
 400 00fc 1205     		lsls	r2, r2, #20
 243:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
 401              		.loc 1 243 0
 402 00fe 1143     		orrs	r1, r1, r2
 245:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
 403              		.loc 1 245 0
 404 0100 7A68     		ldr	r2, [r7, #4]
 405 0102 926B     		ldr	r2, [r2, #56]
 406 0104 5269     		ldr	r2, [r2, #20]
 407 0106 1206     		lsls	r2, r2, #24
 244:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
 408              		.loc 1 244 0
 409 0108 1143     		orrs	r1, r1, r2
 246:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****                FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode;
 410              		.loc 1 246 0
 411 010a 7A68     		ldr	r2, [r7, #4]
 412 010c 926B     		ldr	r2, [r2, #56]
 413 010e 9269     		ldr	r2, [r2, #24]
 245:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****               (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
 414              		.loc 1 245 0
 415 0110 0A43     		orrs	r2, r2, r1
 240:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****               (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 416              		.loc 1 240 0
 417 0112 40F82320 		str	r2, [r0, r3, lsl #2]
 418 0116 06E0     		b	.L14
 419              	.L16:
 247:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   }
 248:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   else
 249:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   {
 250:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 0x0FFFFFFF;
 420              		.loc 1 250 0
 421 0118 054A     		ldr	r2, .L18
 422 011a 7B68     		ldr	r3, [r7, #4]
 423 011c 1B68     		ldr	r3, [r3]
 424 011e 6FF07041 		mvn	r1, #-268435456
 425 0122 42F82310 		str	r1, [r2, r3, lsl #2]
 426              	.L14:
 251:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   }
 252:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** }
 427              		.loc 1 252 0
 428 0126 0C37     		adds	r7, r7, #12
 429              		.cfi_def_cfa_offset 4
 430 0128 BD46     		mov	sp, r7
 431              		.cfi_def_cfa_register 13
 432              		@ sp needed
 433 012a 5DF8047B 		ldr	r7, [sp], #4
 434              		.cfi_restore 7
 435              		.cfi_def_cfa_offset 0
 436 012e 7047     		bx	lr
 437              	.L19:
 438              		.align	2
 439              	.L18:
 440 0130 040100A0 		.word	-1610612476
 441              		.cfi_endproc
 442              	.LFE32:
 444              		.section	.text.FSMC_NANDInit,"ax",%progbits
 445              		.align	2
 446              		.global	FSMC_NANDInit
 447              		.thumb
 448              		.thumb_func
 450              	FSMC_NANDInit:
 451              	.LFB33:
 253:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** 
 254:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** /**
 255:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @brief  Initializes the FSMC NAND Banks according to the specified 
 256:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *         parameters in the FSMC_NANDInitStruct.
 257:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @param  FSMC_NANDInitStruct : pointer to a FSMC_NANDInitTypeDef 
 258:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *         structure that contains the configuration information for the FSMC 
 259:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *         NAND specified Banks.                       
 260:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @retval None
 261:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   */
 262:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** void FSMC_NANDInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
 263:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** {
 452              		.loc 1 263 0
 453              		.cfi_startproc
 454              		@ args = 0, pretend = 0, frame = 24
 455              		@ frame_needed = 1, uses_anonymous_args = 0
 456              		@ link register save eliminated.
 457 0000 80B4     		push	{r7}
 458              		.cfi_def_cfa_offset 4
 459              		.cfi_offset 7, -4
 460 0002 87B0     		sub	sp, sp, #28
 461              		.cfi_def_cfa_offset 32
 462 0004 00AF     		add	r7, sp, #0
 463              		.cfi_def_cfa_register 7
 464 0006 7860     		str	r0, [r7, #4]
 264:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   uint32_t tmppcr = 0x00000000, tmppmem = 0x00000000, tmppatt = 0x00000000; 
 465              		.loc 1 264 0
 466 0008 0023     		movs	r3, #0
 467 000a 7B61     		str	r3, [r7, #20]
 468 000c 0023     		movs	r3, #0
 469 000e 3B61     		str	r3, [r7, #16]
 470 0010 0023     		movs	r3, #0
 471 0012 FB60     		str	r3, [r7, #12]
 265:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     
 266:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   /* Check the parameters */
 267:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param( IS_FSMC_NAND_BANK(FSMC_NANDInitStruct->FSMC_Bank));
 268:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param( IS_FSMC_WAIT_FEATURE(FSMC_NANDInitStruct->FSMC_Waitfeature));
 269:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param( IS_FSMC_MEMORY_WIDTH(FSMC_NANDInitStruct->FSMC_MemoryDataWidth));
 270:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param( IS_FSMC_ECC_STATE(FSMC_NANDInitStruct->FSMC_ECC));
 271:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param( IS_FSMC_ECCPAGE_SIZE(FSMC_NANDInitStruct->FSMC_ECCPageSize));
 272:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param( IS_FSMC_TCLR_TIME(FSMC_NANDInitStruct->FSMC_TCLRSetupTime));
 273:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param( IS_FSMC_TAR_TIME(FSMC_NANDInitStruct->FSMC_TARSetupTime));
 274:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime
 275:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupT
 276:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupT
 277:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTim
 278:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupT
 279:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSet
 280:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSet
 281:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetup
 282:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   
 283:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
 284:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
 472              		.loc 1 284 0
 473 0014 7B68     		ldr	r3, [r7, #4]
 474 0016 5A68     		ldr	r2, [r3, #4]
 285:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             PCR_MemoryType_NAND |
 286:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
 475              		.loc 1 286 0
 476 0018 7B68     		ldr	r3, [r7, #4]
 477 001a 9B68     		ldr	r3, [r3, #8]
 285:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             PCR_MemoryType_NAND |
 478              		.loc 1 285 0
 479 001c 1A43     		orrs	r2, r2, r3
 287:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             FSMC_NANDInitStruct->FSMC_ECC |
 480              		.loc 1 287 0
 481 001e 7B68     		ldr	r3, [r7, #4]
 482 0020 DB68     		ldr	r3, [r3, #12]
 286:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             FSMC_NANDInitStruct->FSMC_ECC |
 483              		.loc 1 286 0
 484 0022 1A43     		orrs	r2, r2, r3
 288:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             FSMC_NANDInitStruct->FSMC_ECCPageSize |
 485              		.loc 1 288 0
 486 0024 7B68     		ldr	r3, [r7, #4]
 487 0026 1B69     		ldr	r3, [r3, #16]
 287:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             FSMC_NANDInitStruct->FSMC_ECC |
 488              		.loc 1 287 0
 489 0028 1A43     		orrs	r2, r2, r3
 289:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
 490              		.loc 1 289 0
 491 002a 7B68     		ldr	r3, [r7, #4]
 492 002c 5B69     		ldr	r3, [r3, #20]
 493 002e 5B02     		lsls	r3, r3, #9
 288:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             FSMC_NANDInitStruct->FSMC_ECCPageSize |
 494              		.loc 1 288 0
 495 0030 1A43     		orrs	r2, r2, r3
 290:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
 496              		.loc 1 290 0
 497 0032 7B68     		ldr	r3, [r7, #4]
 498 0034 9B69     		ldr	r3, [r3, #24]
 499 0036 5B03     		lsls	r3, r3, #13
 289:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
 500              		.loc 1 289 0
 501 0038 1343     		orrs	r3, r3, r2
 284:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             PCR_MemoryType_NAND |
 502              		.loc 1 284 0
 503 003a 43F00803 		orr	r3, r3, #8
 504 003e 7B61     		str	r3, [r7, #20]
 291:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             
 292:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
 293:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 505              		.loc 1 293 0
 506 0040 7B68     		ldr	r3, [r7, #4]
 507 0042 DB69     		ldr	r3, [r3, #28]
 508 0044 1A68     		ldr	r2, [r3]
 294:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 509              		.loc 1 294 0
 510 0046 7B68     		ldr	r3, [r7, #4]
 511 0048 DB69     		ldr	r3, [r3, #28]
 512 004a 5B68     		ldr	r3, [r3, #4]
 513 004c 1B02     		lsls	r3, r3, #8
 293:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 514              		.loc 1 293 0
 515 004e 1A43     		orrs	r2, r2, r3
 295:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 516              		.loc 1 295 0
 517 0050 7B68     		ldr	r3, [r7, #4]
 518 0052 DB69     		ldr	r3, [r3, #28]
 519 0054 9B68     		ldr	r3, [r3, #8]
 520 0056 1B04     		lsls	r3, r3, #16
 294:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 521              		.loc 1 294 0
 522 0058 1A43     		orrs	r2, r2, r3
 296:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
 523              		.loc 1 296 0
 524 005a 7B68     		ldr	r3, [r7, #4]
 525 005c DB69     		ldr	r3, [r3, #28]
 526 005e DB68     		ldr	r3, [r3, #12]
 527 0060 1B06     		lsls	r3, r3, #24
 293:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 528              		.loc 1 293 0
 529 0062 1343     		orrs	r3, r3, r2
 530 0064 3B61     		str	r3, [r7, #16]
 297:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             
 298:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
 299:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 531              		.loc 1 299 0
 532 0066 7B68     		ldr	r3, [r7, #4]
 533 0068 1B6A     		ldr	r3, [r3, #32]
 534 006a 1A68     		ldr	r2, [r3]
 300:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 535              		.loc 1 300 0
 536 006c 7B68     		ldr	r3, [r7, #4]
 537 006e 1B6A     		ldr	r3, [r3, #32]
 538 0070 5B68     		ldr	r3, [r3, #4]
 539 0072 1B02     		lsls	r3, r3, #8
 299:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 540              		.loc 1 299 0
 541 0074 1A43     		orrs	r2, r2, r3
 301:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 542              		.loc 1 301 0
 543 0076 7B68     		ldr	r3, [r7, #4]
 544 0078 1B6A     		ldr	r3, [r3, #32]
 545 007a 9B68     		ldr	r3, [r3, #8]
 546 007c 1B04     		lsls	r3, r3, #16
 300:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 547              		.loc 1 300 0
 548 007e 1A43     		orrs	r2, r2, r3
 302:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);
 549              		.loc 1 302 0
 550 0080 7B68     		ldr	r3, [r7, #4]
 551 0082 1B6A     		ldr	r3, [r3, #32]
 552 0084 DB68     		ldr	r3, [r3, #12]
 553 0086 1B06     		lsls	r3, r3, #24
 299:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 554              		.loc 1 299 0
 555 0088 1343     		orrs	r3, r3, r2
 556 008a FB60     		str	r3, [r7, #12]
 303:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   
 304:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   if(FSMC_NANDInitStruct->FSMC_Bank == FSMC_Bank2_NAND)
 557              		.loc 1 304 0
 558 008c 7B68     		ldr	r3, [r7, #4]
 559 008e 1B68     		ldr	r3, [r3]
 560 0090 102B     		cmp	r3, #16
 561 0092 09D1     		bne	.L21
 305:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   {
 306:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     /* FSMC_Bank2_NAND registers configuration */
 307:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     FSMC_Bank2->PCR2 = tmppcr;
 562              		.loc 1 307 0
 563 0094 0B4A     		ldr	r2, .L23
 564 0096 7B69     		ldr	r3, [r7, #20]
 565 0098 1360     		str	r3, [r2]
 308:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     FSMC_Bank2->PMEM2 = tmppmem;
 566              		.loc 1 308 0
 567 009a 0A4A     		ldr	r2, .L23
 568 009c 3B69     		ldr	r3, [r7, #16]
 569 009e 9360     		str	r3, [r2, #8]
 309:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     FSMC_Bank2->PATT2 = tmppatt;
 570              		.loc 1 309 0
 571 00a0 084A     		ldr	r2, .L23
 572 00a2 FB68     		ldr	r3, [r7, #12]
 573 00a4 D360     		str	r3, [r2, #12]
 574 00a6 08E0     		b	.L20
 575              	.L21:
 310:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   }
 311:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   else
 312:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   {
 313:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     /* FSMC_Bank3_NAND registers configuration */
 314:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     FSMC_Bank3->PCR3 = tmppcr;
 576              		.loc 1 314 0
 577 00a8 074A     		ldr	r2, .L23+4
 578 00aa 7B69     		ldr	r3, [r7, #20]
 579 00ac 1360     		str	r3, [r2]
 315:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     FSMC_Bank3->PMEM3 = tmppmem;
 580              		.loc 1 315 0
 581 00ae 064A     		ldr	r2, .L23+4
 582 00b0 3B69     		ldr	r3, [r7, #16]
 583 00b2 9360     		str	r3, [r2, #8]
 316:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     FSMC_Bank3->PATT3 = tmppatt;
 584              		.loc 1 316 0
 585 00b4 044A     		ldr	r2, .L23+4
 586 00b6 FB68     		ldr	r3, [r7, #12]
 587 00b8 D360     		str	r3, [r2, #12]
 588              	.L20:
 317:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   }
 318:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** }
 589              		.loc 1 318 0
 590 00ba 1C37     		adds	r7, r7, #28
 591              		.cfi_def_cfa_offset 4
 592 00bc BD46     		mov	sp, r7
 593              		.cfi_def_cfa_register 13
 594              		@ sp needed
 595 00be 5DF8047B 		ldr	r7, [sp], #4
 596              		.cfi_restore 7
 597              		.cfi_def_cfa_offset 0
 598 00c2 7047     		bx	lr
 599              	.L24:
 600              		.align	2
 601              	.L23:
 602 00c4 600000A0 		.word	-1610612640
 603 00c8 800000A0 		.word	-1610612608
 604              		.cfi_endproc
 605              	.LFE33:
 607              		.section	.text.FSMC_PCCARDInit,"ax",%progbits
 608              		.align	2
 609              		.global	FSMC_PCCARDInit
 610              		.thumb
 611              		.thumb_func
 613              	FSMC_PCCARDInit:
 614              	.LFB34:
 319:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** 
 320:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** /**
 321:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @brief  Initializes the FSMC PCCARD Bank according to the specified 
 322:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *         parameters in the FSMC_PCCARDInitStruct.
 323:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @param  FSMC_PCCARDInitStruct : pointer to a FSMC_PCCARDInitTypeDef
 324:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *         structure that contains the configuration information for the FSMC 
 325:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *         PCCARD Bank.                       
 326:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @retval None
 327:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   */
 328:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** void FSMC_PCCARDInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
 329:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** {
 615              		.loc 1 329 0
 616              		.cfi_startproc
 617              		@ args = 0, pretend = 0, frame = 8
 618              		@ frame_needed = 1, uses_anonymous_args = 0
 619              		@ link register save eliminated.
 620 0000 80B4     		push	{r7}
 621              		.cfi_def_cfa_offset 4
 622              		.cfi_offset 7, -4
 623 0002 83B0     		sub	sp, sp, #12
 624              		.cfi_def_cfa_offset 16
 625 0004 00AF     		add	r7, sp, #0
 626              		.cfi_def_cfa_register 7
 627 0006 7860     		str	r0, [r7, #4]
 330:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   /* Check the parameters */
 331:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_WAIT_FEATURE(FSMC_PCCARDInitStruct->FSMC_Waitfeature));
 332:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_TCLR_TIME(FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime));
 333:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_TAR_TIME(FSMC_PCCARDInitStruct->FSMC_TARSetupTime));
 334:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****  
 335:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTi
 336:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetu
 337:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetu
 338:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupT
 339:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   
 340:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_Setu
 341:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitS
 342:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldS
 343:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSet
 344:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_SETUP_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime))
 345:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTim
 346:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTim
 347:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime)
 348:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   
 349:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
 350:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
 628              		.loc 1 350 0
 629 0008 2749     		ldr	r1, .L26
 630 000a 7B68     		ldr	r3, [r7, #4]
 631 000c 1A68     		ldr	r2, [r3]
 351:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****                      FSMC_MemoryDataWidth_16b |  
 352:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
 632              		.loc 1 352 0
 633 000e 7B68     		ldr	r3, [r7, #4]
 634 0010 5B68     		ldr	r3, [r3, #4]
 635 0012 5B02     		lsls	r3, r3, #9
 351:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****                      FSMC_MemoryDataWidth_16b |  
 636              		.loc 1 351 0
 637 0014 1A43     		orrs	r2, r2, r3
 353:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
 638              		.loc 1 353 0
 639 0016 7B68     		ldr	r3, [r7, #4]
 640 0018 9B68     		ldr	r3, [r3, #8]
 641 001a 5B03     		lsls	r3, r3, #13
 352:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
 642              		.loc 1 352 0
 643 001c 1343     		orrs	r3, r3, r2
 644 001e 43F01003 		orr	r3, r3, #16
 350:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****                      FSMC_MemoryDataWidth_16b |  
 645              		.loc 1 350 0
 646 0022 0B60     		str	r3, [r1]
 354:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             
 355:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
 356:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime
 647              		.loc 1 356 0
 648 0024 2049     		ldr	r1, .L26
 649 0026 7B68     		ldr	r3, [r7, #4]
 650 0028 DB68     		ldr	r3, [r3, #12]
 651 002a 1A68     		ldr	r2, [r3]
 357:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8
 652              		.loc 1 357 0
 653 002c 7B68     		ldr	r3, [r7, #4]
 654 002e DB68     		ldr	r3, [r3, #12]
 655 0030 5B68     		ldr	r3, [r3, #4]
 656 0032 1B02     		lsls	r3, r3, #8
 356:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8
 657              		.loc 1 356 0
 658 0034 1A43     		orrs	r2, r2, r3
 358:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 1
 659              		.loc 1 358 0
 660 0036 7B68     		ldr	r3, [r7, #4]
 661 0038 DB68     		ldr	r3, [r3, #12]
 662 003a 9B68     		ldr	r3, [r3, #8]
 663 003c 1B04     		lsls	r3, r3, #16
 357:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8
 664              		.loc 1 357 0
 665 003e 1A43     		orrs	r2, r2, r3
 359:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24
 666              		.loc 1 359 0
 667 0040 7B68     		ldr	r3, [r7, #4]
 668 0042 DB68     		ldr	r3, [r3, #12]
 669 0044 DB68     		ldr	r3, [r3, #12]
 670 0046 1B06     		lsls	r3, r3, #24
 358:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 1
 671              		.loc 1 358 0
 672 0048 1343     		orrs	r3, r3, r2
 356:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8
 673              		.loc 1 356 0
 674 004a 8B60     		str	r3, [r1, #8]
 360:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             
 361:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
 362:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupT
 675              		.loc 1 362 0
 676 004c 1649     		ldr	r1, .L26
 677 004e 7B68     		ldr	r3, [r7, #4]
 678 0050 1B69     		ldr	r3, [r3, #16]
 679 0052 1A68     		ldr	r2, [r3]
 363:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime <
 680              		.loc 1 363 0
 681 0054 7B68     		ldr	r3, [r7, #4]
 682 0056 1B69     		ldr	r3, [r3, #16]
 683 0058 5B68     		ldr	r3, [r3, #4]
 684 005a 1B02     		lsls	r3, r3, #8
 362:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime <
 685              		.loc 1 362 0
 686 005c 1A43     		orrs	r2, r2, r3
 364:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime <
 687              		.loc 1 364 0
 688 005e 7B68     		ldr	r3, [r7, #4]
 689 0060 1B69     		ldr	r3, [r3, #16]
 690 0062 9B68     		ldr	r3, [r3, #8]
 691 0064 1B04     		lsls	r3, r3, #16
 363:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime <
 692              		.loc 1 363 0
 693 0066 1A43     		orrs	r2, r2, r3
 365:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime <<
 694              		.loc 1 365 0
 695 0068 7B68     		ldr	r3, [r7, #4]
 696 006a 1B69     		ldr	r3, [r3, #16]
 697 006c DB68     		ldr	r3, [r3, #12]
 698 006e 1B06     		lsls	r3, r3, #24
 364:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime <
 699              		.loc 1 364 0
 700 0070 1343     		orrs	r3, r3, r2
 362:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****                       (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime <
 701              		.loc 1 362 0
 702 0072 CB60     		str	r3, [r1, #12]
 366:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****             
 367:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
 368:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 703              		.loc 1 368 0
 704 0074 0C49     		ldr	r1, .L26
 705 0076 7B68     		ldr	r3, [r7, #4]
 706 0078 5B69     		ldr	r3, [r3, #20]
 707 007a 1A68     		ldr	r2, [r3]
 369:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 708              		.loc 1 369 0
 709 007c 7B68     		ldr	r3, [r7, #4]
 710 007e 5B69     		ldr	r3, [r3, #20]
 711 0080 5B68     		ldr	r3, [r3, #4]
 712 0082 1B02     		lsls	r3, r3, #8
 368:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 713              		.loc 1 368 0
 714 0084 1A43     		orrs	r2, r2, r3
 370:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 715              		.loc 1 370 0
 716 0086 7B68     		ldr	r3, [r7, #4]
 717 0088 5B69     		ldr	r3, [r3, #20]
 718 008a 9B68     		ldr	r3, [r3, #8]
 719 008c 1B04     		lsls	r3, r3, #16
 369:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 720              		.loc 1 369 0
 721 008e 1A43     		orrs	r2, r2, r3
 371:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime << 24);   
 722              		.loc 1 371 0
 723 0090 7B68     		ldr	r3, [r7, #4]
 724 0092 5B69     		ldr	r3, [r3, #20]
 725 0094 DB68     		ldr	r3, [r3, #12]
 726 0096 1B06     		lsls	r3, r3, #24
 370:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 727              		.loc 1 370 0
 728 0098 1343     		orrs	r3, r3, r2
 368:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****                      (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 729              		.loc 1 368 0
 730 009a 0B61     		str	r3, [r1, #16]
 372:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** }
 731              		.loc 1 372 0
 732 009c 0C37     		adds	r7, r7, #12
 733              		.cfi_def_cfa_offset 4
 734 009e BD46     		mov	sp, r7
 735              		.cfi_def_cfa_register 13
 736              		@ sp needed
 737 00a0 5DF8047B 		ldr	r7, [sp], #4
 738              		.cfi_restore 7
 739              		.cfi_def_cfa_offset 0
 740 00a4 7047     		bx	lr
 741              	.L27:
 742 00a6 00BF     		.align	2
 743              	.L26:
 744 00a8 A00000A0 		.word	-1610612576
 745              		.cfi_endproc
 746              	.LFE34:
 748              		.section	.text.FSMC_NORSRAMStructInit,"ax",%progbits
 749              		.align	2
 750              		.global	FSMC_NORSRAMStructInit
 751              		.thumb
 752              		.thumb_func
 754              	FSMC_NORSRAMStructInit:
 755              	.LFB35:
 373:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** 
 374:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** /**
 375:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @brief  Fills each FSMC_NORSRAMInitStruct member with its default value.
 376:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @param  FSMC_NORSRAMInitStruct: pointer to a FSMC_NORSRAMInitTypeDef 
 377:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *         structure which will be initialized.
 378:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @retval None
 379:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   */
 380:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
 381:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** {  
 756              		.loc 1 381 0
 757              		.cfi_startproc
 758              		@ args = 0, pretend = 0, frame = 8
 759              		@ frame_needed = 1, uses_anonymous_args = 0
 760              		@ link register save eliminated.
 761 0000 80B4     		push	{r7}
 762              		.cfi_def_cfa_offset 4
 763              		.cfi_offset 7, -4
 764 0002 83B0     		sub	sp, sp, #12
 765              		.cfi_def_cfa_offset 16
 766 0004 00AF     		add	r7, sp, #0
 767              		.cfi_def_cfa_register 7
 768 0006 7860     		str	r0, [r7, #4]
 382:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   /* Reset NOR/SRAM Init structure parameters values */
 383:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1;
 769              		.loc 1 383 0
 770 0008 7B68     		ldr	r3, [r7, #4]
 771 000a 0022     		movs	r2, #0
 772 000c 1A60     		str	r2, [r3]
 384:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_DataAddressMux = FSMC_DataAddressMux_Enable;
 773              		.loc 1 384 0
 774 000e 7B68     		ldr	r3, [r7, #4]
 775 0010 0222     		movs	r2, #2
 776 0012 5A60     		str	r2, [r3, #4]
 385:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_MemoryType = FSMC_MemoryType_SRAM;
 777              		.loc 1 385 0
 778 0014 7B68     		ldr	r3, [r7, #4]
 779 0016 0022     		movs	r2, #0
 780 0018 9A60     		str	r2, [r3, #8]
 386:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
 781              		.loc 1 386 0
 782 001a 7B68     		ldr	r3, [r7, #4]
 783 001c 0022     		movs	r2, #0
 784 001e DA60     		str	r2, [r3, #12]
 387:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;
 785              		.loc 1 387 0
 786 0020 7B68     		ldr	r3, [r7, #4]
 787 0022 0022     		movs	r2, #0
 788 0024 1A61     		str	r2, [r3, #16]
 388:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait = FSMC_AsynchronousWait_Disable;
 789              		.loc 1 388 0
 790 0026 7B68     		ldr	r3, [r7, #4]
 791 0028 0022     		movs	r2, #0
 792 002a 5A61     		str	r2, [r3, #20]
 389:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
 793              		.loc 1 389 0
 794 002c 7B68     		ldr	r3, [r7, #4]
 795 002e 0022     		movs	r2, #0
 796 0030 9A61     		str	r2, [r3, #24]
 390:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WrapMode = FSMC_WrapMode_Disable;
 797              		.loc 1 390 0
 798 0032 7B68     		ldr	r3, [r7, #4]
 799 0034 0022     		movs	r2, #0
 800 0036 DA61     		str	r2, [r3, #28]
 391:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
 801              		.loc 1 391 0
 802 0038 7B68     		ldr	r3, [r7, #4]
 803 003a 0022     		movs	r2, #0
 804 003c 1A62     		str	r2, [r3, #32]
 392:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
 805              		.loc 1 392 0
 806 003e 7B68     		ldr	r3, [r7, #4]
 807 0040 4FF48052 		mov	r2, #4096
 808 0044 5A62     		str	r2, [r3, #36]
 393:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
 809              		.loc 1 393 0
 810 0046 7B68     		ldr	r3, [r7, #4]
 811 0048 4FF40052 		mov	r2, #8192
 812 004c 9A62     		str	r2, [r3, #40]
 394:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
 813              		.loc 1 394 0
 814 004e 7B68     		ldr	r3, [r7, #4]
 815 0050 0022     		movs	r2, #0
 816 0052 DA62     		str	r2, [r3, #44]
 395:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
 817              		.loc 1 395 0
 818 0054 7B68     		ldr	r3, [r7, #4]
 819 0056 0022     		movs	r2, #0
 820 0058 1A63     		str	r2, [r3, #48]
 396:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 821              		.loc 1 396 0
 822 005a 7B68     		ldr	r3, [r7, #4]
 823 005c 5B6B     		ldr	r3, [r3, #52]
 824 005e 0F22     		movs	r2, #15
 825 0060 1A60     		str	r2, [r3]
 397:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime = 0xF;
 826              		.loc 1 397 0
 827 0062 7B68     		ldr	r3, [r7, #4]
 828 0064 5B6B     		ldr	r3, [r3, #52]
 829 0066 0F22     		movs	r2, #15
 830 0068 5A60     		str	r2, [r3, #4]
 398:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime = 0xFF;
 831              		.loc 1 398 0
 832 006a 7B68     		ldr	r3, [r7, #4]
 833 006c 5B6B     		ldr	r3, [r3, #52]
 834 006e FF22     		movs	r2, #255
 835 0070 9A60     		str	r2, [r3, #8]
 399:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
 836              		.loc 1 399 0
 837 0072 7B68     		ldr	r3, [r7, #4]
 838 0074 5B6B     		ldr	r3, [r3, #52]
 839 0076 0F22     		movs	r2, #15
 840 0078 DA60     		str	r2, [r3, #12]
 400:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision = 0xF;
 841              		.loc 1 400 0
 842 007a 7B68     		ldr	r3, [r7, #4]
 843 007c 5B6B     		ldr	r3, [r3, #52]
 844 007e 0F22     		movs	r2, #15
 845 0080 1A61     		str	r2, [r3, #16]
 401:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency = 0xF;
 846              		.loc 1 401 0
 847 0082 7B68     		ldr	r3, [r7, #4]
 848 0084 5B6B     		ldr	r3, [r3, #52]
 849 0086 0F22     		movs	r2, #15
 850 0088 5A61     		str	r2, [r3, #20]
 402:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A; 
 851              		.loc 1 402 0
 852 008a 7B68     		ldr	r3, [r7, #4]
 853 008c 5B6B     		ldr	r3, [r3, #52]
 854 008e 0022     		movs	r2, #0
 855 0090 9A61     		str	r2, [r3, #24]
 403:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 856              		.loc 1 403 0
 857 0092 7B68     		ldr	r3, [r7, #4]
 858 0094 9B6B     		ldr	r3, [r3, #56]
 859 0096 0F22     		movs	r2, #15
 860 0098 1A60     		str	r2, [r3]
 404:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime = 0xF;
 861              		.loc 1 404 0
 862 009a 7B68     		ldr	r3, [r7, #4]
 863 009c 9B6B     		ldr	r3, [r3, #56]
 864 009e 0F22     		movs	r2, #15
 865 00a0 5A60     		str	r2, [r3, #4]
 405:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime = 0xFF;
 866              		.loc 1 405 0
 867 00a2 7B68     		ldr	r3, [r7, #4]
 868 00a4 9B6B     		ldr	r3, [r3, #56]
 869 00a6 FF22     		movs	r2, #255
 870 00a8 9A60     		str	r2, [r3, #8]
 406:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
 871              		.loc 1 406 0
 872 00aa 7B68     		ldr	r3, [r7, #4]
 873 00ac 9B6B     		ldr	r3, [r3, #56]
 874 00ae 0F22     		movs	r2, #15
 875 00b0 DA60     		str	r2, [r3, #12]
 407:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision = 0xF;
 876              		.loc 1 407 0
 877 00b2 7B68     		ldr	r3, [r7, #4]
 878 00b4 9B6B     		ldr	r3, [r3, #56]
 879 00b6 0F22     		movs	r2, #15
 880 00b8 1A61     		str	r2, [r3, #16]
 408:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency = 0xF;
 881              		.loc 1 408 0
 882 00ba 7B68     		ldr	r3, [r7, #4]
 883 00bc 9B6B     		ldr	r3, [r3, #56]
 884 00be 0F22     		movs	r2, #15
 885 00c0 5A61     		str	r2, [r3, #20]
 409:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A;
 886              		.loc 1 409 0
 887 00c2 7B68     		ldr	r3, [r7, #4]
 888 00c4 9B6B     		ldr	r3, [r3, #56]
 889 00c6 0022     		movs	r2, #0
 890 00c8 9A61     		str	r2, [r3, #24]
 410:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** }
 891              		.loc 1 410 0
 892 00ca 0C37     		adds	r7, r7, #12
 893              		.cfi_def_cfa_offset 4
 894 00cc BD46     		mov	sp, r7
 895              		.cfi_def_cfa_register 13
 896              		@ sp needed
 897 00ce 5DF8047B 		ldr	r7, [sp], #4
 898              		.cfi_restore 7
 899              		.cfi_def_cfa_offset 0
 900 00d2 7047     		bx	lr
 901              		.cfi_endproc
 902              	.LFE35:
 904              		.section	.text.FSMC_NANDStructInit,"ax",%progbits
 905              		.align	2
 906              		.global	FSMC_NANDStructInit
 907              		.thumb
 908              		.thumb_func
 910              	FSMC_NANDStructInit:
 911              	.LFB36:
 411:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** 
 412:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** /**
 413:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @brief  Fills each FSMC_NANDInitStruct member with its default value.
 414:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @param  FSMC_NANDInitStruct: pointer to a FSMC_NANDInitTypeDef 
 415:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *         structure which will be initialized.
 416:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @retval None
 417:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   */
 418:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** void FSMC_NANDStructInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
 419:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** { 
 912              		.loc 1 419 0
 913              		.cfi_startproc
 914              		@ args = 0, pretend = 0, frame = 8
 915              		@ frame_needed = 1, uses_anonymous_args = 0
 916              		@ link register save eliminated.
 917 0000 80B4     		push	{r7}
 918              		.cfi_def_cfa_offset 4
 919              		.cfi_offset 7, -4
 920 0002 83B0     		sub	sp, sp, #12
 921              		.cfi_def_cfa_offset 16
 922 0004 00AF     		add	r7, sp, #0
 923              		.cfi_def_cfa_register 7
 924 0006 7860     		str	r0, [r7, #4]
 420:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   /* Reset NAND Init structure parameters values */
 421:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_NANDInitStruct->FSMC_Bank = FSMC_Bank2_NAND;
 925              		.loc 1 421 0
 926 0008 7B68     		ldr	r3, [r7, #4]
 927 000a 1022     		movs	r2, #16
 928 000c 1A60     		str	r2, [r3]
 422:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_NANDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
 929              		.loc 1 422 0
 930 000e 7B68     		ldr	r3, [r7, #4]
 931 0010 0022     		movs	r2, #0
 932 0012 5A60     		str	r2, [r3, #4]
 423:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_NANDInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
 933              		.loc 1 423 0
 934 0014 7B68     		ldr	r3, [r7, #4]
 935 0016 0022     		movs	r2, #0
 936 0018 9A60     		str	r2, [r3, #8]
 424:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_NANDInitStruct->FSMC_ECC = FSMC_ECC_Disable;
 937              		.loc 1 424 0
 938 001a 7B68     		ldr	r3, [r7, #4]
 939 001c 0022     		movs	r2, #0
 940 001e DA60     		str	r2, [r3, #12]
 425:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_NANDInitStruct->FSMC_ECCPageSize = FSMC_ECCPageSize_256Bytes;
 941              		.loc 1 425 0
 942 0020 7B68     		ldr	r3, [r7, #4]
 943 0022 0022     		movs	r2, #0
 944 0024 1A61     		str	r2, [r3, #16]
 426:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_NANDInitStruct->FSMC_TCLRSetupTime = 0x0;
 945              		.loc 1 426 0
 946 0026 7B68     		ldr	r3, [r7, #4]
 947 0028 0022     		movs	r2, #0
 948 002a 5A61     		str	r2, [r3, #20]
 427:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_NANDInitStruct->FSMC_TARSetupTime = 0x0;
 949              		.loc 1 427 0
 950 002c 7B68     		ldr	r3, [r7, #4]
 951 002e 0022     		movs	r2, #0
 952 0030 9A61     		str	r2, [r3, #24]
 428:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 953              		.loc 1 428 0
 954 0032 7B68     		ldr	r3, [r7, #4]
 955 0034 DB69     		ldr	r3, [r3, #28]
 956 0036 FC22     		movs	r2, #252
 957 0038 1A60     		str	r2, [r3]
 429:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 958              		.loc 1 429 0
 959 003a 7B68     		ldr	r3, [r7, #4]
 960 003c DB69     		ldr	r3, [r3, #28]
 961 003e FC22     		movs	r2, #252
 962 0040 5A60     		str	r2, [r3, #4]
 430:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 963              		.loc 1 430 0
 964 0042 7B68     		ldr	r3, [r7, #4]
 965 0044 DB69     		ldr	r3, [r3, #28]
 966 0046 FC22     		movs	r2, #252
 967 0048 9A60     		str	r2, [r3, #8]
 431:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 968              		.loc 1 431 0
 969 004a 7B68     		ldr	r3, [r7, #4]
 970 004c DB69     		ldr	r3, [r3, #28]
 971 004e FC22     		movs	r2, #252
 972 0050 DA60     		str	r2, [r3, #12]
 432:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 973              		.loc 1 432 0
 974 0052 7B68     		ldr	r3, [r7, #4]
 975 0054 1B6A     		ldr	r3, [r3, #32]
 976 0056 FC22     		movs	r2, #252
 977 0058 1A60     		str	r2, [r3]
 433:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 978              		.loc 1 433 0
 979 005a 7B68     		ldr	r3, [r7, #4]
 980 005c 1B6A     		ldr	r3, [r3, #32]
 981 005e FC22     		movs	r2, #252
 982 0060 5A60     		str	r2, [r3, #4]
 434:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 983              		.loc 1 434 0
 984 0062 7B68     		ldr	r3, [r7, #4]
 985 0064 1B6A     		ldr	r3, [r3, #32]
 986 0066 FC22     		movs	r2, #252
 987 0068 9A60     		str	r2, [r3, #8]
 435:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	  
 988              		.loc 1 435 0
 989 006a 7B68     		ldr	r3, [r7, #4]
 990 006c 1B6A     		ldr	r3, [r3, #32]
 991 006e FC22     		movs	r2, #252
 992 0070 DA60     		str	r2, [r3, #12]
 436:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** }
 993              		.loc 1 436 0
 994 0072 0C37     		adds	r7, r7, #12
 995              		.cfi_def_cfa_offset 4
 996 0074 BD46     		mov	sp, r7
 997              		.cfi_def_cfa_register 13
 998              		@ sp needed
 999 0076 5DF8047B 		ldr	r7, [sp], #4
 1000              		.cfi_restore 7
 1001              		.cfi_def_cfa_offset 0
 1002 007a 7047     		bx	lr
 1003              		.cfi_endproc
 1004              	.LFE36:
 1006              		.section	.text.FSMC_PCCARDStructInit,"ax",%progbits
 1007              		.align	2
 1008              		.global	FSMC_PCCARDStructInit
 1009              		.thumb
 1010              		.thumb_func
 1012              	FSMC_PCCARDStructInit:
 1013              	.LFB37:
 437:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** 
 438:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** /**
 439:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @brief  Fills each FSMC_PCCARDInitStruct member with its default value.
 440:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @param  FSMC_PCCARDInitStruct: pointer to a FSMC_PCCARDInitTypeDef 
 441:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *         structure which will be initialized.
 442:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @retval None
 443:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   */
 444:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** void FSMC_PCCARDStructInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
 445:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** {
 1014              		.loc 1 445 0
 1015              		.cfi_startproc
 1016              		@ args = 0, pretend = 0, frame = 8
 1017              		@ frame_needed = 1, uses_anonymous_args = 0
 1018              		@ link register save eliminated.
 1019 0000 80B4     		push	{r7}
 1020              		.cfi_def_cfa_offset 4
 1021              		.cfi_offset 7, -4
 1022 0002 83B0     		sub	sp, sp, #12
 1023              		.cfi_def_cfa_offset 16
 1024 0004 00AF     		add	r7, sp, #0
 1025              		.cfi_def_cfa_register 7
 1026 0006 7860     		str	r0, [r7, #4]
 446:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   /* Reset PCCARD Init structure parameters values */
 447:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
 1027              		.loc 1 447 0
 1028 0008 7B68     		ldr	r3, [r7, #4]
 1029 000a 0022     		movs	r2, #0
 1030 000c 1A60     		str	r2, [r3]
 448:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime = 0x0;
 1031              		.loc 1 448 0
 1032 000e 7B68     		ldr	r3, [r7, #4]
 1033 0010 0022     		movs	r2, #0
 1034 0012 5A60     		str	r2, [r3, #4]
 449:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_TARSetupTime = 0x0;
 1035              		.loc 1 449 0
 1036 0014 7B68     		ldr	r3, [r7, #4]
 1037 0016 0022     		movs	r2, #0
 1038 0018 9A60     		str	r2, [r3, #8]
 450:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 1039              		.loc 1 450 0
 1040 001a 7B68     		ldr	r3, [r7, #4]
 1041 001c DB68     		ldr	r3, [r3, #12]
 1042 001e FC22     		movs	r2, #252
 1043 0020 1A60     		str	r2, [r3]
 451:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 1044              		.loc 1 451 0
 1045 0022 7B68     		ldr	r3, [r7, #4]
 1046 0024 DB68     		ldr	r3, [r3, #12]
 1047 0026 FC22     		movs	r2, #252
 1048 0028 5A60     		str	r2, [r3, #4]
 452:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 1049              		.loc 1 452 0
 1050 002a 7B68     		ldr	r3, [r7, #4]
 1051 002c DB68     		ldr	r3, [r3, #12]
 1052 002e FC22     		movs	r2, #252
 1053 0030 9A60     		str	r2, [r3, #8]
 453:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 1054              		.loc 1 453 0
 1055 0032 7B68     		ldr	r3, [r7, #4]
 1056 0034 DB68     		ldr	r3, [r3, #12]
 1057 0036 FC22     		movs	r2, #252
 1058 0038 DA60     		str	r2, [r3, #12]
 454:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 1059              		.loc 1 454 0
 1060 003a 7B68     		ldr	r3, [r7, #4]
 1061 003c 1B69     		ldr	r3, [r3, #16]
 1062 003e FC22     		movs	r2, #252
 1063 0040 1A60     		str	r2, [r3]
 455:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 1064              		.loc 1 455 0
 1065 0042 7B68     		ldr	r3, [r7, #4]
 1066 0044 1B69     		ldr	r3, [r3, #16]
 1067 0046 FC22     		movs	r2, #252
 1068 0048 5A60     		str	r2, [r3, #4]
 456:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 1069              		.loc 1 456 0
 1070 004a 7B68     		ldr	r3, [r7, #4]
 1071 004c 1B69     		ldr	r3, [r3, #16]
 1072 004e FC22     		movs	r2, #252
 1073 0050 9A60     		str	r2, [r3, #8]
 457:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	
 1074              		.loc 1 457 0
 1075 0052 7B68     		ldr	r3, [r7, #4]
 1076 0054 1B69     		ldr	r3, [r3, #16]
 1077 0056 FC22     		movs	r2, #252
 1078 0058 DA60     		str	r2, [r3, #12]
 458:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 1079              		.loc 1 458 0
 1080 005a 7B68     		ldr	r3, [r7, #4]
 1081 005c 5B69     		ldr	r3, [r3, #20]
 1082 005e FC22     		movs	r2, #252
 1083 0060 1A60     		str	r2, [r3]
 459:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 1084              		.loc 1 459 0
 1085 0062 7B68     		ldr	r3, [r7, #4]
 1086 0064 5B69     		ldr	r3, [r3, #20]
 1087 0066 FC22     		movs	r2, #252
 1088 0068 5A60     		str	r2, [r3, #4]
 460:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 1089              		.loc 1 460 0
 1090 006a 7B68     		ldr	r3, [r7, #4]
 1091 006c 5B69     		ldr	r3, [r3, #20]
 1092 006e FC22     		movs	r2, #252
 1093 0070 9A60     		str	r2, [r3, #8]
 461:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 1094              		.loc 1 461 0
 1095 0072 7B68     		ldr	r3, [r7, #4]
 1096 0074 5B69     		ldr	r3, [r3, #20]
 1097 0076 FC22     		movs	r2, #252
 1098 0078 DA60     		str	r2, [r3, #12]
 462:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** }
 1099              		.loc 1 462 0
 1100 007a 0C37     		adds	r7, r7, #12
 1101              		.cfi_def_cfa_offset 4
 1102 007c BD46     		mov	sp, r7
 1103              		.cfi_def_cfa_register 13
 1104              		@ sp needed
 1105 007e 5DF8047B 		ldr	r7, [sp], #4
 1106              		.cfi_restore 7
 1107              		.cfi_def_cfa_offset 0
 1108 0082 7047     		bx	lr
 1109              		.cfi_endproc
 1110              	.LFE37:
 1112              		.section	.text.FSMC_NORSRAMCmd,"ax",%progbits
 1113              		.align	2
 1114              		.global	FSMC_NORSRAMCmd
 1115              		.thumb
 1116              		.thumb_func
 1118              	FSMC_NORSRAMCmd:
 1119              	.LFB38:
 463:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** 
 464:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** /**
 465:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @brief  Enables or disables the specified NOR/SRAM Memory Bank.
 466:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 467:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *   This parameter can be one of the following values:
 468:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank1_NORSRAM1: FSMC Bank1 NOR/SRAM1  
 469:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank1_NORSRAM2: FSMC Bank1 NOR/SRAM2 
 470:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank1_NORSRAM3: FSMC Bank1 NOR/SRAM3 
 471:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 
 472:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @param  NewState: new state of the FSMC_Bank. This parameter can be: ENABLE or DISABLE.
 473:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @retval None
 474:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   */
 475:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** void FSMC_NORSRAMCmd(uint32_t FSMC_Bank, FunctionalState NewState)
 476:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** {
 1120              		.loc 1 476 0
 1121              		.cfi_startproc
 1122              		@ args = 0, pretend = 0, frame = 8
 1123              		@ frame_needed = 1, uses_anonymous_args = 0
 1124              		@ link register save eliminated.
 1125 0000 80B4     		push	{r7}
 1126              		.cfi_def_cfa_offset 4
 1127              		.cfi_offset 7, -4
 1128 0002 83B0     		sub	sp, sp, #12
 1129              		.cfi_def_cfa_offset 16
 1130 0004 00AF     		add	r7, sp, #0
 1131              		.cfi_def_cfa_register 7
 1132 0006 7860     		str	r0, [r7, #4]
 1133 0008 0B46     		mov	r3, r1
 1134 000a FB70     		strb	r3, [r7, #3]
 477:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
 478:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 479:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   
 480:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   if (NewState != DISABLE)
 1135              		.loc 1 480 0
 1136 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1137 000e 002B     		cmp	r3, #0
 1138 0010 0CD0     		beq	.L32
 481:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   {
 482:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     /* Enable the selected NOR/SRAM Bank by setting the PBKEN bit in the BCRx register */
 483:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     FSMC_Bank1->BTCR[FSMC_Bank] |= BCR_MBKEN_Set;
 1139              		.loc 1 483 0
 1140 0012 4FF02041 		mov	r1, #-1610612736
 1141 0016 4FF02042 		mov	r2, #-1610612736
 1142 001a 7B68     		ldr	r3, [r7, #4]
 1143 001c 52F82330 		ldr	r3, [r2, r3, lsl #2]
 1144 0020 43F00102 		orr	r2, r3, #1
 1145 0024 7B68     		ldr	r3, [r7, #4]
 1146 0026 41F82320 		str	r2, [r1, r3, lsl #2]
 1147 002a 0BE0     		b	.L31
 1148              	.L32:
 484:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   }
 485:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   else
 486:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   {
 487:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     /* Disable the selected NOR/SRAM Bank by clearing the PBKEN bit in the BCRx register */
 488:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     FSMC_Bank1->BTCR[FSMC_Bank] &= BCR_MBKEN_Reset;
 1149              		.loc 1 488 0
 1150 002c 4FF02041 		mov	r1, #-1610612736
 1151 0030 4FF02042 		mov	r2, #-1610612736
 1152 0034 7B68     		ldr	r3, [r7, #4]
 1153 0036 52F82320 		ldr	r2, [r2, r3, lsl #2]
 1154 003a 054B     		ldr	r3, .L34
 1155 003c 1340     		ands	r3, r3, r2
 1156 003e 7A68     		ldr	r2, [r7, #4]
 1157 0040 41F82230 		str	r3, [r1, r2, lsl #2]
 1158              	.L31:
 489:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   }
 490:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** }
 1159              		.loc 1 490 0
 1160 0044 0C37     		adds	r7, r7, #12
 1161              		.cfi_def_cfa_offset 4
 1162 0046 BD46     		mov	sp, r7
 1163              		.cfi_def_cfa_register 13
 1164              		@ sp needed
 1165 0048 5DF8047B 		ldr	r7, [sp], #4
 1166              		.cfi_restore 7
 1167              		.cfi_def_cfa_offset 0
 1168 004c 7047     		bx	lr
 1169              	.L35:
 1170 004e 00BF     		.align	2
 1171              	.L34:
 1172 0050 FEFF0F00 		.word	1048574
 1173              		.cfi_endproc
 1174              	.LFE38:
 1176              		.section	.text.FSMC_NANDCmd,"ax",%progbits
 1177              		.align	2
 1178              		.global	FSMC_NANDCmd
 1179              		.thumb
 1180              		.thumb_func
 1182              	FSMC_NANDCmd:
 1183              	.LFB39:
 491:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** 
 492:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** /**
 493:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @brief  Enables or disables the specified NAND Memory Bank.
 494:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 495:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *   This parameter can be one of the following values:
 496:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 497:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 498:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @param  NewState: new state of the FSMC_Bank. This parameter can be: ENABLE or DISABLE.
 499:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @retval None
 500:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   */
 501:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** void FSMC_NANDCmd(uint32_t FSMC_Bank, FunctionalState NewState)
 502:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** {
 1184              		.loc 1 502 0
 1185              		.cfi_startproc
 1186              		@ args = 0, pretend = 0, frame = 8
 1187              		@ frame_needed = 1, uses_anonymous_args = 0
 1188              		@ link register save eliminated.
 1189 0000 80B4     		push	{r7}
 1190              		.cfi_def_cfa_offset 4
 1191              		.cfi_offset 7, -4
 1192 0002 83B0     		sub	sp, sp, #12
 1193              		.cfi_def_cfa_offset 16
 1194 0004 00AF     		add	r7, sp, #0
 1195              		.cfi_def_cfa_register 7
 1196 0006 7860     		str	r0, [r7, #4]
 1197 0008 0B46     		mov	r3, r1
 1198 000a FB70     		strb	r3, [r7, #3]
 503:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
 504:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 505:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   
 506:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   if (NewState != DISABLE)
 1199              		.loc 1 506 0
 1200 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1201 000e 002B     		cmp	r3, #0
 1202 0010 10D0     		beq	.L37
 507:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   {
 508:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     /* Enable the selected NAND Bank by setting the PBKEN bit in the PCRx register */
 509:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     if(FSMC_Bank == FSMC_Bank2_NAND)
 1203              		.loc 1 509 0
 1204 0012 7B68     		ldr	r3, [r7, #4]
 1205 0014 102B     		cmp	r3, #16
 1206 0016 06D1     		bne	.L38
 510:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     {
 511:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****       FSMC_Bank2->PCR2 |= PCR_PBKEN_Set;
 1207              		.loc 1 511 0
 1208 0018 114A     		ldr	r2, .L42
 1209 001a 114B     		ldr	r3, .L42
 1210 001c 1B68     		ldr	r3, [r3]
 1211 001e 43F00403 		orr	r3, r3, #4
 1212 0022 1360     		str	r3, [r2]
 1213 0024 16E0     		b	.L36
 1214              	.L38:
 512:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     }
 513:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     else
 514:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     {
 515:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****       FSMC_Bank3->PCR3 |= PCR_PBKEN_Set;
 1215              		.loc 1 515 0
 1216 0026 0F4A     		ldr	r2, .L42+4
 1217 0028 0E4B     		ldr	r3, .L42+4
 1218 002a 1B68     		ldr	r3, [r3]
 1219 002c 43F00403 		orr	r3, r3, #4
 1220 0030 1360     		str	r3, [r2]
 1221 0032 0FE0     		b	.L36
 1222              	.L37:
 516:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     }
 517:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   }
 518:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   else
 519:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   {
 520:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     /* Disable the selected NAND Bank by clearing the PBKEN bit in the PCRx register */
 521:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     if(FSMC_Bank == FSMC_Bank2_NAND)
 1223              		.loc 1 521 0
 1224 0034 7B68     		ldr	r3, [r7, #4]
 1225 0036 102B     		cmp	r3, #16
 1226 0038 06D1     		bne	.L41
 522:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     {
 523:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****       FSMC_Bank2->PCR2 &= PCR_PBKEN_Reset;
 1227              		.loc 1 523 0
 1228 003a 0949     		ldr	r1, .L42
 1229 003c 084B     		ldr	r3, .L42
 1230 003e 1A68     		ldr	r2, [r3]
 1231 0040 094B     		ldr	r3, .L42+8
 1232 0042 1340     		ands	r3, r3, r2
 1233 0044 0B60     		str	r3, [r1]
 1234 0046 05E0     		b	.L36
 1235              	.L41:
 524:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     }
 525:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     else
 526:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     {
 527:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****       FSMC_Bank3->PCR3 &= PCR_PBKEN_Reset;
 1236              		.loc 1 527 0
 1237 0048 0649     		ldr	r1, .L42+4
 1238 004a 064B     		ldr	r3, .L42+4
 1239 004c 1A68     		ldr	r2, [r3]
 1240 004e 064B     		ldr	r3, .L42+8
 1241 0050 1340     		ands	r3, r3, r2
 1242 0052 0B60     		str	r3, [r1]
 1243              	.L36:
 528:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     }
 529:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   }
 530:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** }
 1244              		.loc 1 530 0
 1245 0054 0C37     		adds	r7, r7, #12
 1246              		.cfi_def_cfa_offset 4
 1247 0056 BD46     		mov	sp, r7
 1248              		.cfi_def_cfa_register 13
 1249              		@ sp needed
 1250 0058 5DF8047B 		ldr	r7, [sp], #4
 1251              		.cfi_restore 7
 1252              		.cfi_def_cfa_offset 0
 1253 005c 7047     		bx	lr
 1254              	.L43:
 1255 005e 00BF     		.align	2
 1256              	.L42:
 1257 0060 600000A0 		.word	-1610612640
 1258 0064 800000A0 		.word	-1610612608
 1259 0068 FBFF0F00 		.word	1048571
 1260              		.cfi_endproc
 1261              	.LFE39:
 1263              		.section	.text.FSMC_PCCARDCmd,"ax",%progbits
 1264              		.align	2
 1265              		.global	FSMC_PCCARDCmd
 1266              		.thumb
 1267              		.thumb_func
 1269              	FSMC_PCCARDCmd:
 1270              	.LFB40:
 531:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** 
 532:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** /**
 533:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @brief  Enables or disables the PCCARD Memory Bank.
 534:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @param  NewState: new state of the PCCARD Memory Bank.  
 535:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *   This parameter can be: ENABLE or DISABLE.
 536:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @retval None
 537:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   */
 538:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** void FSMC_PCCARDCmd(FunctionalState NewState)
 539:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** {
 1271              		.loc 1 539 0
 1272              		.cfi_startproc
 1273              		@ args = 0, pretend = 0, frame = 8
 1274              		@ frame_needed = 1, uses_anonymous_args = 0
 1275              		@ link register save eliminated.
 1276 0000 80B4     		push	{r7}
 1277              		.cfi_def_cfa_offset 4
 1278              		.cfi_offset 7, -4
 1279 0002 83B0     		sub	sp, sp, #12
 1280              		.cfi_def_cfa_offset 16
 1281 0004 00AF     		add	r7, sp, #0
 1282              		.cfi_def_cfa_register 7
 1283 0006 0346     		mov	r3, r0
 1284 0008 FB71     		strb	r3, [r7, #7]
 540:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 541:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   
 542:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   if (NewState != DISABLE)
 1285              		.loc 1 542 0
 1286 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1287 000c 002B     		cmp	r3, #0
 1288 000e 06D0     		beq	.L45
 543:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   {
 544:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     /* Enable the PCCARD Bank by setting the PBKEN bit in the PCR4 register */
 545:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     FSMC_Bank4->PCR4 |= PCR_PBKEN_Set;
 1289              		.loc 1 545 0
 1290 0010 084A     		ldr	r2, .L47
 1291 0012 084B     		ldr	r3, .L47
 1292 0014 1B68     		ldr	r3, [r3]
 1293 0016 43F00403 		orr	r3, r3, #4
 1294 001a 1360     		str	r3, [r2]
 1295 001c 05E0     		b	.L44
 1296              	.L45:
 546:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   }
 547:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   else
 548:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   {
 549:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     /* Disable the PCCARD Bank by clearing the PBKEN bit in the PCR4 register */
 550:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     FSMC_Bank4->PCR4 &= PCR_PBKEN_Reset;
 1297              		.loc 1 550 0
 1298 001e 0549     		ldr	r1, .L47
 1299 0020 044B     		ldr	r3, .L47
 1300 0022 1A68     		ldr	r2, [r3]
 1301 0024 044B     		ldr	r3, .L47+4
 1302 0026 1340     		ands	r3, r3, r2
 1303 0028 0B60     		str	r3, [r1]
 1304              	.L44:
 551:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   }
 552:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** }
 1305              		.loc 1 552 0
 1306 002a 0C37     		adds	r7, r7, #12
 1307              		.cfi_def_cfa_offset 4
 1308 002c BD46     		mov	sp, r7
 1309              		.cfi_def_cfa_register 13
 1310              		@ sp needed
 1311 002e 5DF8047B 		ldr	r7, [sp], #4
 1312              		.cfi_restore 7
 1313              		.cfi_def_cfa_offset 0
 1314 0032 7047     		bx	lr
 1315              	.L48:
 1316              		.align	2
 1317              	.L47:
 1318 0034 A00000A0 		.word	-1610612576
 1319 0038 FBFF0F00 		.word	1048571
 1320              		.cfi_endproc
 1321              	.LFE40:
 1323              		.section	.text.FSMC_NANDECCCmd,"ax",%progbits
 1324              		.align	2
 1325              		.global	FSMC_NANDECCCmd
 1326              		.thumb
 1327              		.thumb_func
 1329              	FSMC_NANDECCCmd:
 1330              	.LFB41:
 553:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** 
 554:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** /**
 555:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @brief  Enables or disables the FSMC NAND ECC feature.
 556:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 557:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *   This parameter can be one of the following values:
 558:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 559:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 560:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @param  NewState: new state of the FSMC NAND ECC feature.  
 561:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *   This parameter can be: ENABLE or DISABLE.
 562:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @retval None
 563:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   */
 564:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** void FSMC_NANDECCCmd(uint32_t FSMC_Bank, FunctionalState NewState)
 565:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** {
 1331              		.loc 1 565 0
 1332              		.cfi_startproc
 1333              		@ args = 0, pretend = 0, frame = 8
 1334              		@ frame_needed = 1, uses_anonymous_args = 0
 1335              		@ link register save eliminated.
 1336 0000 80B4     		push	{r7}
 1337              		.cfi_def_cfa_offset 4
 1338              		.cfi_offset 7, -4
 1339 0002 83B0     		sub	sp, sp, #12
 1340              		.cfi_def_cfa_offset 16
 1341 0004 00AF     		add	r7, sp, #0
 1342              		.cfi_def_cfa_register 7
 1343 0006 7860     		str	r0, [r7, #4]
 1344 0008 0B46     		mov	r3, r1
 1345 000a FB70     		strb	r3, [r7, #3]
 566:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
 567:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 568:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   
 569:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   if (NewState != DISABLE)
 1346              		.loc 1 569 0
 1347 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1348 000e 002B     		cmp	r3, #0
 1349 0010 10D0     		beq	.L50
 570:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   {
 571:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     /* Enable the selected NAND Bank ECC function by setting the ECCEN bit in the PCRx register */
 572:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     if(FSMC_Bank == FSMC_Bank2_NAND)
 1350              		.loc 1 572 0
 1351 0012 7B68     		ldr	r3, [r7, #4]
 1352 0014 102B     		cmp	r3, #16
 1353 0016 06D1     		bne	.L51
 573:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     {
 574:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****       FSMC_Bank2->PCR2 |= PCR_ECCEN_Set;
 1354              		.loc 1 574 0
 1355 0018 114A     		ldr	r2, .L55
 1356 001a 114B     		ldr	r3, .L55
 1357 001c 1B68     		ldr	r3, [r3]
 1358 001e 43F04003 		orr	r3, r3, #64
 1359 0022 1360     		str	r3, [r2]
 1360 0024 16E0     		b	.L49
 1361              	.L51:
 575:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     }
 576:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     else
 577:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     {
 578:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****       FSMC_Bank3->PCR3 |= PCR_ECCEN_Set;
 1362              		.loc 1 578 0
 1363 0026 0F4A     		ldr	r2, .L55+4
 1364 0028 0E4B     		ldr	r3, .L55+4
 1365 002a 1B68     		ldr	r3, [r3]
 1366 002c 43F04003 		orr	r3, r3, #64
 1367 0030 1360     		str	r3, [r2]
 1368 0032 0FE0     		b	.L49
 1369              	.L50:
 579:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     }
 580:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   }
 581:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   else
 582:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   {
 583:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     /* Disable the selected NAND Bank ECC function by clearing the ECCEN bit in the PCRx register *
 584:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     if(FSMC_Bank == FSMC_Bank2_NAND)
 1370              		.loc 1 584 0
 1371 0034 7B68     		ldr	r3, [r7, #4]
 1372 0036 102B     		cmp	r3, #16
 1373 0038 06D1     		bne	.L54
 585:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     {
 586:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****       FSMC_Bank2->PCR2 &= PCR_ECCEN_Reset;
 1374              		.loc 1 586 0
 1375 003a 0949     		ldr	r1, .L55
 1376 003c 084B     		ldr	r3, .L55
 1377 003e 1A68     		ldr	r2, [r3]
 1378 0040 094B     		ldr	r3, .L55+8
 1379 0042 1340     		ands	r3, r3, r2
 1380 0044 0B60     		str	r3, [r1]
 1381 0046 05E0     		b	.L49
 1382              	.L54:
 587:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     }
 588:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     else
 589:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     {
 590:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****       FSMC_Bank3->PCR3 &= PCR_ECCEN_Reset;
 1383              		.loc 1 590 0
 1384 0048 0649     		ldr	r1, .L55+4
 1385 004a 064B     		ldr	r3, .L55+4
 1386 004c 1A68     		ldr	r2, [r3]
 1387 004e 064B     		ldr	r3, .L55+8
 1388 0050 1340     		ands	r3, r3, r2
 1389 0052 0B60     		str	r3, [r1]
 1390              	.L49:
 591:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     }
 592:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   }
 593:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** }
 1391              		.loc 1 593 0
 1392 0054 0C37     		adds	r7, r7, #12
 1393              		.cfi_def_cfa_offset 4
 1394 0056 BD46     		mov	sp, r7
 1395              		.cfi_def_cfa_register 13
 1396              		@ sp needed
 1397 0058 5DF8047B 		ldr	r7, [sp], #4
 1398              		.cfi_restore 7
 1399              		.cfi_def_cfa_offset 0
 1400 005c 7047     		bx	lr
 1401              	.L56:
 1402 005e 00BF     		.align	2
 1403              	.L55:
 1404 0060 600000A0 		.word	-1610612640
 1405 0064 800000A0 		.word	-1610612608
 1406 0068 BFFF0F00 		.word	1048511
 1407              		.cfi_endproc
 1408              	.LFE41:
 1410              		.section	.text.FSMC_GetECC,"ax",%progbits
 1411              		.align	2
 1412              		.global	FSMC_GetECC
 1413              		.thumb
 1414              		.thumb_func
 1416              	FSMC_GetECC:
 1417              	.LFB42:
 594:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** 
 595:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** /**
 596:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @brief  Returns the error correction code register value.
 597:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 598:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *   This parameter can be one of the following values:
 599:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 600:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 601:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @retval The Error Correction Code (ECC) value.
 602:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   */
 603:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** uint32_t FSMC_GetECC(uint32_t FSMC_Bank)
 604:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** {
 1418              		.loc 1 604 0
 1419              		.cfi_startproc
 1420              		@ args = 0, pretend = 0, frame = 16
 1421              		@ frame_needed = 1, uses_anonymous_args = 0
 1422              		@ link register save eliminated.
 1423 0000 80B4     		push	{r7}
 1424              		.cfi_def_cfa_offset 4
 1425              		.cfi_offset 7, -4
 1426 0002 85B0     		sub	sp, sp, #20
 1427              		.cfi_def_cfa_offset 24
 1428 0004 00AF     		add	r7, sp, #0
 1429              		.cfi_def_cfa_register 7
 1430 0006 7860     		str	r0, [r7, #4]
 605:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   uint32_t eccval = 0x00000000;
 1431              		.loc 1 605 0
 1432 0008 0023     		movs	r3, #0
 1433 000a FB60     		str	r3, [r7, #12]
 606:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   
 607:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   if(FSMC_Bank == FSMC_Bank2_NAND)
 1434              		.loc 1 607 0
 1435 000c 7B68     		ldr	r3, [r7, #4]
 1436 000e 102B     		cmp	r3, #16
 1437 0010 03D1     		bne	.L58
 608:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   {
 609:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     /* Get the ECCR2 register value */
 610:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     eccval = FSMC_Bank2->ECCR2;
 1438              		.loc 1 610 0
 1439 0012 074B     		ldr	r3, .L61
 1440 0014 5B69     		ldr	r3, [r3, #20]
 1441 0016 FB60     		str	r3, [r7, #12]
 1442 0018 02E0     		b	.L59
 1443              	.L58:
 611:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   }
 612:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   else
 613:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   {
 614:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     /* Get the ECCR3 register value */
 615:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     eccval = FSMC_Bank3->ECCR3;
 1444              		.loc 1 615 0
 1445 001a 064B     		ldr	r3, .L61+4
 1446 001c 5B69     		ldr	r3, [r3, #20]
 1447 001e FB60     		str	r3, [r7, #12]
 1448              	.L59:
 616:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   }
 617:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   /* Return the error correction code value */
 618:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   return(eccval);
 1449              		.loc 1 618 0
 1450 0020 FB68     		ldr	r3, [r7, #12]
 619:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** }
 1451              		.loc 1 619 0
 1452 0022 1846     		mov	r0, r3
 1453 0024 1437     		adds	r7, r7, #20
 1454              		.cfi_def_cfa_offset 4
 1455 0026 BD46     		mov	sp, r7
 1456              		.cfi_def_cfa_register 13
 1457              		@ sp needed
 1458 0028 5DF8047B 		ldr	r7, [sp], #4
 1459              		.cfi_restore 7
 1460              		.cfi_def_cfa_offset 0
 1461 002c 7047     		bx	lr
 1462              	.L62:
 1463 002e 00BF     		.align	2
 1464              	.L61:
 1465 0030 600000A0 		.word	-1610612640
 1466 0034 800000A0 		.word	-1610612608
 1467              		.cfi_endproc
 1468              	.LFE42:
 1470              		.section	.text.FSMC_ITConfig,"ax",%progbits
 1471              		.align	2
 1472              		.global	FSMC_ITConfig
 1473              		.thumb
 1474              		.thumb_func
 1476              	FSMC_ITConfig:
 1477              	.LFB43:
 620:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** 
 621:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** /**
 622:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @brief  Enables or disables the specified FSMC interrupts.
 623:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 624:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *   This parameter can be one of the following values:
 625:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 626:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 627:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
 628:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @param  FSMC_IT: specifies the FSMC interrupt sources to be enabled or disabled.
 629:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *   This parameter can be any combination of the following values:
 630:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *     @arg FSMC_IT_RisingEdge: Rising edge detection interrupt. 
 631:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *     @arg FSMC_IT_Level: Level edge detection interrupt.
 632:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *     @arg FSMC_IT_FallingEdge: Falling edge detection interrupt.
 633:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @param  NewState: new state of the specified FSMC interrupts.
 634:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *   This parameter can be: ENABLE or DISABLE.
 635:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @retval None
 636:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   */
 637:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** void FSMC_ITConfig(uint32_t FSMC_Bank, uint32_t FSMC_IT, FunctionalState NewState)
 638:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** {
 1478              		.loc 1 638 0
 1479              		.cfi_startproc
 1480              		@ args = 0, pretend = 0, frame = 16
 1481              		@ frame_needed = 1, uses_anonymous_args = 0
 1482              		@ link register save eliminated.
 1483 0000 80B4     		push	{r7}
 1484              		.cfi_def_cfa_offset 4
 1485              		.cfi_offset 7, -4
 1486 0002 85B0     		sub	sp, sp, #20
 1487              		.cfi_def_cfa_offset 24
 1488 0004 00AF     		add	r7, sp, #0
 1489              		.cfi_def_cfa_register 7
 1490 0006 F860     		str	r0, [r7, #12]
 1491 0008 B960     		str	r1, [r7, #8]
 1492 000a 1346     		mov	r3, r2
 1493 000c FB71     		strb	r3, [r7, #7]
 639:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
 640:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_IT(FSMC_IT));	
 641:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 642:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   
 643:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   if (NewState != DISABLE)
 1494              		.loc 1 643 0
 1495 000e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1496 0010 002B     		cmp	r3, #0
 1497 0012 1BD0     		beq	.L64
 644:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   {
 645:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     /* Enable the selected FSMC_Bank2 interrupts */
 646:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     if(FSMC_Bank == FSMC_Bank2_NAND)
 1498              		.loc 1 646 0
 1499 0014 FB68     		ldr	r3, [r7, #12]
 1500 0016 102B     		cmp	r3, #16
 1501 0018 06D1     		bne	.L65
 647:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     {
 648:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****       FSMC_Bank2->SR2 |= FSMC_IT;
 1502              		.loc 1 648 0
 1503 001a 1E49     		ldr	r1, .L71
 1504 001c 1D4B     		ldr	r3, .L71
 1505 001e 5A68     		ldr	r2, [r3, #4]
 1506 0020 BB68     		ldr	r3, [r7, #8]
 1507 0022 1343     		orrs	r3, r3, r2
 1508 0024 4B60     		str	r3, [r1, #4]
 1509 0026 2FE0     		b	.L63
 1510              	.L65:
 649:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     }
 650:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     /* Enable the selected FSMC_Bank3 interrupts */
 651:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     else if (FSMC_Bank == FSMC_Bank3_NAND)
 1511              		.loc 1 651 0
 1512 0028 FB68     		ldr	r3, [r7, #12]
 1513 002a B3F5807F 		cmp	r3, #256
 1514 002e 06D1     		bne	.L67
 652:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     {
 653:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****       FSMC_Bank3->SR3 |= FSMC_IT;
 1515              		.loc 1 653 0
 1516 0030 1949     		ldr	r1, .L71+4
 1517 0032 194B     		ldr	r3, .L71+4
 1518 0034 5A68     		ldr	r2, [r3, #4]
 1519 0036 BB68     		ldr	r3, [r7, #8]
 1520 0038 1343     		orrs	r3, r3, r2
 1521 003a 4B60     		str	r3, [r1, #4]
 1522 003c 24E0     		b	.L63
 1523              	.L67:
 654:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     }
 655:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     /* Enable the selected FSMC_Bank4 interrupts */
 656:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     else
 657:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     {
 658:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****       FSMC_Bank4->SR4 |= FSMC_IT;    
 1524              		.loc 1 658 0
 1525 003e 1749     		ldr	r1, .L71+8
 1526 0040 164B     		ldr	r3, .L71+8
 1527 0042 5A68     		ldr	r2, [r3, #4]
 1528 0044 BB68     		ldr	r3, [r7, #8]
 1529 0046 1343     		orrs	r3, r3, r2
 1530 0048 4B60     		str	r3, [r1, #4]
 1531 004a 1DE0     		b	.L63
 1532              	.L64:
 659:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     }
 660:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   }
 661:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   else
 662:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   {
 663:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     /* Disable the selected FSMC_Bank2 interrupts */
 664:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     if(FSMC_Bank == FSMC_Bank2_NAND)
 1533              		.loc 1 664 0
 1534 004c FB68     		ldr	r3, [r7, #12]
 1535 004e 102B     		cmp	r3, #16
 1536 0050 07D1     		bne	.L69
 665:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     {
 666:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****       
 667:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****       FSMC_Bank2->SR2 &= (uint32_t)~FSMC_IT;
 1537              		.loc 1 667 0
 1538 0052 1049     		ldr	r1, .L71
 1539 0054 0F4B     		ldr	r3, .L71
 1540 0056 5A68     		ldr	r2, [r3, #4]
 1541 0058 BB68     		ldr	r3, [r7, #8]
 1542 005a DB43     		mvns	r3, r3
 1543 005c 1340     		ands	r3, r3, r2
 1544 005e 4B60     		str	r3, [r1, #4]
 1545 0060 12E0     		b	.L63
 1546              	.L69:
 668:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     }
 669:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     /* Disable the selected FSMC_Bank3 interrupts */
 670:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     else if (FSMC_Bank == FSMC_Bank3_NAND)
 1547              		.loc 1 670 0
 1548 0062 FB68     		ldr	r3, [r7, #12]
 1549 0064 B3F5807F 		cmp	r3, #256
 1550 0068 07D1     		bne	.L70
 671:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     {
 672:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****       FSMC_Bank3->SR3 &= (uint32_t)~FSMC_IT;
 1551              		.loc 1 672 0
 1552 006a 0B49     		ldr	r1, .L71+4
 1553 006c 0A4B     		ldr	r3, .L71+4
 1554 006e 5A68     		ldr	r2, [r3, #4]
 1555 0070 BB68     		ldr	r3, [r7, #8]
 1556 0072 DB43     		mvns	r3, r3
 1557 0074 1340     		ands	r3, r3, r2
 1558 0076 4B60     		str	r3, [r1, #4]
 1559 0078 06E0     		b	.L63
 1560              	.L70:
 673:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     }
 674:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     /* Disable the selected FSMC_Bank4 interrupts */
 675:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     else
 676:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     {
 677:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****       FSMC_Bank4->SR4 &= (uint32_t)~FSMC_IT;    
 1561              		.loc 1 677 0
 1562 007a 0849     		ldr	r1, .L71+8
 1563 007c 074B     		ldr	r3, .L71+8
 1564 007e 5A68     		ldr	r2, [r3, #4]
 1565 0080 BB68     		ldr	r3, [r7, #8]
 1566 0082 DB43     		mvns	r3, r3
 1567 0084 1340     		ands	r3, r3, r2
 1568 0086 4B60     		str	r3, [r1, #4]
 1569              	.L63:
 678:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     }
 679:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   }
 680:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** }
 1570              		.loc 1 680 0
 1571 0088 1437     		adds	r7, r7, #20
 1572              		.cfi_def_cfa_offset 4
 1573 008a BD46     		mov	sp, r7
 1574              		.cfi_def_cfa_register 13
 1575              		@ sp needed
 1576 008c 5DF8047B 		ldr	r7, [sp], #4
 1577              		.cfi_restore 7
 1578              		.cfi_def_cfa_offset 0
 1579 0090 7047     		bx	lr
 1580              	.L72:
 1581 0092 00BF     		.align	2
 1582              	.L71:
 1583 0094 600000A0 		.word	-1610612640
 1584 0098 800000A0 		.word	-1610612608
 1585 009c A00000A0 		.word	-1610612576
 1586              		.cfi_endproc
 1587              	.LFE43:
 1589              		.section	.text.FSMC_GetFlagStatus,"ax",%progbits
 1590              		.align	2
 1591              		.global	FSMC_GetFlagStatus
 1592              		.thumb
 1593              		.thumb_func
 1595              	FSMC_GetFlagStatus:
 1596              	.LFB44:
 681:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** 
 682:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** /**
 683:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @brief  Checks whether the specified FSMC flag is set or not.
 684:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 685:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *   This parameter can be one of the following values:
 686:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 687:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 688:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
 689:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @param  FSMC_FLAG: specifies the flag to check.
 690:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *   This parameter can be one of the following values:
 691:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *     @arg FSMC_FLAG_RisingEdge: Rising egde detection Flag.
 692:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *     @arg FSMC_FLAG_Level: Level detection Flag.
 693:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *     @arg FSMC_FLAG_FallingEdge: Falling egde detection Flag.
 694:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *     @arg FSMC_FLAG_FEMPT: Fifo empty Flag. 
 695:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @retval The new state of FSMC_FLAG (SET or RESET).
 696:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   */
 697:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** FlagStatus FSMC_GetFlagStatus(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)
 698:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** {
 1597              		.loc 1 698 0
 1598              		.cfi_startproc
 1599              		@ args = 0, pretend = 0, frame = 16
 1600              		@ frame_needed = 1, uses_anonymous_args = 0
 1601              		@ link register save eliminated.
 1602 0000 80B4     		push	{r7}
 1603              		.cfi_def_cfa_offset 4
 1604              		.cfi_offset 7, -4
 1605 0002 85B0     		sub	sp, sp, #20
 1606              		.cfi_def_cfa_offset 24
 1607 0004 00AF     		add	r7, sp, #0
 1608              		.cfi_def_cfa_register 7
 1609 0006 7860     		str	r0, [r7, #4]
 1610 0008 3960     		str	r1, [r7]
 699:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   FlagStatus bitstatus = RESET;
 1611              		.loc 1 699 0
 1612 000a 0023     		movs	r3, #0
 1613 000c FB73     		strb	r3, [r7, #15]
 700:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   uint32_t tmpsr = 0x00000000;
 1614              		.loc 1 700 0
 1615 000e 0023     		movs	r3, #0
 1616 0010 BB60     		str	r3, [r7, #8]
 701:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   
 702:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   /* Check the parameters */
 703:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
 704:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_GET_FLAG(FSMC_FLAG));
 705:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   
 706:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   if(FSMC_Bank == FSMC_Bank2_NAND)
 1617              		.loc 1 706 0
 1618 0012 7B68     		ldr	r3, [r7, #4]
 1619 0014 102B     		cmp	r3, #16
 1620 0016 03D1     		bne	.L74
 707:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   {
 708:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     tmpsr = FSMC_Bank2->SR2;
 1621              		.loc 1 708 0
 1622 0018 0F4B     		ldr	r3, .L80
 1623 001a 5B68     		ldr	r3, [r3, #4]
 1624 001c BB60     		str	r3, [r7, #8]
 1625 001e 0AE0     		b	.L75
 1626              	.L74:
 709:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   }  
 710:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   else if(FSMC_Bank == FSMC_Bank3_NAND)
 1627              		.loc 1 710 0
 1628 0020 7B68     		ldr	r3, [r7, #4]
 1629 0022 B3F5807F 		cmp	r3, #256
 1630 0026 03D1     		bne	.L76
 711:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   {
 712:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     tmpsr = FSMC_Bank3->SR3;
 1631              		.loc 1 712 0
 1632 0028 0C4B     		ldr	r3, .L80+4
 1633 002a 5B68     		ldr	r3, [r3, #4]
 1634 002c BB60     		str	r3, [r7, #8]
 1635 002e 02E0     		b	.L75
 1636              	.L76:
 713:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   }
 714:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   /* FSMC_Bank4_PCCARD*/
 715:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   else
 716:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   {
 717:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     tmpsr = FSMC_Bank4->SR4;
 1637              		.loc 1 717 0
 1638 0030 0B4B     		ldr	r3, .L80+8
 1639 0032 5B68     		ldr	r3, [r3, #4]
 1640 0034 BB60     		str	r3, [r7, #8]
 1641              	.L75:
 718:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   } 
 719:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   
 720:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   /* Get the flag status */
 721:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   if ((tmpsr & FSMC_FLAG) != (uint16_t)RESET )
 1642              		.loc 1 721 0
 1643 0036 BA68     		ldr	r2, [r7, #8]
 1644 0038 3B68     		ldr	r3, [r7]
 1645 003a 1340     		ands	r3, r3, r2
 1646 003c 002B     		cmp	r3, #0
 1647 003e 02D0     		beq	.L77
 722:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   {
 723:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     bitstatus = SET;
 1648              		.loc 1 723 0
 1649 0040 0123     		movs	r3, #1
 1650 0042 FB73     		strb	r3, [r7, #15]
 1651 0044 01E0     		b	.L78
 1652              	.L77:
 724:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   }
 725:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   else
 726:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   {
 727:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     bitstatus = RESET;
 1653              		.loc 1 727 0
 1654 0046 0023     		movs	r3, #0
 1655 0048 FB73     		strb	r3, [r7, #15]
 1656              	.L78:
 728:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   }
 729:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   /* Return the flag status */
 730:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   return bitstatus;
 1657              		.loc 1 730 0
 1658 004a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 731:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** }
 1659              		.loc 1 731 0
 1660 004c 1846     		mov	r0, r3
 1661 004e 1437     		adds	r7, r7, #20
 1662              		.cfi_def_cfa_offset 4
 1663 0050 BD46     		mov	sp, r7
 1664              		.cfi_def_cfa_register 13
 1665              		@ sp needed
 1666 0052 5DF8047B 		ldr	r7, [sp], #4
 1667              		.cfi_restore 7
 1668              		.cfi_def_cfa_offset 0
 1669 0056 7047     		bx	lr
 1670              	.L81:
 1671              		.align	2
 1672              	.L80:
 1673 0058 600000A0 		.word	-1610612640
 1674 005c 800000A0 		.word	-1610612608
 1675 0060 A00000A0 		.word	-1610612576
 1676              		.cfi_endproc
 1677              	.LFE44:
 1679              		.section	.text.FSMC_ClearFlag,"ax",%progbits
 1680              		.align	2
 1681              		.global	FSMC_ClearFlag
 1682              		.thumb
 1683              		.thumb_func
 1685              	FSMC_ClearFlag:
 1686              	.LFB45:
 732:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** 
 733:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** /**
 734:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @brief  Clears the FSMC's pending flags.
 735:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 736:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *   This parameter can be one of the following values:
 737:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 738:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 739:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
 740:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @param  FSMC_FLAG: specifies the flag to clear.
 741:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *   This parameter can be any combination of the following values:
 742:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *     @arg FSMC_FLAG_RisingEdge: Rising egde detection Flag.
 743:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *     @arg FSMC_FLAG_Level: Level detection Flag.
 744:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *     @arg FSMC_FLAG_FallingEdge: Falling egde detection Flag.
 745:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @retval None
 746:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   */
 747:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** void FSMC_ClearFlag(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)
 748:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** {
 1687              		.loc 1 748 0
 1688              		.cfi_startproc
 1689              		@ args = 0, pretend = 0, frame = 8
 1690              		@ frame_needed = 1, uses_anonymous_args = 0
 1691              		@ link register save eliminated.
 1692 0000 80B4     		push	{r7}
 1693              		.cfi_def_cfa_offset 4
 1694              		.cfi_offset 7, -4
 1695 0002 83B0     		sub	sp, sp, #12
 1696              		.cfi_def_cfa_offset 16
 1697 0004 00AF     		add	r7, sp, #0
 1698              		.cfi_def_cfa_register 7
 1699 0006 7860     		str	r0, [r7, #4]
 1700 0008 3960     		str	r1, [r7]
 749:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****  /* Check the parameters */
 750:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
 751:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_CLEAR_FLAG(FSMC_FLAG)) ;
 752:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     
 753:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   if(FSMC_Bank == FSMC_Bank2_NAND)
 1701              		.loc 1 753 0
 1702 000a 7B68     		ldr	r3, [r7, #4]
 1703 000c 102B     		cmp	r3, #16
 1704 000e 07D1     		bne	.L83
 754:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   {
 755:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     FSMC_Bank2->SR2 &= ~FSMC_FLAG; 
 1705              		.loc 1 755 0
 1706 0010 0F49     		ldr	r1, .L86
 1707 0012 0F4B     		ldr	r3, .L86
 1708 0014 5A68     		ldr	r2, [r3, #4]
 1709 0016 3B68     		ldr	r3, [r7]
 1710 0018 DB43     		mvns	r3, r3
 1711 001a 1340     		ands	r3, r3, r2
 1712 001c 4B60     		str	r3, [r1, #4]
 1713 001e 12E0     		b	.L82
 1714              	.L83:
 756:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   }  
 757:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   else if(FSMC_Bank == FSMC_Bank3_NAND)
 1715              		.loc 1 757 0
 1716 0020 7B68     		ldr	r3, [r7, #4]
 1717 0022 B3F5807F 		cmp	r3, #256
 1718 0026 07D1     		bne	.L85
 758:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   {
 759:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     FSMC_Bank3->SR3 &= ~FSMC_FLAG;
 1719              		.loc 1 759 0
 1720 0028 0A49     		ldr	r1, .L86+4
 1721 002a 0A4B     		ldr	r3, .L86+4
 1722 002c 5A68     		ldr	r2, [r3, #4]
 1723 002e 3B68     		ldr	r3, [r7]
 1724 0030 DB43     		mvns	r3, r3
 1725 0032 1340     		ands	r3, r3, r2
 1726 0034 4B60     		str	r3, [r1, #4]
 1727 0036 06E0     		b	.L82
 1728              	.L85:
 760:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   }
 761:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   /* FSMC_Bank4_PCCARD*/
 762:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   else
 763:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   {
 764:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     FSMC_Bank4->SR4 &= ~FSMC_FLAG;
 1729              		.loc 1 764 0
 1730 0038 0749     		ldr	r1, .L86+8
 1731 003a 074B     		ldr	r3, .L86+8
 1732 003c 5A68     		ldr	r2, [r3, #4]
 1733 003e 3B68     		ldr	r3, [r7]
 1734 0040 DB43     		mvns	r3, r3
 1735 0042 1340     		ands	r3, r3, r2
 1736 0044 4B60     		str	r3, [r1, #4]
 1737              	.L82:
 765:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   }
 766:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** }
 1738              		.loc 1 766 0
 1739 0046 0C37     		adds	r7, r7, #12
 1740              		.cfi_def_cfa_offset 4
 1741 0048 BD46     		mov	sp, r7
 1742              		.cfi_def_cfa_register 13
 1743              		@ sp needed
 1744 004a 5DF8047B 		ldr	r7, [sp], #4
 1745              		.cfi_restore 7
 1746              		.cfi_def_cfa_offset 0
 1747 004e 7047     		bx	lr
 1748              	.L87:
 1749              		.align	2
 1750              	.L86:
 1751 0050 600000A0 		.word	-1610612640
 1752 0054 800000A0 		.word	-1610612608
 1753 0058 A00000A0 		.word	-1610612576
 1754              		.cfi_endproc
 1755              	.LFE45:
 1757              		.section	.text.FSMC_GetITStatus,"ax",%progbits
 1758              		.align	2
 1759              		.global	FSMC_GetITStatus
 1760              		.thumb
 1761              		.thumb_func
 1763              	FSMC_GetITStatus:
 1764              	.LFB46:
 767:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** 
 768:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** /**
 769:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @brief  Checks whether the specified FSMC interrupt has occurred or not.
 770:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 771:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *   This parameter can be one of the following values:
 772:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 773:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 774:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
 775:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @param  FSMC_IT: specifies the FSMC interrupt source to check.
 776:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *   This parameter can be one of the following values:
 777:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *     @arg FSMC_IT_RisingEdge: Rising edge detection interrupt. 
 778:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *     @arg FSMC_IT_Level: Level edge detection interrupt.
 779:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *     @arg FSMC_IT_FallingEdge: Falling edge detection interrupt. 
 780:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @retval The new state of FSMC_IT (SET or RESET).
 781:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   */
 782:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** ITStatus FSMC_GetITStatus(uint32_t FSMC_Bank, uint32_t FSMC_IT)
 783:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** {
 1765              		.loc 1 783 0
 1766              		.cfi_startproc
 1767              		@ args = 0, pretend = 0, frame = 24
 1768              		@ frame_needed = 1, uses_anonymous_args = 0
 1769              		@ link register save eliminated.
 1770 0000 80B4     		push	{r7}
 1771              		.cfi_def_cfa_offset 4
 1772              		.cfi_offset 7, -4
 1773 0002 87B0     		sub	sp, sp, #28
 1774              		.cfi_def_cfa_offset 32
 1775 0004 00AF     		add	r7, sp, #0
 1776              		.cfi_def_cfa_register 7
 1777 0006 7860     		str	r0, [r7, #4]
 1778 0008 3960     		str	r1, [r7]
 784:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   ITStatus bitstatus = RESET;
 1779              		.loc 1 784 0
 1780 000a 0023     		movs	r3, #0
 1781 000c FB75     		strb	r3, [r7, #23]
 785:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   uint32_t tmpsr = 0x0, itstatus = 0x0, itenable = 0x0; 
 1782              		.loc 1 785 0
 1783 000e 0023     		movs	r3, #0
 1784 0010 3B61     		str	r3, [r7, #16]
 1785 0012 0023     		movs	r3, #0
 1786 0014 FB60     		str	r3, [r7, #12]
 1787 0016 0023     		movs	r3, #0
 1788 0018 BB60     		str	r3, [r7, #8]
 786:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   
 787:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   /* Check the parameters */
 788:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
 789:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_GET_IT(FSMC_IT));
 790:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   
 791:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   if(FSMC_Bank == FSMC_Bank2_NAND)
 1789              		.loc 1 791 0
 1790 001a 7B68     		ldr	r3, [r7, #4]
 1791 001c 102B     		cmp	r3, #16
 1792 001e 03D1     		bne	.L89
 792:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   {
 793:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     tmpsr = FSMC_Bank2->SR2;
 1793              		.loc 1 793 0
 1794 0020 144B     		ldr	r3, .L95
 1795 0022 5B68     		ldr	r3, [r3, #4]
 1796 0024 3B61     		str	r3, [r7, #16]
 1797 0026 0AE0     		b	.L90
 1798              	.L89:
 794:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   }  
 795:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   else if(FSMC_Bank == FSMC_Bank3_NAND)
 1799              		.loc 1 795 0
 1800 0028 7B68     		ldr	r3, [r7, #4]
 1801 002a B3F5807F 		cmp	r3, #256
 1802 002e 03D1     		bne	.L91
 796:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   {
 797:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     tmpsr = FSMC_Bank3->SR3;
 1803              		.loc 1 797 0
 1804 0030 114B     		ldr	r3, .L95+4
 1805 0032 5B68     		ldr	r3, [r3, #4]
 1806 0034 3B61     		str	r3, [r7, #16]
 1807 0036 02E0     		b	.L90
 1808              	.L91:
 798:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   }
 799:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   /* FSMC_Bank4_PCCARD*/
 800:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   else
 801:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   {
 802:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     tmpsr = FSMC_Bank4->SR4;
 1809              		.loc 1 802 0
 1810 0038 104B     		ldr	r3, .L95+8
 1811 003a 5B68     		ldr	r3, [r3, #4]
 1812 003c 3B61     		str	r3, [r7, #16]
 1813              	.L90:
 803:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   } 
 804:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   
 805:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   itstatus = tmpsr & FSMC_IT;
 1814              		.loc 1 805 0
 1815 003e 3A69     		ldr	r2, [r7, #16]
 1816 0040 3B68     		ldr	r3, [r7]
 1817 0042 1340     		ands	r3, r3, r2
 1818 0044 FB60     		str	r3, [r7, #12]
 806:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   
 807:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   itenable = tmpsr & (FSMC_IT >> 3);
 1819              		.loc 1 807 0
 1820 0046 3B68     		ldr	r3, [r7]
 1821 0048 DA08     		lsrs	r2, r3, #3
 1822 004a 3B69     		ldr	r3, [r7, #16]
 1823 004c 1340     		ands	r3, r3, r2
 1824 004e BB60     		str	r3, [r7, #8]
 808:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   if ((itstatus != (uint32_t)RESET)  && (itenable != (uint32_t)RESET))
 1825              		.loc 1 808 0
 1826 0050 FB68     		ldr	r3, [r7, #12]
 1827 0052 002B     		cmp	r3, #0
 1828 0054 05D0     		beq	.L92
 1829              		.loc 1 808 0 is_stmt 0 discriminator 1
 1830 0056 BB68     		ldr	r3, [r7, #8]
 1831 0058 002B     		cmp	r3, #0
 1832 005a 02D0     		beq	.L92
 809:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   {
 810:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     bitstatus = SET;
 1833              		.loc 1 810 0 is_stmt 1
 1834 005c 0123     		movs	r3, #1
 1835 005e FB75     		strb	r3, [r7, #23]
 1836 0060 01E0     		b	.L93
 1837              	.L92:
 811:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   }
 812:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   else
 813:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   {
 814:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     bitstatus = RESET;
 1838              		.loc 1 814 0
 1839 0062 0023     		movs	r3, #0
 1840 0064 FB75     		strb	r3, [r7, #23]
 1841              	.L93:
 815:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   }
 816:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   return bitstatus; 
 1842              		.loc 1 816 0
 1843 0066 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 817:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** }
 1844              		.loc 1 817 0
 1845 0068 1846     		mov	r0, r3
 1846 006a 1C37     		adds	r7, r7, #28
 1847              		.cfi_def_cfa_offset 4
 1848 006c BD46     		mov	sp, r7
 1849              		.cfi_def_cfa_register 13
 1850              		@ sp needed
 1851 006e 5DF8047B 		ldr	r7, [sp], #4
 1852              		.cfi_restore 7
 1853              		.cfi_def_cfa_offset 0
 1854 0072 7047     		bx	lr
 1855              	.L96:
 1856              		.align	2
 1857              	.L95:
 1858 0074 600000A0 		.word	-1610612640
 1859 0078 800000A0 		.word	-1610612608
 1860 007c A00000A0 		.word	-1610612576
 1861              		.cfi_endproc
 1862              	.LFE46:
 1864              		.section	.text.FSMC_ClearITPendingBit,"ax",%progbits
 1865              		.align	2
 1866              		.global	FSMC_ClearITPendingBit
 1867              		.thumb
 1868              		.thumb_func
 1870              	FSMC_ClearITPendingBit:
 1871              	.LFB47:
 818:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** 
 819:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** /**
 820:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @brief  Clears the FSMC's interrupt pending bits.
 821:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @param  FSMC_Bank: specifies the FSMC Bank to be used
 822:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *   This parameter can be one of the following values:
 823:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
 824:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
 825:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *     @arg FSMC_Bank4_PCCARD: FSMC Bank4 PCCARD
 826:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @param  FSMC_IT: specifies the interrupt pending bit to clear.
 827:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *   This parameter can be any combination of the following values:
 828:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *     @arg FSMC_IT_RisingEdge: Rising edge detection interrupt. 
 829:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *     @arg FSMC_IT_Level: Level edge detection interrupt.
 830:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   *     @arg FSMC_IT_FallingEdge: Falling edge detection interrupt.
 831:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   * @retval None
 832:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   */
 833:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** void FSMC_ClearITPendingBit(uint32_t FSMC_Bank, uint32_t FSMC_IT)
 834:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** {
 1872              		.loc 1 834 0
 1873              		.cfi_startproc
 1874              		@ args = 0, pretend = 0, frame = 8
 1875              		@ frame_needed = 1, uses_anonymous_args = 0
 1876              		@ link register save eliminated.
 1877 0000 80B4     		push	{r7}
 1878              		.cfi_def_cfa_offset 4
 1879              		.cfi_offset 7, -4
 1880 0002 83B0     		sub	sp, sp, #12
 1881              		.cfi_def_cfa_offset 16
 1882 0004 00AF     		add	r7, sp, #0
 1883              		.cfi_def_cfa_register 7
 1884 0006 7860     		str	r0, [r7, #4]
 1885 0008 3960     		str	r1, [r7]
 835:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   /* Check the parameters */
 836:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
 837:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   assert_param(IS_FSMC_IT(FSMC_IT));
 838:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     
 839:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   if(FSMC_Bank == FSMC_Bank2_NAND)
 1886              		.loc 1 839 0
 1887 000a 7B68     		ldr	r3, [r7, #4]
 1888 000c 102B     		cmp	r3, #16
 1889 000e 08D1     		bne	.L98
 840:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   {
 841:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     FSMC_Bank2->SR2 &= ~(FSMC_IT >> 3); 
 1890              		.loc 1 841 0
 1891 0010 1149     		ldr	r1, .L101
 1892 0012 114B     		ldr	r3, .L101
 1893 0014 5A68     		ldr	r2, [r3, #4]
 1894 0016 3B68     		ldr	r3, [r7]
 1895 0018 DB08     		lsrs	r3, r3, #3
 1896 001a DB43     		mvns	r3, r3
 1897 001c 1340     		ands	r3, r3, r2
 1898 001e 4B60     		str	r3, [r1, #4]
 1899 0020 14E0     		b	.L97
 1900              	.L98:
 842:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   }  
 843:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   else if(FSMC_Bank == FSMC_Bank3_NAND)
 1901              		.loc 1 843 0
 1902 0022 7B68     		ldr	r3, [r7, #4]
 1903 0024 B3F5807F 		cmp	r3, #256
 1904 0028 08D1     		bne	.L100
 844:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   {
 845:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     FSMC_Bank3->SR3 &= ~(FSMC_IT >> 3);
 1905              		.loc 1 845 0
 1906 002a 0C49     		ldr	r1, .L101+4
 1907 002c 0B4B     		ldr	r3, .L101+4
 1908 002e 5A68     		ldr	r2, [r3, #4]
 1909 0030 3B68     		ldr	r3, [r7]
 1910 0032 DB08     		lsrs	r3, r3, #3
 1911 0034 DB43     		mvns	r3, r3
 1912 0036 1340     		ands	r3, r3, r2
 1913 0038 4B60     		str	r3, [r1, #4]
 1914 003a 07E0     		b	.L97
 1915              	.L100:
 846:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   }
 847:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   /* FSMC_Bank4_PCCARD*/
 848:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   else
 849:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   {
 850:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****     FSMC_Bank4->SR4 &= ~(FSMC_IT >> 3);
 1916              		.loc 1 850 0
 1917 003c 0849     		ldr	r1, .L101+8
 1918 003e 084B     		ldr	r3, .L101+8
 1919 0040 5A68     		ldr	r2, [r3, #4]
 1920 0042 3B68     		ldr	r3, [r7]
 1921 0044 DB08     		lsrs	r3, r3, #3
 1922 0046 DB43     		mvns	r3, r3
 1923 0048 1340     		ands	r3, r3, r2
 1924 004a 4B60     		str	r3, [r1, #4]
 1925              	.L97:
 851:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c ****   }
 852:/home/virusv/usart/Libraries/src/stm32f10x_fsmc.c **** }
 1926              		.loc 1 852 0
 1927 004c 0C37     		adds	r7, r7, #12
 1928              		.cfi_def_cfa_offset 4
 1929 004e BD46     		mov	sp, r7
 1930              		.cfi_def_cfa_register 13
 1931              		@ sp needed
 1932 0050 5DF8047B 		ldr	r7, [sp], #4
 1933              		.cfi_restore 7
 1934              		.cfi_def_cfa_offset 0
 1935 0054 7047     		bx	lr
 1936              	.L102:
 1937 0056 00BF     		.align	2
 1938              	.L101:
 1939 0058 600000A0 		.word	-1610612640
 1940 005c 800000A0 		.word	-1610612608
 1941 0060 A00000A0 		.word	-1610612576
 1942              		.cfi_endproc
 1943              	.LFE47:
 1945              		.text
 1946              	.Letext0:
 1947              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 1948              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 1949              		.file 4 "/home/virusv/usart/CMSIS/CM3/DeviceSupport/ST/STM32F10x/stm32f10x.h"
 1950              		.file 5 "/home/virusv/usart/Libraries/inc/stm32f10x_fsmc.h"
 1951              		.file 6 "/home/virusv/usart/CMSIS/CM3/CoreSupport/core_cm3.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f10x_fsmc.c
     /tmp/cc6RI3aw.s:19     .text.FSMC_NORSRAMDeInit:0000000000000000 $t
     /tmp/cc6RI3aw.s:24     .text.FSMC_NORSRAMDeInit:0000000000000000 FSMC_NORSRAMDeInit
     /tmp/cc6RI3aw.s:81     .text.FSMC_NORSRAMDeInit:0000000000000054 $d
     /tmp/cc6RI3aw.s:86     .text.FSMC_NANDDeInit:0000000000000000 $t
     /tmp/cc6RI3aw.s:91     .text.FSMC_NANDDeInit:0000000000000000 FSMC_NANDDeInit
     /tmp/cc6RI3aw.s:158    .text.FSMC_NANDDeInit:0000000000000054 $d
     /tmp/cc6RI3aw.s:164    .text.FSMC_PCCARDDeInit:0000000000000000 $t
     /tmp/cc6RI3aw.s:169    .text.FSMC_PCCARDDeInit:0000000000000000 FSMC_PCCARDDeInit
     /tmp/cc6RI3aw.s:212    .text.FSMC_PCCARDDeInit:0000000000000030 $d
     /tmp/cc6RI3aw.s:217    .text.FSMC_NORSRAMInit:0000000000000000 $t
     /tmp/cc6RI3aw.s:222    .text.FSMC_NORSRAMInit:0000000000000000 FSMC_NORSRAMInit
     /tmp/cc6RI3aw.s:440    .text.FSMC_NORSRAMInit:0000000000000130 $d
     /tmp/cc6RI3aw.s:445    .text.FSMC_NANDInit:0000000000000000 $t
     /tmp/cc6RI3aw.s:450    .text.FSMC_NANDInit:0000000000000000 FSMC_NANDInit
     /tmp/cc6RI3aw.s:602    .text.FSMC_NANDInit:00000000000000c4 $d
     /tmp/cc6RI3aw.s:608    .text.FSMC_PCCARDInit:0000000000000000 $t
     /tmp/cc6RI3aw.s:613    .text.FSMC_PCCARDInit:0000000000000000 FSMC_PCCARDInit
     /tmp/cc6RI3aw.s:744    .text.FSMC_PCCARDInit:00000000000000a8 $d
     /tmp/cc6RI3aw.s:749    .text.FSMC_NORSRAMStructInit:0000000000000000 $t
     /tmp/cc6RI3aw.s:754    .text.FSMC_NORSRAMStructInit:0000000000000000 FSMC_NORSRAMStructInit
     /tmp/cc6RI3aw.s:905    .text.FSMC_NANDStructInit:0000000000000000 $t
     /tmp/cc6RI3aw.s:910    .text.FSMC_NANDStructInit:0000000000000000 FSMC_NANDStructInit
     /tmp/cc6RI3aw.s:1007   .text.FSMC_PCCARDStructInit:0000000000000000 $t
     /tmp/cc6RI3aw.s:1012   .text.FSMC_PCCARDStructInit:0000000000000000 FSMC_PCCARDStructInit
     /tmp/cc6RI3aw.s:1113   .text.FSMC_NORSRAMCmd:0000000000000000 $t
     /tmp/cc6RI3aw.s:1118   .text.FSMC_NORSRAMCmd:0000000000000000 FSMC_NORSRAMCmd
     /tmp/cc6RI3aw.s:1172   .text.FSMC_NORSRAMCmd:0000000000000050 $d
     /tmp/cc6RI3aw.s:1177   .text.FSMC_NANDCmd:0000000000000000 $t
     /tmp/cc6RI3aw.s:1182   .text.FSMC_NANDCmd:0000000000000000 FSMC_NANDCmd
     /tmp/cc6RI3aw.s:1257   .text.FSMC_NANDCmd:0000000000000060 $d
     /tmp/cc6RI3aw.s:1264   .text.FSMC_PCCARDCmd:0000000000000000 $t
     /tmp/cc6RI3aw.s:1269   .text.FSMC_PCCARDCmd:0000000000000000 FSMC_PCCARDCmd
     /tmp/cc6RI3aw.s:1318   .text.FSMC_PCCARDCmd:0000000000000034 $d
     /tmp/cc6RI3aw.s:1324   .text.FSMC_NANDECCCmd:0000000000000000 $t
     /tmp/cc6RI3aw.s:1329   .text.FSMC_NANDECCCmd:0000000000000000 FSMC_NANDECCCmd
     /tmp/cc6RI3aw.s:1404   .text.FSMC_NANDECCCmd:0000000000000060 $d
     /tmp/cc6RI3aw.s:1411   .text.FSMC_GetECC:0000000000000000 $t
     /tmp/cc6RI3aw.s:1416   .text.FSMC_GetECC:0000000000000000 FSMC_GetECC
     /tmp/cc6RI3aw.s:1465   .text.FSMC_GetECC:0000000000000030 $d
     /tmp/cc6RI3aw.s:1471   .text.FSMC_ITConfig:0000000000000000 $t
     /tmp/cc6RI3aw.s:1476   .text.FSMC_ITConfig:0000000000000000 FSMC_ITConfig
     /tmp/cc6RI3aw.s:1583   .text.FSMC_ITConfig:0000000000000094 $d
     /tmp/cc6RI3aw.s:1590   .text.FSMC_GetFlagStatus:0000000000000000 $t
     /tmp/cc6RI3aw.s:1595   .text.FSMC_GetFlagStatus:0000000000000000 FSMC_GetFlagStatus
     /tmp/cc6RI3aw.s:1673   .text.FSMC_GetFlagStatus:0000000000000058 $d
     /tmp/cc6RI3aw.s:1680   .text.FSMC_ClearFlag:0000000000000000 $t
     /tmp/cc6RI3aw.s:1685   .text.FSMC_ClearFlag:0000000000000000 FSMC_ClearFlag
     /tmp/cc6RI3aw.s:1751   .text.FSMC_ClearFlag:0000000000000050 $d
     /tmp/cc6RI3aw.s:1758   .text.FSMC_GetITStatus:0000000000000000 $t
     /tmp/cc6RI3aw.s:1763   .text.FSMC_GetITStatus:0000000000000000 FSMC_GetITStatus
     /tmp/cc6RI3aw.s:1858   .text.FSMC_GetITStatus:0000000000000074 $d
     /tmp/cc6RI3aw.s:1865   .text.FSMC_ClearITPendingBit:0000000000000000 $t
     /tmp/cc6RI3aw.s:1870   .text.FSMC_ClearITPendingBit:0000000000000000 FSMC_ClearITPendingBit
     /tmp/cc6RI3aw.s:1939   .text.FSMC_ClearITPendingBit:0000000000000058 $d
                     .debug_frame:0000000000000010 $d

NO UNDEFINED SYMBOLS
