Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Thu Jan 12 16:11:10 2023
| Host         : desktop-1k5eij9.home running 64-bit Fedora release 36 (Thirty Six)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 99          
LUTAR-1    Warning           LUT drives async reset alert                1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  20          
TIMING-16  Warning           Large setup violation                       27          
TIMING-18  Warning           Missing input or output delay               32          
TIMING-20  Warning           Non-clocked latch                           39          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (403)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (315)
5. checking no_input_delay (2)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (403)
--------------------------
 There are 99 register/latch pins with no clock driven by root clock pin: iPmodjSTK/SerialClock/CLKOUT_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: igame_logic/fsm/FSM_onehot_current_state_reg[0]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: igame_logic/fsm/FSM_onehot_current_state_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: igame_logic/fsm/FSM_onehot_current_state_reg[11]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: igame_logic/fsm/FSM_onehot_current_state_reg[12]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: igame_logic/fsm/FSM_onehot_current_state_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: igame_logic/fsm/FSM_onehot_current_state_reg[2]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: igame_logic/fsm/FSM_onehot_current_state_reg[3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: igame_logic/fsm/FSM_onehot_current_state_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: igame_logic/fsm/FSM_onehot_current_state_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: igame_logic/fsm/FSM_onehot_current_state_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: igame_logic/fsm/FSM_onehot_current_state_reg[7]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: igame_logic/fsm/FSM_onehot_current_state_reg[8]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: igame_logic/fsm/FSM_onehot_current_state_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: igame_logic/fsm/atk_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: igame_logic/fsm/atk_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: igame_logic/fsm/player_id_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: igame_logic/fsm/poke1_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: igame_logic/fsm/poke1_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: igame_logic/fsm/poke2_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: igame_logic/fsm/poke2_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (315)
--------------------------------------------------
 There are 315 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.591     -134.330                    217                 1838        0.094        0.000                      0                 1838        4.500        0.000                       0                   495  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLOCK  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLOCK              -1.591     -134.330                    217                 1838        0.094        0.000                      0                 1838        4.500        0.000                       0                   495  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLOCK
  To Clock:  CLOCK

Setup :          217  Failing Endpoints,  Worst Slack       -1.591ns,  Total Violation     -134.330ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.591ns  (required time - arrival time)
  Source:                 idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_0_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bitmap/screen_reg_0_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        10.996ns  (logic 3.917ns (35.621%)  route 7.079ns (64.379%))
  Logic Levels:           6  (LUT3=1 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.353ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         1.750     5.353    idisplay_manager/idisplay_pokemon/irom/clk_IBUF_BUFG
    RAMB36_X3Y20         RAMB36E1                                     r  idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_0_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.225 r  idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_0_7/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.290    idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_0_7_n_0
    RAMB36_X3Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.715 f  idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_1_7/DOADO[0]
                         net (fo=4, routed)           2.146    10.861    idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_1_7_n_35
    SLICE_X69Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.985 f  idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_comp_4/O
                         net (fo=2, routed)           0.534    11.519    idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_81_n_0_repN_1_alias
    SLICE_X66Y71         LUT3 (Prop_lut3_I2_O)        0.124    11.643 f  idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_31_comp_2/O
                         net (fo=1, routed)           0.714    12.358    idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_31_n_0_repN
    SLICE_X67Y69         LUT6 (Prop_lut6_I5_O)        0.124    12.482 f  idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_37_comp_1/O
                         net (fo=1, routed)           0.799    13.281    idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_37_n_0_repN
    SLICE_X65Y69         LUT6 (Prop_lut6_I5_O)        0.124    13.405 f  idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_27_comp_1/O
                         net (fo=9, routed)           0.696    14.100    idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_27_n_0
    SLICE_X64Y69         LUT6 (Prop_lut6_I3_O)        0.124    14.224 r  idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_9/O
                         net (fo=16, routed)          2.125    16.349    bitmap/ADDR[8]
    RAMB36_X2Y5          RAMB36E1                                     r  bitmap/screen_reg_0_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         1.757    15.180    bitmap/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  bitmap/screen_reg_0_0/CLKARDCLK
                         clock pessimism              0.180    15.360    
                         clock uncertainty           -0.035    15.324    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.758    bitmap/screen_reg_0_0
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -16.349    
  -------------------------------------------------------------------
                         slack                                 -1.591    

Slack (VIOLATED) :        -1.524ns  (required time - arrival time)
  Source:                 idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_0_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bitmap/screen_reg_1_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        10.935ns  (logic 3.917ns (35.822%)  route 7.018ns (64.178%))
  Logic Levels:           6  (LUT3=1 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 15.185 - 10.000 ) 
    Source Clock Delay      (SCD):    5.353ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         1.750     5.353    idisplay_manager/idisplay_pokemon/irom/clk_IBUF_BUFG
    RAMB36_X3Y20         RAMB36E1                                     r  idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_0_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.225 r  idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_0_7/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.290    idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_0_7_n_0
    RAMB36_X3Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.715 f  idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_1_7/DOADO[0]
                         net (fo=4, routed)           2.146    10.861    idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_1_7_n_35
    SLICE_X69Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.985 f  idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_comp_4/O
                         net (fo=2, routed)           0.534    11.519    idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_81_n_0_repN_1_alias
    SLICE_X66Y71         LUT3 (Prop_lut3_I2_O)        0.124    11.643 f  idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_31_comp_2/O
                         net (fo=1, routed)           0.714    12.358    idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_31_n_0_repN
    SLICE_X67Y69         LUT6 (Prop_lut6_I5_O)        0.124    12.482 f  idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_37_comp_1/O
                         net (fo=1, routed)           0.799    13.281    idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_37_n_0_repN
    SLICE_X65Y69         LUT6 (Prop_lut6_I5_O)        0.124    13.405 f  idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_27_comp_1/O
                         net (fo=9, routed)           0.696    14.100    idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_27_n_0
    SLICE_X64Y69         LUT6 (Prop_lut6_I3_O)        0.124    14.224 r  idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_9/O
                         net (fo=16, routed)          2.063    16.288    bitmap/ADDR[8]
    RAMB36_X2Y6          RAMB36E1                                     r  bitmap/screen_reg_1_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         1.762    15.185    bitmap/clk_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  bitmap/screen_reg_1_0/CLKARDCLK
                         clock pessimism              0.180    15.365    
                         clock uncertainty           -0.035    15.329    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.763    bitmap/screen_reg_1_0
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                         -16.288    
  -------------------------------------------------------------------
                         slack                                 -1.524    

Slack (VIOLATED) :        -1.516ns  (required time - arrival time)
  Source:                 idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_0_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bitmap/screen_reg_0_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        10.922ns  (logic 3.917ns (35.864%)  route 7.005ns (64.136%))
  Logic Levels:           6  (LUT3=1 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.353ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         1.750     5.353    idisplay_manager/idisplay_pokemon/irom/clk_IBUF_BUFG
    RAMB36_X3Y20         RAMB36E1                                     r  idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_0_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.225 r  idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_0_7/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.290    idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_0_7_n_0
    RAMB36_X3Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.715 f  idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_1_7/DOADO[0]
                         net (fo=4, routed)           2.146    10.861    idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_1_7_n_35
    SLICE_X69Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.985 f  idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_comp_4/O
                         net (fo=2, routed)           0.534    11.519    idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_81_n_0_repN_1_alias
    SLICE_X66Y71         LUT3 (Prop_lut3_I2_O)        0.124    11.643 f  idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_31_comp_2/O
                         net (fo=1, routed)           0.714    12.358    idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_31_n_0_repN
    SLICE_X67Y69         LUT6 (Prop_lut6_I5_O)        0.124    12.482 f  idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_37_comp_1/O
                         net (fo=1, routed)           0.799    13.281    idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_37_n_0_repN
    SLICE_X65Y69         LUT6 (Prop_lut6_I5_O)        0.124    13.405 f  idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_27_comp_1/O
                         net (fo=9, routed)           0.731    14.136    idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_27_n_0
    SLICE_X65Y68         LUT6 (Prop_lut6_I3_O)        0.124    14.260 r  idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_7/O
                         net (fo=16, routed)          2.015    16.275    bitmap/ADDR[10]
    RAMB36_X2Y5          RAMB36E1                                     r  bitmap/screen_reg_0_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         1.757    15.180    bitmap/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  bitmap/screen_reg_0_0/CLKARDCLK
                         clock pessimism              0.180    15.360    
                         clock uncertainty           -0.035    15.324    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.758    bitmap/screen_reg_0_0
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -16.275    
  -------------------------------------------------------------------
                         slack                                 -1.516    

Slack (VIOLATED) :        -1.507ns  (required time - arrival time)
  Source:                 idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_0_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bitmap/screen_reg_0_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        10.913ns  (logic 3.917ns (35.893%)  route 6.996ns (64.107%))
  Logic Levels:           6  (LUT3=1 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.353ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         1.750     5.353    idisplay_manager/idisplay_pokemon/irom/clk_IBUF_BUFG
    RAMB36_X3Y20         RAMB36E1                                     r  idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_0_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.225 r  idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_0_7/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.290    idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_0_7_n_0
    RAMB36_X3Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.715 f  idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_1_7/DOADO[0]
                         net (fo=4, routed)           2.146    10.861    idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_1_7_n_35
    SLICE_X69Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.985 f  idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_comp_4/O
                         net (fo=2, routed)           0.534    11.519    idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_81_n_0_repN_1_alias
    SLICE_X66Y71         LUT3 (Prop_lut3_I2_O)        0.124    11.643 f  idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_31_comp_2/O
                         net (fo=1, routed)           0.714    12.358    idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_31_n_0_repN
    SLICE_X67Y69         LUT6 (Prop_lut6_I5_O)        0.124    12.482 f  idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_37_comp_1/O
                         net (fo=1, routed)           0.799    13.281    idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_37_n_0_repN
    SLICE_X65Y69         LUT6 (Prop_lut6_I5_O)        0.124    13.405 f  idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_27_comp_1/O
                         net (fo=9, routed)           0.691    14.096    idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_27_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I3_O)        0.124    14.220 r  idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_5/O
                         net (fo=16, routed)          2.046    16.266    bitmap/ADDR[12]
    RAMB36_X2Y5          RAMB36E1                                     r  bitmap/screen_reg_0_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         1.757    15.180    bitmap/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  bitmap/screen_reg_0_0/CLKARDCLK
                         clock pessimism              0.180    15.360    
                         clock uncertainty           -0.035    15.324    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.758    bitmap/screen_reg_0_0
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -16.266    
  -------------------------------------------------------------------
                         slack                                 -1.507    

Slack (VIOLATED) :        -1.463ns  (required time - arrival time)
  Source:                 idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_0_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bitmap/screen_reg_1_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        10.873ns  (logic 3.917ns (36.023%)  route 6.956ns (63.977%))
  Logic Levels:           6  (LUT3=1 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 15.185 - 10.000 ) 
    Source Clock Delay      (SCD):    5.353ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         1.750     5.353    idisplay_manager/idisplay_pokemon/irom/clk_IBUF_BUFG
    RAMB36_X3Y20         RAMB36E1                                     r  idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_0_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.225 r  idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_0_7/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.290    idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_0_7_n_0
    RAMB36_X3Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.715 f  idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_1_7/DOADO[0]
                         net (fo=4, routed)           2.146    10.861    idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_1_7_n_35
    SLICE_X69Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.985 f  idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_comp_4/O
                         net (fo=2, routed)           0.534    11.519    idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_81_n_0_repN_1_alias
    SLICE_X66Y71         LUT3 (Prop_lut3_I2_O)        0.124    11.643 f  idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_31_comp_2/O
                         net (fo=1, routed)           0.714    12.358    idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_31_n_0_repN
    SLICE_X67Y69         LUT6 (Prop_lut6_I5_O)        0.124    12.482 f  idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_37_comp_1/O
                         net (fo=1, routed)           0.799    13.281    idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_37_n_0_repN
    SLICE_X65Y69         LUT6 (Prop_lut6_I5_O)        0.124    13.405 f  idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_27_comp_1/O
                         net (fo=9, routed)           0.731    14.136    idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_27_n_0
    SLICE_X65Y68         LUT6 (Prop_lut6_I3_O)        0.124    14.260 r  idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_7/O
                         net (fo=16, routed)          1.966    16.226    bitmap/ADDR[10]
    RAMB36_X2Y6          RAMB36E1                                     r  bitmap/screen_reg_1_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         1.762    15.185    bitmap/clk_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  bitmap/screen_reg_1_0/CLKARDCLK
                         clock pessimism              0.180    15.365    
                         clock uncertainty           -0.035    15.329    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.763    bitmap/screen_reg_1_0
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                         -16.226    
  -------------------------------------------------------------------
                         slack                                 -1.463    

Slack (VIOLATED) :        -1.426ns  (required time - arrival time)
  Source:                 idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_0_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bitmap/screen_reg_1_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        10.836ns  (logic 3.917ns (36.147%)  route 6.919ns (63.853%))
  Logic Levels:           6  (LUT3=1 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 15.185 - 10.000 ) 
    Source Clock Delay      (SCD):    5.353ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         1.750     5.353    idisplay_manager/idisplay_pokemon/irom/clk_IBUF_BUFG
    RAMB36_X3Y20         RAMB36E1                                     r  idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_0_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.225 r  idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_0_7/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.290    idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_0_7_n_0
    RAMB36_X3Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.715 f  idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_1_7/DOADO[0]
                         net (fo=4, routed)           2.146    10.861    idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_1_7_n_35
    SLICE_X69Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.985 f  idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_comp_4/O
                         net (fo=2, routed)           0.534    11.519    idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_81_n_0_repN_1_alias
    SLICE_X66Y71         LUT3 (Prop_lut3_I2_O)        0.124    11.643 f  idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_31_comp_2/O
                         net (fo=1, routed)           0.714    12.358    idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_31_n_0_repN
    SLICE_X67Y69         LUT6 (Prop_lut6_I5_O)        0.124    12.482 f  idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_37_comp_1/O
                         net (fo=1, routed)           0.799    13.281    idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_37_n_0_repN
    SLICE_X65Y69         LUT6 (Prop_lut6_I5_O)        0.124    13.405 f  idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_27_comp_1/O
                         net (fo=9, routed)           0.691    14.096    idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_27_n_0
    SLICE_X64Y70         LUT6 (Prop_lut6_I3_O)        0.124    14.220 r  idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_5/O
                         net (fo=16, routed)          1.969    16.189    bitmap/ADDR[12]
    RAMB36_X2Y6          RAMB36E1                                     r  bitmap/screen_reg_1_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         1.762    15.185    bitmap/clk_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  bitmap/screen_reg_1_0/CLKARDCLK
                         clock pessimism              0.180    15.365    
                         clock uncertainty           -0.035    15.329    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.763    bitmap/screen_reg_1_0
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                         -16.189    
  -------------------------------------------------------------------
                         slack                                 -1.426    

Slack (VIOLATED) :        -1.396ns  (required time - arrival time)
  Source:                 idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_0_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bitmap/screen_reg_0_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        10.802ns  (logic 3.917ns (36.263%)  route 6.885ns (63.737%))
  Logic Levels:           6  (LUT3=1 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.353ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         1.750     5.353    idisplay_manager/idisplay_pokemon/irom/clk_IBUF_BUFG
    RAMB36_X3Y20         RAMB36E1                                     r  idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_0_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.225 r  idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_0_7/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.290    idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_0_7_n_0
    RAMB36_X3Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.715 f  idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_1_7/DOADO[0]
                         net (fo=4, routed)           2.146    10.861    idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_1_7_n_35
    SLICE_X69Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.985 f  idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_comp_4/O
                         net (fo=2, routed)           0.534    11.519    idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_81_n_0_repN_1_alias
    SLICE_X66Y71         LUT3 (Prop_lut3_I2_O)        0.124    11.643 f  idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_31_comp_2/O
                         net (fo=1, routed)           0.714    12.358    idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_31_n_0_repN
    SLICE_X67Y69         LUT6 (Prop_lut6_I5_O)        0.124    12.482 f  idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_37_comp_1/O
                         net (fo=1, routed)           0.799    13.281    idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_37_n_0_repN
    SLICE_X65Y69         LUT6 (Prop_lut6_I5_O)        0.124    13.405 f  idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_27_comp_1/O
                         net (fo=9, routed)           0.754    14.159    idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_27_n_0
    SLICE_X62Y68         LUT6 (Prop_lut6_I3_O)        0.124    14.283 r  idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_11/O
                         net (fo=16, routed)          1.871    16.155    bitmap/ADDR[6]
    RAMB36_X2Y5          RAMB36E1                                     r  bitmap/screen_reg_0_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         1.757    15.180    bitmap/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  bitmap/screen_reg_0_0/CLKARDCLK
                         clock pessimism              0.180    15.360    
                         clock uncertainty           -0.035    15.324    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.758    bitmap/screen_reg_0_0
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -16.155    
  -------------------------------------------------------------------
                         slack                                 -1.396    

Slack (VIOLATED) :        -1.364ns  (required time - arrival time)
  Source:                 idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_0_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bitmap/screen_reg_1_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        10.775ns  (logic 3.917ns (36.353%)  route 6.858ns (63.647%))
  Logic Levels:           6  (LUT3=1 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 15.185 - 10.000 ) 
    Source Clock Delay      (SCD):    5.353ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         1.750     5.353    idisplay_manager/idisplay_pokemon/irom/clk_IBUF_BUFG
    RAMB36_X3Y20         RAMB36E1                                     r  idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_0_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.225 r  idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_0_7/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.290    idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_0_7_n_0
    RAMB36_X3Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.715 f  idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_1_7/DOADO[0]
                         net (fo=4, routed)           2.146    10.861    idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_1_7_n_35
    SLICE_X69Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.985 f  idisplay_manager/idisplay_pokemon/irom/screen_reg_0_0_i_81_comp_4/O
                         net (fo=2, routed)           0.534    11.519    idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_81_n_0_repN_1_alias
    SLICE_X66Y71         LUT3 (Prop_lut3_I2_O)        0.124    11.643 f  idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_31_comp_2/O
                         net (fo=1, routed)           0.714    12.358    idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_31_n_0_repN
    SLICE_X67Y69         LUT6 (Prop_lut6_I5_O)        0.124    12.482 f  idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_37_comp_1/O
                         net (fo=1, routed)           0.799    13.281    idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_37_n_0_repN
    SLICE_X65Y69         LUT6 (Prop_lut6_I5_O)        0.124    13.405 f  idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_27_comp_1/O
                         net (fo=9, routed)           0.754    14.159    idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_27_n_0
    SLICE_X62Y68         LUT6 (Prop_lut6_I3_O)        0.124    14.283 r  idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_11/O
                         net (fo=16, routed)          1.845    16.128    bitmap/ADDR[6]
    RAMB36_X2Y6          RAMB36E1                                     r  bitmap/screen_reg_1_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         1.762    15.185    bitmap/clk_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  bitmap/screen_reg_1_0/CLKARDCLK
                         clock pessimism              0.180    15.365    
                         clock uncertainty           -0.035    15.329    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.763    bitmap/screen_reg_1_0
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                         -16.128    
  -------------------------------------------------------------------
                         slack                                 -1.364    

Slack (VIOLATED) :        -1.362ns  (required time - arrival time)
  Source:                 idisplay_manager/idisplay_letter/irom_letters/DATA_OUT_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bitmap/screen_reg_0_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        10.860ns  (logic 3.615ns (33.286%)  route 7.245ns (66.714%))
  Logic Levels:           7  (LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         1.657     5.260    idisplay_manager/idisplay_letter/irom_letters/clk_IBUF_BUFG
    RAMB18_X1Y42         RAMB18E1                                     r  idisplay_manager/idisplay_letter/irom_letters/DATA_OUT_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.714 f  idisplay_manager/idisplay_letter/irom_letters/DATA_OUT_reg_0/DOADO[3]
                         net (fo=1, routed)           1.001     8.715    idisplay_manager/idisplay_letter/irom_letters/data_rom[3]
    SLICE_X63Y105        LUT6 (Prop_lut6_I5_O)        0.124     8.839 f  idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_90/O
                         net (fo=1, routed)           0.000     8.839    idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_90_n_0
    SLICE_X63Y105        MUXF7 (Prop_muxf7_I1_O)      0.245     9.084 f  idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_72/O
                         net (fo=1, routed)           0.000     9.084    idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_72_n_0
    SLICE_X63Y105        MUXF8 (Prop_muxf8_I0_O)      0.104     9.188 f  idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_44/O
                         net (fo=2, routed)           0.994    10.182    idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_44_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I2_O)        0.316    10.498 f  idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_19/O
                         net (fo=20, routed)          1.557    12.055    idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_19_n_0
    SLICE_X71Y70         LUT6 (Prop_lut6_I3_O)        0.124    12.179 f  idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_38_comp/O
                         net (fo=2, routed)           0.948    13.128    idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_38_n_0
    SLICE_X66Y71         LUT6 (Prop_lut6_I3_O)        0.124    13.252 r  idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_26_comp/O
                         net (fo=9, routed)           0.761    14.013    idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_26_n_0
    SLICE_X65Y69         LUT6 (Prop_lut6_I2_O)        0.124    14.137 r  idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_17/O
                         net (fo=16, routed)          1.983    16.120    bitmap/ADDR[0]
    RAMB36_X2Y5          RAMB36E1                                     r  bitmap/screen_reg_0_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         1.757    15.180    bitmap/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  bitmap/screen_reg_0_0/CLKARDCLK
                         clock pessimism              0.180    15.360    
                         clock uncertainty           -0.035    15.324    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    14.758    bitmap/screen_reg_0_0
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -16.120    
  -------------------------------------------------------------------
                         slack                                 -1.362    

Slack (VIOLATED) :        -1.351ns  (required time - arrival time)
  Source:                 idisplay_manager/idisplay_letter/irom_letters/DATA_OUT_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bitmap/screen_reg_1_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLOCK rise@10.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        10.855ns  (logic 3.615ns (33.302%)  route 7.240ns (66.698%))
  Logic Levels:           7  (LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 15.185 - 10.000 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         1.657     5.260    idisplay_manager/idisplay_letter/irom_letters/clk_IBUF_BUFG
    RAMB18_X1Y42         RAMB18E1                                     r  idisplay_manager/idisplay_letter/irom_letters/DATA_OUT_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.714 f  idisplay_manager/idisplay_letter/irom_letters/DATA_OUT_reg_0/DOADO[3]
                         net (fo=1, routed)           1.001     8.715    idisplay_manager/idisplay_letter/irom_letters/data_rom[3]
    SLICE_X63Y105        LUT6 (Prop_lut6_I5_O)        0.124     8.839 f  idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_90/O
                         net (fo=1, routed)           0.000     8.839    idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_90_n_0
    SLICE_X63Y105        MUXF7 (Prop_muxf7_I1_O)      0.245     9.084 f  idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_72/O
                         net (fo=1, routed)           0.000     9.084    idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_72_n_0
    SLICE_X63Y105        MUXF8 (Prop_muxf8_I0_O)      0.104     9.188 f  idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_44/O
                         net (fo=2, routed)           0.994    10.182    idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_44_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I2_O)        0.316    10.498 f  idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_19/O
                         net (fo=20, routed)          1.557    12.055    idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_19_n_0
    SLICE_X71Y70         LUT6 (Prop_lut6_I3_O)        0.124    12.179 f  idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_38_comp/O
                         net (fo=2, routed)           0.948    13.128    idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_38_n_0
    SLICE_X66Y71         LUT6 (Prop_lut6_I3_O)        0.124    13.252 r  idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_26_comp/O
                         net (fo=9, routed)           0.761    14.013    idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_26_n_0
    SLICE_X65Y69         LUT6 (Prop_lut6_I2_O)        0.124    14.137 r  idisplay_manager/idisplay_letter/irom_letters/screen_reg_0_0_i_17/O
                         net (fo=16, routed)          1.978    16.115    bitmap/ADDR[0]
    RAMB36_X2Y6          RAMB36E1                                     r  bitmap/screen_reg_1_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         1.762    15.185    bitmap/clk_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  bitmap/screen_reg_1_0/CLKARDCLK
                         clock pessimism              0.180    15.365    
                         clock uncertainty           -0.035    15.329    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    14.763    bitmap/screen_reg_1_0
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                         -16.115    
  -------------------------------------------------------------------
                         slack                                 -1.351    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 bitmap/pix_read_addr_reg_rep[12]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bitmap/screen_reg_1_4/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.919%)  route 0.171ns (51.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         0.556     1.475    bitmap/clk_IBUF_BUFG
    SLICE_X62Y73         FDRE                                         r  bitmap/pix_read_addr_reg_rep[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  bitmap/pix_read_addr_reg_rep[12]/Q
                         net (fo=16, routed)          0.171     1.811    bitmap/pix_read_addr[12]
    RAMB36_X1Y14         RAMB36E1                                     r  bitmap/screen_reg_1_4/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         0.869     2.034    bitmap/clk_IBUF_BUFG
    RAMB36_X1Y14         RAMB36E1                                     r  bitmap/screen_reg_1_4/CLKBWRCLK
                         clock pessimism             -0.500     1.534    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.717    bitmap/screen_reg_1_4
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 bitmap/v_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bitmap/v_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.338%)  route 0.078ns (29.662%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         0.563     1.482    bitmap/clk_IBUF_BUFG
    SLICE_X67Y102        FDRE                                         r  bitmap/v_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y102        FDRE (Prop_fdre_C_Q)         0.141     1.623 f  bitmap/v_counter_reg[9]/Q
                         net (fo=10, routed)          0.078     1.702    bitmap/p_0_in
    SLICE_X66Y102        LUT5 (Prop_lut5_I2_O)        0.045     1.747 r  bitmap/v_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.747    bitmap/v_counter[0]_i_1_n_0
    SLICE_X66Y102        FDRE                                         r  bitmap/v_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         0.835     2.000    bitmap/clk_IBUF_BUFG
    SLICE_X66Y102        FDRE                                         r  bitmap/v_counter_reg[0]/C
                         clock pessimism             -0.504     1.495    
    SLICE_X66Y102        FDRE (Hold_fdre_C_D)         0.121     1.616    bitmap/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 idisplay_manager/idisplay_letter/cmt_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            idisplay_manager/idisplay_letter/cmt_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         0.597     1.516    idisplay_manager/idisplay_letter/clk_IBUF_BUFG
    SLICE_X75Y95         FDRE                                         r  idisplay_manager/idisplay_letter/cmt_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y95         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  idisplay_manager/idisplay_letter/cmt_x_reg[0]/Q
                         net (fo=9, routed)           0.087     1.745    idisplay_manager/idisplay_letter/cmt_x_reg[0]
    SLICE_X74Y95         LUT6 (Prop_lut6_I3_O)        0.045     1.790 r  idisplay_manager/idisplay_letter/cmt_x[5]_i_3__0/O
                         net (fo=1, routed)           0.000     1.790    idisplay_manager/idisplay_letter/p_0_in__2[5]
    SLICE_X74Y95         FDRE                                         r  idisplay_manager/idisplay_letter/cmt_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         0.870     2.035    idisplay_manager/idisplay_letter/clk_IBUF_BUFG
    SLICE_X74Y95         FDRE                                         r  idisplay_manager/idisplay_letter/cmt_x_reg[5]/C
                         clock pessimism             -0.505     1.529    
    SLICE_X74Y95         FDRE (Hold_fdre_C_D)         0.121     1.650    idisplay_manager/idisplay_letter/cmt_x_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 igame_logic/fsm/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            igame_logic/fsm/FSM_onehot_current_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.769%)  route 0.093ns (33.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         0.569     1.488    igame_logic/fsm/clk_IBUF_BUFG
    SLICE_X63Y99         FDRE                                         r  igame_logic/fsm/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  igame_logic/fsm/FSM_onehot_current_state_reg[1]/Q
                         net (fo=11, routed)          0.093     1.722    igame_logic/fsm/FSM_onehot_current_state_reg[9]_1[1]
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.767 r  igame_logic/fsm/FSM_onehot_current_state[7]_i_1/O
                         net (fo=1, routed)           0.000     1.767    igame_logic/fsm/FSM_onehot_current_state[7]_i_1_n_0
    SLICE_X62Y99         FDRE                                         r  igame_logic/fsm/FSM_onehot_current_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         0.840     2.005    igame_logic/fsm/clk_IBUF_BUFG
    SLICE_X62Y99         FDRE                                         r  igame_logic/fsm/FSM_onehot_current_state_reg[7]/C
                         clock pessimism             -0.503     1.501    
    SLICE_X62Y99         FDRE (Hold_fdre_C_D)         0.120     1.621    igame_logic/fsm/FSM_onehot_current_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 igame_logic/life_register2_10/dead_reg/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            igame_logic/dead_tester/dead2_reg/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         0.566     1.485    igame_logic/life_register2_10/clk_IBUF_BUFG
    SLICE_X59Y94         FDRE                                         r  igame_logic/life_register2_10/dead_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  igame_logic/life_register2_10/dead_reg/Q
                         net (fo=2, routed)           0.098     1.725    igame_logic/fsm/dead2_10
    SLICE_X58Y94         LUT6 (Prop_lut6_I5_O)        0.045     1.770 r  igame_logic/fsm/dead2_i_1/O
                         net (fo=1, routed)           0.000     1.770    igame_logic/dead_tester/dead2_reg_1
    SLICE_X58Y94         FDRE                                         r  igame_logic/dead_tester/dead2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         0.837     2.002    igame_logic/dead_tester/clk_IBUF_BUFG
    SLICE_X58Y94         FDRE                                         r  igame_logic/dead_tester/dead2_reg/C
                         clock pessimism             -0.503     1.498    
    SLICE_X58Y94         FDRE (Hold_fdre_C_D)         0.120     1.618    igame_logic/dead_tester/dead2_reg
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 igest_buttons/FSM_sequential_b1_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            igame_logic/fsm/FSM_onehot_current_state_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.209ns (40.014%)  route 0.313ns (59.986%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         0.563     1.482    igest_buttons/clk_IBUF_BUFG
    SLICE_X62Y100        FDRE                                         r  igest_buttons/FSM_sequential_b1_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDRE (Prop_fdre_C_Q)         0.164     1.646 r  igest_buttons/FSM_sequential_b1_current_reg[0]/Q
                         net (fo=11, routed)          0.313     1.960    igame_logic/fsm/FSM_onehot_current_state_reg[12]_1[0]
    SLICE_X63Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.005 r  igame_logic/fsm/FSM_onehot_current_state[12]_i_1/O
                         net (fo=1, routed)           0.000     2.005    igame_logic/fsm/FSM_onehot_current_state[12]_i_1_n_0
    SLICE_X63Y98         FDRE                                         r  igame_logic/fsm/FSM_onehot_current_state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         0.840     2.005    igame_logic/fsm/clk_IBUF_BUFG
    SLICE_X63Y98         FDRE                                         r  igame_logic/fsm/FSM_onehot_current_state_reg[12]/C
                         clock pessimism             -0.245     1.759    
    SLICE_X63Y98         FDRE (Hold_fdre_C_D)         0.092     1.851    igame_logic/fsm/FSM_onehot_current_state_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 bitmap/pix_read_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bitmap/screen_reg_1_4/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.915%)  route 0.237ns (59.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         0.558     1.477    bitmap/clk_IBUF_BUFG
    SLICE_X62Y72         FDRE                                         r  bitmap/pix_read_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  bitmap/pix_read_addr_reg[2]/Q
                         net (fo=18, routed)          0.237     1.878    bitmap/pix_read_addr[2]
    RAMB36_X1Y14         RAMB36E1                                     r  bitmap/screen_reg_1_4/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         0.869     2.034    bitmap/clk_IBUF_BUFG
    RAMB36_X1Y14         RAMB36E1                                     r  bitmap/screen_reg_1_4/CLKBWRCLK
                         clock pessimism             -0.500     1.534    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     1.717    bitmap/screen_reg_1_4
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 bitmap/pix_read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bitmap/screen_reg_1_4/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.611%)  route 0.250ns (60.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         0.558     1.477    bitmap/clk_IBUF_BUFG
    SLICE_X62Y72         FDRE                                         r  bitmap/pix_read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  bitmap/pix_read_addr_reg[4]/Q
                         net (fo=18, routed)          0.250     1.891    bitmap/pix_read_addr[4]
    RAMB36_X1Y14         RAMB36E1                                     r  bitmap/screen_reg_1_4/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         0.869     2.034    bitmap/clk_IBUF_BUFG
    RAMB36_X1Y14         RAMB36E1                                     r  bitmap/screen_reg_1_4/CLKBWRCLK
                         clock pessimism             -0.500     1.534    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.717    bitmap/screen_reg_1_4
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 bitmap/pix_read_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bitmap/screen_reg_1_4/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.130%)  route 0.255ns (60.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         0.558     1.477    bitmap/clk_IBUF_BUFG
    SLICE_X62Y72         FDRE                                         r  bitmap/pix_read_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  bitmap/pix_read_addr_reg[6]/Q
                         net (fo=18, routed)          0.255     1.896    bitmap/pix_read_addr[6]
    RAMB36_X1Y14         RAMB36E1                                     r  bitmap/screen_reg_1_4/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         0.869     2.034    bitmap/clk_IBUF_BUFG
    RAMB36_X1Y14         RAMB36E1                                     r  bitmap/screen_reg_1_4/CLKBWRCLK
                         clock pessimism             -0.500     1.534    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.717    bitmap/screen_reg_1_4
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 idisplay_manager/idisplay_life/cmt_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            idisplay_manager/idisplay_life/cmt_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLOCK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLOCK rise@0.000ns - CLOCK rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.724%)  route 0.136ns (42.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLOCK rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         0.595     1.514    idisplay_manager/idisplay_life/clk_IBUF_BUFG
    SLICE_X75Y89         FDRE                                         r  idisplay_manager/idisplay_life/cmt_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y89         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  idisplay_manager/idisplay_life/cmt_x_reg[0]/Q
                         net (fo=9, routed)           0.136     1.792    idisplay_manager/idisplay_life/cmt_x_reg[0]
    SLICE_X76Y89         LUT6 (Prop_lut6_I3_O)        0.045     1.837 r  idisplay_manager/idisplay_life/cmt_x[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.837    idisplay_manager/idisplay_life/p_0_in__6[5]
    SLICE_X76Y89         FDRE                                         r  idisplay_manager/idisplay_life/cmt_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLOCK rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=494, routed)         0.868     2.033    idisplay_manager/idisplay_life/clk_IBUF_BUFG
    SLICE_X76Y89         FDRE                                         r  idisplay_manager/idisplay_life/cmt_x_reg[5]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X76Y89         FDRE (Hold_fdre_C_D)         0.121     1.651    idisplay_manager/idisplay_life/cmt_x_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLOCK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y5    bitmap/screen_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y11   bitmap/screen_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y13   bitmap/screen_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y15   bitmap/screen_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y13   bitmap/screen_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y13   bitmap/screen_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y17   bitmap/screen_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y11   bitmap/screen_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y6    bitmap/screen_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y12   bitmap/screen_reg_1_1/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X67Y101  bitmap/TOP_display_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X67Y101  bitmap/TOP_display_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X68Y101  bitmap/TOP_line_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X68Y101  bitmap/TOP_line_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y101  bitmap/VGA_hs_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y101  bitmap/VGA_hs_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y103  bitmap/VGA_vs_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y103  bitmap/VGA_vs_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X68Y100  bitmap/h_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X68Y100  bitmap/h_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X67Y101  bitmap/TOP_display_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X67Y101  bitmap/TOP_display_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X68Y101  bitmap/TOP_line_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X68Y101  bitmap/TOP_line_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y101  bitmap/VGA_hs_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y101  bitmap/VGA_hs_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y103  bitmap/VGA_vs_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X66Y103  bitmap/VGA_vs_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X68Y100  bitmap/h_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X68Y100  bitmap/h_counter_reg[0]/C



