#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x1316131f0 .scope module, "MAC_tb" "MAC_tb" 2 36;
 .timescale 0 0;
v0x131626380_0 .var "clk", 0 0;
v0x131626440_0 .var "expected_out", 18 0;
v0x1316264d0_0 .var/i "i", 31 0;
v0x131626570_0 .var "inA", 7 0;
v0x131626630_0 .var "inB", 7 0;
v0x131626700_0 .var "macc_clear", 0 0;
v0x1316267d0_0 .net "out", 18 0, v0x131626260_0;  1 drivers
S_0x131607510 .scope module, "uut" "MAC" 2 44, 2 11 0, S_0x1316131f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inA";
    .port_info 1 /INPUT 8 "inB";
    .port_info 2 /INPUT 1 "macc_clear";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 19 "out";
v0x131625a80_0 .net *"_ivl_0", 18 0, L_0x131626860;  1 drivers
L_0x138078010 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0x131625b40_0 .net *"_ivl_3", 10 0, L_0x138078010;  1 drivers
v0x131625be0_0 .net *"_ivl_4", 18 0, L_0x1316269c0;  1 drivers
L_0x138078058 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0x131625c90_0 .net *"_ivl_7", 10 0, L_0x138078058;  1 drivers
v0x131625d40_0 .net "add_out", 18 0, L_0x131626c60;  1 drivers
v0x131625e20_0 .net "clk", 0 0, v0x131626380_0;  1 drivers
v0x131625eb0_0 .net "inA", 7 0, v0x131626570_0;  1 drivers
v0x131625f60_0 .net "inB", 7 0, v0x131626630_0;  1 drivers
v0x131626010_0 .net "macc_clear", 0 0, v0x131626700_0;  1 drivers
v0x131626140_0 .net "mult_out", 18 0, L_0x131626b00;  1 drivers
v0x1316261d0_0 .net "mux_out", 18 0, L_0x131626da0;  1 drivers
v0x131626260_0 .var "out", 18 0;
E_0x131608380 .event posedge, v0x131625e20_0;
L_0x131626860 .concat [ 8 11 0 0], v0x131626570_0, L_0x138078010;
L_0x1316269c0 .concat [ 8 11 0 0], v0x131626630_0, L_0x138078058;
L_0x131626b00 .arith/mult 19, L_0x131626860, L_0x1316269c0;
L_0x131626c60 .arith/sum 19, L_0x131626b00, v0x131626260_0;
S_0x131607680 .scope module, "mux0" "mux2x1" 2 24, 2 1 0, S_0x131607510;
 .timescale 0 0;
    .port_info 0 /INPUT 19 "a";
    .port_info 1 /INPUT 19 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 19 "muxout";
v0x13160b2f0_0 .net "a", 18 0, L_0x131626c60;  alias, 1 drivers
v0x131625810_0 .net "b", 18 0, L_0x131626b00;  alias, 1 drivers
v0x1316258c0_0 .net "muxout", 18 0, L_0x131626da0;  alias, 1 drivers
v0x131625980_0 .net "sel", 0 0, v0x131626700_0;  alias, 1 drivers
L_0x131626da0 .functor MUXZ 19, L_0x131626c60, L_0x131626b00, v0x131626700_0, C4<>;
    .scope S_0x131607510;
T_0 ;
    %wait E_0x131608380;
    %load/vec4 v0x131626010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x131626260_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1316261d0_0;
    %assign/vec4 v0x131626260_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1316131f0;
T_1 ;
    %delay 5, 0;
    %load/vec4 v0x131626380_0;
    %inv;
    %store/vec4 v0x131626380_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1316131f0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x131626380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x131626700_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x131626570_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x131626630_0, 0, 8;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x131626440_0, 0, 19;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x131626700_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x1316264d0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x1316264d0_0;
    %cmpi/s 5, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0x1316264d0_0;
    %pad/s 8;
    %store/vec4 v0x131626570_0, 0, 8;
    %load/vec4 v0x1316264d0_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %store/vec4 v0x131626630_0, 0, 8;
    %delay 10, 0;
    %load/vec4 v0x131626440_0;
    %load/vec4 v0x131626570_0;
    %pad/u 19;
    %load/vec4 v0x131626630_0;
    %pad/u 19;
    %mul;
    %add;
    %store/vec4 v0x131626440_0, 0, 19;
    %load/vec4 v0x1316267d0_0;
    %load/vec4 v0x131626440_0;
    %cmp/ne;
    %jmp/0xz  T_2.2, 6;
    %vpi_call 2 82 "$display", "ERROR Expected %d, Got %d", v0x131626440_0, v0x1316267d0_0 {0 0 0};
    %jmp T_2.3;
T_2.2 ;
    %vpi_call 2 84 "$display", "MAC input %d, %d, MAC output correct (%d)", v0x131626570_0, v0x131626630_0, v0x1316267d0_0 {0 0 0};
T_2.3 ;
    %load/vec4 v0x1316264d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1316264d0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x131626700_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x1316267d0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.4, 6;
    %vpi_call 2 94 "$display", "ERROR: Reset failed! Expected 0, Got %d", v0x1316267d0_0 {0 0 0};
    %jmp T_2.5;
T_2.4 ;
    %vpi_call 2 96 "$display", "PASS: Reset successful, output is 0" {0 0 0};
T_2.5 ;
    %delay 10, 0;
    %vpi_call 2 100 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "tb.v";
