<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.6 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
counter.twr -v 30 -l 30 counter_routed.ncd counter.pcf

</twCmdLine><twDesign>counter_routed.ncd</twDesign><twDesignPath>counter_routed.ncd</twDesignPath><twPCF>counter.pcf</twPCF><twPcfPath>counter.pcf</twPcfPath><twDevInfo arch="kintex7" pkg="ffg900"><twDevName>xc7k325t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.09 2013-06-08</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twItemLimit>30</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 200 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.800</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 200 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1" logResource="clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1" locationPin="MMCME2_ADV_X1Y1.CLKIN1" clockNet="CLK"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1" logResource="clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1" locationPin="MMCME2_ADV_X1Y1.CLKIN1" clockNet="CLK"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tmmcmper_CLKIN(Finmax)" slack="3.929" period="5.000" constraintValue="5.000" deviceLimit="1.071" freqLimit="933.707" physResource="clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1" logResource="clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1" locationPin="MMCME2_ADV_X1Y1.CLKIN1" clockNet="CLK"/><twPinLimit anchorID="10" type="MINPERIOD" name="Tmmcmper_CLKFBOUT(Foutmax)" slack="3.929" period="5.000" constraintValue="5.000" deviceLimit="1.071" freqLimit="933.707" physResource="clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT" logResource="clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT" locationPin="MMCME2_ADV_X1Y1.CLKFBOUT" clockNet="clock_generator_0/clock_generator_0/SIG_MMCM1_CLKFBOUT"/><twPinLimit anchorID="11" type="MINPERIOD" name="Tmmcmper_CLKOUT(Foutmax)" slack="8.929" period="10.000" constraintValue="10.000" deviceLimit="1.071" freqLimit="933.707" physResource="clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0" logResource="clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0" locationPin="MMCME2_ADV_X1Y1.CLKOUT0" clockNet="clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0"/><twPinLimit anchorID="12" type="MAXPERIOD" name="Tmmcmper_CLKIN(Finmin)" slack="95.000" period="5.000" constraintValue="5.000" deviceLimit="100.000" freqLimit="10.000" physResource="clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1" logResource="clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKIN1" locationPin="MMCME2_ADV_X1Y1.CLKIN1" clockNet="CLK"/><twPinLimit anchorID="13" type="MAXPERIOD" name="Tmmcmper_CLKOUT(Foutmin)" slack="203.360" period="10.000" constraintValue="10.000" deviceLimit="213.360" freqLimit="4.687" physResource="clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0" logResource="clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKOUT0" locationPin="MMCME2_ADV_X1Y1.CLKOUT0" clockNet="clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0"/><twPinLimit anchorID="14" type="MAXPERIOD" name="Tmmcmper_CLKFBOUT(Foutmin)" slack="208.360" period="5.000" constraintValue="5.000" deviceLimit="213.360" freqLimit="4.687" physResource="clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT" logResource="clock_generator_0/clock_generator_0/MMCM1_INST/MMCM_ADV_inst/CLKFBOUT" locationPin="MMCME2_ADV_X1Y1.CLKFBOUT" clockNet="clock_generator_0/clock_generator_0/SIG_MMCM1_CLKFBOUT"/></twPinLimitRpt></twConst><twConst anchorID="15" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 = PERIOD TIMEGRP         &quot;clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0&quot; TS_sys_clk_pin         * 0.5 HIGH 50%;</twConstName><twItemCnt>1135865</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>29916</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.875</twSlack><twSrc BELType="FF">microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy</twSrc><twDest BELType="RAM">microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twDest><twTotPathDel>9.086</twTotPathDel><twClkSkew dest = "1.241" src = "1.219">-0.022</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy</twSrc><twDest BELType='RAM'>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X72Y157.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X72Y157.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy</twComp><twBEL>microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y157.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y157.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.144</twDelInfo><twComp>microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy</twComp><twBEL>microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Ready_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y130.A5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.741</twDelInfo><twComp>microblaze_0_dlmb_Sl_Ready[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y130.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data[3]</twComp><twBEL>microblaze_0_dlmb/microblaze_0_dlmb/Ready_ORing.i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y154.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.225</twDelInfo><twComp>microblaze_0_dlmb_LMB_Ready</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y154.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.A_N1</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y55.ENBWRENU</twSite><twDelType>net</twDelType><twFanCnt>130</twFanCnt><twDelInfo twEdge="twRising">4.491</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y55.CLKBWRCLKU</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twComp><twBEL>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twBEL></twPathDel><twLogDel>1.360</twLogDel><twRouteDel>7.726</twRouteDel><twTotDel>9.086</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.875</twSlack><twSrc BELType="FF">microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy</twSrc><twDest BELType="RAM">microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twDest><twTotPathDel>9.086</twTotPathDel><twClkSkew dest = "1.241" src = "1.219">-0.022</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy</twSrc><twDest BELType='RAM'>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X72Y157.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X72Y157.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy</twComp><twBEL>microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y157.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y157.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.144</twDelInfo><twComp>microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy</twComp><twBEL>microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Ready_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y130.A5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.741</twDelInfo><twComp>microblaze_0_dlmb_Sl_Ready[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y130.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data[3]</twComp><twBEL>microblaze_0_dlmb/microblaze_0_dlmb/Ready_ORing.i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y154.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.225</twDelInfo><twComp>microblaze_0_dlmb_LMB_Ready</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y154.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.A_N1</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y55.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>130</twFanCnt><twDelInfo twEdge="twRising">4.491</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y55.CLKBWRCLKL</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twComp><twBEL>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twBEL></twPathDel><twLogDel>1.360</twLogDel><twRouteDel>7.726</twRouteDel><twTotDel>9.086</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.879</twSlack><twSrc BELType="FF">microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/lmb_as</twSrc><twDest BELType="RAM">microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twDest><twTotPathDel>9.082</twTotPathDel><twClkSkew dest = "1.241" src = "1.219">-0.022</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/lmb_as</twSrc><twDest BELType='RAM'>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X73Y157.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X73Y157.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/lmb_as</twComp><twBEL>microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/lmb_as</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y157.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/lmb_as</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y157.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy</twComp><twBEL>microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Ready_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y130.A5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.741</twDelInfo><twComp>microblaze_0_dlmb_Sl_Ready[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y130.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data[3]</twComp><twBEL>microblaze_0_dlmb/microblaze_0_dlmb/Ready_ORing.i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y154.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.225</twDelInfo><twComp>microblaze_0_dlmb_LMB_Ready</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y154.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.A_N1</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y55.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>130</twFanCnt><twDelInfo twEdge="twRising">4.491</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y55.CLKBWRCLKL</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twComp><twBEL>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twBEL></twPathDel><twLogDel>1.358</twLogDel><twRouteDel>7.724</twRouteDel><twTotDel>9.082</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.879</twSlack><twSrc BELType="FF">microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/lmb_as</twSrc><twDest BELType="RAM">microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twDest><twTotPathDel>9.082</twTotPathDel><twClkSkew dest = "1.241" src = "1.219">-0.022</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/lmb_as</twSrc><twDest BELType='RAM'>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X73Y157.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X73Y157.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/lmb_as</twComp><twBEL>microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/lmb_as</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y157.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/lmb_as</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y157.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy</twComp><twBEL>microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Ready_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y130.A5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.741</twDelInfo><twComp>microblaze_0_dlmb_Sl_Ready[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y130.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data[3]</twComp><twBEL>microblaze_0_dlmb/microblaze_0_dlmb/Ready_ORing.i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y154.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.225</twDelInfo><twComp>microblaze_0_dlmb_LMB_Ready</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y154.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.A_N1</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y55.ENBWRENU</twSite><twDelType>net</twDelType><twFanCnt>130</twFanCnt><twDelInfo twEdge="twRising">4.491</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y55.CLKBWRCLKU</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twComp><twBEL>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twBEL></twPathDel><twLogDel>1.358</twLogDel><twRouteDel>7.724</twRouteDel><twTotDel>9.082</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.893</twSlack><twSrc BELType="FF">axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/IPIC_IF_I/gate_signal</twSrc><twDest BELType="OTHER">axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/gate_bufgce</twDest><twTotPathDel>2.697</twTotPathDel><twClkSkew dest = "0.119" src = "1.468">1.349</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/IPIC_IF_I/gate_signal</twSrc><twDest BELType='OTHER'>axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/gate_bufgce</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y109.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="5.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X21Y109.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/IPIC_IF_I/gate_signal</twComp><twBEL>axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/IPIC_IF_I/gate_signal</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.CE0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.337</twDelInfo><twComp>axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/IPIC_IF_I/gate_signal</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y1.I0</twSite><twDelType>Tbccck_CE</twDelType><twDelInfo twEdge="twRising">0.132</twDelInfo><twComp>axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/gate_bufgce</twComp><twBEL>axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/gate_bufgce</twBEL></twPathDel><twLogDel>0.360</twLogDel><twRouteDel>2.337</twRouteDel><twTotDel>2.697</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.012</twSlack><twSrc BELType="FF">microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as</twSrc><twDest BELType="RAM">microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twDest><twTotPathDel>8.951</twTotPathDel><twClkSkew dest = "1.241" src = "1.217">-0.024</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as</twSrc><twDest BELType='RAM'>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X69Y161.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X69Y161.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as</twComp><twBEL>microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y161.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y161.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.144</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as</twComp><twBEL>microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/Sl_Ready_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y130.A1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.525</twDelInfo><twComp>microblaze_0_dlmb_Sl_Ready[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y130.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data[3]</twComp><twBEL>microblaze_0_dlmb/microblaze_0_dlmb/Ready_ORing.i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y154.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.225</twDelInfo><twComp>microblaze_0_dlmb_LMB_Ready</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y154.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.A_N1</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y55.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>130</twFanCnt><twDelInfo twEdge="twRising">4.491</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y55.CLKBWRCLKL</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twComp><twBEL>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twBEL></twPathDel><twLogDel>1.360</twLogDel><twRouteDel>7.591</twRouteDel><twTotDel>8.951</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.012</twSlack><twSrc BELType="FF">microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as</twSrc><twDest BELType="RAM">microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twDest><twTotPathDel>8.951</twTotPathDel><twClkSkew dest = "1.241" src = "1.217">-0.024</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as</twSrc><twDest BELType='RAM'>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X69Y161.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X69Y161.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as</twComp><twBEL>microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y161.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y161.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.144</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as</twComp><twBEL>microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/Sl_Ready_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y130.A1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.525</twDelInfo><twComp>microblaze_0_dlmb_Sl_Ready[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y130.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data[3]</twComp><twBEL>microblaze_0_dlmb/microblaze_0_dlmb/Ready_ORing.i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y154.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.225</twDelInfo><twComp>microblaze_0_dlmb_LMB_Ready</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y154.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.A_N1</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y55.ENBWRENU</twSite><twDelType>net</twDelType><twFanCnt>130</twFanCnt><twDelInfo twEdge="twRising">4.491</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y55.CLKBWRCLKU</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twComp><twBEL>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twBEL></twPathDel><twLogDel>1.360</twLogDel><twRouteDel>7.591</twRouteDel><twTotDel>8.951</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.096</twSlack><twSrc BELType="FF">microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy</twSrc><twDest BELType="RAM">microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13</twDest><twTotPathDel>8.855</twTotPathDel><twClkSkew dest = "1.231" src = "1.219">-0.012</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy</twSrc><twDest BELType='RAM'>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X72Y157.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X72Y157.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy</twComp><twBEL>microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y157.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y157.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.144</twDelInfo><twComp>microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy</twComp><twBEL>microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Ready_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y130.A5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.741</twDelInfo><twComp>microblaze_0_dlmb_Sl_Ready[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y130.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data[3]</twComp><twBEL>microblaze_0_dlmb/microblaze_0_dlmb/Ready_ORing.i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y154.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.225</twDelInfo><twComp>microblaze_0_dlmb_LMB_Ready</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y154.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.A_N1</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y57.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>130</twFanCnt><twDelInfo twEdge="twRising">4.260</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y57.CLKBWRCLKL</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13</twComp><twBEL>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13</twBEL></twPathDel><twLogDel>1.360</twLogDel><twRouteDel>7.495</twRouteDel><twTotDel>8.855</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.096</twSlack><twSrc BELType="FF">microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy</twSrc><twDest BELType="RAM">microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13</twDest><twTotPathDel>8.855</twTotPathDel><twClkSkew dest = "1.231" src = "1.219">-0.012</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy</twSrc><twDest BELType='RAM'>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X72Y157.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X72Y157.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy</twComp><twBEL>microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y157.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y157.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.144</twDelInfo><twComp>microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy</twComp><twBEL>microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Ready_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y130.A5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.741</twDelInfo><twComp>microblaze_0_dlmb_Sl_Ready[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y130.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data[3]</twComp><twBEL>microblaze_0_dlmb/microblaze_0_dlmb/Ready_ORing.i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y154.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.225</twDelInfo><twComp>microblaze_0_dlmb_LMB_Ready</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y154.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.A_N1</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y57.ENBWRENU</twSite><twDelType>net</twDelType><twFanCnt>130</twFanCnt><twDelInfo twEdge="twRising">4.260</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y57.CLKBWRCLKU</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13</twComp><twBEL>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13</twBEL></twPathDel><twLogDel>1.360</twLogDel><twRouteDel>7.495</twRouteDel><twTotDel>8.855</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.099</twSlack><twSrc BELType="FF">microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/Sl_Rdy</twSrc><twDest BELType="RAM">microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twDest><twTotPathDel>8.864</twTotPathDel><twClkSkew dest = "1.241" src = "1.217">-0.024</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/Sl_Rdy</twSrc><twDest BELType='RAM'>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X69Y161.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X69Y161.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as</twComp><twBEL>microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/Sl_Rdy</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y161.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/Sl_Rdy</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y161.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.144</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as</twComp><twBEL>microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/Sl_Ready_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y130.A1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.525</twDelInfo><twComp>microblaze_0_dlmb_Sl_Ready[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y130.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data[3]</twComp><twBEL>microblaze_0_dlmb/microblaze_0_dlmb/Ready_ORing.i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y154.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.225</twDelInfo><twComp>microblaze_0_dlmb_LMB_Ready</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y154.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.A_N1</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y55.ENBWRENU</twSite><twDelType>net</twDelType><twFanCnt>130</twFanCnt><twDelInfo twEdge="twRising">4.491</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y55.CLKBWRCLKU</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twComp><twBEL>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twBEL></twPathDel><twLogDel>1.360</twLogDel><twRouteDel>7.504</twRouteDel><twTotDel>8.864</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.099</twSlack><twSrc BELType="FF">microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/Sl_Rdy</twSrc><twDest BELType="RAM">microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twDest><twTotPathDel>8.864</twTotPathDel><twClkSkew dest = "1.241" src = "1.217">-0.024</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/Sl_Rdy</twSrc><twDest BELType='RAM'>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X69Y161.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X69Y161.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as</twComp><twBEL>microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/Sl_Rdy</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y161.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/Sl_Rdy</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y161.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.144</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as</twComp><twBEL>microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/Sl_Ready_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y130.A1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.525</twDelInfo><twComp>microblaze_0_dlmb_Sl_Ready[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y130.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data[3]</twComp><twBEL>microblaze_0_dlmb/microblaze_0_dlmb/Ready_ORing.i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y154.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.225</twDelInfo><twComp>microblaze_0_dlmb_LMB_Ready</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y154.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.A_N1</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y55.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>130</twFanCnt><twDelInfo twEdge="twRising">4.491</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y55.CLKBWRCLKL</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twComp><twBEL>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twBEL></twPathDel><twLogDel>1.360</twLogDel><twRouteDel>7.504</twRouteDel><twTotDel>8.864</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.100</twSlack><twSrc BELType="FF">microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/lmb_as</twSrc><twDest BELType="RAM">microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13</twDest><twTotPathDel>8.851</twTotPathDel><twClkSkew dest = "1.231" src = "1.219">-0.012</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/lmb_as</twSrc><twDest BELType='RAM'>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X73Y157.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X73Y157.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/lmb_as</twComp><twBEL>microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/lmb_as</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y157.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/lmb_as</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y157.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy</twComp><twBEL>microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Ready_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y130.A5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.741</twDelInfo><twComp>microblaze_0_dlmb_Sl_Ready[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y130.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data[3]</twComp><twBEL>microblaze_0_dlmb/microblaze_0_dlmb/Ready_ORing.i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y154.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.225</twDelInfo><twComp>microblaze_0_dlmb_LMB_Ready</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y154.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.A_N1</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y57.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>130</twFanCnt><twDelInfo twEdge="twRising">4.260</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y57.CLKBWRCLKL</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13</twComp><twBEL>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13</twBEL></twPathDel><twLogDel>1.358</twLogDel><twRouteDel>7.493</twRouteDel><twTotDel>8.851</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.100</twSlack><twSrc BELType="FF">microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/lmb_as</twSrc><twDest BELType="RAM">microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13</twDest><twTotPathDel>8.851</twTotPathDel><twClkSkew dest = "1.231" src = "1.219">-0.012</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/lmb_as</twSrc><twDest BELType='RAM'>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X73Y157.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X73Y157.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/lmb_as</twComp><twBEL>microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/lmb_as</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y157.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.267</twDelInfo><twComp>microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/lmb_as</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y157.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Rdy</twComp><twBEL>microblaze_0_d_bram_ctrl_0/microblaze_0_d_bram_ctrl_0/Sl_Ready_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y130.A5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.741</twDelInfo><twComp>microblaze_0_dlmb_Sl_Ready[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y130.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data[3]</twComp><twBEL>microblaze_0_dlmb/microblaze_0_dlmb/Ready_ORing.i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y154.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.225</twDelInfo><twComp>microblaze_0_dlmb_LMB_Ready</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y154.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.A_N1</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y57.ENBWRENU</twSite><twDelType>net</twDelType><twFanCnt>130</twFanCnt><twDelInfo twEdge="twRising">4.260</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y57.CLKBWRCLKU</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13</twComp><twBEL>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13</twBEL></twPathDel><twLogDel>1.358</twLogDel><twRouteDel>7.493</twRouteDel><twTotDel>8.851</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.223</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29</twSrc><twDest BELType="RAM">microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twDest><twTotPathDel>8.758</twTotPathDel><twClkSkew dest = "1.243" src = "1.201">-0.042</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29</twSrc><twDest BELType='RAM'>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X73Y174.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X73Y174.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[29]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y165.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[29]</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y165.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>axi4lite_0_S_ARADDR[4]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y166.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y166.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[8]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y167.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y167.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[12]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y168.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y168.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>axi4lite_0_S_ARADDR[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y158.D5</twSite><twDelType>net</twDelType><twFanCnt>130</twFanCnt><twDelInfo twEdge="twRising">0.939</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y158.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y55.ADDRARDADDRL14</twSite><twDelType>net</twDelType><twFanCnt>129</twFanCnt><twDelInfo twEdge="twRising">5.239</twDelInfo><twComp>microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y55.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twComp><twBEL>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twBEL></twPathDel><twLogDel>1.422</twLogDel><twRouteDel>7.336</twRouteDel><twTotDel>8.758</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.224</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29</twSrc><twDest BELType="RAM">microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twDest><twTotPathDel>8.757</twTotPathDel><twClkSkew dest = "1.243" src = "1.201">-0.042</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29</twSrc><twDest BELType='RAM'>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X73Y174.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X73Y174.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[29]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y165.B1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.158</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[29]</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y165.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>axi4lite_0_S_ARADDR[4]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y166.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y166.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[8]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y167.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y167.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[12]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y168.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y168.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>axi4lite_0_S_ARADDR[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y158.D5</twSite><twDelType>net</twDelType><twFanCnt>130</twFanCnt><twDelInfo twEdge="twRising">0.939</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y158.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y55.ADDRARDADDRU14</twSite><twDelType>net</twDelType><twFanCnt>129</twFanCnt><twDelInfo twEdge="twRising">5.238</twDelInfo><twComp>microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y55.CLKARDCLKU</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twComp><twBEL>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twBEL></twPathDel><twLogDel>1.422</twLogDel><twRouteDel>7.335</twRouteDel><twTotDel>8.757</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.233</twSlack><twSrc BELType="FF">microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as</twSrc><twDest BELType="RAM">microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13</twDest><twTotPathDel>8.720</twTotPathDel><twClkSkew dest = "1.231" src = "1.217">-0.014</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as</twSrc><twDest BELType='RAM'>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X69Y161.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X69Y161.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as</twComp><twBEL>microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y161.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y161.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.144</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as</twComp><twBEL>microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/Sl_Ready_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y130.A1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.525</twDelInfo><twComp>microblaze_0_dlmb_Sl_Ready[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y130.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data[3]</twComp><twBEL>microblaze_0_dlmb/microblaze_0_dlmb/Ready_ORing.i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y154.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.225</twDelInfo><twComp>microblaze_0_dlmb_LMB_Ready</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y154.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.A_N1</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y57.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>130</twFanCnt><twDelInfo twEdge="twRising">4.260</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y57.CLKBWRCLKL</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13</twComp><twBEL>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13</twBEL></twPathDel><twLogDel>1.360</twLogDel><twRouteDel>7.360</twRouteDel><twTotDel>8.720</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.233</twSlack><twSrc BELType="FF">microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as</twSrc><twDest BELType="RAM">microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13</twDest><twTotPathDel>8.720</twTotPathDel><twClkSkew dest = "1.231" src = "1.217">-0.014</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as</twSrc><twDest BELType='RAM'>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X69Y161.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X69Y161.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as</twComp><twBEL>microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y161.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y161.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.144</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as</twComp><twBEL>microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/Sl_Ready_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y130.A1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.525</twDelInfo><twComp>microblaze_0_dlmb_Sl_Ready[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y130.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data[3]</twComp><twBEL>microblaze_0_dlmb/microblaze_0_dlmb/Ready_ORing.i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y154.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.225</twDelInfo><twComp>microblaze_0_dlmb_LMB_Ready</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y154.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.A_N1</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y57.ENBWRENU</twSite><twDelType>net</twDelType><twFanCnt>130</twFanCnt><twDelInfo twEdge="twRising">4.260</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y57.CLKBWRCLKU</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13</twComp><twBEL>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13</twBEL></twPathDel><twLogDel>1.360</twLogDel><twRouteDel>7.360</twRouteDel><twTotDel>8.720</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.247</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30</twSrc><twDest BELType="RAM">microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twDest><twTotPathDel>8.735</twTotPathDel><twClkSkew dest = "1.243" src = "1.200">-0.043</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30</twSrc><twDest BELType='RAM'>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X77Y174.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X77Y174.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y165.A1</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y165.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>axi4lite_0_S_ARADDR[4]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y166.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y166.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[8]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y167.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y167.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[12]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y168.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y168.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>axi4lite_0_S_ARADDR[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y158.D5</twSite><twDelType>net</twDelType><twFanCnt>130</twFanCnt><twDelInfo twEdge="twRising">0.939</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y158.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y55.ADDRARDADDRL14</twSite><twDelType>net</twDelType><twFanCnt>129</twFanCnt><twDelInfo twEdge="twRising">5.239</twDelInfo><twComp>microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y55.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twComp><twBEL>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twBEL></twPathDel><twLogDel>1.412</twLogDel><twRouteDel>7.323</twRouteDel><twTotDel>8.735</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.248</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30</twSrc><twDest BELType="RAM">microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twDest><twTotPathDel>8.734</twTotPathDel><twClkSkew dest = "1.243" src = "1.200">-0.043</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30</twSrc><twDest BELType='RAM'>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X77Y174.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X77Y174.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y165.A1</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y165.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>axi4lite_0_S_ARADDR[4]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y166.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y166.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[8]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y167.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y167.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[12]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y168.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y168.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>axi4lite_0_S_ARADDR[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y158.D5</twSite><twDelType>net</twDelType><twFanCnt>130</twFanCnt><twDelInfo twEdge="twRising">0.939</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y158.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y55.ADDRARDADDRU14</twSite><twDelType>net</twDelType><twFanCnt>129</twFanCnt><twDelInfo twEdge="twRising">5.238</twDelInfo><twComp>microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y55.CLKARDCLKU</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twComp><twBEL>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twBEL></twPathDel><twLogDel>1.412</twLogDel><twRouteDel>7.322</twRouteDel><twTotDel>8.734</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.258</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30</twSrc><twDest BELType="RAM">microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twDest><twTotPathDel>8.724</twTotPathDel><twClkSkew dest = "1.243" src = "1.200">-0.043</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30</twSrc><twDest BELType='RAM'>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X77Y174.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X77Y174.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y165.A1</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y165.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>axi4lite_0_S_ARADDR[4]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT5</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y166.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y166.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[8]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y167.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y167.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[12]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y168.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y168.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>axi4lite_0_S_ARADDR[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y158.D5</twSite><twDelType>net</twDelType><twFanCnt>130</twFanCnt><twDelInfo twEdge="twRising">0.939</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y158.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y55.ADDRARDADDRL14</twSite><twDelType>net</twDelType><twFanCnt>129</twFanCnt><twDelInfo twEdge="twRising">5.239</twDelInfo><twComp>microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y55.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twComp><twBEL>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twBEL></twPathDel><twLogDel>1.401</twLogDel><twRouteDel>7.323</twRouteDel><twTotDel>8.724</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.259</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30</twSrc><twDest BELType="RAM">microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twDest><twTotPathDel>8.723</twTotPathDel><twClkSkew dest = "1.243" src = "1.200">-0.043</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30</twSrc><twDest BELType='RAM'>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X77Y174.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X77Y174.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y165.A1</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">1.145</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[30]</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y165.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>axi4lite_0_S_ARADDR[4]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT5</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y166.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y166.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[8]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y167.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y167.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[12]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y168.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y168.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>axi4lite_0_S_ARADDR[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y158.D5</twSite><twDelType>net</twDelType><twFanCnt>130</twFanCnt><twDelInfo twEdge="twRising">0.939</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y158.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y55.ADDRARDADDRU14</twSite><twDelType>net</twDelType><twFanCnt>129</twFanCnt><twDelInfo twEdge="twRising">5.238</twDelInfo><twComp>microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y55.CLKARDCLKU</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twComp><twBEL>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twBEL></twPathDel><twLogDel>1.401</twLogDel><twRouteDel>7.322</twRouteDel><twTotDel>8.723</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.312</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_20</twSrc><twDest BELType="RAM">microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twDest><twTotPathDel>8.666</twTotPathDel><twClkSkew dest = "1.243" src = "1.204">-0.039</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_20</twSrc><twDest BELType='RAM'>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X75Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X75Y178.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[20]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y167.C2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[20]</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y167.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>axi4lite_0_S_ARADDR[12]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[20].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y168.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y168.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>axi4lite_0_S_ARADDR[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y158.D5</twSite><twDelType>net</twDelType><twFanCnt>130</twFanCnt><twDelInfo twEdge="twRising">0.939</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y158.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y55.ADDRARDADDRL14</twSite><twDelType>net</twDelType><twFanCnt>129</twFanCnt><twDelInfo twEdge="twRising">5.239</twDelInfo><twComp>microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y55.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twComp><twBEL>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twBEL></twPathDel><twLogDel>1.241</twLogDel><twRouteDel>7.425</twRouteDel><twTotDel>8.666</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.313</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_20</twSrc><twDest BELType="RAM">microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twDest><twTotPathDel>8.665</twTotPathDel><twClkSkew dest = "1.243" src = "1.204">-0.039</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_20</twSrc><twDest BELType='RAM'>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X75Y178.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X75Y178.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1[20]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y167.C2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i[20]</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y167.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>axi4lite_0_S_ARADDR[12]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[20].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y168.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y168.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>axi4lite_0_S_ARADDR[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y158.D5</twSite><twDelType>net</twDelType><twFanCnt>130</twFanCnt><twDelInfo twEdge="twRising">0.939</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y158.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y55.ADDRARDADDRU14</twSite><twDelType>net</twDelType><twFanCnt>129</twFanCnt><twDelInfo twEdge="twRising">5.238</twDelInfo><twComp>microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y55.CLKARDCLKU</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twComp><twBEL>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twBEL></twPathDel><twLogDel>1.241</twLogDel><twRouteDel>7.424</twRouteDel><twTotDel>8.665</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.320</twSlack><twSrc BELType="FF">microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/Sl_Rdy</twSrc><twDest BELType="RAM">microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13</twDest><twTotPathDel>8.633</twTotPathDel><twClkSkew dest = "1.231" src = "1.217">-0.014</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/Sl_Rdy</twSrc><twDest BELType='RAM'>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X69Y161.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X69Y161.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as</twComp><twBEL>microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/Sl_Rdy</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y161.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/Sl_Rdy</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y161.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.144</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as</twComp><twBEL>microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/Sl_Ready_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y130.A1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.525</twDelInfo><twComp>microblaze_0_dlmb_Sl_Ready[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y130.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data[3]</twComp><twBEL>microblaze_0_dlmb/microblaze_0_dlmb/Ready_ORing.i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y154.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.225</twDelInfo><twComp>microblaze_0_dlmb_LMB_Ready</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y154.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.A_N1</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y57.ENBWRENU</twSite><twDelType>net</twDelType><twFanCnt>130</twFanCnt><twDelInfo twEdge="twRising">4.260</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y57.CLKBWRCLKU</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13</twComp><twBEL>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13</twBEL></twPathDel><twLogDel>1.360</twLogDel><twRouteDel>7.273</twRouteDel><twTotDel>8.633</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.320</twSlack><twSrc BELType="FF">microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/Sl_Rdy</twSrc><twDest BELType="RAM">microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13</twDest><twTotPathDel>8.633</twTotPathDel><twClkSkew dest = "1.231" src = "1.217">-0.014</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/Sl_Rdy</twSrc><twDest BELType='RAM'>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X69Y161.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X69Y161.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as</twComp><twBEL>microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/Sl_Rdy</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y161.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/Sl_Rdy</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y161.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.144</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/lmb_as</twComp><twBEL>microblaze_0_d_bram_ctrl_1/microblaze_0_d_bram_ctrl_1/Sl_Ready_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y130.A1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.525</twDelInfo><twComp>microblaze_0_dlmb_Sl_Ready[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y130.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.wb_dlmb_valid_read_data[3]</twComp><twBEL>microblaze_0_dlmb/microblaze_0_dlmb/Ready_ORing.i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X74Y154.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.225</twDelInfo><twComp>microblaze_0_dlmb_LMB_Ready</twComp></twPathDel><twPathDel><twSite>SLICE_X74Y154.CQ</twSite><twDelType>Tad_logic</twDelType><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.A_N1</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y57.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>130</twFanCnt><twDelInfo twEdge="twRising">4.260</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_EN</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y57.CLKBWRCLKL</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13</twComp><twBEL>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_13</twBEL></twPathDel><twLogDel>1.360</twLogDel><twRouteDel>7.273</twRouteDel><twTotDel>8.633</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.327</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_28</twSrc><twDest BELType="RAM">microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twDest><twTotPathDel>8.651</twTotPathDel><twClkSkew dest = "1.243" src = "1.204">-0.039</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_28</twSrc><twDest BELType='RAM'>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X73Y177.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X73Y177.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[28]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y165.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.124</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[28]</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y165.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>axi4lite_0_S_ARADDR[4]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y166.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y166.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[8]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y167.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y167.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[12]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y168.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y168.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>axi4lite_0_S_ARADDR[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y158.D5</twSite><twDelType>net</twDelType><twFanCnt>130</twFanCnt><twDelInfo twEdge="twRising">0.939</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y158.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y55.ADDRARDADDRL14</twSite><twDelType>net</twDelType><twFanCnt>129</twFanCnt><twDelInfo twEdge="twRising">5.239</twDelInfo><twComp>microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y55.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twComp><twBEL>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twBEL></twPathDel><twLogDel>1.349</twLogDel><twRouteDel>7.302</twRouteDel><twTotDel>8.651</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.328</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_28</twSrc><twDest BELType="RAM">microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twDest><twTotPathDel>8.650</twTotPathDel><twClkSkew dest = "1.243" src = "1.204">-0.039</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_28</twSrc><twDest BELType='RAM'>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X73Y177.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X73Y177.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[28]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y165.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.124</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[28]</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y165.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>axi4lite_0_S_ARADDR[4]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y166.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y166.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[8]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y167.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y167.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[12]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y168.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y168.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>axi4lite_0_S_ARADDR[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y158.D5</twSite><twDelType>net</twDelType><twFanCnt>130</twFanCnt><twDelInfo twEdge="twRising">0.939</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y158.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y55.ADDRARDADDRU14</twSite><twDelType>net</twDelType><twFanCnt>129</twFanCnt><twDelInfo twEdge="twRising">5.238</twDelInfo><twComp>microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y55.CLKARDCLKU</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twComp><twBEL>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twBEL></twPathDel><twLogDel>1.349</twLogDel><twRouteDel>7.301</twRouteDel><twTotDel>8.650</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.352</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_28</twSrc><twDest BELType="RAM">microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twDest><twTotPathDel>8.626</twTotPathDel><twClkSkew dest = "1.243" src = "1.204">-0.039</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_28</twSrc><twDest BELType='RAM'>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X73Y177.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X73Y177.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[28]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y165.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.124</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[28]</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y165.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>axi4lite_0_S_ARADDR[4]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT5</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y166.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y166.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[8]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y167.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y167.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[12]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y168.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y168.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>axi4lite_0_S_ARADDR[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y158.D5</twSite><twDelType>net</twDelType><twFanCnt>130</twFanCnt><twDelInfo twEdge="twRising">0.939</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y158.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y55.ADDRARDADDRL14</twSite><twDelType>net</twDelType><twFanCnt>129</twFanCnt><twDelInfo twEdge="twRising">5.239</twDelInfo><twComp>microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y55.CLKARDCLKL</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twComp><twBEL>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twBEL></twPathDel><twLogDel>1.324</twLogDel><twRouteDel>7.302</twRouteDel><twTotDel>8.626</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.353</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_28</twSrc><twDest BELType="RAM">microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twDest><twTotPathDel>8.625</twTotPathDel><twClkSkew dest = "1.243" src = "1.204">-0.039</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_28</twSrc><twDest BELType='RAM'>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X73Y177.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X73Y177.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[28]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y165.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.124</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2[28]</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y165.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>axi4lite_0_S_ARADDR[4]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT5</twBEL><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y166.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y166.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[8]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y167.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y167.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>axi4lite_0_S_ARADDR[12]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y168.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y168.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>axi4lite_0_S_ARADDR[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y158.D5</twSite><twDelType>net</twDelType><twFanCnt>130</twFanCnt><twDelInfo twEdge="twRising">0.939</twDelInfo><twComp>microblaze_0_d_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y158.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc[16]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mmux_new_pc71</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y55.ADDRARDADDRU14</twSite><twDelType>net</twDelType><twFanCnt>129</twFanCnt><twDelInfo twEdge="twRising">5.238</twDelInfo><twComp>microblaze_0_i_bram_ctrl_1_BRAM_PORT_BRAM_Addr[15]</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y55.CLKARDCLKU</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twComp><twBEL>microblaze_0_bram_block_0/microblaze_0_bram_block_0/ramb36e1_14</twBEL></twPathDel><twLogDel>1.324</twLogDel><twRouteDel>7.301</twRouteDel><twTotDel>8.625</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.378</twSlack><twSrc BELType="FF">microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_28</twSrc><twDest BELType="FF">axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2</twDest><twTotPathDel>8.520</twTotPathDel><twClkSkew dest = "0.538" src = "0.579">0.041</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_28</twSrc><twDest BELType='FF'>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X70Y168.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X70Y168.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>axi4lite_0_M_WDATA[131]</twComp><twBEL>microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y124.A1</twSite><twDelType>net</twDelType><twFanCnt>86</twFanCnt><twDelInfo twEdge="twRising">1.721</twDelInfo><twComp>axi4lite_0_M_WDATA[131]</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y124.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>axi_interconnect_1_M_RVALID[4]</twComp><twBEL>reconfigurable_peripherials_13/reconfigurable_peripherials_13/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y122.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>reconfigurable_peripherials_13/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y122.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>axi_interconnect_1/axi_interconnect_1/mi_register_slice_bank/gen_reg_slot[4].register_slice_inst/reset</twComp><twBEL>reconfigurable_peripherials_13/reconfigurable_peripherials_13/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done_F</twBEL><twBEL>reconfigurable_peripherials_13/reconfigurable_peripherials_13/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y137.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>axi_interconnect_1_M_AWREADY[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y137.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp><twBEL>axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/Mmux_gen_fpga.hh11</twBEL><twBEL>axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y151.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/Mmux_gen_fpga.hh1</twComp><twBEL>axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y151.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>axi4lite_0_M_WREADY[15]</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/Mmux_gen_fpga.hh1</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/Mmux_gen_fpga.hh11</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y170.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.861</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/Mmux_gen_fpga.hh1</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y170.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/Mmux_gen_fpga.hh15</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_17[0].muxf_s2_hi_inst</twBEL><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_17[0].muxf_s3_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y168.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y168.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y169.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y169.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y169.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>axi4lite_0_M_RDATA[219]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y168.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y168.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.019</twDelInfo><twComp>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]</twComp><twBEL>axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2</twBEL></twPathDel><twLogDel>1.399</twLogDel><twRouteDel>7.121</twRouteDel><twTotDel>8.520</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_0000MHz</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="76"><twPinLimitBanner>Component Switching Limit Checks: TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 = PERIOD TIMEGRP
        &quot;clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0&quot; TS_sys_clk_pin
        * 0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="77" type="MINPERIOD" name="Tcapper" slack="0.000" period="10.000" constraintValue="10.000" deviceLimit="10.000" freqLimit="100.000" physResource="axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VERTEX7_I/CLK" logResource="axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VERTEX7_I/CLK" locationPin="ICAP_X0Y0.CLK" clockNet="axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/gate_clk"/><twPinLimit anchorID="78" type="MINPERIOD" name="Tadc_DCLK" slack="6.000" period="10.000" constraintValue="10.000" deviceLimit="4.000" freqLimit="250.000" physResource="axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I/DCLK" logResource="axi_xadc_0/axi_xadc_0/AXI_XADC_CORE_I/is_7series.XADC_I/DCLK" locationPin="XADC_X0Y0.DCLK" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="79" type="MINPERIOD" name="Trper_CLKA" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_0/CLKARDCLKL" logResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_0/CLKARDCLKL" locationPin="RAMB36_X6Y25.CLKARDCLKL" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="80" type="MINPERIOD" name="Trper_CLKA" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_0/CLKARDCLKU" logResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_0/CLKARDCLKU" locationPin="RAMB36_X6Y25.CLKARDCLKU" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="81" type="MINPERIOD" name="Trper_CLKB" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_0/CLKBWRCLKL" logResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_0/CLKBWRCLKL" locationPin="RAMB36_X6Y25.CLKBWRCLKL" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="82" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_0/CLKBWRCLKU" logResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_0/CLKBWRCLKU" locationPin="RAMB36_X6Y25.CLKBWRCLKU" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="83" type="MINPERIOD" name="Trper_CLKA" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_1/CLKARDCLKL" logResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_1/CLKARDCLKL" locationPin="RAMB36_X3Y26.CLKARDCLKL" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="84" type="MINPERIOD" name="Trper_CLKA" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_1/CLKARDCLKU" logResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_1/CLKARDCLKU" locationPin="RAMB36_X3Y26.CLKARDCLKU" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="85" type="MINPERIOD" name="Trper_CLKB" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_1/CLKBWRCLKL" logResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_1/CLKBWRCLKL" locationPin="RAMB36_X3Y26.CLKBWRCLKL" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="86" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_1/CLKBWRCLKU" logResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_1/CLKBWRCLKU" locationPin="RAMB36_X3Y26.CLKBWRCLKU" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="87" type="MINPERIOD" name="Trper_CLKA" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_2/CLKARDCLKL" logResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_2/CLKARDCLKL" locationPin="RAMB36_X6Y27.CLKARDCLKL" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="88" type="MINPERIOD" name="Trper_CLKA" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_2/CLKARDCLKU" logResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_2/CLKARDCLKU" locationPin="RAMB36_X6Y27.CLKARDCLKU" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="89" type="MINPERIOD" name="Trper_CLKB" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_2/CLKBWRCLKL" logResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_2/CLKBWRCLKL" locationPin="RAMB36_X6Y27.CLKBWRCLKL" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="90" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_2/CLKBWRCLKU" logResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_2/CLKBWRCLKU" locationPin="RAMB36_X6Y27.CLKBWRCLKU" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="91" type="MINPERIOD" name="Trper_CLKA" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_3/CLKARDCLKL" logResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_3/CLKARDCLKL" locationPin="RAMB36_X4Y24.CLKARDCLKL" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="92" type="MINPERIOD" name="Trper_CLKA" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_3/CLKARDCLKU" logResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_3/CLKARDCLKU" locationPin="RAMB36_X4Y24.CLKARDCLKU" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="93" type="MINPERIOD" name="Trper_CLKB" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_3/CLKBWRCLKL" logResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_3/CLKBWRCLKL" locationPin="RAMB36_X4Y24.CLKBWRCLKL" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="94" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_3/CLKBWRCLKU" logResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_3/CLKBWRCLKU" locationPin="RAMB36_X4Y24.CLKBWRCLKU" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="95" type="MINPERIOD" name="Trper_CLKA" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_4/CLKARDCLKL" logResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_4/CLKARDCLKL" locationPin="RAMB36_X3Y24.CLKARDCLKL" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="96" type="MINPERIOD" name="Trper_CLKA" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_4/CLKARDCLKU" logResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_4/CLKARDCLKU" locationPin="RAMB36_X3Y24.CLKARDCLKU" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="97" type="MINPERIOD" name="Trper_CLKB" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_4/CLKBWRCLKL" logResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_4/CLKBWRCLKL" locationPin="RAMB36_X3Y24.CLKBWRCLKL" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="98" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_4/CLKBWRCLKU" logResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_4/CLKBWRCLKU" locationPin="RAMB36_X3Y24.CLKBWRCLKU" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="99" type="MINPERIOD" name="Trper_CLKA" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_5/CLKARDCLKL" logResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_5/CLKARDCLKL" locationPin="RAMB36_X3Y23.CLKARDCLKL" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="100" type="MINPERIOD" name="Trper_CLKA" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_5/CLKARDCLKU" logResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_5/CLKARDCLKU" locationPin="RAMB36_X3Y23.CLKARDCLKU" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="101" type="MINPERIOD" name="Trper_CLKB" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_5/CLKBWRCLKL" logResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_5/CLKBWRCLKL" locationPin="RAMB36_X3Y23.CLKBWRCLKL" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="102" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_5/CLKBWRCLKU" logResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_5/CLKBWRCLKU" locationPin="RAMB36_X3Y23.CLKBWRCLKU" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="103" type="MINPERIOD" name="Trper_CLKA" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_6/CLKARDCLKL" logResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_6/CLKARDCLKL" locationPin="RAMB36_X4Y25.CLKARDCLKL" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="104" type="MINPERIOD" name="Trper_CLKA" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_6/CLKARDCLKU" logResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_6/CLKARDCLKU" locationPin="RAMB36_X4Y25.CLKARDCLKU" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="105" type="MINPERIOD" name="Trper_CLKB" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_6/CLKBWRCLKL" logResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_6/CLKBWRCLKL" locationPin="RAMB36_X4Y25.CLKBWRCLKL" clockNet="clk_100_0000MHz"/><twPinLimit anchorID="106" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="8.161" period="10.000" constraintValue="10.000" deviceLimit="1.839" freqLimit="543.774" physResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_6/CLKBWRCLKU" logResource="microblaze_0_bram_block_1/microblaze_0_bram_block_1/ramb36e1_6/CLKBWRCLKU" locationPin="RAMB36_X4Y25.CLKBWRCLKU" clockNet="clk_100_0000MHz"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="107"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 200 MHz HIGH 50%;" type="origin" depth="0" requirement="5.000" prefType="period" actual="2.800" actualRollup="5.000" errors="0" errorRollup="0" items="0" itemsRollup="1135865"/><twConstRollup name="TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" fullName="TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 = PERIOD TIMEGRP         &quot;clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0&quot; TS_sys_clk_pin         * 0.5 HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="10.000" actualRollup="N/A" errors="0" errorRollup="0" items="1135865" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="108">0</twUnmetConstCnt><twDataSheet anchorID="109" twNameLen="15"><twClk2SUList anchorID="110" twDestWidth="5"><twDest>CLK_N</twDest><twClk2SU><twSrc>CLK_N</twSrc><twRiseRise>9.125</twRiseRise><twFallRise>4.107</twFallRise><twRiseFall>1.743</twRiseFall><twFallFall>0.653</twFallFall></twClk2SU><twClk2SU><twSrc>CLK_P</twSrc><twRiseRise>9.125</twRiseRise><twFallRise>4.107</twFallRise><twRiseFall>1.743</twRiseFall><twFallFall>0.653</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="111" twDestWidth="5"><twDest>CLK_P</twDest><twClk2SU><twSrc>CLK_N</twSrc><twRiseRise>9.125</twRiseRise><twFallRise>4.107</twFallRise><twRiseFall>1.743</twRiseFall><twFallFall>0.653</twFallFall></twClk2SU><twClk2SU><twSrc>CLK_P</twSrc><twRiseRise>9.125</twRiseRise><twFallRise>4.107</twFallRise><twRiseFall>1.743</twRiseFall><twFallFall>0.653</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="112"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>1135865</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>35752</twConnCnt></twConstCov><twStats anchorID="113"><twMinPer>10.000</twMinPer><twFootnote number="1" /><twMaxFreq>100.000</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sat Sep 13 14:34:25 2014 </twTimestamp></twFoot><twClientInfo anchorID="114"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 1035 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
