\chapter{Experimental Evaluation}\label{chapter:ExpEval}

\section{Benchmarks}
For combinational and sequential

\section{Results}

% Table generated by Excel2LaTeX from sheet 'Tabelle1'
\begin{sidewaystable}[htbp]
	\centering
	\scalebox{0.78}{
	\begin{tabular}{|r|l|l|l|r|r|r|r|r|r|r|r|r|r|}
		\toprule
		& \multicolumn{3}{c}{Benchmark} & \multicolumn{5}{c}{\cellcolor[rgb]{ .906,  .902,  .902}Ortho} & \multicolumn{5}{c|}{\cellcolor[rgb]{ .749,  .749,  .749}Ordering NW} \\
		\midrule
		& Name  & I/O   & |G|   & \multicolumn{1}{l|}{w } & \multicolumn{1}{l|}{ h } & \multicolumn{1}{l|}{|WC|} & \multicolumn{1}{l|}{|W|} & \multicolumn{1}{l|}{t in s} & \multicolumn{1}{l|}{w } & \multicolumn{1}{l|}{ h } & \multicolumn{1}{l|}{|WC|} & \multicolumn{1}{l|}{|W|} & \multicolumn{1}{l|}{t in s} \\
		\cmidrule{2-14}    \multicolumn{1}{|l|}{trindade16} & mux21 & 3/1   & \multicolumn{1}{r|}{5} & 6     & 7     & 5     & 24    & \multicolumn{1}{l|}{<1} & 4     & 4     & 1     & 9     & \multicolumn{1}{l|}{<1} \\
		& xor2  & 2/1   & 6     & 5     & 7     & 2     & 17    & \multicolumn{1}{l|}{<1} & 5     & 4     & 1     & 11    & \multicolumn{1}{l|}{<1} \\
		& xnor2 & 2/1   & 8     & 6     & 8     & 2     & 20    & \multicolumn{1}{l|}{<1} & 6     & 6     & 3     & 18    & \multicolumn{1}{l|}{<1} \\
		& par\_gen & 3/1   & 14    & 9     & 13    & 6     & 56    & \multicolumn{1}{l|}{<1} & 9     & 10    & 8     & 51    & \multicolumn{1}{l|}{<1} \\
		& FA    & 3/2   & 21    & 14    & 16    & 14    & 110   & \multicolumn{1}{l|}{<1} & 13    & 13    & 13    & 99    & \multicolumn{1}{l|}{<1} \\
		& par\_check & 4/1   & 21    & 12    & 19    & 22    & 107   & \multicolumn{1}{l|}{<1} & 11    & 14    & 10    & 154   & \multicolumn{1}{l|}{<1} \\
		\midrule
		\multicolumn{1}{|l|}{fontes18} & majority & 5/1   & 21    & 9     & 24    & 22    & 132   & \multicolumn{1}{l|}{<1} & 12    & 16    & 19    & 112   & \multicolumn{1}{l|}{<1} \\
		& b1\_r2 & 3/4   & 19    & 13    & 17    & 15    & 117   & \multicolumn{1}{l|}{<1} & 11    & 12    & 12    & 95    & \multicolumn{1}{l|}{<1} \\
		& 1bitAdderAOIG & 3/2   & 21    & 12    & 18    & 14    & 93    & \multicolumn{1}{l|}{<1} & 11    & 15    & 12    & 79    & \multicolumn{1}{l|}{<1} \\
		& 1bitAdderMaj & 3/1   & 36    & 13    & 32    & 28    & 181   & \multicolumn{1}{l|}{<1} & 13    & 29    & 27    & 178   & \multicolumn{1}{l|}{<1} \\
		& 2bitAdderMaj & 5/2   & 59    & 23    & 53    & 62    & 418   & \multicolumn{1}{l|}{<1} & 22    & 51    & 53    & 413   & \multicolumn{1}{l|}{<1} \\
		& cm82a & 5/3   & 56    & 22    & 48    & 68    & 475   & \multicolumn{1}{l|}{<1} & 20    & 42    & 54    & 438   & \multicolumn{1}{l|}{<1} \\
		& parity & 16/1  & 133   & 48    & 119   & 164   & 1867  & \multicolumn{1}{l|}{<1} & 48    & 103   & 72    & 2212  & \multicolumn{1}{l|}{<1} \\
		\midrule
		\multicolumn{1}{|l|}{ISCAS85} & c17   & 5/2   & 10    & 9     & 12    & 8     & 62    & \multicolumn{1}{l|}{<1} & 7     & 10    & 8     & 44    & \multicolumn{1}{l|}{<1} \\
		& c432  & 36/7  & 537   & 187   & 432   & 4273  & 34911 & \multicolumn{1}{l|}{<1} & 193   & 419   & 4063  & 36732 & \multicolumn{1}{l|}{<1} \\
		& c499  & 41/32 & 1089  & 359   & 841   & 9422  & 98988 & 2,02  & 328   & 734   & 9172  & 95451 & 2,02 \\
		& c880  & 60/26 & 845   & 292   & 696   & 7918  & 65197 & 1,41  & 267   & 645   & 8166  & 65090 & 1,95 \\
		& c1355 & 41/32 & 1329  & 431   & 1113  & 6318  & 103721 & 2,34  & 440   & 1110  & 5912  & 104694 & 3,49 \\
		& c1908 & 33/25 & 1092  & 365   & 819   & 10300 & 101085 & 1,90  & 342   & 763   & 9319  & 99799 & 1,92 \\
		& c2670 & 233/63 & 1840  & 664   & 1580  & 29792 & 308518 & 7,19  & 604   & 1497  & 25247 & 304793 & 6,42 \\
		& c3540 & 50/22 & 2748  & 840   & 2028  & 41794 & 433132 & 9,71  & 1949  & 820   & 39534 & 440620 & 9,39 \\
		& c5315 & 178/123 & 4615  & 1616  & 3436  & 122373 & 1551411 & 34,50 & 1509  & 3267  & 96594 & 1577735 & 60,48 \\
		& c6288 & 32/32 & 6963  & 1361  & 5715  & 31535 & 629779 & 24,73 & 1330  & 5713  & 34994 & 705176 & 25,86 \\
		& c7552 & 207/107 & 5654  & 1710  & 4318  & 200597 & 2312386 & 56,02 & 1599  & 4148  & 165626 & 2234848 & 47,98 \\
		\bottomrule
	\end{tabular}}%

\end{sidewaystable}%


% Table generated by Excel2LaTeX from sheet 'Tabelle1'
\begin{sidewaystable}[htbp]
	\centering
	\scalebox{0.78}{
	\begin{tabular}{|r|l|l|l|r|r|r|r|r|r|r|r|r|r|}
		\toprule
		& \multicolumn{3}{c}{Benchmark} & \multicolumn{5}{c}{\cellcolor[rgb]{ .906,  .902,  .902}Ortho} & \multicolumn{5}{c|}{\cellcolor[rgb]{ .749,  .749,  .749}Ordering NW} \\
		\midrule
		& Name  & I/O   & |G|   & \multicolumn{1}{l|}{w } & \multicolumn{1}{l|}{ h } & \multicolumn{1}{l|}{|WC|} & \multicolumn{1}{l|}{|W|} & \multicolumn{1}{l|}{t in s} & \multicolumn{1}{l|}{w } & \multicolumn{1}{l|}{ h } & \multicolumn{1}{l|}{|WC|} & \multicolumn{1}{l|}{|W|} & \multicolumn{1}{l|}{t in s} \\
		\midrule
		\multicolumn{1}{|l|}{EPFL} & ctrl  & 7/27  & 498   & 185   & 252   & 2690  & 25240 & \multicolumn{1}{l|}{<1} & 161   & 344   & 2497  & 23703 & \multicolumn{1}{l|}{<1} \\
		& int2float & 11/7  & 693   & 228   & 495   & 5533  & 112860 & 1,67  & 222   & 480   & 5319  & 47421 & 1,05 \\
		& router & 60/3  & 659   & 234   & 549   & 7873  & 51370 & 1,30  & 240   & 502   & 5699  & 56821 & 1,16 \\
		& dec   & 8/256 & 864   & 665   & 472   & 7161  & 159743 & 3,73  & 410   & 471   & 7166  & 101910 & 3,04 \\
		& cavlc & 10/11 & 1973  & 578   & 1428  & 28690 & 284337 & 5,79  & 568   & 1393  & 28325 & 279467 & 5,61 \\
		& adder & 256/129 & 3055  & 1027  & 2670  & 83063 & 693203 & 15,23 & 899   & 2668  & 82809 & 859067 & 20,15 \\
		& priority & 128/8 & 2761  & 815   & 2211  & 60749 & 585776 & 12,17 & 813   & 1990  & 41365 & 593235 & 12,30 \\
		& i2c   & 136/127 & 3507  & 1329  & 2576  & 92862 & 998017 & 33,16 & 1221  & 2469  & 84432 & 1020260 & 27,53 \\
		& bar   & 135/128 & 8592  & 2565  & 6426  & 306390 & 3515968 & 83,12 & 2438  & 6189  & 283554 & 3484387 & 128,79 \\
		& max   & 512/130 & 7866  & 2606  & 6415  & 544606 & 5028437 & 136,49 & 2506  & 6158  & 360324 & 5289167 & 142,19 \\
		\bottomrule
	\end{tabular}}%
	\caption{I/O number of primary inputs/outputs, |G| number of logic network nodes (gates + fan-outs), w $\times$ h aspect ratio given in tiles, |WC| number wire crossings, |W| number of wires, w $\times$ h aspect ratio given in tiles, w $\times$ h aspect ratio given in tiles,t in s runtime in seconds, OOM maximum RAM reached, —no data available}\label{tab:ordering_exp}%
\end{sidewaystable}%



% Table generated by Excel2LaTeX from sheet 'Tabelle1'
\begin{sidewaystable}[htbp]
	\centering
	\scalebox{0.9}{
	\begin{tabular}{|l|l|r|r|r|r|r|r|r|r|r|r|r|r|r|}
		\toprule
		\multicolumn{3}{|c|}{Benchmark} & \multicolumn{6}{c|}{\cellcolor[rgb]{ .906,  .902,  .902}Ortho} & \multicolumn{6}{c|}{\cellcolor[rgb]{ .682,  .667,  .667}MAJ DNW} \\
		\midrule
		Name  & I/O   & \multicolumn{1}{l|}{|M|} & \multicolumn{1}{l|}{|G|} & \multicolumn{1}{l|}{w } & \multicolumn{1}{l|}{ h } & \multicolumn{1}{l|}{|WC|} & \multicolumn{1}{l|}{|W|} & \multicolumn{1}{l|}{t in s} & \multicolumn{1}{l|}{|N|} & \multicolumn{1}{l|}{w } & \multicolumn{1}{l|}{ h } & \multicolumn{1}{l|}{|WC|} & \multicolumn{1}{l|}{|W|} & \multicolumn{1}{l|}{t in s} \\
		\midrule
		r1    & 3/2   & 5     & 84    & 29    & 64    & 92    & 709   & \multicolumn{1}{l|}{<1} & 26    & 107   & 73    & 70    & 1440  & \multicolumn{1}{l|}{<1} \\
		r2    & 4/3   & 7     & 90    & 30    & 72    & 92    & 731   & \multicolumn{1}{l|}{<1} & 28    & 176   & 87    & 78    & 2377  & \multicolumn{1}{l|}{<1} \\
		r3    & 6/10  & 30    & 432   & 138   & 318   & 1205  & 11838 & \multicolumn{1}{l|}{<1} & 132   & 904   & 385   & 831   & 34158 & 1,44 \\
		r4    & 10/27 & 93    & 1321  & 390   & 980   & 8479  & 100222 & 2,42  & 350   & 3722  & 1000  & 4813  & 355351 & 12,91 \\
		r5    & 10/50 & 190   & 2668  & 765   & 1975  & 31667 & 371272 & 14,68 & 712   & 8112  & 1978  & 16555 & 1431295 & 96,20 \\
		r6    & 10/25 & 85    & 1204  & 361   & 890   & 6803  & 79105 & 2,01  & 310   & 2744  & 902   & 3915  & 235040 & 9,71 \\
		r7    & 23/70 & 267   & 3799  & 1106  & 2811  & 63270 & 744287 & 22,72 & 971   & 11421 & 2801  & 32302 & 2791464 & 111,13 \\
		r8    & 16/85 & 324   & 4638  & 1321  & 3436  & 86195 & 1050366 & 29,24 & 1189  & 13714 & 3349  & 41489 & 3943616 & 194,62 \\
		r9    & 16/85 & 61    & 864   & 253   & 643   & 3907  & 40424 & 1,12  & 245   & 1815  & 665   & 2280  & 120456 & 6,82 \\
		r10   & 8/21  & 83    & 1149  & 333   & 855   & 6861  & 74636 & 1,89  & 306   & 2706  & 854   & 3623  & 235136 & 9,74 \\
		r11   & 12/46 & 140   & 2014  & 590   & 1496  & 19547 & 221230 & 5,96  & 520   & 6247  & 1544  & 9331  & 857118 & 43,59 \\
		\cmidrule{1-15}    \end{tabular}}%
	\caption{I/O number of primary inputs/outputs, |M| number of majority gates, |G| number of logic network nodes (gates + fan-outs), w $\times$ h aspect ratio given in tiles, |WC| number wire crossings, |W| number of wires, w $\times$ h aspect ratio given in tiles, w $\times$ h aspect ratio given in tiles,t in s runtime in seconds, OOM maximum RAM reached, —no data available}\label{tab:maj_exp}%
\end{sidewaystable}%



\begin{sidewaystable}[htbp]
	\centering
	\begin{tabular}{|r|l|l|r|r|r|r|r|r|l|}
		\toprule
		& Name  & I/O   & \multicolumn{1}{l|}{|R|} & \multicolumn{1}{l|}{|G|} & \multicolumn{1}{l|}{w } & \multicolumn{1}{l|}{ h } & \multicolumn{1}{l|}{|WC|} & \multicolumn{1}{l|}{|W|} & t in s \\
		\midrule
		\multicolumn{1}{|l|}{itc99-poli} & b01   & 2/2   & 5     & 127   & 72    & 107   & 226   & 2837  & <1 \\
		& b02   & 1/1   & 4     & 68    & 51    & 56    & 127   & 1214  & <1 \\
		& b03   & 4/4   & 30    & 420   & 352   & 376   & 4421  & 47514 & \multicolumn{1}{r|}{1,01365} \\
		& b04   & 11/8  & 66    & 1866  & 1032  & 1469  & 28841 & 440650 & \multicolumn{1}{r|}{9,527} \\
		& b05   & 1/36  & 34    & 2636  & 1004  & 1887  & 19518 & 366310 & \multicolumn{1}{r|}{15,2846} \\
		& b06   & 2/6   & 9     & 143   & 102   & 125   & 425   & 4660  & <1 \\
		& b07   & 1/8   & 49    & 1149  & 682   & 941   & 15163 & 196220 & \multicolumn{1}{r|}{4,66632} \\
		& b08   & 9/4   & 21    & 462   & 298   & 387   & 3428  & 39367 & \multicolumn{1}{r|}{1,34292} \\
		& b09   & 1/1   & 28    & 426   & 341   & 365   & 4619  & 44597 & <1 \\
		& b10   & 11/6  & 17    & 549   & 291   & 447   & 4546  & 47939 & \multicolumn{1}{r|}{1,23536} \\
		& b11   & 7/6   & 31    & 1718  & 683   & 1303  & 18781 & 261924 & \multicolumn{1}{r|}{6,27877} \\
		& b12   & 5/6   & 121   & 2854  & 1706  & 2313  & 74904 & 1195053 & \multicolumn{1}{r|}{42,3646} \\
		& b13   & 10/10 & 53    & 878   & 670   & 762   & 14746 & 174757 & \multicolumn{1}{r|}{10,0356} \\
		& b14   & 32/54 & 245   & 24900 & 8648  & 18087 & 876527 & 26976087 & \multicolumn{1}{r|}{890,069} \\
		& b15   & 36/70 & 449   &       &       &       &       &       & OOM \\
		& b17   & 37/97 & 1415  &       &       &       &       &       & OOM \\
		\bottomrule
	\end{tabular}%
	\caption{I/O number of primary inputs/outputs, |R| number of registers (D-flipflops), |G| number of logic network nodes (gates + fan-outs), w $\times$ h aspect ratio given in tiles, t in s runtime in seconds, OOM maximum RAM reached, —no data available}\label{tab:seq_exp}%
\end{sidewaystable}%



