INFO-FLOW: Workspace /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1 opened at Wed Nov 13 10:36:48 EST 2024
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     config_array_partition -maximum_size 4096 
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
Command     config_array_partition done; error code: 1; 
Execute     config_compile -name_max_length 60 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set to 60.
Execute     set_part xcku115-flvb2104-2-i 
INFO: [HLS 200-1510] Running: set_part xcku115-flvb2104-2-i 
Execute       create_platform xcku115-flvb2104-2-i -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcku115-flvb2104-2-i'
Command       create_platform done; 0.82 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 60.
Command     set_part done; 0.93 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.44 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 6.57 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.98 seconds. CPU system time: 0.43 seconds. Elapsed time: 6.57 seconds; current allocated memory: 0.297 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 229.277 MB.
Execute         set_directive_top myproject -name=myproject 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang firmware/myproject.cpp -foptimization-record-file=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/all.directive.json -E -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=kintexu_medium -device-resource-info=BRAM_4320.000000_DSP_5520.000000_FF_1326720.000000_LUT_663360.000000_SLICE_82920.000000_SLR_2.000000_URAM_0.000000 -device-name-info=xcku115-flvb2104-2-i > /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.out.log 2> /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=kintexu_medium -device-resource-info=BRAM_4320.000000_DSP_5520.000000_FF_1326720.000000_LUT_663360.000000_SLICE_82920.000000_SLR_2.000000_URAM_0.000000 -device-name-info=xcku115-flvb2104-2-i > /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/clang.out.log 2> /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5566] unexpected pragma argument 'mul', expects function/operation (firmware/nnet_utils/nnet_mult.h:82:34)
WARNING: [HLS 207-5538] 'region' in '#pragma HLS Inline' is deprecated, use 'Inline Pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:273:26)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (firmware/nnet_utils/nnet_multiheadattention.h:98:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (firmware/nnet_utils/nnet_multiheadattention.h:99:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (firmware/nnet_utils/nnet_multiheadattention.h:100:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (firmware/nnet_utils/nnet_multiheadattention.h:101:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (firmware/nnet_utils/nnet_multiheadattention.h:148:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (firmware/nnet_utils/nnet_multiheadattention.h:153:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (firmware/nnet_utils/nnet_multiheadattention.h:209:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (firmware/nnet_utils/nnet_multiheadattention.h:210:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (firmware/nnet_utils/nnet_multiheadattention.h:211:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (firmware/nnet_utils/nnet_multiheadattention.h:234:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (firmware/nnet_utils/nnet_multiheadattention.h:235:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (firmware/nnet_utils/nnet_multiheadattention.h:236:9)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.99 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.28 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 2.11 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (firmware/nnet_utils/nnet_multiheadattention.h:318:9)
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region (firmware/nnet_utils/nnet_multiheadattention.h:318:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 2 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file firmware/myproject.cpp
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=kintexu_medium -device-resource-info=BRAM_4320.000000_DSP_5520.000000_FF_1326720.000000_LUT_663360.000000_SLICE_82920.000000_SLR_2.000000_URAM_0.000000 -device-name-info=xcku115-flvb2104-2-i > /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.out.log 2> /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:319:63)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:13:16)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_code_gen.h:14:16)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_code_gen.h:15:24)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:25:16)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_code_gen.h:26:16)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_code_gen.h:27:24)
WARNING: [HLS 207-5292] unused parameter 'multiplier_limit' (firmware/nnet_utils/nnet_mult.h:21:32)
WARNING: [HLS 207-5292] unused parameter 'multiplier_limit' (firmware/nnet_utils/nnet_mult.h:80:32)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.09 seconds. CPU system time: 0.56 seconds. Elapsed time: 7.96 seconds; current allocated memory: 234.586 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.g.bc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc > /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.15 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 1.43 sec.
Execute         run_link_or_opt -opt -out /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.57 sec.
Execute         run_link_or_opt -out /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=myproject -mllvm -hls-db-dir -mllvm /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=kintexu_medium -device-resource-info=BRAM_4320.000000_DSP_5520.000000_FF_1326720.000000_LUT_663360.000000_SLICE_82920.000000_SLR_2.000000_URAM_0.000000 -device-name-info=xcku115-flvb2104-2-i 2> /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 45,799 Compile/Link /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 45,799 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 354,606 Unroll/Inline (step 1) /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 354,606 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 108,424 Unroll/Inline (step 2) /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 108,424 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 108,360 Unroll/Inline (step 3) /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 108,360 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 103,780 Unroll/Inline (step 4) /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 103,780 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 122,019 Array/Struct (step 1) /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 122,019 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 91,611 Array/Struct (step 2) /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 91,611 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 91,857 Array/Struct (step 3) /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 91,857 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 95,719 Array/Struct (step 4) /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 95,719 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 94,641 Array/Struct (step 5) /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 94,641 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 92,835 Performance (step 1) /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 92,835 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 92,835 Performance (step 2) /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 92,835 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 92,835 Performance (step 3) /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 92,835 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 92,835 Performance (step 4) /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 92,835 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 92,343 HW Transforms (step 1) /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 92,343 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 92,171 HW Transforms (step 2) /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 92,171 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:63:27)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*)' into 'void nnet::lin_projection<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>*, hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>*, hls::stream<nnet::datapack<config3::head_dim_key, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<nnet::datapack<config3::head_dim_key, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<nnet::datapack<config3::head_dim_value, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, config3::weight_t*, config3::bias_t*, config3::weight_t*, config3::bias_t*, config3::weight_t*, config3::bias_t*)' (firmware/nnet_utils/nnet_multiheadattention.h:241:9)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*)' into 'void nnet::lin_projection<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>*, hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>*, hls::stream<nnet::datapack<config3::head_dim_key, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<nnet::datapack<config3::head_dim_key, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<nnet::datapack<config3::head_dim_value, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, config3::weight_t*, config3::bias_t*, config3::weight_t*, config3::bias_t*, config3::weight_t*, config3::bias_t*)' (firmware/nnet_utils/nnet_multiheadattention.h:242:9)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*)' into 'void nnet::lin_projection<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>*, hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>*, hls::stream<nnet::datapack<config3::head_dim_key, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<nnet::datapack<config3::head_dim_key, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<nnet::datapack<config3::head_dim_value, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, config3::weight_t*, config3::bias_t*, config3::weight_t*, config3::bias_t*, config3::weight_t*, config3::bias_t*)' (firmware/nnet_utils/nnet_multiheadattention.h:243:9)
INFO: [HLS 214-131] Inlining function 'void nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config3>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::matrixmul_transpose<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(hls::stream<nnet::datapack<config3::head_dim_key, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<nnet::datapack<config3::head_dim_key, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [config3::seq_len])' (firmware/nnet_utils/nnet_multiheadattention.h:133:9)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::matrixmul_transpose<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(hls::stream<nnet::datapack<config3::head_dim_key, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<nnet::datapack<config3::head_dim_key, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [config3::seq_len])' (firmware/nnet_utils/nnet_multiheadattention.h:128:21)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::matrixmul<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [config3::seq_len], hls::stream<nnet::datapack<config3::head_dim_key, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>*)' (firmware/nnet_utils/nnet_multiheadattention.h:184:20)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_2::weight_t*, config3_2::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:63:27)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_2::weight_t*, config3_2::bias_t*)' into 'void nnet::dense_out<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0> (*) [config3::head_dim_value], ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3::weight_t*, config3::bias_t*)' (firmware/nnet_utils/nnet_multiheadattention.h:273:3)
INFO: [HLS 214-291] Loop 'maxtrixmul2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:354:18)
INFO: [HLS 214-291] Loop 'maxtrixmul1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:349:18)
INFO: [HLS 214-291] Loop 'lin_proj' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:339:15)
INFO: [HLS 214-291] Loop 'prepvk' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:333:10)
INFO: [HLS 214-291] Loop 'prepq' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:329:9)
INFO: [HLS 214-291] Loop 'output_dense' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:263:16)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_266_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:266:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_268_2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:268:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_274_3' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:274:21)
INFO: [HLS 214-291] Loop 'Result' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:81:13)
INFO: [HLS 214-291] Loop 'Accum1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:73:13)
INFO: [HLS 214-291] Loop 'Accum2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:74:17)
INFO: [HLS 214-291] Loop 'ResetAccum' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:68:17)
INFO: [HLS 214-291] Loop 'Product1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:59:15)
INFO: [HLS 214-291] Loop 'Product2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:61:19)
INFO: [HLS 214-291] Loop 'row' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:174:7)
INFO: [HLS 214-291] Loop 'qk' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:176:6)
INFO: [HLS 214-291] Loop 'col' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:180:14)
INFO: [HLS 214-291] Loop 'product' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:183:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_161_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:161:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_164_2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:164:21)
INFO: [HLS 214-291] Loop 'row' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:116:10)
INFO: [HLS 214-291] Loop 'q' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:120:9)
INFO: [HLS 214-291] Loop 'col' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:124:14)
INFO: [HLS 214-291] Loop 'product' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:127:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_134_2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:134:27)
INFO: [HLS 214-291] Loop 'prep_k' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:106:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_109_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:109:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_398_2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:398:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_371_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:371:23)
INFO: [HLS 214-291] Loop 'k_h' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:216:7)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_51_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:51:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_287_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:287:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_288_2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:288:21)
INFO: [HLS 214-186] Unrolling loop 'maxtrixmul2' (firmware/nnet_utils/nnet_multiheadattention.h:354:18) in function 'nnet::multiheadattention<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_multiheadattention.h:309:0)
INFO: [HLS 214-186] Unrolling loop 'maxtrixmul1' (firmware/nnet_utils/nnet_multiheadattention.h:349:18) in function 'nnet::multiheadattention<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_multiheadattention.h:309:0)
INFO: [HLS 214-186] Unrolling loop 'lin_proj' (firmware/nnet_utils/nnet_multiheadattention.h:339:15) in function 'nnet::multiheadattention<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_multiheadattention.h:309:0)
INFO: [HLS 214-186] Unrolling loop 'prepvk' (firmware/nnet_utils/nnet_multiheadattention.h:333:10) in function 'nnet::multiheadattention<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_multiheadattention.h:309:0)
INFO: [HLS 214-186] Unrolling loop 'prepq' (firmware/nnet_utils/nnet_multiheadattention.h:329:9) in function 'nnet::multiheadattention<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_multiheadattention.h:309:0)
INFO: [HLS 214-186] Unrolling loop 'output_dense' (firmware/nnet_utils/nnet_multiheadattention.h:263:16) in function 'nnet::dense_out<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_multiheadattention.h:258:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'output_dense' (firmware/nnet_utils/nnet_multiheadattention.h:263:16) in function 'nnet::dense_out<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_multiheadattention.h:258:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_274_3' (firmware/nnet_utils/nnet_multiheadattention.h:274:21) in function 'nnet::dense_out<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 4 (firmware/nnet_utils/nnet_multiheadattention.h:258:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_266_1' (firmware/nnet_utils/nnet_multiheadattention.h:266:20) in function 'nnet::dense_out<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_multiheadattention.h:258:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_268_2' (firmware/nnet_utils/nnet_multiheadattention.h:268:20) in function 'nnet::dense_out<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_multiheadattention.h:258:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:81:13) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' completely with a factor of 4 (firmware/nnet_utils/nnet_dense_latency.h:37:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:73:13) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' completely with a factor of 4 (firmware/nnet_utils/nnet_dense_latency.h:37:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:74:17) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' completely with a factor of 4 (firmware/nnet_utils/nnet_dense_latency.h:37:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:68:17) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' completely with a factor of 4 (firmware/nnet_utils/nnet_dense_latency.h:37:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:59:15) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' completely with a factor of 4 (firmware/nnet_utils/nnet_dense_latency.h:37:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:61:19) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' completely with a factor of 4 (firmware/nnet_utils/nnet_dense_latency.h:37:0)
INFO: [HLS 214-186] Unrolling loop 'row' (firmware/nnet_utils/nnet_multiheadattention.h:174:7) in function 'nnet::matrixmul<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_multiheadattention.h:147:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'row' (firmware/nnet_utils/nnet_multiheadattention.h:174:7) in function 'nnet::matrixmul<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_multiheadattention.h:147:0)
INFO: [HLS 214-186] Unrolling loop 'col' (firmware/nnet_utils/nnet_multiheadattention.h:180:14) in function 'nnet::matrixmul<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_multiheadattention.h:147:0)
INFO: [HLS 214-186] Unrolling loop 'product' (firmware/nnet_utils/nnet_multiheadattention.h:183:22) in function 'nnet::matrixmul<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_multiheadattention.h:147:0)
INFO: [HLS 214-186] Unrolling loop 'qk' (firmware/nnet_utils/nnet_multiheadattention.h:176:6) in function 'nnet::matrixmul<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_multiheadattention.h:147:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_161_1' (firmware/nnet_utils/nnet_multiheadattention.h:161:20) in function 'nnet::matrixmul<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_multiheadattention.h:147:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_161_1' (firmware/nnet_utils/nnet_multiheadattention.h:161:20) in function 'nnet::matrixmul<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_multiheadattention.h:147:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_2' (firmware/nnet_utils/nnet_multiheadattention.h:164:21) in function 'nnet::matrixmul<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_multiheadattention.h:147:0)
INFO: [HLS 214-186] Unrolling loop 'row' (firmware/nnet_utils/nnet_multiheadattention.h:116:10) in function 'nnet::matrixmul_transpose<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_multiheadattention.h:83:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'row' (firmware/nnet_utils/nnet_multiheadattention.h:116:10) in function 'nnet::matrixmul_transpose<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_multiheadattention.h:83:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_134_2' (firmware/nnet_utils/nnet_multiheadattention.h:134:27) in function 'nnet::matrixmul_transpose<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_multiheadattention.h:83:0)
INFO: [HLS 214-186] Unrolling loop 'col' (firmware/nnet_utils/nnet_multiheadattention.h:124:14) in function 'nnet::matrixmul_transpose<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_multiheadattention.h:83:0)
INFO: [HLS 214-186] Unrolling loop 'product' (firmware/nnet_utils/nnet_multiheadattention.h:127:22) in function 'nnet::matrixmul_transpose<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_multiheadattention.h:83:0)
INFO: [HLS 214-186] Unrolling loop 'q' (firmware/nnet_utils/nnet_multiheadattention.h:120:9) in function 'nnet::matrixmul_transpose<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_multiheadattention.h:83:0)
INFO: [HLS 214-186] Unrolling loop 'prep_k' (firmware/nnet_utils/nnet_multiheadattention.h:106:13) in function 'nnet::matrixmul_transpose<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_multiheadattention.h:83:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'prep_k' (firmware/nnet_utils/nnet_multiheadattention.h:106:13) in function 'nnet::matrixmul_transpose<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_multiheadattention.h:83:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_1' (firmware/nnet_utils/nnet_multiheadattention.h:109:24) in function 'nnet::matrixmul_transpose<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_multiheadattention.h:83:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_398_2' (firmware/nnet_utils/nnet_activation.h:398:20) in function 'nnet::softmax_legacy<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_activation.h:333:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_371_1' (firmware/nnet_utils/nnet_activation.h:371:23) in function 'nnet::softmax_legacy<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_activation.h:333:0)
INFO: [HLS 214-186] Unrolling loop 'k_h' (firmware/nnet_utils/nnet_multiheadattention.h:216:7) in function 'nnet::lin_projection<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_multiheadattention.h:208:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'k_h' (firmware/nnet_utils/nnet_multiheadattention.h:216:7) in function 'nnet::lin_projection<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_multiheadattention.h:208:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:81:13) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' completely with a factor of 2 (firmware/nnet_utils/nnet_dense_latency.h:37:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:73:13) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' completely with a factor of 4 (firmware/nnet_utils/nnet_dense_latency.h:37:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:74:17) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' completely with a factor of 2 (firmware/nnet_utils/nnet_dense_latency.h:37:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:68:17) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' completely with a factor of 2 (firmware/nnet_utils/nnet_dense_latency.h:37:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:59:15) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' completely with a factor of 4 (firmware/nnet_utils/nnet_dense_latency.h:37:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:61:19) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' completely with a factor of 2 (firmware/nnet_utils/nnet_dense_latency.h:37:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_51_1' (firmware/nnet_utils/nnet_multiheadattention.h:51:19) in function 'nnet::read_stream_array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>' completely with a factor of 4 (firmware/nnet_utils/nnet_multiheadattention.h:50:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_287_1' (firmware/nnet_utils/nnet_multiheadattention.h:287:20) in function 'nnet::data_prep<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_multiheadattention.h:285:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_288_2' (firmware/nnet_utils/nnet_multiheadattention.h:288:21) in function 'nnet::data_prep<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 4 (firmware/nnet_utils/nnet_multiheadattention.h:285:0)
INFO: [HLS 214-367] Instantiating function 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*)' to 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*)' by setting 'weights' to 'value_weight', 'biases' to 'value_bias' (firmware/nnet_utils/nnet_dense.h:50:13)
INFO: [HLS 214-367] Instantiating function 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*)' to 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*) (.246)' by setting 'weights' to 'query_weight', 'biases' to 'query_bias' (firmware/nnet_utils/nnet_dense.h:50:13)
INFO: [HLS 214-367] Instantiating function 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*)' to 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*) (.247)' by setting 'weights' to 'key_weight', 'biases' to 'key_bias' (firmware/nnet_utils/nnet_dense.h:50:13)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(config3_1::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*) (.247)' (firmware/nnet_utils/nnet_dense_latency.h:37:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(config3_1::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*) (.246)' (firmware/nnet_utils/nnet_dense_latency.h:37:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(config3_1::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:37:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>(config3_2::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_2::weight_t*, config3_2::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:37:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'value_bias3'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (firmware/myproject.cpp:58:2)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'value_weight3'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (firmware/myproject.cpp:58:2)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'query_bias3'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (firmware/myproject.cpp:58:2)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'query_weight3'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (firmware/myproject.cpp:58:2)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'key_bias3'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (firmware/myproject.cpp:58:2)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'key_weight3'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (firmware/myproject.cpp:58:2)
INFO: [HLS 214-248] Applying array_partition to 'attention_output_bias3': Complete partitioning on dimension 1. (firmware/weights/attention_output_bias3.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'attention_output_weight3': Complete partitioning on dimension 1. (firmware/weights/attention_output_weight3.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'in_q': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'in_v': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'Product': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_multiheadattention.h:88:12)
INFO: [HLS 214-248] Applying array_partition to 'qk_smout': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_multiheadattention.h:89:12)
INFO: [HLS 214-248] Applying array_partition to 'mat_res_con': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_multiheadattention.h:259:9)
INFO: [HLS 214-248] Applying array_partition to 'dense_out': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_multiheadattention.h:260:8)
INFO: [HLS 214-248] Applying array_partition to 'd_value': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_multiheadattention.h:310:22)
INFO: [HLS 214-248] Applying array_partition to 'd_query': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_multiheadattention.h:311:22)
INFO: [HLS 214-248] Applying array_partition to 'q_proj': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_multiheadattention.h:312:56)
INFO: [HLS 214-248] Applying array_partition to 'k_proj': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_multiheadattention.h:313:56)
INFO: [HLS 214-248] Applying array_partition to 'v_proj': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_multiheadattention.h:314:58)
INFO: [HLS 214-248] Applying array_partition to 'qk_mul': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (firmware/nnet_utils/nnet_multiheadattention.h:315:12)
INFO: [HLS 214-248] Applying array_partition to 'matr_out': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_multiheadattention.h:316:25)
INFO: [HLS 214-248] Applying array_partition to 'layer3_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:27:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'q_proj_1' with compact=bit mode in 32-bits (firmware/nnet_utils/nnet_multiheadattention.h:312:56)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'q_proj_0' with compact=bit mode in 32-bits (firmware/nnet_utils/nnet_multiheadattention.h:312:56)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'k_proj_1' with compact=bit mode in 32-bits (firmware/nnet_utils/nnet_multiheadattention.h:313:56)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'k_proj_0' with compact=bit mode in 32-bits (firmware/nnet_utils/nnet_multiheadattention.h:313:56)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'v_proj_1' with compact=bit mode in 32-bits (firmware/nnet_utils/nnet_multiheadattention.h:314:58)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'v_proj_0' with compact=bit mode in 32-bits (firmware/nnet_utils/nnet_multiheadattention.h:314:58)
INFO: [HLS 214-248] Applying array_reshape to 'input_1': Complete reshaping on dimension 1. (firmware/myproject.cpp:27:0)
INFO: [HLS 214-248] Applying array_reshape to 'input_2': Complete reshaping on dimension 1. (firmware/myproject.cpp:27:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 17.73 seconds. CPU system time: 0.7 seconds. Elapsed time: 21.58 seconds; current allocated memory: 247.062 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 247.062 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 2.51 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.52 seconds; current allocated memory: 299.031 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 1.88 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.96 seconds; current allocated memory: 327.668 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-102] Partitioning array 'proj_k_pack' (firmware/nnet_utils/nnet_multiheadattention.h:231) automatically.
INFO: [XFORM 203-102] Partitioning array 'proj_q_pack' (firmware/nnet_utils/nnet_multiheadattention.h:232) automatically.
INFO: [XFORM 203-102] Partitioning array 'proj_v_pack' (firmware/nnet_utils/nnet_multiheadattention.h:233) automatically.
INFO: [XFORM 203-102] Partitioning array 'proj_k_pack' (firmware/nnet_utils/nnet_multiheadattention.h:231) automatically.
INFO: [XFORM 203-102] Partitioning array 'proj_q_pack' (firmware/nnet_utils/nnet_multiheadattention.h:232) automatically.
INFO: [XFORM 203-102] Partitioning array 'proj_v_pack' (firmware/nnet_utils/nnet_multiheadattention.h:233) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul' (firmware/nnet_utils/nnet_multiheadattention.h:315) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.1' (firmware/nnet_utils/nnet_multiheadattention.h:315) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.2' (firmware/nnet_utils/nnet_multiheadattention.h:315) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.3' (firmware/nnet_utils/nnet_multiheadattention.h:315) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.4' (firmware/nnet_utils/nnet_multiheadattention.h:315) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.5' (firmware/nnet_utils/nnet_multiheadattention.h:315) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.6' (firmware/nnet_utils/nnet_multiheadattention.h:315) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.7' (firmware/nnet_utils/nnet_multiheadattention.h:315) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.8' (firmware/nnet_utils/nnet_multiheadattention.h:315) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.9' (firmware/nnet_utils/nnet_multiheadattention.h:315) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.10' (firmware/nnet_utils/nnet_multiheadattention.h:315) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.11' (firmware/nnet_utils/nnet_multiheadattention.h:315) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.12' (firmware/nnet_utils/nnet_multiheadattention.h:315) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.13' (firmware/nnet_utils/nnet_multiheadattention.h:315) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.14' (firmware/nnet_utils/nnet_multiheadattention.h:315) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.15' (firmware/nnet_utils/nnet_multiheadattention.h:315) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.16' (firmware/nnet_utils/nnet_multiheadattention.h:315) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.17' (firmware/nnet_utils/nnet_multiheadattention.h:315) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.18' (firmware/nnet_utils/nnet_multiheadattention.h:315) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.19' (firmware/nnet_utils/nnet_multiheadattention.h:315) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.20' (firmware/nnet_utils/nnet_multiheadattention.h:315) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.21' (firmware/nnet_utils/nnet_multiheadattention.h:315) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.22' (firmware/nnet_utils/nnet_multiheadattention.h:315) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.23' (firmware/nnet_utils/nnet_multiheadattention.h:315) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.24' (firmware/nnet_utils/nnet_multiheadattention.h:315) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.25' (firmware/nnet_utils/nnet_multiheadattention.h:315) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.26' (firmware/nnet_utils/nnet_multiheadattention.h:315) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.27' (firmware/nnet_utils/nnet_multiheadattention.h:315) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.28' (firmware/nnet_utils/nnet_multiheadattention.h:315) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.29' (firmware/nnet_utils/nnet_multiheadattention.h:315) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.30' (firmware/nnet_utils/nnet_multiheadattention.h:315) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.31' (firmware/nnet_utils/nnet_multiheadattention.h:315) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.32' (firmware/nnet_utils/nnet_multiheadattention.h:315) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.33' (firmware/nnet_utils/nnet_multiheadattention.h:315) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.34' (firmware/nnet_utils/nnet_multiheadattention.h:315) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.35' (firmware/nnet_utils/nnet_multiheadattention.h:315) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.36' (firmware/nnet_utils/nnet_multiheadattention.h:315) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.37' (firmware/nnet_utils/nnet_multiheadattention.h:315) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.38' (firmware/nnet_utils/nnet_multiheadattention.h:315) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.39' (firmware/nnet_utils/nnet_multiheadattention.h:315) automatically.
WARNING: [HLS 200-805] An internal stream 'd_value' (firmware/nnet_utils/nnet_multiheadattention.h:310) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'd_value.1' (firmware/nnet_utils/nnet_multiheadattention.h:310) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'd_value.2' (firmware/nnet_utils/nnet_multiheadattention.h:310) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'd_value.3' (firmware/nnet_utils/nnet_multiheadattention.h:310) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'd_value.4' (firmware/nnet_utils/nnet_multiheadattention.h:310) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'd_value.5' (firmware/nnet_utils/nnet_multiheadattention.h:310) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'd_value.6' (firmware/nnet_utils/nnet_multiheadattention.h:310) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'd_value.7' (firmware/nnet_utils/nnet_multiheadattention.h:310) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'd_query' (firmware/nnet_utils/nnet_multiheadattention.h:311) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'd_query.1' (firmware/nnet_utils/nnet_multiheadattention.h:311) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'd_query.2' (firmware/nnet_utils/nnet_multiheadattention.h:311) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'd_query.3' (firmware/nnet_utils/nnet_multiheadattention.h:311) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'd_query.4' (firmware/nnet_utils/nnet_multiheadattention.h:311) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'd_query.5' (firmware/nnet_utils/nnet_multiheadattention.h:311) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'd_query.6' (firmware/nnet_utils/nnet_multiheadattention.h:311) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'd_query.7' (firmware/nnet_utils/nnet_multiheadattention.h:311) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'q_proj_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'q_proj_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'k_proj_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'k_proj_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'v_proj_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'v_proj_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'matr_out' (firmware/nnet_utils/nnet_multiheadattention.h:316) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'matr_out.1' (firmware/nnet_utils/nnet_multiheadattention.h:316) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'matr_out.2' (firmware/nnet_utils/nnet_multiheadattention.h:316) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'matr_out.3' (firmware/nnet_utils/nnet_multiheadattention.h:316) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'nnet::multiheadattention<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_multiheadattention.h:310), detected/extracted 11 process function(s): 
	 'nnet::data_prep<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>'
	 'nnet::data_prep<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.6'
	 'nnet::data_prep<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.7'
	 'nnet::data_prep<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.8'
	 'nnet::lin_projection<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>'
	 'nnet::lin_projection<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.3'
	 'nnet::matrixmul_transpose<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>'
	 'nnet::matrixmul_transpose<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.4'
	 'nnet::matrixmul<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>'
	 'nnet::matrixmul<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.5'
	 'nnet::dense_out<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>'.
Command           transform done; 6.5 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:372:24) to (firmware/nnet_utils/nnet_activation.h:407:1) in function 'nnet::softmax_legacy<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config3>'... converting 43 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::matrixmul<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.5' (firmware/nnet_utils/nnet_multiheadattention.h:78:18)...760 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::matrixmul<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_multiheadattention.h:78:18)...760 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' (firmware/nnet_utils/nnet_dense_latency.h:63:1)...12 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>.2' (firmware/nnet_utils/nnet_dense_latency.h:33:1)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>.1' (firmware/nnet_utils/nnet_dense_latency.h:33:1)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' (firmware/nnet_utils/nnet_dense_latency.h:33:1)...6 expression(s) balanced.
Command           transform done; 2.46 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 8.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 8.97 seconds; current allocated memory: 370.246 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-993] Function 'multiheadattention<ap_fixed,ap_fixed,config3>' (firmware/nnet_utils/nnet_multiheadattention.h:310:2) failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop . Ignoring pipeline directive to allow the dataflow directive to take precedence. 
Execute             auto_get_db
Command           transform done; 3.97 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.87 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.97 seconds; current allocated memory: 703.355 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 17.43 sec.
Command       elaborate done; 46.98 sec.
Execute       ap_eval exec zip -j /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.3' to 'data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_3'.
WARNING: [SYN 201-103] Legalizing function name 'data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.2' to 'data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_2'.
WARNING: [SYN 201-103] Legalizing function name 'data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1' to 'data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_1'.
WARNING: [SYN 201-103] Legalizing function name 'data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>' to 'data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>' to 'read_stream_array_ap_fixed_16_6_5_3_0_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.2' to 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.1' to 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>' to 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1' to 'lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_1'.
WARNING: [SYN 201-103] Legalizing function name 'lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3>' to 'lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_legacy<ap_fixed,ap_fixed,softmax_config3>' to 'softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'matrixmul_transpose<ap_fixed,ap_fixed,config3>.1' to 'matrixmul_transpose_ap_fixed_ap_fixed_config3_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrixmul_transpose<ap_fixed,ap_fixed,config3>' to 'matrixmul_transpose_ap_fixed_ap_fixed_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1' to 'matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3>' to 'matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_2>' to 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_out<ap_fixed,ap_fixed<16,6,5,3,0>,config3>' to 'dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'multiheadattention<ap_fixed,ap_fixed,config3>' to 'multiheadattention_ap_fixed_ap_fixed_config3_s'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model multiheadattention<ap_fixed,ap_fixed,config3> 
Execute         preproc_iomode -model dense_out<ap_fixed,ap_fixed<16,6,5,3,0>,config3> 
Execute         preproc_iomode -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_2> 
Execute         preproc_iomode -model matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3> 
Execute         preproc_iomode -model matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 
Execute         preproc_iomode -model matrixmul_transpose<ap_fixed,ap_fixed,config3> 
Execute         preproc_iomode -model matrixmul_transpose<ap_fixed,ap_fixed,config3>.1 
Execute         preproc_iomode -model softmax_legacy<ap_fixed,ap_fixed,softmax_config3> 
Execute         preproc_iomode -model lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3> 
Execute         preproc_iomode -model lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 
Execute         preproc_iomode -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1> 
Execute         preproc_iomode -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.1 
Execute         preproc_iomode -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.2 
Execute         preproc_iomode -model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> 
Execute         preproc_iomode -model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3> 
Execute         preproc_iomode -model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 
Execute         preproc_iomode -model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.2 
Execute         preproc_iomode -model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.3 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.3 data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.2 data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3> {read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.2 dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.1 dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1> lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3> softmax_legacy<ap_fixed,ap_fixed,softmax_config3> matrixmul_transpose<ap_fixed,ap_fixed,config3>.1 matrixmul_transpose<ap_fixed,ap_fixed,config3> matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3> dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_2> dense_out<ap_fixed,ap_fixed<16,6,5,3,0>,config3> multiheadattention<ap_fixed,ap_fixed,config3> myproject
INFO-FLOW: Configuring Module : data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.3 ...
Execute         set_default_model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.3 
Execute         apply_spec_resource_limit data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.3 
INFO-FLOW: Configuring Module : data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.2 ...
Execute         set_default_model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.2 
Execute         apply_spec_resource_limit data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.2 
INFO-FLOW: Configuring Module : data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 ...
Execute         set_default_model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 
Execute         apply_spec_resource_limit data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 
INFO-FLOW: Configuring Module : data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3> ...
Execute         set_default_model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3> 
Execute         apply_spec_resource_limit data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3> 
INFO-FLOW: Configuring Module : read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> ...
Execute         set_default_model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> 
Execute         apply_spec_resource_limit read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> 
INFO-FLOW: Configuring Module : dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.2 ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.2 
Execute         apply_spec_resource_limit dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.2 
INFO-FLOW: Configuring Module : dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.1 ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.1 
Execute         apply_spec_resource_limit dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.1 
INFO-FLOW: Configuring Module : dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1> ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1> 
Execute         apply_spec_resource_limit dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1> 
INFO-FLOW: Configuring Module : lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 ...
Execute         set_default_model lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 
Execute         apply_spec_resource_limit lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 
INFO-FLOW: Configuring Module : lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3> ...
Execute         set_default_model lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3> 
Execute         apply_spec_resource_limit lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3> 
INFO-FLOW: Configuring Module : softmax_legacy<ap_fixed,ap_fixed,softmax_config3> ...
Execute         set_default_model softmax_legacy<ap_fixed,ap_fixed,softmax_config3> 
Execute         apply_spec_resource_limit softmax_legacy<ap_fixed,ap_fixed,softmax_config3> 
INFO-FLOW: Configuring Module : matrixmul_transpose<ap_fixed,ap_fixed,config3>.1 ...
Execute         set_default_model matrixmul_transpose<ap_fixed,ap_fixed,config3>.1 
Execute         apply_spec_resource_limit matrixmul_transpose<ap_fixed,ap_fixed,config3>.1 
INFO-FLOW: Configuring Module : matrixmul_transpose<ap_fixed,ap_fixed,config3> ...
Execute         set_default_model matrixmul_transpose<ap_fixed,ap_fixed,config3> 
Execute         apply_spec_resource_limit matrixmul_transpose<ap_fixed,ap_fixed,config3> 
INFO-FLOW: Configuring Module : matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 ...
Execute         set_default_model matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 
Execute         apply_spec_resource_limit matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 
INFO-FLOW: Configuring Module : matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3> ...
Execute         set_default_model matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3> 
Execute         apply_spec_resource_limit matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3> 
INFO-FLOW: Configuring Module : dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_2> ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_2> 
Execute         apply_spec_resource_limit dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_2> 
INFO-FLOW: Configuring Module : dense_out<ap_fixed,ap_fixed<16,6,5,3,0>,config3> ...
Execute         set_default_model dense_out<ap_fixed,ap_fixed<16,6,5,3,0>,config3> 
Execute         apply_spec_resource_limit dense_out<ap_fixed,ap_fixed<16,6,5,3,0>,config3> 
INFO-FLOW: Configuring Module : multiheadattention<ap_fixed,ap_fixed,config3> ...
Execute         set_default_model multiheadattention<ap_fixed,ap_fixed,config3> 
Execute         apply_spec_resource_limit multiheadattention<ap_fixed,ap_fixed,config3> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.3 data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.2 data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3> {read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.2 dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.1 dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1> lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3> softmax_legacy<ap_fixed,ap_fixed,softmax_config3> matrixmul_transpose<ap_fixed,ap_fixed,config3>.1 matrixmul_transpose<ap_fixed,ap_fixed,config3> matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3> dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_2> dense_out<ap_fixed,ap_fixed<16,6,5,3,0>,config3> multiheadattention<ap_fixed,ap_fixed,config3> myproject
INFO-FLOW: Preprocessing Module: data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.3 ...
Execute         set_default_model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.3 
Execute         cdfg_preprocess -model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.3 
Execute         rtl_gen_preprocess data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.3 
INFO-FLOW: Preprocessing Module: data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.2 ...
Execute         set_default_model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.2 
Execute         cdfg_preprocess -model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.2 
Execute         rtl_gen_preprocess data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.2 
INFO-FLOW: Preprocessing Module: data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 ...
Execute         set_default_model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 
Execute         cdfg_preprocess -model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 
Execute         rtl_gen_preprocess data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 
INFO-FLOW: Preprocessing Module: data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3> ...
Execute         set_default_model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3> 
Execute         cdfg_preprocess -model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3> 
Execute         rtl_gen_preprocess data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3> 
INFO-FLOW: Preprocessing Module: read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> ...
Execute         set_default_model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> 
Execute         cdfg_preprocess -model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> 
Execute         rtl_gen_preprocess read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.2 ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.2 
Execute         cdfg_preprocess -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.2 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.2 
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.1 ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.1 
Execute         cdfg_preprocess -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.1 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.1 
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1> ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1> 
Execute         cdfg_preprocess -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1> 
INFO-FLOW: Preprocessing Module: lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 ...
Execute         set_default_model lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 
Execute         cdfg_preprocess -model lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 
Execute         rtl_gen_preprocess lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 
INFO-FLOW: Preprocessing Module: lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3> ...
Execute         set_default_model lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3> 
Execute         cdfg_preprocess -model lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3> 
Execute         rtl_gen_preprocess lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3> 
INFO-FLOW: Preprocessing Module: softmax_legacy<ap_fixed,ap_fixed,softmax_config3> ...
Execute         set_default_model softmax_legacy<ap_fixed,ap_fixed,softmax_config3> 
Execute         cdfg_preprocess -model softmax_legacy<ap_fixed,ap_fixed,softmax_config3> 
Execute         rtl_gen_preprocess softmax_legacy<ap_fixed,ap_fixed,softmax_config3> 
INFO-FLOW: Preprocessing Module: matrixmul_transpose<ap_fixed,ap_fixed,config3>.1 ...
Execute         set_default_model matrixmul_transpose<ap_fixed,ap_fixed,config3>.1 
Execute         cdfg_preprocess -model matrixmul_transpose<ap_fixed,ap_fixed,config3>.1 
Execute         rtl_gen_preprocess matrixmul_transpose<ap_fixed,ap_fixed,config3>.1 
INFO-FLOW: Preprocessing Module: matrixmul_transpose<ap_fixed,ap_fixed,config3> ...
Execute         set_default_model matrixmul_transpose<ap_fixed,ap_fixed,config3> 
Execute         cdfg_preprocess -model matrixmul_transpose<ap_fixed,ap_fixed,config3> 
Execute         rtl_gen_preprocess matrixmul_transpose<ap_fixed,ap_fixed,config3> 
INFO-FLOW: Preprocessing Module: matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 ...
Execute         set_default_model matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 
Execute         cdfg_preprocess -model matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 
Execute         rtl_gen_preprocess matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 
INFO-FLOW: Preprocessing Module: matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3> ...
Execute         set_default_model matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3> 
Execute         cdfg_preprocess -model matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3> 
Execute         rtl_gen_preprocess matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_2> ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_2> 
Execute         cdfg_preprocess -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_2> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_2> 
INFO-FLOW: Preprocessing Module: dense_out<ap_fixed,ap_fixed<16,6,5,3,0>,config3> ...
Execute         set_default_model dense_out<ap_fixed,ap_fixed<16,6,5,3,0>,config3> 
Execute         cdfg_preprocess -model dense_out<ap_fixed,ap_fixed<16,6,5,3,0>,config3> 
Execute         rtl_gen_preprocess dense_out<ap_fixed,ap_fixed<16,6,5,3,0>,config3> 
INFO-FLOW: Preprocessing Module: multiheadattention<ap_fixed,ap_fixed,config3> ...
Execute         set_default_model multiheadattention<ap_fixed,ap_fixed,config3> 
Execute         cdfg_preprocess -model multiheadattention<ap_fixed,ap_fixed,config3> 
Execute         rtl_gen_preprocess multiheadattention<ap_fixed,ap_fixed,config3> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.3 data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.2 data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3> {read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.2 dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.1 dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1> lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3> softmax_legacy<ap_fixed,ap_fixed,softmax_config3> matrixmul_transpose<ap_fixed,ap_fixed,config3>.1 matrixmul_transpose<ap_fixed,ap_fixed,config3> matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3> dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_2> dense_out<ap_fixed,ap_fixed<16,6,5,3,0>,config3> multiheadattention<ap_fixed,ap_fixed,config3> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.3 
Execute         schedule -model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 708.270 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_3.verbose.sched.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_3.sched.adb -f 
INFO-FLOW: Finish scheduling data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.3.
Execute         set_default_model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.3 
Execute         bind -model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 708.578 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_3.verbose.bind.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_3.bind.adb -f 
INFO-FLOW: Finish binding data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.2 
Execute         schedule -model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 709.844 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_2.verbose.sched.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_2.sched.adb -f 
INFO-FLOW: Finish scheduling data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.2.
Execute         set_default_model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.2 
Execute         bind -model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 710.102 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_2.verbose.bind.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_2.bind.adb -f 
INFO-FLOW: Finish binding data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 
Execute         schedule -model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 711.344 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_1.verbose.sched.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_1.sched.adb -f 
INFO-FLOW: Finish scheduling data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1.
Execute         set_default_model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 
Execute         bind -model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 711.691 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_1.verbose.bind.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_1.bind.adb -f 
INFO-FLOW: Finish binding data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3> 
Execute         schedule -model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 712.875 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.verbose.sched.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.sched.adb -f 
INFO-FLOW: Finish scheduling data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.
Execute         set_default_model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3> 
Execute         bind -model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 713.258 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.verbose.bind.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.bind.adb -f 
INFO-FLOW: Finish binding data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_stream_array_ap_fixed_16_6_5_3_0_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> 
Execute         schedule -model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 713.465 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/read_stream_array_ap_fixed_16_6_5_3_0_4_s.verbose.sched.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/read_stream_array_ap_fixed_16_6_5_3_0_4_s.sched.adb -f 
INFO-FLOW: Finish scheduling read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>.
Execute         set_default_model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> 
Execute         bind -model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 713.535 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/read_stream_array_ap_fixed_16_6_5_3_0_4_s.verbose.bind.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/read_stream_array_ap_fixed_16_6_5_3_0_4_s.bind.adb -f 
INFO-FLOW: Finish binding read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.2 
Execute         schedule -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 714.562 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2.verbose.sched.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.2.
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.2 
Execute         bind -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 714.562 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2.verbose.bind.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.1 
Execute         schedule -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 715.098 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1.verbose.sched.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.1.
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.1 
Execute         bind -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 715.098 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1.verbose.bind.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1> 
Execute         schedule -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 715.875 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s.verbose.sched.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1> 
Execute         bind -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 715.875 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s.verbose.bind.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 
Execute         schedule -model lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 719.172 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_1.verbose.sched.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_1.sched.adb -f 
INFO-FLOW: Finish scheduling lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1.
Execute         set_default_model lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 
Execute         bind -model lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 719.172 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_1.verbose.bind.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_1.bind.adb -f 
INFO-FLOW: Finish binding lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3> 
Execute         schedule -model lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 722.555 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.verbose.sched.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.sched.adb -f 
INFO-FLOW: Finish scheduling lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.
Execute         set_default_model lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3> 
Execute         bind -model lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 722.555 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.verbose.bind.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.bind.adb -f 
INFO-FLOW: Finish binding lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model softmax_legacy<ap_fixed,ap_fixed,softmax_config3> 
Execute         schedule -model softmax_legacy<ap_fixed,ap_fixed,softmax_config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'softmax_legacy<ap_fixed,ap_fixed,softmax_config3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 18, function 'softmax_legacy<ap_fixed,ap_fixed,softmax_config3>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.51 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 726.871 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s.verbose.sched.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s.sched.adb -f 
INFO-FLOW: Finish scheduling softmax_legacy<ap_fixed,ap_fixed,softmax_config3>.
Execute         set_default_model softmax_legacy<ap_fixed,ap_fixed,softmax_config3> 
Execute         bind -model softmax_legacy<ap_fixed,ap_fixed,softmax_config3> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 727.246 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s.verbose.bind.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s.bind.adb -f 
INFO-FLOW: Finish binding softmax_legacy<ap_fixed,ap_fixed,softmax_config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_transpose_ap_fixed_ap_fixed_config3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matrixmul_transpose<ap_fixed,ap_fixed,config3>.1 
Execute         schedule -model matrixmul_transpose<ap_fixed,ap_fixed,config3>.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 7.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.19 seconds; current allocated memory: 760.480 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_config3_1.verbose.sched.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_config3_1.sched.adb -f 
Command         db_write done; 0.17 sec.
INFO-FLOW: Finish scheduling matrixmul_transpose<ap_fixed,ap_fixed,config3>.1.
Execute         set_default_model matrixmul_transpose<ap_fixed,ap_fixed,config3>.1 
Execute         bind -model matrixmul_transpose<ap_fixed,ap_fixed,config3>.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 3.36 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.63 seconds; current allocated memory: 761.254 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_config3_1.verbose.bind.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_config3_1.bind.adb -f 
Command         db_write done; 0.2 sec.
INFO-FLOW: Finish binding matrixmul_transpose<ap_fixed,ap_fixed,config3>.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_transpose_ap_fixed_ap_fixed_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matrixmul_transpose<ap_fixed,ap_fixed,config3> 
Execute         schedule -model matrixmul_transpose<ap_fixed,ap_fixed,config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 7.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.56 seconds; current allocated memory: 795.398 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_config3_s.verbose.sched.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_config3_s.sched.adb -f 
Command         db_write done; 0.17 sec.
INFO-FLOW: Finish scheduling matrixmul_transpose<ap_fixed,ap_fixed,config3>.
Execute         set_default_model matrixmul_transpose<ap_fixed,ap_fixed,config3> 
Execute         bind -model matrixmul_transpose<ap_fixed,ap_fixed,config3> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 3.31 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.58 seconds; current allocated memory: 796.164 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_config3_s.verbose.bind.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_config3_s.bind.adb -f 
Command         db_write done; 0.2 sec.
INFO-FLOW: Finish binding matrixmul_transpose<ap_fixed,ap_fixed,config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 
Execute         schedule -model matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 5.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.7 seconds; current allocated memory: 825.043 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_1.verbose.sched.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_1.sched.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish scheduling matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1.
Execute         set_default_model matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 
Execute         bind -model matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.96 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.15 seconds; current allocated memory: 825.043 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_1.verbose.bind.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_1.bind.adb -f 
Command         db_write done; 0.15 sec.
INFO-FLOW: Finish binding matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3> 
Execute         schedule -model matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 5.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.55 seconds; current allocated memory: 849.617 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.verbose.sched.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.sched.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish scheduling matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.
Execute         set_default_model matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3> 
Execute         bind -model matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.95 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.14 seconds; current allocated memory: 849.617 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.verbose.bind.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.bind.adb -f 
Command         db_write done; 0.16 sec.
INFO-FLOW: Finish binding matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_2> 
Execute         schedule -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_2>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 849.617 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_2_s.verbose.sched.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_2>.
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_2> 
Execute         bind -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 849.617 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_2_s.verbose.bind.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_2_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_out<ap_fixed,ap_fixed<16,6,5,3,0>,config3> 
Execute         schedule -model dense_out<ap_fixed,ap_fixed<16,6,5,3,0>,config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 849.617 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.verbose.sched.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_out<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.
Execute         set_default_model dense_out<ap_fixed,ap_fixed<16,6,5,3,0>,config3> 
Execute         bind -model dense_out<ap_fixed,ap_fixed<16,6,5,3,0>,config3> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 849.617 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.verbose.bind.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.bind.adb -f 
INFO-FLOW: Finish binding dense_out<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiheadattention_ap_fixed_ap_fixed_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model multiheadattention<ap_fixed,ap_fixed,config3> 
Execute         schedule -model multiheadattention<ap_fixed,ap_fixed,config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO v_proj_0 (from lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_U0 to matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO v_proj_1 (from lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_U0 to matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_U0) to 3 to improve performance and/or avoid deadlocks.
Command         schedule done; 0.52 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 858.715 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_ap_fixed_config3_s.verbose.sched.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_ap_fixed_config3_s.sched.adb -f 
INFO-FLOW: Finish scheduling multiheadattention<ap_fixed,ap_fixed,config3>.
Execute         set_default_model multiheadattention<ap_fixed,ap_fixed,config3> 
Execute         bind -model multiheadattention<ap_fixed,ap_fixed,config3> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.28 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 858.715 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_ap_fixed_config3_s.verbose.bind.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Command         syn_report done; 0.41 sec.
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_ap_fixed_config3_s.bind.adb -f 
INFO-FLOW: Finish binding multiheadattention<ap_fixed,ap_fixed,config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 858.715 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 858.715 MB.
Execute         syn_report -verbosereport -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Command         syn_report done; 0.4 sec.
Execute         db_write -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.3 
Execute         rtl_gen_preprocess data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.2 
Execute         rtl_gen_preprocess data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 
Execute         rtl_gen_preprocess data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3> 
Execute         rtl_gen_preprocess read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.2 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.1 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1> 
Execute         rtl_gen_preprocess lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 
Execute         rtl_gen_preprocess lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3> 
Execute         rtl_gen_preprocess softmax_legacy<ap_fixed,ap_fixed,softmax_config3> 
Execute         rtl_gen_preprocess matrixmul_transpose<ap_fixed,ap_fixed,config3>.1 
Execute         rtl_gen_preprocess matrixmul_transpose<ap_fixed,ap_fixed,config3> 
Execute         rtl_gen_preprocess matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 
Execute         rtl_gen_preprocess matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_2> 
Execute         rtl_gen_preprocess dense_out<ap_fixed,ap_fixed<16,6,5,3,0>,config3> 
Execute         rtl_gen_preprocess multiheadattention<ap_fixed,ap_fixed,config3> 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.3 data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.2 data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3> {read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.2 dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.1 dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1> lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3> softmax_legacy<ap_fixed,ap_fixed,softmax_config3> matrixmul_transpose<ap_fixed,ap_fixed,config3>.1 matrixmul_transpose<ap_fixed,ap_fixed,config3> matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3> dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_2> dense_out<ap_fixed,ap_fixed<16,6,5,3,0>,config3> multiheadattention<ap_fixed,ap_fixed,config3> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.3 -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 859.555 MB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.3 -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/vhdl/myproject_data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_3 
Execute         gen_rtl data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.3 -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/verilog/myproject_data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_3 
Execute         syn_report -csynth -model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.3 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_3_csynth.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         syn_report -rtlxml -model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.3 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_3_csynth.xml 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         syn_report -verbosereport -model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.3 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_3.verbose.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         db_write -model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.3 -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_3.adb 
Execute         db_write -model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.3 -bindview -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.3 -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.2 -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 864.145 MB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.2 -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/vhdl/myproject_data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_2 
Execute         gen_rtl data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.2 -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/verilog/myproject_data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_2 
Execute         syn_report -csynth -model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.2 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_2_csynth.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         syn_report -rtlxml -model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.2 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_2_csynth.xml 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         syn_report -verbosereport -model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.2 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_2.verbose.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         db_write -model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.2 -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_2.adb 
Execute         db_write -model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.2 -bindview -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.2 -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 868.641 MB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/vhdl/myproject_data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_1 
Execute         gen_rtl data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/verilog/myproject_data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_1 
Execute         syn_report -csynth -model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_csynth.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         syn_report -rtlxml -model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_csynth.xml 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         syn_report -verbosereport -model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_1.verbose.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         db_write -model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_1.adb 
Execute         db_write -model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 -bindview -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 873.172 MB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3> -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/vhdl/myproject_data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_s 
Execute         gen_rtl data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3> -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/verilog/myproject_data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_s 
Execute         syn_report -csynth -model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_csynth.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         syn_report -rtlxml -model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_csynth.xml 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         syn_report -verbosereport -model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.verbose.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         db_write -model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3> -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.adb 
Execute         db_write -model data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3> -bindview -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3> -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_stream_array_ap_fixed_16_6_5_3_0_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/read_stream_array_ap_fixed_16_6_5_3_0_4_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_stream_array_ap_fixed_16_6_5_3_0_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 876.527 MB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/vhdl/myproject_read_stream_array_ap_fixed_16_6_5_3_0_4_s 
Execute         gen_rtl read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/verilog/myproject_read_stream_array_ap_fixed_16_6_5_3_0_4_s 
Execute         syn_report -csynth -model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/read_stream_array_ap_fixed_16_6_5_3_0_4_s_csynth.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         syn_report -rtlxml -model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/read_stream_array_ap_fixed_16_6_5_3_0_4_s_csynth.xml 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         syn_report -verbosereport -model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/read_stream_array_ap_fixed_16_6_5_3_0_4_s.verbose.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         db_write -model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/read_stream_array_ap_fixed_16_6_5_3_0_4_s.adb 
Execute         db_write -model read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> -bindview -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4> -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/read_stream_array_ap_fixed_16_6_5_3_0_4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.2 -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2_key_weight3_ROM_AUTO_1R' to 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2_kebkb' due to the length limit 60
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2' pipeline 'dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_26_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2'.
INFO: [RTMG 210-279] Implementing memory 'myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2_kebkb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 877.500 MB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.2 -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.2 -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2 
Execute         syn_report -csynth -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.2 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2_csynth.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         syn_report -rtlxml -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.2 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2_csynth.xml 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         syn_report -verbosereport -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.2 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2.verbose.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         db_write -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.2 -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2.adb 
Execute         db_write -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.2 -bindview -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.2 -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.1 -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1_query_weight3_ROM_AUTO_1R' to 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1_qucud' due to the length limit 60
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1' pipeline 'dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_26_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1'.
INFO: [RTMG 210-279] Implementing memory 'myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1_qucud' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 879.484 MB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.1 -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.1 -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1 
Execute         syn_report -csynth -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.1 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1_csynth.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         syn_report -rtlxml -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.1 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1_csynth.xml 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         syn_report -verbosereport -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.1 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1.verbose.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         db_write -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.1 -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1.adb 
Execute         db_write -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.1 -bindview -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.1 -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s_value_weight3_ROM_AUTO_1R' to 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s_vadEe' due to the length limit 60
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s' pipeline 'dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_26_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s'.
INFO: [RTMG 210-279] Implementing memory 'myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s_vadEe' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 881.449 MB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1> -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1> -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s 
Execute         syn_report -csynth -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s_csynth.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         syn_report -rtlxml -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s_csynth.xml 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         syn_report -verbosereport -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s.verbose.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         db_write -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1> -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s.adb 
Execute         db_write -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1> -bindview -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1> -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_1'.
Command         create_rtl_model done; 0.28 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 885.594 MB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/vhdl/myproject_lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_1 
Execute         gen_rtl lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/verilog/myproject_lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_1 
Execute         syn_report -csynth -model lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_csynth.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         syn_report -rtlxml -model lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_csynth.xml 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         syn_report -verbosereport -model lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_1.verbose.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         db_write -model lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_1.adb 
Execute         db_write -model lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 -bindview -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_s'.
Command         create_rtl_model done; 0.27 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 895.141 MB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3> -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/vhdl/myproject_lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_s 
Execute         gen_rtl lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3> -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/verilog/myproject_lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_s 
Execute         syn_report -csynth -model lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_csynth.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         syn_report -rtlxml -model lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_csynth.xml 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         syn_report -verbosereport -model lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.verbose.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         db_write -model lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3> -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.adb 
Execute         db_write -model lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3> -bindview -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3> -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model softmax_legacy<ap_fixed,ap_fixed,softmax_config3> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_exp_table_ROM_AUTO_1R' to 'softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_exp_taeOg' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_invert_table_ROM_AUTO_1R' to 'softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_invertfYi' due to the length limit 60
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s' pipeline 'softmax_legacy<ap_fixed,ap_fixed,softmax_config3>' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s' is 5101 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_24s_21ns_38_3_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s'.
INFO: [RTMG 210-279] Implementing memory 'myproject_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_exp_taeOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myproject_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_invertfYi' using auto ROMs.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 909.617 MB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl softmax_legacy<ap_fixed,ap_fixed,softmax_config3> -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/vhdl/myproject_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s 
Execute         gen_rtl softmax_legacy<ap_fixed,ap_fixed,softmax_config3> -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/verilog/myproject_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s 
Execute         syn_report -csynth -model softmax_legacy<ap_fixed,ap_fixed,softmax_config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_csynth.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         syn_report -rtlxml -model softmax_legacy<ap_fixed,ap_fixed,softmax_config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_csynth.xml 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         syn_report -verbosereport -model softmax_legacy<ap_fixed,ap_fixed,softmax_config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s.verbose.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         db_write -model softmax_legacy<ap_fixed,ap_fixed,softmax_config3> -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s.adb 
Execute         db_write -model softmax_legacy<ap_fixed,ap_fixed,softmax_config3> -bindview -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info softmax_legacy<ap_fixed,ap_fixed,softmax_config3> -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_transpose_ap_fixed_ap_fixed_config3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model matrixmul_transpose<ap_fixed,ap_fixed,config3>.1 -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_config3_1.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_transpose_ap_fixed_ap_fixed_config3_1' is 38400 from HDL expression: (1'b1 == ap_CS_fsm_state21)
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11ns_26_1_1': 400 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_26_1_1': 800 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_transpose_ap_fixed_ap_fixed_config3_1'.
Command         create_rtl_model done; 9.36 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9.35 seconds. CPU system time: 0.24 seconds. Elapsed time: 9.59 seconds; current allocated memory: 1.408 GB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl matrixmul_transpose<ap_fixed,ap_fixed,config3>.1 -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/vhdl/myproject_matrixmul_transpose_ap_fixed_ap_fixed_config3_1 
Execute         gen_rtl matrixmul_transpose<ap_fixed,ap_fixed,config3>.1 -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/verilog/myproject_matrixmul_transpose_ap_fixed_ap_fixed_config3_1 
Execute         syn_report -csynth -model matrixmul_transpose<ap_fixed,ap_fixed,config3>.1 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/matrixmul_transpose_ap_fixed_ap_fixed_config3_1_csynth.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Command         syn_report done; 0.16 sec.
Execute         syn_report -rtlxml -model matrixmul_transpose<ap_fixed,ap_fixed,config3>.1 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/matrixmul_transpose_ap_fixed_ap_fixed_config3_1_csynth.xml 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         syn_report -verbosereport -model matrixmul_transpose<ap_fixed,ap_fixed,config3>.1 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_config3_1.verbose.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Command         syn_report done; 0.33 sec.
Execute         db_write -model matrixmul_transpose<ap_fixed,ap_fixed,config3>.1 -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_config3_1.adb 
Command         db_write done; 0.31 sec.
Execute         db_write -model matrixmul_transpose<ap_fixed,ap_fixed,config3>.1 -bindview -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 1.5 sec.
Execute         gen_tb_info matrixmul_transpose<ap_fixed,ap_fixed,config3>.1 -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_config3_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_transpose_ap_fixed_ap_fixed_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model matrixmul_transpose<ap_fixed,ap_fixed,config3> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_config3_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_transpose_ap_fixed_ap_fixed_config3_s' is 38400 from HDL expression: (1'b1 == ap_CS_fsm_state21)
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11ns_26_1_1': 400 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_26_1_1': 800 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_transpose_ap_fixed_ap_fixed_config3_s'.
Command         create_rtl_model done; 9.46 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12.3 seconds. CPU system time: 0.31 seconds. Elapsed time: 12.62 seconds; current allocated memory: 1.925 GB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl matrixmul_transpose<ap_fixed,ap_fixed,config3> -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/vhdl/myproject_matrixmul_transpose_ap_fixed_ap_fixed_config3_s 
Execute         gen_rtl matrixmul_transpose<ap_fixed,ap_fixed,config3> -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/verilog/myproject_matrixmul_transpose_ap_fixed_ap_fixed_config3_s 
Execute         syn_report -csynth -model matrixmul_transpose<ap_fixed,ap_fixed,config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/matrixmul_transpose_ap_fixed_ap_fixed_config3_s_csynth.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Command         syn_report done; 0.16 sec.
Execute         syn_report -rtlxml -model matrixmul_transpose<ap_fixed,ap_fixed,config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/matrixmul_transpose_ap_fixed_ap_fixed_config3_s_csynth.xml 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         syn_report -verbosereport -model matrixmul_transpose<ap_fixed,ap_fixed,config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_config3_s.verbose.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Command         syn_report done; 0.33 sec.
Execute         db_write -model matrixmul_transpose<ap_fixed,ap_fixed,config3> -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_config3_s.adb 
Command         db_write done; 0.31 sec.
Execute         db_write -model matrixmul_transpose<ap_fixed,ap_fixed,config3> -bindview -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 1.52 sec.
Execute         gen_tb_info matrixmul_transpose<ap_fixed,ap_fixed,config3> -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_1.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_1' is 20360 from HDL expression: (1'b1 == ap_CS_fsm_state21)
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_26_1_1': 800 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_1'.
Command         create_rtl_model done; 0.48 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.54 seconds. CPU system time: 0.12 seconds. Elapsed time: 3.67 seconds; current allocated memory: 1.925 GB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/vhdl/myproject_matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_1 
Execute         gen_rtl matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/verilog/myproject_matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_1 
Execute         syn_report -csynth -model matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_csynth.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         syn_report -rtlxml -model matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_csynth.xml 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         syn_report -verbosereport -model matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_1.verbose.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Command         syn_report done; 0.17 sec.
Execute         db_write -model matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_1.adb 
Command         db_write done; 0.21 sec.
Execute         db_write -model matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 -bindview -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.42 sec.
Execute         gen_tb_info matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' is 20360 from HDL expression: (1'b1 == ap_CS_fsm_state21)
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_26_1_1': 800 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_s'.
Command         create_rtl_model done; 0.46 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.01 seconds; current allocated memory: 1.982 GB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3> -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/vhdl/myproject_matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_s 
Execute         gen_rtl matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3> -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/verilog/myproject_matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_s 
Execute         syn_report -csynth -model matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_csynth.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         syn_report -rtlxml -model matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_csynth.xml 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         syn_report -verbosereport -model matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.verbose.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Command         syn_report done; 0.16 sec.
Execute         db_write -model matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3> -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.adb 
Command         db_write done; 0.22 sec.
Execute         db_write -model matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3> -bindview -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.42 sec.
Execute         gen_tb_info matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3> -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_2> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_2_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10ns_26_1_0': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10s_26_1_0': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_26_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_9ns_25_1_0': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.51 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.6 seconds; current allocated memory: 2.038 GB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_2> -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_2_s 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_2> -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_2_s 
Execute         syn_report -csynth -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_2> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_2_s_csynth.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         syn_report -rtlxml -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_2> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_2_s_csynth.xml 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         syn_report -verbosereport -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_2> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_2_s.verbose.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         db_write -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_2> -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_2_s.adb 
Execute         db_write -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_2> -bindview -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_2> -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_out<ap_fixed,ap_fixed<16,6,5,3,0>,config3> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.058 GB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_out<ap_fixed,ap_fixed<16,6,5,3,0>,config3> -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/vhdl/myproject_dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_s 
Execute         gen_rtl dense_out<ap_fixed,ap_fixed<16,6,5,3,0>,config3> -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/verilog/myproject_dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_s 
Execute         syn_report -csynth -model dense_out<ap_fixed,ap_fixed<16,6,5,3,0>,config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_csynth.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         syn_report -rtlxml -model dense_out<ap_fixed,ap_fixed<16,6,5,3,0>,config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_csynth.xml 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         syn_report -verbosereport -model dense_out<ap_fixed,ap_fixed<16,6,5,3,0>,config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.verbose.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         db_write -model dense_out<ap_fixed,ap_fixed<16,6,5,3,0>,config3> -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.adb 
Execute         db_write -model dense_out<ap_fixed,ap_fixed<16,6,5,3,0>,config3> -bindview -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_out<ap_fixed,ap_fixed<16,6,5,3,0>,config3> -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiheadattention_ap_fixed_ap_fixed_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model multiheadattention<ap_fixed,ap_fixed,config3> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_ap_fixed_config3_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'start_for_lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_U0' to 'start_for_lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_cong8j' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'start_for_lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_U0' to 'start_for_lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_conhbi' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'start_for_matrixmul_transpose_ap_fixed_ap_fixed_config3_1_U0' to 'start_for_matrixmul_transpose_ap_fixed_ap_fixed_config3_1ibs' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiheadattention_ap_fixed_ap_fixed_config3_s'.
INFO: [RTMG 210-285] Implementing FIFO 'd_query_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_query_1_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_query_2_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_query_3_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_query_4_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_query_5_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_query_6_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_query_7_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_value_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_value_1_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_value_2_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_value_3_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_value_4_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_value_5_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_value_6_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_value_7_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'k_proj_0_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'q_proj_0_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'v_proj_0_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'k_proj_1_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'q_proj_1_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'v_proj_1_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_1_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_1_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_1_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_1_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_1_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_1_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_1_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_1_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_1_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_1_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_1_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_1_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_1_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_1_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_1_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_1_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_1_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_1_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_1_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_1_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_2_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_2_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_2_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_2_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_2_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_2_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_2_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_2_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_2_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_2_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_2_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_2_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_2_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_2_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_2_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_2_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_2_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_2_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_2_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_2_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_3_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_3_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_3_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_3_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_3_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_3_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_3_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_3_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_3_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_3_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_3_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_3_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_3_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_3_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_3_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_3_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_3_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_3_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_3_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_3_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_4_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_4_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_4_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_4_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_4_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_4_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_4_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_4_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_4_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_4_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_4_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_4_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_4_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_4_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_4_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_4_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_4_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_4_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_4_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_4_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_5_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_5_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_5_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_5_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_5_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_5_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_5_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_5_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_5_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_5_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_5_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_5_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_5_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_5_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_5_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_5_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_5_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_5_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_5_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_5_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_6_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_6_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_6_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_6_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_6_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_6_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_6_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_6_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_6_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_6_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_6_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_6_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_6_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_6_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_6_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_6_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_6_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_6_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_6_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_6_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_7_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_7_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_7_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_7_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_7_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_7_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_7_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_7_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_7_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_7_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_7_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_7_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_7_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_7_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_7_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_7_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_7_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_7_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_7_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_7_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_8_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_8_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_8_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_8_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_8_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_8_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_8_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_8_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_8_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_8_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_8_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_8_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_8_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_8_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_8_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_8_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_8_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_8_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_8_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_8_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_9_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_9_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_9_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_9_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_9_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_9_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_9_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_9_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_9_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_9_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_9_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_9_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_9_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_9_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_9_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_9_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_9_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_9_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_9_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_9_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_10_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_10_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_10_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_10_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_10_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_10_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_10_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_10_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_10_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_10_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_10_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_10_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_10_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_10_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_10_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_10_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_10_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_10_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_10_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_10_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_11_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_11_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_11_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_11_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_11_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_11_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_11_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_11_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_11_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_11_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_11_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_11_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_11_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_11_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_11_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_11_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_11_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_11_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_11_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_11_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_12_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_12_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_12_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_12_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_12_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_12_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_12_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_12_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_12_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_12_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_12_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_12_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_12_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_12_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_12_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_12_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_12_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_12_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_12_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_12_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_13_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_13_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_13_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_13_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_13_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_13_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_13_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_13_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_13_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_13_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_13_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_13_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_13_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_13_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_13_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_13_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_13_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_13_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_13_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_13_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_14_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_14_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_14_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_14_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_14_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_14_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_14_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_14_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_14_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_14_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_14_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_14_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_14_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_14_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_14_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_14_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_14_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_14_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_14_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_14_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_15_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_15_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_15_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_15_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_15_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_15_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_15_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_15_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_15_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_15_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_15_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_15_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_15_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_15_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_15_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_15_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_15_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_15_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_15_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_15_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_16_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_16_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_16_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_16_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_16_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_16_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_16_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_16_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_16_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_16_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_16_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_16_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_16_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_16_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_16_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_16_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_16_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_16_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_16_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_16_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_17_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_17_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_17_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_17_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_17_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_17_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_17_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_17_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_17_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_17_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_17_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_17_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_17_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_17_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_17_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_17_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_17_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_17_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_17_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_17_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_18_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_18_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_18_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_18_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_18_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_18_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_18_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_18_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_18_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_18_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_18_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_18_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_18_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_18_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_18_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_18_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_18_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_18_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_18_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_18_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_19_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_19_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_19_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_19_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_19_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_19_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_19_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_19_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_19_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_19_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_19_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_19_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_19_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_19_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_19_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_19_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_19_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_19_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_19_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_19_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_20_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_20_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_20_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_20_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_20_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_20_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_20_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_20_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_20_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_20_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_20_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_20_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_20_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_20_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_20_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_20_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_20_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_20_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_20_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_20_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_21_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_21_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_21_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_21_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_21_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_21_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_21_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_21_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_21_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_21_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_21_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_21_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_21_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_21_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_21_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_21_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_21_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_21_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_21_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_21_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_22_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_22_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_22_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_22_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_22_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_22_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_22_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_22_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_22_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_22_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_22_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_22_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_22_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_22_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_22_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_22_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_22_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_22_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_22_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_22_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_23_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_23_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_23_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_23_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_23_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_23_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_23_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_23_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_23_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_23_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_23_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_23_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_23_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_23_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_23_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_23_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_23_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_23_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_23_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_23_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_24_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_24_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_24_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_24_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_24_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_24_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_24_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_24_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_24_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_24_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_24_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_24_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_24_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_24_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_24_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_24_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_24_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_24_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_24_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_24_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_25_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_25_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_25_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_25_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_25_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_25_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_25_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_25_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_25_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_25_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_25_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_25_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_25_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_25_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_25_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_25_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_25_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_25_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_25_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_25_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_26_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_26_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_26_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_26_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_26_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_26_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_26_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_26_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_26_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_26_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_26_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_26_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_26_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_26_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_26_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_26_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_26_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_26_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_26_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_26_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_27_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_27_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_27_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_27_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_27_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_27_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_27_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_27_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_27_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_27_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_27_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_27_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_27_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_27_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_27_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_27_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_27_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_27_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_27_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_27_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_28_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_28_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_28_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_28_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_28_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_28_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_28_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_28_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_28_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_28_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_28_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_28_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_28_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_28_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_28_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_28_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_28_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_28_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_28_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_28_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_29_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_29_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_29_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_29_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_29_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_29_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_29_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_29_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_29_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_29_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_29_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_29_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_29_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_29_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_29_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_29_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_29_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_29_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_29_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_29_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_30_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_30_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_30_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_30_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_30_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_30_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_30_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_30_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_30_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_30_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_30_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_30_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_30_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_30_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_30_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_30_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_30_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_30_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_30_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_30_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_31_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_31_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_31_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_31_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_31_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_31_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_31_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_31_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_31_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_31_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_31_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_31_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_31_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_31_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_31_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_31_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_31_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_31_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_31_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_31_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_32_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_32_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_32_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_32_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_32_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_32_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_32_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_32_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_32_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_32_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_32_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_32_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_32_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_32_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_32_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_32_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_32_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_32_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_32_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_32_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_33_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_33_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_33_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_33_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_33_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_33_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_33_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_33_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_33_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_33_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_33_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_33_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_33_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_33_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_33_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_33_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_33_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_33_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_33_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_33_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_34_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_34_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_34_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_34_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_34_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_34_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_34_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_34_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_34_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_34_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_34_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_34_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_34_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_34_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_34_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_34_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_34_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_34_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_34_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_34_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_35_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_35_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_35_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_35_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_35_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_35_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_35_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_35_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_35_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_35_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_35_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_35_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_35_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_35_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_35_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_35_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_35_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_35_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_35_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_35_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_36_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_36_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_36_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_36_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_36_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_36_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_36_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_36_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_36_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_36_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_36_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_36_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_36_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_36_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_36_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_36_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_36_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_36_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_36_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_36_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_37_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_37_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_37_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_37_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_37_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_37_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_37_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_37_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_37_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_37_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_37_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_37_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_37_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_37_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_37_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_37_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_37_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_37_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_37_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_37_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_38_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_38_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_38_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_38_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_38_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_38_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_38_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_38_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_38_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_38_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_38_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_38_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_38_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_38_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_38_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_38_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_38_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_38_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_38_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_38_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_39_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_39_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_39_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_39_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_39_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_39_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_39_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_39_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_39_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_39_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_39_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_39_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_39_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_39_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_39_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_39_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_39_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_39_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_39_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_39_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'matr_out_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'matr_out_1_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'matr_out_2_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'matr_out_3_U(myproject_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_cong8j_U(myproject_start_for_lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_cong8j)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_conhbi_U(myproject_start_for_lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_conhbi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_matrixmul_transpose_ap_fixed_ap_fixed_config3_1ibs_U(myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_config3_1ibs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_matrixmul_transpose_ap_fixed_ap_fixed_config3_U0_U(myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_config3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_U0_U(myproject_start_for_dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_U0)' using Shift Registers.
Command         create_rtl_model done; 8.01 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.77 seconds. CPU system time: 0.45 seconds. Elapsed time: 8.22 seconds; current allocated memory: 2.112 GB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl multiheadattention<ap_fixed,ap_fixed,config3> -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/vhdl/myproject_multiheadattention_ap_fixed_ap_fixed_config3_s 
Execute         gen_rtl multiheadattention<ap_fixed,ap_fixed,config3> -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/verilog/myproject_multiheadattention_ap_fixed_ap_fixed_config3_s 
Execute         syn_report -csynth -model multiheadattention<ap_fixed,ap_fixed,config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/multiheadattention_ap_fixed_ap_fixed_config3_s_csynth.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model multiheadattention<ap_fixed,ap_fixed,config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/multiheadattention_ap_fixed_ap_fixed_config3_s_csynth.xml 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         syn_report -verbosereport -model multiheadattention<ap_fixed,ap_fixed,config3> -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_ap_fixed_config3_s.verbose.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Command         syn_report done; 0.5 sec.
Execute         db_write -model multiheadattention<ap_fixed,ap_fixed,config3> -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_ap_fixed_config3_s.adb 
Command         db_write done; 0.15 sec.
Execute         db_write -model multiheadattention<ap_fixed,ap_fixed,config3> -bindview -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info multiheadattention<ap_fixed,ap_fixed,config3> -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_ap_fixed_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model myproject -top_prefix  -sub_prefix myproject_ -mg_file /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_19' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_20' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_21' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_22' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_23' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_24' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_25' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_26' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_27' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_28' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_29' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_30' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_31' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_32' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_33' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_34' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_35' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_36' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_37' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_38' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_39' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_40' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_41' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_42' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_43' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_44' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_45' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_46' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_47' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_48' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_49' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_50' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_51' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_52' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_53' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_54' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_55' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_56' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_57' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_58' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_59' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_60' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_61' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_62' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_63' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_64' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_65' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_66' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_67' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_68' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_69' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_70' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_71' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_72' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_73' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_74' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_75' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_76' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_77' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_78' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_79' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 0.83 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.12 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.2 seconds; current allocated memory: 2.144 GB.
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/vhdl/myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         syn_report -rtlxml -model myproject -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         syn_report -verbosereport -model myproject -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Command         syn_report done; 0.4 sec.
Execute         db_write -model myproject -f -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.adb 
Execute         db_write -model myproject -bindview -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info myproject -p /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject 
Command         gen_tb_info done; 0.11 sec.
Execute         export_constraint_db -f -tool general -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command         syn_report done; 0.52 sec.
Execute         syn_report -csynthDesign -model myproject -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth.rpt -MHOut /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xcku115-flvb2104-2-i 
Execute             ap_family_info -name xcku115-flvb2104-2-i -data names 
Execute             ap_part_info -quiet -name xcku115-flvb2104-2-i -data family 
Execute         syn_report -wcfg -model myproject -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         sc_get_clocks myproject 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.3 data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.2 data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 data_prep<ap_fixed,ap_fixed<16,6,5,3,0>,config3> {read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.2 dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1>.1 dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_1> lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 lin_projection<ap_fixed,ap_fixed<16,6,5,3,0>,config3> softmax_legacy<ap_fixed,ap_fixed,softmax_config3> matrixmul_transpose<ap_fixed,ap_fixed,config3>.1 matrixmul_transpose<ap_fixed,ap_fixed,config3> matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3>.1 matrixmul<ap_fixed,ap_fixed<16,6,5,3,0>,config3> dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config3_2> dense_out<ap_fixed,ap_fixed<16,6,5,3,0>,config3> multiheadattention<ap_fixed,ap_fixed,config3> myproject
INFO-FLOW: Handling components in module [data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_3] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_3.compgen.tcl 
INFO-FLOW: Handling components in module [data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_2] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_2.compgen.tcl 
INFO-FLOW: Handling components in module [data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_1] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_1.compgen.tcl 
INFO-FLOW: Handling components in module [data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_s] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.compgen.tcl 
INFO-FLOW: Handling components in module [read_stream_array_ap_fixed_16_6_5_3_0_4_s] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/read_stream_array_ap_fixed_16_6_5_3_0_4_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2.compgen.tcl 
INFO-FLOW: Found component myproject_mul_16s_11s_26_1_1.
INFO-FLOW: Append model myproject_mul_16s_11s_26_1_1
INFO-FLOW: Found component myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2_kebkb.
INFO-FLOW: Append model myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2_kebkb
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1.compgen.tcl 
INFO-FLOW: Found component myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1_qucud.
INFO-FLOW: Append model myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1_qucud
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s.compgen.tcl 
INFO-FLOW: Found component myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s_vadEe.
INFO-FLOW: Append model myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s_vadEe
INFO-FLOW: Handling components in module [lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_1] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_1.compgen.tcl 
INFO-FLOW: Handling components in module [lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_s] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.compgen.tcl 
INFO-FLOW: Handling components in module [softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_24s_21ns_38_3_1.
INFO-FLOW: Append model myproject_mul_24s_21ns_38_3_1
INFO-FLOW: Found component myproject_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_exp_taeOg.
INFO-FLOW: Append model myproject_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_exp_taeOg
INFO-FLOW: Found component myproject_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_invertfYi.
INFO-FLOW: Append model myproject_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_invertfYi
INFO-FLOW: Handling components in module [matrixmul_transpose_ap_fixed_ap_fixed_config3_1] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_config3_1.compgen.tcl 
INFO-FLOW: Found component myproject_mul_16s_16s_26_1_1.
INFO-FLOW: Append model myproject_mul_16s_16s_26_1_1
INFO-FLOW: Found component myproject_mul_16s_11ns_26_1_1.
INFO-FLOW: Append model myproject_mul_16s_11ns_26_1_1
INFO-FLOW: Handling components in module [matrixmul_transpose_ap_fixed_ap_fixed_config3_s] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_config3_s.compgen.tcl 
INFO-FLOW: Handling components in module [matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_1] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_1.compgen.tcl 
INFO-FLOW: Handling components in module [matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_s] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_2_s] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_2_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_16s_10s_26_1_0.
INFO-FLOW: Append model myproject_mul_16s_10s_26_1_0
INFO-FLOW: Found component myproject_mul_16s_9ns_25_1_0.
INFO-FLOW: Append model myproject_mul_16s_9ns_25_1_0
INFO-FLOW: Found component myproject_mul_16s_10ns_26_1_0.
INFO-FLOW: Append model myproject_mul_16s_10ns_26_1_0
INFO-FLOW: Handling components in module [dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_s] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.compgen.tcl 
INFO-FLOW: Handling components in module [multiheadattention_ap_fixed_ap_fixed_config3_s] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_ap_fixed_config3_s.compgen.tcl 
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_fifo_w16_d2_S.
INFO-FLOW: Append model myproject_fifo_w16_d2_S
INFO-FLOW: Found component myproject_start_for_lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_cong8j.
INFO-FLOW: Append model myproject_start_for_lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_cong8j
INFO-FLOW: Found component myproject_start_for_lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_conhbi.
INFO-FLOW: Append model myproject_start_for_lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_conhbi
INFO-FLOW: Found component myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_config3_1ibs.
INFO-FLOW: Append model myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_config3_1ibs
INFO-FLOW: Found component myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_config3_U0.
INFO-FLOW: Append model myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_config3_U0
INFO-FLOW: Found component myproject_start_for_dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_U0.
INFO-FLOW: Append model myproject_start_for_dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_U0
Command         ap_source done; 0.14 sec.
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Append model data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_3
INFO-FLOW: Append model data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_2
INFO-FLOW: Append model data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_1
INFO-FLOW: Append model data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_s
INFO-FLOW: Append model read_stream_array_ap_fixed_16_6_5_3_0_4_s
INFO-FLOW: Append model dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2
INFO-FLOW: Append model dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1
INFO-FLOW: Append model dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s
INFO-FLOW: Append model lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_1
INFO-FLOW: Append model lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_s
INFO-FLOW: Append model softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s
INFO-FLOW: Append model matrixmul_transpose_ap_fixed_ap_fixed_config3_1
INFO-FLOW: Append model matrixmul_transpose_ap_fixed_ap_fixed_config3_s
INFO-FLOW: Append model matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_1
INFO-FLOW: Append model matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_s
INFO-FLOW: Append model dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_2_s
INFO-FLOW: Append model dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_s
INFO-FLOW: Append model multiheadattention_ap_fixed_ap_fixed_config3_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_mul_16s_11s_26_1_1 myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2_kebkb myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1_qucud myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s_vadEe myproject_mul_24s_21ns_38_3_1 myproject_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_exp_taeOg myproject_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_invertfYi myproject_mul_16s_16s_26_1_1 myproject_mul_16s_11ns_26_1_1 myproject_mul_16s_10s_26_1_0 myproject_mul_16s_9ns_25_1_0 myproject_mul_16s_10ns_26_1_0 myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_fifo_w16_d2_S myproject_start_for_lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_cong8j myproject_start_for_lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_conhbi myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_config3_1ibs myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_config3_U0 myproject_start_for_dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_U0 data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_3 data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_2 data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_1 data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_s read_stream_array_ap_fixed_16_6_5_3_0_4_s dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2 dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1 dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_1 lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_s softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s matrixmul_transpose_ap_fixed_ap_fixed_config3_1 matrixmul_transpose_ap_fixed_ap_fixed_config3_s matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_1 matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_s dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_2_s dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_s multiheadattention_ap_fixed_ap_fixed_config3_s myproject
INFO-FLOW: Generating /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model myproject_mul_16s_11s_26_1_1
INFO-FLOW: To file: write model myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2_kebkb
INFO-FLOW: To file: write model myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1_qucud
INFO-FLOW: To file: write model myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s_vadEe
INFO-FLOW: To file: write model myproject_mul_24s_21ns_38_3_1
INFO-FLOW: To file: write model myproject_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_exp_taeOg
INFO-FLOW: To file: write model myproject_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_invertfYi
INFO-FLOW: To file: write model myproject_mul_16s_16s_26_1_1
INFO-FLOW: To file: write model myproject_mul_16s_11ns_26_1_1
INFO-FLOW: To file: write model myproject_mul_16s_10s_26_1_0
INFO-FLOW: To file: write model myproject_mul_16s_9ns_25_1_0
INFO-FLOW: To file: write model myproject_mul_16s_10ns_26_1_0
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_fifo_w16_d2_S
INFO-FLOW: To file: write model myproject_start_for_lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_cong8j
INFO-FLOW: To file: write model myproject_start_for_lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_conhbi
INFO-FLOW: To file: write model myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_config3_1ibs
INFO-FLOW: To file: write model myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_config3_U0
INFO-FLOW: To file: write model myproject_start_for_dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_U0
INFO-FLOW: To file: write model data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_3
INFO-FLOW: To file: write model data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_2
INFO-FLOW: To file: write model data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_1
INFO-FLOW: To file: write model data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_s
INFO-FLOW: To file: write model read_stream_array_ap_fixed_16_6_5_3_0_4_s
INFO-FLOW: To file: write model dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2
INFO-FLOW: To file: write model dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1
INFO-FLOW: To file: write model dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s
INFO-FLOW: To file: write model lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_1
INFO-FLOW: To file: write model lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_s
INFO-FLOW: To file: write model softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s
INFO-FLOW: To file: write model matrixmul_transpose_ap_fixed_ap_fixed_config3_1
INFO-FLOW: To file: write model matrixmul_transpose_ap_fixed_ap_fixed_config3_s
INFO-FLOW: To file: write model matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_1
INFO-FLOW: To file: write model matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_s
INFO-FLOW: To file: write model dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_2_s
INFO-FLOW: To file: write model dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_s
INFO-FLOW: To file: write model multiheadattention_ap_fixed_ap_fixed_config3_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Generating /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/vhdl' dstVlogDir='/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/vlog' tclDir='/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db' modelList='myproject_mul_16s_11s_26_1_1
myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2_kebkb
myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1_qucud
myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s_vadEe
myproject_mul_24s_21ns_38_3_1
myproject_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_exp_taeOg
myproject_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_invertfYi
myproject_mul_16s_16s_26_1_1
myproject_mul_16s_11ns_26_1_1
myproject_mul_16s_10s_26_1_0
myproject_mul_16s_9ns_25_1_0
myproject_mul_16s_10ns_26_1_0
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_start_for_lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_cong8j
myproject_start_for_lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_conhbi
myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_config3_1ibs
myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_config3_U0
myproject_start_for_dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_U0
data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_3
data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_2
data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_1
data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_s
read_stream_array_ap_fixed_16_6_5_3_0_4_s
dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2
dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1
dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s
lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_1
lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_s
softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s
matrixmul_transpose_ap_fixed_ap_fixed_config3_1
matrixmul_transpose_ap_fixed_ap_fixed_config3_s
matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_1
matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_s
dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_2_s
dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_s
multiheadattention_ap_fixed_ap_fixed_config3_s
myproject
' expOnly='0'
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_3.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_2.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_1.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/read_stream_array_ap_fixed_16_6_5_3_0_4_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_1.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_config3_1.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_config3_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_1.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_2_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_ap_fixed_config3_s.compgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.54 seconds. CPU system time: 0.15 seconds. Elapsed time: 1.7 seconds; current allocated memory: 2.183 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='myproject_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_3
INFO-FLOW: No bind nodes found for module_name data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_2
INFO-FLOW: No bind nodes found for module_name data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_1
INFO-FLOW: No bind nodes found for module_name data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_s
INFO-FLOW: No bind nodes found for module_name read_stream_array_ap_fixed_16_6_5_3_0_4_s
INFO-FLOW: No bind nodes found for module_name lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_1
INFO-FLOW: No bind nodes found for module_name lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_s
INFO-FLOW: No bind nodes found for module_name dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_s
INFO-FLOW: No bind nodes found for module_name myproject
INFO-FLOW: Done: create_csynth_xml bind info time: 0.6 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='myproject_mul_16s_11s_26_1_1
myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2_kebkb
myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1_qucud
myproject_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s_vadEe
myproject_mul_24s_21ns_38_3_1
myproject_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_exp_taeOg
myproject_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_invertfYi
myproject_mul_16s_16s_26_1_1
myproject_mul_16s_11ns_26_1_1
myproject_mul_16s_10s_26_1_0
myproject_mul_16s_9ns_25_1_0
myproject_mul_16s_10ns_26_1_0
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_fifo_w16_d2_S
myproject_start_for_lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_cong8j
myproject_start_for_lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_conhbi
myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_config3_1ibs
myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_config3_U0
myproject_start_for_dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_U0
data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_3
data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_2
data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_1
data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_s
read_stream_array_ap_fixed_16_6_5_3_0_4_s
dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2
dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1
dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s
lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_1
lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_s
softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s
matrixmul_transpose_ap_fixed_ap_fixed_config3_1
matrixmul_transpose_ap_fixed_ap_fixed_config3_s
matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_1
matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_s
dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_2_s
dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_s
multiheadattention_ap_fixed_ap_fixed_config3_s
myproject
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_3.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_2.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_1.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/read_stream_array_ap_fixed_16_6_5_3_0_4_s.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_1.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_config3_1.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_transpose_ap_fixed_ap_fixed_config3_s.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_1.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_2_s.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/multiheadattention_ap_fixed_ap_fixed_config3_s.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute         ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST myproject MODULE2INSTS {myproject myproject multiheadattention_ap_fixed_ap_fixed_config3_s grp_multiheadattention_ap_fixed_ap_fixed_config3_s_fu_206 data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_3 data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_3_U0 data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_2 data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_2_U0 data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_1 data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_U0 data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_s data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_U0 lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_1 lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_U0 read_stream_array_ap_fixed_16_6_5_3_0_4_s {grp_read_stream_array_ap_fixed_16_6_5_3_0_4_s_fu_73 grp_read_stream_array_ap_fixed_16_6_5_3_0_4_s_fu_85 grp_read_stream_array_ap_fixed_16_6_5_3_0_4_s_fu_73 grp_read_stream_array_ap_fixed_16_6_5_3_0_4_s_fu_85} dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2 {grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2_fu_97 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2_fu_97} dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1 {grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1_fu_109 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1_fu_109} dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s {grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s_fu_121 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s_fu_121} lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_s lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_U0 matrixmul_transpose_ap_fixed_ap_fixed_config3_1 matrixmul_transpose_ap_fixed_ap_fixed_config3_1_U0 softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s {grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_50 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_78 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_106 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_134 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_162 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_190 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_218 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_246 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_274 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_302 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_330 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_358 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_386 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_414 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_442 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_470 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_498 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_526 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_554 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_582 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_50 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_78 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_106 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_134 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_162 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_190 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_218 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_246 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_274 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_302 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_330 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_358 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_386 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_414 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_442 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_470 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_498 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_526 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_554 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_582} matrixmul_transpose_ap_fixed_ap_fixed_config3_s matrixmul_transpose_ap_fixed_ap_fixed_config3_U0 matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_1 matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_U0 matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_s matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_U0 dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_s dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_U0 dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_2_s grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_2_s_fu_768} INST2MODULE {myproject myproject grp_multiheadattention_ap_fixed_ap_fixed_config3_s_fu_206 multiheadattention_ap_fixed_ap_fixed_config3_s data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_3_U0 data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_3 data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_2_U0 data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_2 data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_U0 data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_1 data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_U0 data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_s lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_U0 lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_1 grp_read_stream_array_ap_fixed_16_6_5_3_0_4_s_fu_73 read_stream_array_ap_fixed_16_6_5_3_0_4_s grp_read_stream_array_ap_fixed_16_6_5_3_0_4_s_fu_85 read_stream_array_ap_fixed_16_6_5_3_0_4_s grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2_fu_97 dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1_fu_109 dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s_fu_121 dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_U0 lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_s matrixmul_transpose_ap_fixed_ap_fixed_config3_1_U0 matrixmul_transpose_ap_fixed_ap_fixed_config3_1 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_50 softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_78 softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_106 softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_134 softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_162 softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_190 softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_218 softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_246 softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_274 softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_302 softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_330 softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_358 softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_386 softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_414 softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_442 softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_470 softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_498 softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_526 softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_554 softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_582 softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s matrixmul_transpose_ap_fixed_ap_fixed_config3_U0 matrixmul_transpose_ap_fixed_ap_fixed_config3_s matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_U0 matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_1 matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_U0 matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_s dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_U0 dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_s grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_2_s_fu_768 dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_2_s} INSTDATA {myproject {DEPTH 1 CHILDREN grp_multiheadattention_ap_fixed_ap_fixed_config3_s_fu_206} grp_multiheadattention_ap_fixed_ap_fixed_config3_s_fu_206 {DEPTH 2 CHILDREN {data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_3_U0 data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_2_U0 data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_U0 data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_U0 lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_U0 lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_U0 matrixmul_transpose_ap_fixed_ap_fixed_config3_1_U0 matrixmul_transpose_ap_fixed_ap_fixed_config3_U0 matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_U0 matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_U0 dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_U0}} data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_3_U0 {DEPTH 3 CHILDREN {}} data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_2_U0 {DEPTH 3 CHILDREN {}} data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_U0 {DEPTH 3 CHILDREN {}} data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_U0 {DEPTH 3 CHILDREN {}} lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_U0 {DEPTH 3 CHILDREN {grp_read_stream_array_ap_fixed_16_6_5_3_0_4_s_fu_73 grp_read_stream_array_ap_fixed_16_6_5_3_0_4_s_fu_85 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2_fu_97 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1_fu_109 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s_fu_121}} grp_read_stream_array_ap_fixed_16_6_5_3_0_4_s_fu_73 {DEPTH 4 CHILDREN {}} grp_read_stream_array_ap_fixed_16_6_5_3_0_4_s_fu_85 {DEPTH 4 CHILDREN {}} grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2_fu_97 {DEPTH 4 CHILDREN {}} grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1_fu_109 {DEPTH 4 CHILDREN {}} grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s_fu_121 {DEPTH 4 CHILDREN {}} lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_U0 {DEPTH 3 CHILDREN {grp_read_stream_array_ap_fixed_16_6_5_3_0_4_s_fu_73 grp_read_stream_array_ap_fixed_16_6_5_3_0_4_s_fu_85 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2_fu_97 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1_fu_109 grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s_fu_121}} matrixmul_transpose_ap_fixed_ap_fixed_config3_1_U0 {DEPTH 3 CHILDREN {grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_50 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_78 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_106 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_134 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_162 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_190 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_218 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_246 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_274 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_302 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_330 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_358 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_386 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_414 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_442 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_470 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_498 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_526 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_554 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_582}} grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_50 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_78 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_106 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_134 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_162 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_190 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_218 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_246 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_274 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_302 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_330 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_358 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_386 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_414 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_442 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_470 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_498 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_526 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_554 {DEPTH 4 CHILDREN {}} grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_582 {DEPTH 4 CHILDREN {}} matrixmul_transpose_ap_fixed_ap_fixed_config3_U0 {DEPTH 3 CHILDREN {grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_50 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_78 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_106 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_134 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_162 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_190 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_218 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_246 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_274 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_302 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_330 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_358 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_386 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_414 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_442 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_470 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_498 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_526 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_554 grp_softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s_fu_582}} matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_U0 {DEPTH 3 CHILDREN {}} matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_U0 {DEPTH 3 CHILDREN {}} dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_U0 {DEPTH 3 CHILDREN grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_2_s_fu_768} grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_2_s_fu_768 {DEPTH 4 CHILDREN {}}} MODULEDATA {dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U25 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE mul_ln63 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_180_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE add_ln63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U26 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE mul_ln63_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_1_fu_191_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE add_ln63_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U27 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE mul_ln63_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_2_fu_202_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE add_ln63_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U28 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE mul_ln63_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_3_fu_213_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE add_ln63_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U29 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE mul_ln63_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_4_fu_224_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE add_ln63_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U30 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE mul_ln63_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_5_fu_235_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE add_ln63_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U31 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE mul_ln63_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_6_fu_246_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE add_ln63_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U32 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE mul_ln63_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_12_fu_425_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:76 VARIABLE add_ln76_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_15_fu_439_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:76 VARIABLE add_ln76_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME key_weight3_U SOURCE {} VARIABLE key_weight3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {11 16 1} STORAGEUSAGE rom_np DISPNAME {bind_storage rom_np}}} AREA {DSP 8 BRAM 0 URAM 0}} dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U40 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE mul_ln63 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_180_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE add_ln63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U41 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE mul_ln63_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_7_fu_191_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE add_ln63_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U42 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE mul_ln63_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_8_fu_202_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE add_ln63_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U43 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE mul_ln63_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_9_fu_213_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE add_ln63_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U44 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE mul_ln63_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_10_fu_224_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE add_ln63_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U45 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE mul_ln63_16 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_11_fu_235_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE add_ln63_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U46 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE mul_ln63_17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_12_fu_246_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE add_ln63_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U47 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE mul_ln63_18 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_17_fu_425_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:76 VARIABLE add_ln76_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_20_fu_439_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:76 VARIABLE add_ln76_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME query_weight3_U SOURCE {} VARIABLE query_weight3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {11 16 1} STORAGEUSAGE rom_np DISPNAME {bind_storage rom_np}}} AREA {DSP 8 BRAM 0 URAM 0}} dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_1_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U54 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE mul_ln63 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_180_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE add_ln63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U55 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE mul_ln63_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_1_fu_191_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE add_ln63_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U56 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE mul_ln63_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_2_fu_202_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE add_ln63_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U57 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE mul_ln63_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_3_fu_213_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE add_ln63_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U58 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE mul_ln63_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_4_fu_224_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE add_ln63_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U59 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE mul_ln63_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_5_fu_235_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE add_ln63_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U60 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE mul_ln63_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_6_fu_246_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE add_ln63_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U61 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE mul_ln63_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_12_fu_425_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:76 VARIABLE add_ln76_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_15_fu_439_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:76 VARIABLE add_ln76_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME value_weight3_U SOURCE {} VARIABLE value_weight3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {11 16 1} STORAGEUSAGE rom_np DISPNAME {bind_storage rom_np}}} AREA {DSP 8 BRAM 0 URAM 0}} softmax_legacy_ap_fixed_ap_fixed_softmax_config3_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln372_fu_620_p2 SOURCE firmware/nnet_utils/nnet_activation.h:372 VARIABLE add_ln372 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_fu_642_p2 SOURCE firmware/nnet_utils/nnet_activation.h:374 VARIABLE index LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln372_1_fu_722_p2 SOURCE firmware/nnet_utils/nnet_activation.h:372 VARIABLE add_ln372_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_3_fu_744_p2 SOURCE firmware/nnet_utils/nnet_activation.h:374 VARIABLE index_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln378_fu_2892_p2 SOURCE firmware/nnet_utils/nnet_activation.h:378 VARIABLE add_ln378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln372_2_fu_824_p2 SOURCE firmware/nnet_utils/nnet_activation.h:372 VARIABLE add_ln372_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_6_fu_846_p2 SOURCE firmware/nnet_utils/nnet_activation.h:374 VARIABLE index_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln378_1_fu_2927_p2 SOURCE firmware/nnet_utils/nnet_activation.h:378 VARIABLE add_ln378_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln372_3_fu_926_p2 SOURCE firmware/nnet_utils/nnet_activation.h:372 VARIABLE add_ln372_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_9_fu_948_p2 SOURCE firmware/nnet_utils/nnet_activation.h:374 VARIABLE index_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln378_2_fu_2962_p2 SOURCE firmware/nnet_utils/nnet_activation.h:378 VARIABLE add_ln378_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln372_4_fu_1028_p2 SOURCE firmware/nnet_utils/nnet_activation.h:372 VARIABLE add_ln372_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_12_fu_1050_p2 SOURCE firmware/nnet_utils/nnet_activation.h:374 VARIABLE index_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln378_3_fu_2989_p2 SOURCE firmware/nnet_utils/nnet_activation.h:378 VARIABLE add_ln378_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln372_5_fu_1130_p2 SOURCE firmware/nnet_utils/nnet_activation.h:372 VARIABLE add_ln372_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_15_fu_1152_p2 SOURCE firmware/nnet_utils/nnet_activation.h:374 VARIABLE index_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln378_4_fu_3024_p2 SOURCE firmware/nnet_utils/nnet_activation.h:378 VARIABLE add_ln378_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln372_6_fu_1232_p2 SOURCE firmware/nnet_utils/nnet_activation.h:372 VARIABLE add_ln372_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_18_fu_1254_p2 SOURCE firmware/nnet_utils/nnet_activation.h:374 VARIABLE index_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln378_5_fu_3051_p2 SOURCE firmware/nnet_utils/nnet_activation.h:378 VARIABLE add_ln378_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln372_7_fu_1334_p2 SOURCE firmware/nnet_utils/nnet_activation.h:372 VARIABLE add_ln372_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_21_fu_1356_p2 SOURCE firmware/nnet_utils/nnet_activation.h:374 VARIABLE index_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln378_6_fu_3086_p2 SOURCE firmware/nnet_utils/nnet_activation.h:378 VARIABLE add_ln378_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln372_8_fu_1436_p2 SOURCE firmware/nnet_utils/nnet_activation.h:372 VARIABLE add_ln372_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_24_fu_1458_p2 SOURCE firmware/nnet_utils/nnet_activation.h:374 VARIABLE index_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln378_7_fu_3113_p2 SOURCE firmware/nnet_utils/nnet_activation.h:378 VARIABLE add_ln378_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln372_9_fu_1538_p2 SOURCE firmware/nnet_utils/nnet_activation.h:372 VARIABLE add_ln372_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_27_fu_1560_p2 SOURCE firmware/nnet_utils/nnet_activation.h:374 VARIABLE index_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln378_8_fu_3148_p2 SOURCE firmware/nnet_utils/nnet_activation.h:378 VARIABLE add_ln378_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln372_10_fu_1640_p2 SOURCE firmware/nnet_utils/nnet_activation.h:372 VARIABLE add_ln372_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_30_fu_1662_p2 SOURCE firmware/nnet_utils/nnet_activation.h:374 VARIABLE index_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln378_9_fu_3175_p2 SOURCE firmware/nnet_utils/nnet_activation.h:378 VARIABLE add_ln378_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln372_11_fu_1742_p2 SOURCE firmware/nnet_utils/nnet_activation.h:372 VARIABLE add_ln372_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_33_fu_1764_p2 SOURCE firmware/nnet_utils/nnet_activation.h:374 VARIABLE index_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln378_10_fu_3210_p2 SOURCE firmware/nnet_utils/nnet_activation.h:378 VARIABLE add_ln378_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln372_12_fu_1844_p2 SOURCE firmware/nnet_utils/nnet_activation.h:372 VARIABLE add_ln372_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_36_fu_1866_p2 SOURCE firmware/nnet_utils/nnet_activation.h:374 VARIABLE index_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln378_11_fu_3237_p2 SOURCE firmware/nnet_utils/nnet_activation.h:378 VARIABLE add_ln378_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln372_13_fu_1946_p2 SOURCE firmware/nnet_utils/nnet_activation.h:372 VARIABLE add_ln372_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_39_fu_1968_p2 SOURCE firmware/nnet_utils/nnet_activation.h:374 VARIABLE index_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln378_12_fu_3272_p2 SOURCE firmware/nnet_utils/nnet_activation.h:378 VARIABLE add_ln378_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln372_14_fu_2048_p2 SOURCE firmware/nnet_utils/nnet_activation.h:372 VARIABLE add_ln372_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_42_fu_2070_p2 SOURCE firmware/nnet_utils/nnet_activation.h:374 VARIABLE index_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln378_13_fu_3299_p2 SOURCE firmware/nnet_utils/nnet_activation.h:378 VARIABLE add_ln378_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln372_15_fu_2150_p2 SOURCE firmware/nnet_utils/nnet_activation.h:372 VARIABLE add_ln372_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_45_fu_2172_p2 SOURCE firmware/nnet_utils/nnet_activation.h:374 VARIABLE index_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln378_14_fu_3334_p2 SOURCE firmware/nnet_utils/nnet_activation.h:378 VARIABLE add_ln378_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln372_16_fu_2252_p2 SOURCE firmware/nnet_utils/nnet_activation.h:372 VARIABLE add_ln372_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_48_fu_2274_p2 SOURCE firmware/nnet_utils/nnet_activation.h:374 VARIABLE index_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln378_15_fu_3361_p2 SOURCE firmware/nnet_utils/nnet_activation.h:378 VARIABLE add_ln378_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln372_17_fu_2354_p2 SOURCE firmware/nnet_utils/nnet_activation.h:372 VARIABLE add_ln372_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_51_fu_2376_p2 SOURCE firmware/nnet_utils/nnet_activation.h:374 VARIABLE index_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln378_16_fu_3396_p2 SOURCE firmware/nnet_utils/nnet_activation.h:378 VARIABLE add_ln378_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln372_18_fu_2456_p2 SOURCE firmware/nnet_utils/nnet_activation.h:372 VARIABLE add_ln372_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_54_fu_2478_p2 SOURCE firmware/nnet_utils/nnet_activation.h:374 VARIABLE index_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln378_17_fu_3423_p2 SOURCE firmware/nnet_utils/nnet_activation.h:378 VARIABLE add_ln378_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln372_19_fu_2558_p2 SOURCE firmware/nnet_utils/nnet_activation.h:372 VARIABLE add_ln372_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME index_57_fu_2580_p2 SOURCE firmware/nnet_utils/nnet_activation.h:374 VARIABLE index_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln378_18_fu_3450_p2 SOURCE firmware/nnet_utils/nnet_activation.h:378 VARIABLE add_ln378_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln387_fu_3501_p2 SOURCE firmware/nnet_utils/nnet_activation.h:387 VARIABLE add_ln387 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_21ns_38_3_1_U90 SOURCE firmware/nnet_utils/nnet_activation.h:399 VARIABLE mul_ln399 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_21ns_38_3_1_U91 SOURCE firmware/nnet_utils/nnet_activation.h:399 VARIABLE mul_ln399_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_21ns_38_3_1_U92 SOURCE firmware/nnet_utils/nnet_activation.h:399 VARIABLE mul_ln399_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_21ns_38_3_1_U93 SOURCE firmware/nnet_utils/nnet_activation.h:399 VARIABLE mul_ln399_3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_21ns_38_3_1_U94 SOURCE firmware/nnet_utils/nnet_activation.h:399 VARIABLE mul_ln399_4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_21ns_38_3_1_U95 SOURCE firmware/nnet_utils/nnet_activation.h:399 VARIABLE mul_ln399_5 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_21ns_38_3_1_U96 SOURCE firmware/nnet_utils/nnet_activation.h:399 VARIABLE mul_ln399_6 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_21ns_38_3_1_U97 SOURCE firmware/nnet_utils/nnet_activation.h:399 VARIABLE mul_ln399_7 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_21ns_38_3_1_U98 SOURCE firmware/nnet_utils/nnet_activation.h:399 VARIABLE mul_ln399_8 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_21ns_38_3_1_U99 SOURCE firmware/nnet_utils/nnet_activation.h:399 VARIABLE mul_ln399_9 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_21ns_38_3_1_U100 SOURCE firmware/nnet_utils/nnet_activation.h:399 VARIABLE mul_ln399_10 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_21ns_38_3_1_U101 SOURCE firmware/nnet_utils/nnet_activation.h:399 VARIABLE mul_ln399_11 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_21ns_38_3_1_U102 SOURCE firmware/nnet_utils/nnet_activation.h:399 VARIABLE mul_ln399_12 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_21ns_38_3_1_U103 SOURCE firmware/nnet_utils/nnet_activation.h:399 VARIABLE mul_ln399_13 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_21ns_38_3_1_U104 SOURCE firmware/nnet_utils/nnet_activation.h:399 VARIABLE mul_ln399_14 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_21ns_38_3_1_U105 SOURCE firmware/nnet_utils/nnet_activation.h:399 VARIABLE mul_ln399_15 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_21ns_38_3_1_U106 SOURCE firmware/nnet_utils/nnet_activation.h:399 VARIABLE mul_ln399_16 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_21ns_38_3_1_U107 SOURCE firmware/nnet_utils/nnet_activation.h:399 VARIABLE mul_ln399_17 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_21ns_38_3_1_U108 SOURCE firmware/nnet_utils/nnet_activation.h:399 VARIABLE mul_ln399_18 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_21ns_38_3_1_U109 SOURCE firmware/nnet_utils/nnet_activation.h:399 VARIABLE mul_ln399_19 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME exp_table_U SOURCE {} VARIABLE exp_table LOOP {} BUNDLEDNAME {} DSP 0 BRAM 30 URAM 0 STORAGESUBTYPE {} STORAGESIZE {24 2048 1} STORAGEUSAGE rom_np DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME invert_table_U SOURCE {} VARIABLE invert_table LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {21 2048 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p}}} AREA {DSP 40 BRAM 33 URAM 0}} matrixmul_transpose_ap_fixed_ap_fixed_config3_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U133 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U134 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_fu_13830_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U933 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U135 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U136 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_1_fu_13834_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U934 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U137 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U138 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_2_fu_13838_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U935 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U139 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U140 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_3_fu_13842_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U936 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U141 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U142 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_4_fu_13846_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U937 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U143 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U144 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_5_fu_13850_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U938 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U145 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U146 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_6_fu_13854_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U939 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U147 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U148 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_7_fu_13858_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U940 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U149 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_16 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U150 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_8_fu_13862_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U941 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U151 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_18 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U152 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_19 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_9_fu_13866_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U942 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U153 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_20 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U154 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_21 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_10_fu_13870_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U943 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U155 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_22 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U156 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_23 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_11_fu_13874_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U944 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U157 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_24 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U158 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_25 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_12_fu_13878_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U945 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U159 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_26 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U160 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_27 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_13_fu_13882_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U946 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U161 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_28 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U162 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_29 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_14_fu_13886_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U947 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U163 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U164 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_31 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_15_fu_13890_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U948 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U165 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U166 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_33 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_16_fu_13894_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U949 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_16 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U167 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_34 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U168 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_35 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_17_fu_13898_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U950 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U169 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_36 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U170 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_37 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_18_fu_13902_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U951 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_18 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U171 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_38 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U172 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_39 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_19_fu_13906_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U952 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_19 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U173 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_40 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U174 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_41 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_20_fu_13910_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U953 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_20 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U175 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U176 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_43 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_21_fu_13914_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U954 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_21 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U177 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_44 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U178 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_45 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_22_fu_13918_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U955 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_22 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U179 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_46 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U180 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_47 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_23_fu_13922_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U956 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_23 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U181 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_48 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U182 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_49 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_24_fu_13926_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U957 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_24 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U183 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_50 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U184 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_51 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_25_fu_13930_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U958 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_25 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U185 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_52 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U186 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_53 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_26_fu_13934_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U959 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_26 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U187 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_54 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U188 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_55 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_27_fu_13938_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U960 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_27 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U189 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_56 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U190 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_57 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_28_fu_13942_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U961 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_28 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U191 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_58 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U192 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_59 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_29_fu_13946_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U962 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_29 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U193 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_60 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U194 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_61 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_30_fu_13950_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U963 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U195 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_62 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U196 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_63 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_31_fu_13954_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U964 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_31 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U197 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_64 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U198 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_65 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_32_fu_13958_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U965 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U199 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_66 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U200 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_67 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_33_fu_13962_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U966 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_33 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U201 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_68 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U202 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_69 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_34_fu_13966_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U967 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_34 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U203 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_70 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U204 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_71 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_35_fu_13970_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U968 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_35 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U205 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_72 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U206 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_73 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_36_fu_13974_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U969 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_36 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U207 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_74 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U208 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_75 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_37_fu_13978_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U970 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_37 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U209 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_76 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U210 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_77 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_38_fu_13982_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U971 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_38 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U211 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_78 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U212 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_79 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_39_fu_13986_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U972 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_39 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U213 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_80 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U214 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_81 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_40_fu_13990_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U973 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_40 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U215 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_82 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U216 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_83 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_41_fu_13994_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U974 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_41 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U217 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_84 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U218 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_85 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_42_fu_13998_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U975 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U219 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_86 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U220 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_87 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_43_fu_14002_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U976 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_43 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U221 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_88 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U222 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_89 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_44_fu_14006_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U977 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_44 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U223 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_90 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U224 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_91 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_45_fu_14010_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U978 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_45 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U225 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_92 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U226 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_93 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_46_fu_14014_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U979 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_46 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U227 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_94 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U228 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_95 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_47_fu_14018_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U980 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_47 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U229 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_96 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U230 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_97 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_48_fu_14022_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U981 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_48 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U231 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_98 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U232 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_99 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_49_fu_14026_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U982 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_49 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U233 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_100 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U234 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_101 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_50_fu_14030_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U983 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_50 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U235 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_102 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U236 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_103 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_51_fu_14034_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U984 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_51 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U237 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_104 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U238 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_105 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_52_fu_14038_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U985 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_52 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U239 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_106 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U240 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_107 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_53_fu_14042_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U986 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_53 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U241 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_108 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U242 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_109 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_54_fu_14046_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U987 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_54 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U243 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_110 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U244 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_111 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_55_fu_14050_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U988 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_55 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U245 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_112 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U246 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_113 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_56_fu_14054_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U989 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_56 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U247 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_114 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U248 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_115 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_57_fu_14058_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U990 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_57 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U249 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_116 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U250 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_117 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_58_fu_14062_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U991 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_58 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U251 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_118 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U252 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_119 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_59_fu_14066_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U992 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_59 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U253 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_120 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U254 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_121 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_60_fu_14070_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U993 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_60 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U255 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_122 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U256 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_123 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_61_fu_14074_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U994 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_61 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U257 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_124 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U258 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_125 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_62_fu_14078_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U995 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_62 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U259 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_126 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U260 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_127 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_63_fu_14082_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U996 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_63 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U261 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_128 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U262 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_129 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_64_fu_14086_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U997 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_64 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U263 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_130 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U264 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_131 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_65_fu_14090_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U998 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_65 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U265 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_132 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U266 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_133 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_66_fu_14094_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U999 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_66 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U267 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_134 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U268 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_135 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_67_fu_14098_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1000 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_67 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U269 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_136 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U270 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_137 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_68_fu_14102_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1001 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_68 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U271 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_138 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U272 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_139 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_69_fu_14106_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1002 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_69 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U273 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_140 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U274 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_141 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_70_fu_14110_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1003 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_70 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U275 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_142 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U276 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_143 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_71_fu_14114_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1004 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_71 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U277 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_144 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U278 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_145 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_72_fu_14118_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1005 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_72 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U279 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_146 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U280 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_147 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_73_fu_14122_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1006 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_73 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U281 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_148 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U282 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_149 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_74_fu_14126_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1007 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_74 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U283 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_150 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U284 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_151 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_75_fu_14130_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1008 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_75 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U285 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_152 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U286 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_153 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_76_fu_14134_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1009 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_76 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U287 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_154 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U288 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_155 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_77_fu_14138_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1010 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_77 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U289 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_156 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U290 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_157 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_78_fu_14142_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1011 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_78 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U291 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_158 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U292 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_159 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_79_fu_14146_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1012 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_79 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U293 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_160 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U294 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_161 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_80_fu_14150_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1013 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_80 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U295 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_162 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U296 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_163 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_81_fu_14154_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1014 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_81 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U297 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_164 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U298 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_165 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_82_fu_14158_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1015 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_82 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U299 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_166 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U300 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_167 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_83_fu_14162_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1016 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_83 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U301 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_168 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U302 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_169 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_84_fu_14166_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1017 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_84 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U303 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_170 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U304 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_171 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_85_fu_14170_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1018 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_85 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U305 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_172 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U306 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_173 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_86_fu_14174_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1019 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_86 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U307 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_174 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U308 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_175 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_87_fu_14178_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1020 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_87 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U309 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_176 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U310 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_177 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_88_fu_14182_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1021 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_88 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U311 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_178 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U312 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_179 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_89_fu_14186_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1022 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_89 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U313 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_180 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U314 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_181 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_90_fu_14190_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1023 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_90 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U315 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_182 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U316 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_183 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_91_fu_14194_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1024 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_91 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U317 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_184 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U318 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_185 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_92_fu_14198_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1025 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_92 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U319 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_186 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U320 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_187 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_93_fu_14202_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1026 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_93 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U321 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_188 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U322 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_189 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_94_fu_14206_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1027 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_94 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U323 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_190 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U324 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_191 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_95_fu_14210_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1028 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_95 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U325 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_192 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U326 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_193 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_96_fu_14214_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1029 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_96 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U327 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_194 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U328 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_195 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_97_fu_14218_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1030 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_97 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U329 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_196 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U330 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_197 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_98_fu_14222_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1031 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_98 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U331 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_198 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U332 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_199 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_99_fu_14226_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1032 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_99 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U333 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_200 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U334 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_201 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_100_fu_14230_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1033 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_100 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U335 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_202 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U336 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_203 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_101_fu_14234_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1034 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_101 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U337 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_204 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U338 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_205 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_102_fu_14238_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1035 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_102 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U339 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_206 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U340 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_207 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_103_fu_14242_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1036 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_103 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U341 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_208 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U342 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_209 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_104_fu_14246_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1037 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_104 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U343 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_210 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U344 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_211 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_105_fu_14250_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1038 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_105 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U345 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_212 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U346 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_213 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_106_fu_14254_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1039 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_106 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U347 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_214 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U348 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_215 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_107_fu_14258_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1040 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_107 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U349 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_216 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U350 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_217 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_108_fu_14262_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1041 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_108 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U351 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_218 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U352 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_219 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_109_fu_14266_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1042 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_109 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U353 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_220 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U354 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_221 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_110_fu_14270_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1043 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_110 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U355 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_222 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U356 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_223 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_111_fu_14274_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1044 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_111 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U357 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_224 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U358 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_225 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_112_fu_14278_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1045 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_112 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U359 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_226 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U360 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_227 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_113_fu_14282_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1046 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_113 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U361 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_228 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U362 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_229 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_114_fu_14286_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1047 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_114 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U363 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_230 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U364 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_231 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_115_fu_14290_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1048 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_115 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U365 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_232 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U366 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_233 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_116_fu_14294_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1049 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_116 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U367 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_234 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U368 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_235 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_117_fu_14298_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1050 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_117 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U369 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_236 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U370 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_237 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_118_fu_14302_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1051 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_118 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U371 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_238 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U372 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_239 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_119_fu_14306_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1052 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_119 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U373 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_240 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U374 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_241 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_120_fu_14310_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1053 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_120 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U375 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_242 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U376 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_243 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_121_fu_14314_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1054 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_121 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U377 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_244 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U378 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_245 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_122_fu_14318_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1055 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_122 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U379 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_246 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U380 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_247 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_123_fu_14322_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1056 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_123 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U381 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_248 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U382 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_249 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_124_fu_14326_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1057 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_124 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U383 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_250 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U384 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_251 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_125_fu_14330_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1058 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_125 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U385 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_252 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U386 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_253 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_126_fu_14334_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1059 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_126 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U387 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_254 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U388 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_255 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_127_fu_14338_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1060 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_127 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U389 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_256 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U390 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_257 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_128_fu_14342_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1061 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_128 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U391 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_258 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U392 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_259 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_129_fu_14346_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1062 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_129 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U393 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_260 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U394 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_261 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_130_fu_14350_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1063 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_130 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U395 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_262 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U396 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_263 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_131_fu_14354_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1064 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_131 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U397 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_264 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U398 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_265 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_132_fu_14358_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1065 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_132 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U399 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_266 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U400 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_267 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_133_fu_14362_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1066 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_133 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U401 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_268 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U402 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_269 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_134_fu_14366_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1067 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_134 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U403 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_270 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U404 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_271 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_135_fu_14370_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1068 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_135 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U405 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_272 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U406 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_273 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_136_fu_14374_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1069 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_136 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U407 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_274 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U408 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_275 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_137_fu_14378_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1070 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_137 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U409 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_276 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U410 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_277 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_138_fu_14382_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1071 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_138 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U411 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_278 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U412 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_279 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_139_fu_14386_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1072 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_139 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U413 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_280 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U414 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_281 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_140_fu_14390_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1073 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_140 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U415 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_282 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U416 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_283 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_141_fu_14394_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1074 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_141 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U417 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_284 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U418 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_285 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_142_fu_14398_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1075 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_142 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U419 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_286 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U420 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_287 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_143_fu_14402_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1076 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_143 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U421 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_288 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U422 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_289 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_144_fu_14406_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1077 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_144 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U423 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_290 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U424 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_291 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_145_fu_14410_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1078 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_145 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U425 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_292 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U426 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_293 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_146_fu_14414_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1079 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_146 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U427 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_294 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U428 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_295 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_147_fu_14418_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1080 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_147 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U429 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_296 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U430 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_297 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_148_fu_14422_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1081 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_148 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U431 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_298 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U432 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_299 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_149_fu_14426_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1082 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_149 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U433 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_300 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U434 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_301 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_150_fu_14430_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1083 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_150 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U435 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_302 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U436 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_303 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_151_fu_14434_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1084 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_151 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U437 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_304 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U438 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_305 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_152_fu_14438_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1085 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_152 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U439 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_306 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U440 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_307 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_153_fu_14442_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1086 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_153 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U441 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_308 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U442 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_309 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_154_fu_14446_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1087 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_154 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U443 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_310 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U444 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_311 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_155_fu_14450_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1088 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_155 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U445 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_312 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U446 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_313 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_156_fu_14454_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1089 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_156 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U447 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_314 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U448 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_315 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_157_fu_14458_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1090 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_157 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U449 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_316 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U450 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_317 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_158_fu_14462_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1091 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_158 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U451 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_318 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U452 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_319 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_159_fu_14466_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1092 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_159 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U453 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_320 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U454 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_321 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_160_fu_14470_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1093 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_160 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U455 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_322 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U456 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_323 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_161_fu_14474_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1094 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_161 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U457 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_324 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U458 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_325 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_162_fu_14478_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1095 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_162 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U459 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_326 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U460 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_327 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_163_fu_14482_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1096 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_163 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U461 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_328 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U462 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_329 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_164_fu_14486_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1097 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_164 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U463 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_330 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U464 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_331 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_165_fu_14490_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1098 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_165 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U465 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_332 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U466 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_333 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_166_fu_14494_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1099 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_166 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U467 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_334 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U468 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_335 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_167_fu_14498_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1100 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_167 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U469 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_336 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U470 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_337 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_168_fu_14502_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1101 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_168 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U471 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_338 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U472 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_339 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_169_fu_14506_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1102 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_169 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U473 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_340 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U474 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_341 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_170_fu_14510_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1103 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_170 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U475 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_342 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U476 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_343 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_171_fu_14514_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1104 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_171 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U477 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_344 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U478 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_345 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_172_fu_14518_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1105 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_172 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U479 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_346 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U480 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_347 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_173_fu_14522_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1106 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_173 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U481 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_348 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U482 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_349 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_174_fu_14526_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1107 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_174 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U483 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_350 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U484 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_351 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_175_fu_14530_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1108 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_175 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U485 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_352 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U486 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_353 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_176_fu_14534_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1109 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_176 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U487 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_354 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U488 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_355 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_177_fu_14538_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1110 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_177 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U489 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_356 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U490 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_357 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_178_fu_14542_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1111 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_178 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U491 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_358 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U492 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_359 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_179_fu_14546_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1112 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_179 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U493 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_360 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U494 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_361 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_180_fu_14550_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1113 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_180 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U495 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_362 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U496 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_363 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_181_fu_14554_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1114 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_181 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U497 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_364 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U498 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_365 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_182_fu_14558_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1115 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_182 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U499 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_366 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U500 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_367 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_183_fu_14562_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1116 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_183 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U501 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_368 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U502 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_369 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_184_fu_14566_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1117 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_184 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U503 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_370 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U504 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_371 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_185_fu_14570_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1118 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_185 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U505 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_372 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U506 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_373 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_186_fu_14574_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1119 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_186 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U507 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_374 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U508 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_375 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_187_fu_14578_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1120 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_187 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U509 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_376 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U510 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_377 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_188_fu_14582_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1121 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_188 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U511 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_378 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U512 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_379 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_189_fu_14586_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1122 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_189 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U513 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_380 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U514 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_381 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_190_fu_14590_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1123 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_190 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U515 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_382 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U516 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_383 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_191_fu_14594_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1124 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_191 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U517 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_384 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U518 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_385 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_192_fu_14598_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1125 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_192 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U519 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_386 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U520 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_387 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_193_fu_14602_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1126 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_193 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U521 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_388 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U522 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_389 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_194_fu_14606_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1127 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_194 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U523 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_390 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U524 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_391 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_195_fu_14610_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1128 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_195 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U525 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_392 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U526 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_393 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_196_fu_14614_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1129 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_196 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U527 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_394 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U528 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_395 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_197_fu_14618_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1130 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_197 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U529 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_396 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U530 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_397 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_198_fu_14622_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1131 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_198 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U531 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_398 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U532 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_399 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_199_fu_14626_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1132 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_199 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U533 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_400 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U534 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_401 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_200_fu_14630_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1133 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_200 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U535 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_402 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U536 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_403 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_201_fu_14634_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1134 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_201 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U537 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_404 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U538 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_405 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_202_fu_14638_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1135 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_202 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U539 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_406 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U540 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_407 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_203_fu_14642_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1136 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_203 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U541 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_408 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U542 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_409 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_204_fu_14646_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1137 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_204 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U543 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_410 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U544 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_411 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_205_fu_14650_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1138 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_205 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U545 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_412 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U546 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_413 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_206_fu_14654_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1139 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_206 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U547 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_414 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U548 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_415 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_207_fu_14658_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1140 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_207 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U549 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_416 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U550 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_417 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_208_fu_14662_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1141 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_208 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U551 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_418 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U552 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_419 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_209_fu_14666_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1142 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_209 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U553 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_420 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U554 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_421 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_210_fu_14670_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1143 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_210 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U555 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_422 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U556 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_423 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_211_fu_14674_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1144 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_211 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U557 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_424 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U558 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_425 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_212_fu_14678_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1145 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_212 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U559 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_426 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U560 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_427 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_213_fu_14682_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1146 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_213 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U561 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_428 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U562 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_429 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_214_fu_14686_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1147 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_214 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U563 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_430 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U564 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_431 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_215_fu_14690_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1148 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_215 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U565 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_432 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U566 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_433 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_216_fu_14694_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1149 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_216 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U567 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_434 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U568 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_435 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_217_fu_14698_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1150 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_217 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U569 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_436 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U570 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_437 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_218_fu_14702_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1151 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_218 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U571 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_438 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U572 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_439 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_219_fu_14706_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1152 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_219 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U573 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_440 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U574 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_441 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_220_fu_14710_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1153 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_220 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U575 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_442 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U576 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_443 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_221_fu_14714_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1154 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_221 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U577 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_444 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U578 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_445 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_222_fu_14718_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1155 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_222 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U579 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_446 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U580 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_447 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_223_fu_14722_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1156 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_223 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U581 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_448 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U582 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_449 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_224_fu_14726_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1157 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_224 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U583 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_450 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U584 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_451 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_225_fu_14730_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1158 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_225 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U585 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_452 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U586 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_453 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_226_fu_14734_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1159 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_226 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U587 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_454 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U588 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_455 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_227_fu_14738_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1160 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_227 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U589 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_456 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U590 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_457 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_228_fu_14742_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1161 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_228 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U591 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_458 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U592 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_459 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_229_fu_14746_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1162 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_229 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U593 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_460 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U594 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_461 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_230_fu_14750_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1163 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_230 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U595 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_462 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U596 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_463 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_231_fu_14754_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1164 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_231 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U597 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_464 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U598 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_465 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_232_fu_14758_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1165 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_232 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U599 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_466 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U600 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_467 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_233_fu_14762_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1166 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_233 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U601 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_468 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U602 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_469 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_234_fu_14766_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1167 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_234 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U603 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_470 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U604 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_471 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_235_fu_14770_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1168 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_235 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U605 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_472 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U606 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_473 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_236_fu_14774_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1169 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_236 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U607 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_474 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U608 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_475 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_237_fu_14778_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1170 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_237 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U609 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_476 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U610 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_477 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_238_fu_14782_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1171 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_238 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U611 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_478 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U612 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_479 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_239_fu_14786_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1172 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_239 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U613 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_480 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U614 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_481 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_240_fu_14790_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1173 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_240 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U615 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_482 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U616 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_483 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_241_fu_14794_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1174 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_241 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U617 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_484 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U618 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_485 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_242_fu_14798_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1175 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_242 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U619 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_486 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U620 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_487 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_243_fu_14802_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1176 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_243 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U621 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_488 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U622 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_489 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_244_fu_14806_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1177 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_244 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U623 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_490 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U624 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_491 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_245_fu_14810_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1178 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_245 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U625 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_492 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U626 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_493 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_246_fu_14814_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1179 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_246 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U627 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_494 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U628 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_495 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_247_fu_14818_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1180 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_247 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U629 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_496 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U630 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_497 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_248_fu_14822_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1181 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_248 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U631 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_498 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U632 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_499 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_249_fu_14826_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1182 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_249 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U633 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_500 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U634 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_501 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_250_fu_14830_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1183 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_250 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U635 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_502 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U636 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_503 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_251_fu_14834_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1184 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_251 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U637 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_504 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U638 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_505 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_252_fu_14838_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1185 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_252 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U639 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_506 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U640 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_507 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_253_fu_14842_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1186 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_253 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U641 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_508 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U642 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_509 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_254_fu_14846_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1187 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_254 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U643 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_510 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U644 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_511 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_255_fu_14850_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1188 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_255 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U645 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_512 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U646 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_513 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_256_fu_14854_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1189 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_256 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U647 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_514 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U648 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_515 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_257_fu_14858_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1190 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_257 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U649 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_516 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U650 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_517 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_258_fu_14862_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_258 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1191 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_258 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U651 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_518 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U652 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_519 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_259_fu_14866_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_259 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1192 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_259 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U653 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_520 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U654 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_521 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_260_fu_14870_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_260 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1193 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_260 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U655 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_522 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U656 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_523 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_261_fu_14874_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_261 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1194 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_261 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U657 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_524 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U658 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_525 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_262_fu_14878_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_262 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1195 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_262 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U659 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_526 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U660 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_527 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_263_fu_14882_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_263 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1196 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_263 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U661 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_528 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U662 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_529 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_264_fu_14886_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_264 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1197 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_264 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U663 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_530 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U664 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_531 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_265_fu_14890_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_265 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1198 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_265 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U665 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_532 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U666 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_533 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_266_fu_14894_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_266 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1199 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_266 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U667 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_534 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U668 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_535 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_267_fu_14898_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_267 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1200 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_267 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U669 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_536 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U670 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_537 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_268_fu_14902_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_268 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1201 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_268 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U671 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_538 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U672 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_539 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_269_fu_14906_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_269 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1202 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_269 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U673 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_540 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U674 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_541 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_270_fu_14910_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_270 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1203 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_270 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U675 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_542 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U676 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_543 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_271_fu_14914_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_271 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1204 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_271 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U677 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_544 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U678 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_545 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_272_fu_14918_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_272 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1205 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_272 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U679 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_546 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U680 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_547 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_273_fu_14922_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_273 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1206 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_273 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U681 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_548 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U682 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_549 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_274_fu_14926_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_274 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1207 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_274 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U683 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_550 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U684 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_551 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_275_fu_14930_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_275 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1208 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_275 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U685 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_552 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U686 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_553 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_276_fu_14934_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_276 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1209 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_276 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U687 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_554 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U688 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_555 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_277_fu_14938_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1210 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_277 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U689 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_556 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U690 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_557 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_278_fu_14942_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_278 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1211 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_278 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U691 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_558 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U692 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_559 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_279_fu_14946_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_279 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1212 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_279 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U693 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_560 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U694 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_561 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_280_fu_14950_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_280 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1213 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_280 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U695 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_562 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U696 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_563 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_281_fu_14954_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_281 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1214 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_281 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U697 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_564 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U698 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_565 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_282_fu_14958_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_282 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1215 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_282 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U699 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_566 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U700 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_567 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_283_fu_14962_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_283 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1216 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_283 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U701 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_568 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U702 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_569 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_284_fu_14966_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1217 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_284 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U703 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_570 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U704 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_571 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_285_fu_14970_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_285 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1218 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_285 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U705 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_572 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U706 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_573 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_286_fu_14974_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_286 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1219 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_286 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U707 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_574 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U708 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_575 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_287_fu_14978_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_287 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1220 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_287 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U709 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_576 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U710 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_577 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_288_fu_14982_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_288 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1221 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_288 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U711 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_578 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U712 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_579 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_289_fu_14986_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_289 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1222 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_289 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U713 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_580 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U714 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_581 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_290_fu_14990_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_290 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1223 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_290 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U715 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_582 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U716 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_583 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_291_fu_14994_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_291 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1224 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_291 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U717 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_584 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U718 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_585 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_292_fu_14998_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_292 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1225 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_292 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U719 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_586 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U720 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_587 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_293_fu_15002_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_293 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1226 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_293 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U721 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_588 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U722 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_589 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_294_fu_15006_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_294 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1227 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_294 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U723 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_590 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U724 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_591 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_295_fu_15010_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_295 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1228 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_295 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U725 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_592 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U726 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_593 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_296_fu_15014_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_296 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1229 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_296 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U727 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_594 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U728 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_595 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_297_fu_15018_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_297 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1230 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_297 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U729 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_596 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U730 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_597 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_298_fu_15022_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_298 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1231 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_298 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U731 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_598 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U732 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_599 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_299_fu_15026_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_299 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1232 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_299 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U733 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_600 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U734 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_601 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_300_fu_15030_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_300 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1233 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_300 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U735 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_602 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U736 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_603 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_301_fu_15034_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_301 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1234 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_301 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U737 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_604 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U738 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_605 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_302_fu_15038_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_302 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1235 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_302 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U739 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_606 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U740 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_607 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_303_fu_15042_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1236 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_303 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U741 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_608 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U742 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_609 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_304_fu_15046_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_304 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1237 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_304 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U743 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_610 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U744 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_611 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_305_fu_15050_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_305 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1238 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_305 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U745 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_612 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U746 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_613 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_306_fu_15054_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_306 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1239 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_306 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U747 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_614 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U748 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_615 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_307_fu_15058_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1240 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_307 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U749 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_616 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U750 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_617 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_308_fu_15062_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_308 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1241 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_308 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U751 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_618 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U752 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_619 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_309_fu_15066_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1242 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_309 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U753 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_620 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U754 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_621 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_310_fu_15070_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_310 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1243 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_310 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U755 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_622 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U756 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_623 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_311_fu_15074_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_311 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1244 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_311 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U757 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_624 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U758 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_625 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_312_fu_15078_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_312 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1245 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_312 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U759 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_626 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U760 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_627 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_313_fu_15082_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1246 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_313 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U761 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_628 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U762 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_629 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_314_fu_15086_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_314 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1247 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_314 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U763 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_630 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U764 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_631 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_315_fu_15090_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_315 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1248 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_315 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U765 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_632 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U766 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_633 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_316_fu_15094_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_316 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1249 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_316 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U767 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_634 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U768 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_635 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_317_fu_15098_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_317 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1250 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_317 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U769 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_636 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U770 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_637 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_318_fu_15102_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1251 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_318 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U771 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_638 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U772 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_639 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_319_fu_15106_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_319 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1252 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_319 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U773 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_640 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U774 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_641 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_320_fu_15110_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_320 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1253 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_320 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U775 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_642 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U776 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_643 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_321_fu_15114_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_321 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1254 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_321 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U777 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_644 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U778 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_645 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_322_fu_15118_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_322 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1255 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_322 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U779 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_646 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U780 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_647 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_323_fu_15122_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_323 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1256 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_323 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U781 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_648 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U782 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_649 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_324_fu_15126_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_324 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1257 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_324 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U783 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_650 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U784 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_651 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_325_fu_15130_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_325 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1258 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_325 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U785 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_652 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U786 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_653 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_326_fu_15134_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_326 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1259 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_326 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U787 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_654 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U788 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_655 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_327_fu_15138_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_327 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1260 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_327 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U789 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_656 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U790 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_657 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_328_fu_15142_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_328 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1261 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_328 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U791 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_658 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U792 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_659 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_329_fu_15146_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_329 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1262 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_329 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U793 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_660 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U794 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_661 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_330_fu_15150_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_330 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1263 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_330 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U795 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_662 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U796 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_663 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_331_fu_15154_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_331 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1264 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_331 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U797 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_664 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U798 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_665 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_332_fu_15158_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_332 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1265 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_332 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U799 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_666 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U800 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_667 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_333_fu_15162_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_333 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1266 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_333 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U801 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_668 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U802 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_669 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_334_fu_15166_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_334 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1267 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_334 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U803 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_670 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U804 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_671 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_335_fu_15170_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_335 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1268 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_335 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U805 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_672 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U806 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_673 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_336_fu_15174_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_336 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1269 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_336 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U807 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_674 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U808 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_675 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_337_fu_15178_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_337 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1270 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_337 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U809 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_676 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U810 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_677 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_338_fu_15182_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_338 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1271 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_338 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U811 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_678 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U812 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_679 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_339_fu_15186_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_339 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1272 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_339 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U813 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_680 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U814 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_681 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_340_fu_15190_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_340 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1273 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_340 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U815 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_682 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U816 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_683 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_341_fu_15194_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_341 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1274 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_341 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U817 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_684 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U818 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_685 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_342_fu_15198_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_342 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1275 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_342 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U819 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_686 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U820 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_687 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_343_fu_15202_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_343 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1276 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_343 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U821 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_688 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U822 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_689 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_344_fu_15206_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_344 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1277 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_344 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U823 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_690 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U824 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_691 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_345_fu_15210_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_345 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1278 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_345 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U825 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_692 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U826 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_693 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_346_fu_15214_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_346 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1279 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_346 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U827 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_694 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U828 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_695 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_347_fu_15218_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_347 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1280 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_347 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U829 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_696 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U830 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_697 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_348_fu_15222_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_348 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1281 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_348 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U831 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_698 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U832 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_699 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_349_fu_15226_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_349 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1282 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_349 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U833 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_700 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U834 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_701 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_350_fu_15230_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_350 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1283 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_350 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U835 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_702 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U836 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_703 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_351_fu_15234_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_351 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1284 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_351 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U837 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_704 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U838 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_705 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_352_fu_15238_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_352 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1285 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_352 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U839 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_706 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U840 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_707 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_353_fu_15242_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_353 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1286 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_353 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U841 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_708 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U842 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_709 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_354_fu_15246_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_354 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1287 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_354 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U843 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_710 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U844 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_711 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_355_fu_15250_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_355 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1288 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_355 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U845 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_712 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U846 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_713 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_356_fu_15254_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_356 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1289 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_356 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U847 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_714 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U848 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_715 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_357_fu_15258_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_357 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1290 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_357 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U849 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_716 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U850 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_717 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_358_fu_15262_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_358 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1291 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_358 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U851 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_718 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U852 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_719 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_359_fu_15266_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_359 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1292 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_359 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U853 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_720 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U854 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_721 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_360_fu_15270_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_360 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1293 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_360 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U855 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_722 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U856 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_723 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_361_fu_15274_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_361 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1294 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_361 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U857 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_724 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U858 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_725 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_362_fu_15278_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_362 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1295 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_362 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U859 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_726 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U860 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_727 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_363_fu_15282_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_363 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1296 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_363 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U861 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_728 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U862 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_729 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_364_fu_15286_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_364 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1297 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_364 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U863 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_730 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U864 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_731 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_365_fu_15290_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_365 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1298 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_365 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U865 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_732 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U866 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_733 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_366_fu_15294_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_366 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1299 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_366 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U867 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_734 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U868 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_735 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_367_fu_15298_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_367 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1300 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_367 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U869 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_736 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U870 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_737 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_368_fu_15302_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_368 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1301 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_368 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U871 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_738 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U872 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_739 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_369_fu_15306_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_369 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1302 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_369 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U873 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_740 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U874 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_741 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_370_fu_15310_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_370 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1303 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_370 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U875 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_742 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U876 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_743 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_371_fu_15314_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_371 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1304 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_371 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U877 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_744 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U878 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_745 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_372_fu_15318_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_372 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1305 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_372 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U879 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_746 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U880 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_747 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_373_fu_15322_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1306 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_373 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U881 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_748 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U882 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_749 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_374_fu_15326_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_374 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1307 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_374 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U883 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_750 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U884 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_751 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_375_fu_15330_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_375 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1308 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_375 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U885 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_752 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U886 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_753 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_376_fu_15334_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_376 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1309 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_376 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U887 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_754 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U888 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_755 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_377_fu_15338_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_377 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1310 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_377 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U889 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_756 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U890 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_757 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_378_fu_15342_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1311 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_378 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U891 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_758 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U892 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_759 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_379_fu_15346_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_379 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1312 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_379 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U893 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_760 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U894 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_761 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_380_fu_15350_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_380 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1313 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_380 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U895 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_762 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U896 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_763 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_381_fu_15354_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_381 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1314 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_381 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U897 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_764 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U898 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_765 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_382_fu_15358_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_382 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1315 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_382 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U899 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_766 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U900 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_767 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_383_fu_15362_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_383 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1316 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_383 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U901 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_768 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U902 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_769 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_384_fu_15366_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_384 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1317 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_384 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U903 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_770 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U904 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_771 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_385_fu_15370_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_385 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1318 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_385 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U905 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_772 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U906 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_773 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_386_fu_15374_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_386 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1319 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_386 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U907 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_774 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U908 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_775 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_387_fu_15378_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_387 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1320 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_387 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U909 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_776 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U910 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_777 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_388_fu_15382_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_388 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1321 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_388 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U911 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_778 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U912 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_779 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_389_fu_15386_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_389 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1322 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_389 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U913 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_780 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U914 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_781 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_390_fu_15390_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_390 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1323 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_390 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U915 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_782 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U916 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_783 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_391_fu_15394_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_391 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1324 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_391 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U917 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_784 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U918 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_785 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_392_fu_15398_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_392 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1325 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_392 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U919 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_786 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U920 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_787 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_393_fu_15402_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_393 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1326 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_393 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U921 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_788 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U922 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_789 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_394_fu_15406_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_394 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1327 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_394 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U923 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_790 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U924 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_791 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_395_fu_15410_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_395 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1328 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_395 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U925 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_792 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U926 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_793 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_396_fu_15414_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_396 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1329 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_396 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U927 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_794 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U928 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_795 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_397_fu_15418_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_397 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1330 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_397 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U929 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_796 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U930 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_797 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_398_fu_15422_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_398 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1331 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_398 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U931 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_798 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U932 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_799 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_399_fu_15426_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_399 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U1332 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_399 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 2000 BRAM 660 URAM 0}} matrixmul_transpose_ap_fixed_ap_fixed_config3_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1337 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1338 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_fu_13830_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2137 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1339 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1340 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_1_fu_13834_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2138 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1341 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1342 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_2_fu_13838_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2139 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1343 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1344 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_3_fu_13842_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2140 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1345 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1346 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_4_fu_13846_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2141 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1347 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1348 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_5_fu_13850_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2142 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1349 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1350 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_6_fu_13854_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2143 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1351 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1352 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_7_fu_13858_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2144 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1353 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_16 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1354 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_8_fu_13862_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2145 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1355 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_18 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1356 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_19 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_9_fu_13866_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2146 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1357 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_20 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1358 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_21 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_10_fu_13870_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2147 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1359 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_22 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1360 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_23 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_11_fu_13874_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2148 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1361 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_24 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1362 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_25 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_12_fu_13878_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2149 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1363 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_26 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1364 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_27 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_13_fu_13882_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2150 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1365 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_28 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1366 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_29 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_14_fu_13886_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2151 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1367 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1368 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_31 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_15_fu_13890_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2152 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1369 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1370 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_33 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_16_fu_13894_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2153 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_16 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1371 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_34 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1372 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_35 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_17_fu_13898_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2154 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1373 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_36 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1374 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_37 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_18_fu_13902_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2155 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_18 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1375 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_38 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1376 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_39 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_19_fu_13906_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2156 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_19 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1377 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_40 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1378 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_41 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_20_fu_13910_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2157 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_20 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1379 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1380 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_43 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_21_fu_13914_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2158 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_21 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1381 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_44 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1382 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_45 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_22_fu_13918_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2159 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_22 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1383 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_46 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1384 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_47 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_23_fu_13922_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2160 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_23 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1385 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_48 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1386 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_49 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_24_fu_13926_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2161 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_24 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1387 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_50 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1388 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_51 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_25_fu_13930_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2162 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_25 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1389 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_52 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1390 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_53 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_26_fu_13934_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2163 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_26 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1391 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_54 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1392 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_55 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_27_fu_13938_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2164 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_27 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1393 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_56 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1394 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_57 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_28_fu_13942_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2165 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_28 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1395 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_58 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1396 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_59 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_29_fu_13946_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2166 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_29 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1397 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_60 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1398 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_61 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_30_fu_13950_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2167 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1399 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_62 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1400 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_63 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_31_fu_13954_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2168 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_31 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1401 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_64 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1402 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_65 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_32_fu_13958_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2169 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1403 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_66 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1404 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_67 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_33_fu_13962_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2170 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_33 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1405 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_68 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1406 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_69 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_34_fu_13966_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2171 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_34 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1407 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_70 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1408 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_71 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_35_fu_13970_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2172 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_35 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1409 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_72 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1410 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_73 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_36_fu_13974_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2173 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_36 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1411 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_74 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1412 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_75 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_37_fu_13978_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2174 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_37 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1413 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_76 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1414 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_77 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_38_fu_13982_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2175 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_38 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1415 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_78 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1416 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_79 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_39_fu_13986_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2176 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_39 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1417 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_80 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1418 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_81 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_40_fu_13990_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2177 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_40 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1419 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_82 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1420 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_83 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_41_fu_13994_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2178 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_41 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1421 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_84 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1422 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_85 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_42_fu_13998_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2179 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1423 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_86 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1424 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_87 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_43_fu_14002_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2180 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_43 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1425 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_88 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1426 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_89 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_44_fu_14006_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2181 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_44 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1427 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_90 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1428 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_91 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_45_fu_14010_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2182 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_45 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1429 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_92 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1430 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_93 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_46_fu_14014_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2183 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_46 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1431 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_94 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1432 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_95 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_47_fu_14018_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2184 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_47 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1433 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_96 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1434 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_97 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_48_fu_14022_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2185 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_48 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1435 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_98 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1436 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_99 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_49_fu_14026_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2186 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_49 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1437 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_100 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1438 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_101 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_50_fu_14030_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2187 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_50 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1439 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_102 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1440 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_103 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_51_fu_14034_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2188 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_51 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1441 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_104 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1442 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_105 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_52_fu_14038_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2189 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_52 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1443 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_106 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1444 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_107 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_53_fu_14042_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2190 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_53 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1445 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_108 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1446 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_109 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_54_fu_14046_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2191 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_54 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1447 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_110 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1448 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_111 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_55_fu_14050_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2192 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_55 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1449 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_112 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1450 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_113 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_56_fu_14054_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2193 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_56 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1451 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_114 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1452 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_115 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_57_fu_14058_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2194 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_57 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1453 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_116 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1454 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_117 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_58_fu_14062_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2195 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_58 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1455 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_118 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1456 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_119 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_59_fu_14066_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2196 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_59 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1457 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_120 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1458 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_121 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_60_fu_14070_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2197 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_60 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1459 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_122 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1460 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_123 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_61_fu_14074_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2198 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_61 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1461 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_124 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1462 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_125 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_62_fu_14078_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2199 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_62 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1463 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_126 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1464 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_127 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_63_fu_14082_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2200 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_63 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1465 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_128 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1466 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_129 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_64_fu_14086_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2201 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_64 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1467 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_130 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1468 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_131 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_65_fu_14090_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2202 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_65 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1469 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_132 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1470 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_133 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_66_fu_14094_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2203 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_66 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1471 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_134 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1472 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_135 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_67_fu_14098_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2204 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_67 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1473 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_136 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1474 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_137 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_68_fu_14102_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2205 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_68 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1475 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_138 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1476 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_139 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_69_fu_14106_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2206 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_69 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1477 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_140 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1478 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_141 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_70_fu_14110_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2207 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_70 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1479 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_142 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1480 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_143 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_71_fu_14114_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2208 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_71 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1481 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_144 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1482 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_145 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_72_fu_14118_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2209 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_72 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1483 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_146 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1484 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_147 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_73_fu_14122_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2210 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_73 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1485 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_148 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1486 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_149 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_74_fu_14126_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2211 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_74 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1487 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_150 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1488 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_151 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_75_fu_14130_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2212 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_75 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1489 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_152 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1490 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_153 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_76_fu_14134_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2213 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_76 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1491 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_154 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1492 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_155 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_77_fu_14138_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2214 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_77 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1493 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_156 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1494 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_157 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_78_fu_14142_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2215 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_78 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1495 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_158 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1496 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_159 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_79_fu_14146_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2216 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_79 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1497 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_160 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1498 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_161 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_80_fu_14150_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2217 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_80 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1499 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_162 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1500 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_163 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_81_fu_14154_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2218 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_81 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1501 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_164 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1502 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_165 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_82_fu_14158_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2219 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_82 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1503 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_166 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1504 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_167 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_83_fu_14162_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2220 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_83 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1505 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_168 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1506 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_169 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_84_fu_14166_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2221 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_84 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1507 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_170 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1508 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_171 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_85_fu_14170_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2222 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_85 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1509 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_172 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1510 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_173 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_86_fu_14174_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2223 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_86 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1511 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_174 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1512 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_175 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_87_fu_14178_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2224 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_87 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1513 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_176 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1514 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_177 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_88_fu_14182_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2225 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_88 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1515 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_178 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1516 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_179 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_89_fu_14186_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2226 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_89 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1517 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_180 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1518 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_181 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_90_fu_14190_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2227 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_90 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1519 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_182 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1520 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_183 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_91_fu_14194_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2228 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_91 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1521 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_184 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1522 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_185 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_92_fu_14198_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2229 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_92 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1523 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_186 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1524 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_187 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_93_fu_14202_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2230 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_93 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1525 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_188 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1526 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_189 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_94_fu_14206_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2231 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_94 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1527 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_190 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1528 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_191 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_95_fu_14210_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2232 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_95 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1529 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_192 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1530 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_193 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_96_fu_14214_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2233 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_96 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1531 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_194 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1532 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_195 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_97_fu_14218_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2234 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_97 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1533 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_196 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1534 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_197 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_98_fu_14222_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2235 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_98 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1535 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_198 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1536 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_199 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_99_fu_14226_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2236 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_99 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1537 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_200 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1538 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_201 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_100_fu_14230_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2237 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_100 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1539 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_202 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1540 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_203 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_101_fu_14234_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2238 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_101 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1541 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_204 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1542 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_205 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_102_fu_14238_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2239 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_102 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1543 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_206 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1544 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_207 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_103_fu_14242_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2240 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_103 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1545 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_208 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1546 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_209 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_104_fu_14246_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2241 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_104 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1547 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_210 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1548 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_211 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_105_fu_14250_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2242 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_105 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1549 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_212 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1550 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_213 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_106_fu_14254_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2243 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_106 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1551 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_214 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1552 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_215 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_107_fu_14258_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2244 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_107 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1553 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_216 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1554 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_217 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_108_fu_14262_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2245 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_108 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1555 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_218 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1556 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_219 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_109_fu_14266_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2246 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_109 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1557 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_220 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1558 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_221 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_110_fu_14270_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2247 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_110 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1559 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_222 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1560 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_223 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_111_fu_14274_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2248 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_111 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1561 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_224 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1562 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_225 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_112_fu_14278_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2249 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_112 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1563 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_226 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1564 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_227 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_113_fu_14282_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2250 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_113 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1565 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_228 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1566 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_229 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_114_fu_14286_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2251 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_114 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1567 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_230 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1568 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_231 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_115_fu_14290_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2252 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_115 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1569 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_232 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1570 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_233 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_116_fu_14294_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2253 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_116 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1571 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_234 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1572 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_235 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_117_fu_14298_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2254 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_117 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1573 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_236 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1574 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_237 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_118_fu_14302_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2255 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_118 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1575 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_238 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1576 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_239 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_119_fu_14306_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2256 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_119 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1577 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_240 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1578 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_241 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_120_fu_14310_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2257 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_120 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1579 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_242 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1580 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_243 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_121_fu_14314_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2258 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_121 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1581 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_244 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1582 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_245 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_122_fu_14318_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2259 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_122 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1583 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_246 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1584 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_247 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_123_fu_14322_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2260 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_123 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1585 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_248 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1586 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_249 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_124_fu_14326_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2261 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_124 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1587 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_250 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1588 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_251 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_125_fu_14330_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2262 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_125 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1589 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_252 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1590 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_253 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_126_fu_14334_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2263 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_126 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1591 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_254 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1592 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_255 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_127_fu_14338_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2264 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_127 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1593 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_256 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1594 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_257 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_128_fu_14342_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2265 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_128 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1595 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_258 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1596 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_259 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_129_fu_14346_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2266 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_129 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1597 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_260 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1598 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_261 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_130_fu_14350_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2267 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_130 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1599 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_262 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1600 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_263 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_131_fu_14354_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2268 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_131 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1601 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_264 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1602 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_265 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_132_fu_14358_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2269 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_132 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1603 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_266 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1604 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_267 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_133_fu_14362_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2270 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_133 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1605 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_268 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1606 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_269 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_134_fu_14366_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2271 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_134 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1607 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_270 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1608 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_271 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_135_fu_14370_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2272 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_135 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1609 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_272 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1610 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_273 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_136_fu_14374_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2273 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_136 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1611 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_274 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1612 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_275 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_137_fu_14378_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2274 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_137 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1613 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_276 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1614 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_277 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_138_fu_14382_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2275 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_138 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1615 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_278 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1616 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_279 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_139_fu_14386_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2276 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_139 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1617 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_280 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1618 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_281 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_140_fu_14390_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2277 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_140 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1619 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_282 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1620 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_283 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_141_fu_14394_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2278 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_141 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1621 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_284 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1622 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_285 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_142_fu_14398_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2279 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_142 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1623 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_286 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1624 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_287 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_143_fu_14402_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2280 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_143 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1625 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_288 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1626 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_289 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_144_fu_14406_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2281 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_144 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1627 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_290 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1628 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_291 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_145_fu_14410_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2282 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_145 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1629 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_292 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1630 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_293 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_146_fu_14414_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2283 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_146 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1631 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_294 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1632 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_295 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_147_fu_14418_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2284 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_147 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1633 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_296 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1634 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_297 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_148_fu_14422_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2285 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_148 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1635 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_298 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1636 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_299 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_149_fu_14426_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2286 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_149 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1637 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_300 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1638 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_301 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_150_fu_14430_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2287 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_150 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1639 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_302 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1640 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_303 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_151_fu_14434_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2288 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_151 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1641 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_304 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1642 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_305 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_152_fu_14438_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2289 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_152 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1643 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_306 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1644 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_307 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_153_fu_14442_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2290 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_153 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1645 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_308 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1646 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_309 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_154_fu_14446_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2291 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_154 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1647 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_310 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1648 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_311 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_155_fu_14450_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2292 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_155 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1649 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_312 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1650 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_313 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_156_fu_14454_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2293 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_156 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1651 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_314 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1652 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_315 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_157_fu_14458_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2294 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_157 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1653 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_316 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1654 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_317 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_158_fu_14462_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2295 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_158 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1655 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_318 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1656 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_319 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_159_fu_14466_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2296 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_159 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1657 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_320 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1658 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_321 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_160_fu_14470_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2297 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_160 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1659 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_322 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1660 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_323 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_161_fu_14474_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2298 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_161 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1661 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_324 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1662 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_325 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_162_fu_14478_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2299 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_162 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1663 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_326 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1664 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_327 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_163_fu_14482_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2300 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_163 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1665 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_328 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1666 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_329 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_164_fu_14486_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2301 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_164 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1667 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_330 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1668 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_331 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_165_fu_14490_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2302 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_165 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1669 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_332 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1670 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_333 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_166_fu_14494_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2303 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_166 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1671 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_334 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1672 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_335 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_167_fu_14498_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2304 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_167 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1673 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_336 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1674 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_337 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_168_fu_14502_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2305 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_168 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1675 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_338 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1676 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_339 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_169_fu_14506_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2306 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_169 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1677 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_340 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1678 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_341 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_170_fu_14510_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2307 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_170 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1679 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_342 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1680 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_343 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_171_fu_14514_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2308 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_171 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1681 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_344 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1682 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_345 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_172_fu_14518_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2309 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_172 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1683 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_346 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1684 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_347 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_173_fu_14522_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2310 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_173 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1685 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_348 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1686 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_349 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_174_fu_14526_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2311 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_174 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1687 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_350 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1688 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_351 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_175_fu_14530_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2312 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_175 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1689 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_352 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1690 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_353 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_176_fu_14534_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2313 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_176 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1691 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_354 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1692 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_355 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_177_fu_14538_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2314 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_177 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1693 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_356 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1694 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_357 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_178_fu_14542_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2315 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_178 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1695 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_358 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1696 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_359 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_179_fu_14546_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2316 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_179 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1697 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_360 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1698 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_361 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_180_fu_14550_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2317 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_180 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1699 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_362 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1700 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_363 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_181_fu_14554_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2318 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_181 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1701 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_364 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1702 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_365 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_182_fu_14558_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2319 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_182 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1703 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_366 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1704 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_367 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_183_fu_14562_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2320 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_183 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1705 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_368 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1706 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_369 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_184_fu_14566_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2321 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_184 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1707 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_370 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1708 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_371 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_185_fu_14570_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2322 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_185 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1709 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_372 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1710 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_373 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_186_fu_14574_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2323 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_186 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1711 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_374 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1712 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_375 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_187_fu_14578_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2324 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_187 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1713 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_376 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1714 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_377 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_188_fu_14582_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2325 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_188 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1715 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_378 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1716 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_379 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_189_fu_14586_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2326 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_189 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1717 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_380 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1718 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_381 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_190_fu_14590_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2327 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_190 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1719 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_382 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1720 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_383 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_191_fu_14594_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2328 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_191 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1721 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_384 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1722 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_385 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_192_fu_14598_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2329 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_192 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1723 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_386 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1724 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_387 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_193_fu_14602_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2330 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_193 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1725 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_388 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1726 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_389 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_194_fu_14606_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2331 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_194 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1727 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_390 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1728 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_391 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_195_fu_14610_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2332 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_195 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1729 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_392 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1730 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_393 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_196_fu_14614_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2333 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_196 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1731 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_394 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1732 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_395 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_197_fu_14618_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2334 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_197 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1733 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_396 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1734 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_397 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_198_fu_14622_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2335 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_198 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1735 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_398 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1736 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_399 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_199_fu_14626_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2336 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_199 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1737 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_400 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1738 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_401 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_200_fu_14630_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2337 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_200 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1739 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_402 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1740 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_403 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_201_fu_14634_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2338 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_201 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1741 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_404 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1742 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_405 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_202_fu_14638_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2339 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_202 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1743 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_406 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1744 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_407 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_203_fu_14642_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2340 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_203 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1745 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_408 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1746 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_409 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_204_fu_14646_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2341 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_204 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1747 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_410 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1748 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_411 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_205_fu_14650_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2342 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_205 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1749 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_412 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1750 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_413 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_206_fu_14654_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2343 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_206 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1751 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_414 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1752 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_415 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_207_fu_14658_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2344 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_207 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1753 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_416 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1754 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_417 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_208_fu_14662_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2345 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_208 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1755 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_418 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1756 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_419 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_209_fu_14666_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2346 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_209 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1757 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_420 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1758 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_421 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_210_fu_14670_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2347 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_210 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1759 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_422 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1760 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_423 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_211_fu_14674_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2348 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_211 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1761 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_424 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1762 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_425 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_212_fu_14678_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2349 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_212 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1763 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_426 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1764 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_427 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_213_fu_14682_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2350 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_213 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1765 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_428 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1766 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_429 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_214_fu_14686_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2351 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_214 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1767 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_430 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1768 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_431 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_215_fu_14690_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2352 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_215 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1769 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_432 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1770 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_433 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_216_fu_14694_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2353 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_216 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1771 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_434 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1772 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_435 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_217_fu_14698_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2354 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_217 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1773 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_436 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1774 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_437 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_218_fu_14702_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2355 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_218 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1775 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_438 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1776 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_439 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_219_fu_14706_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2356 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_219 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1777 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_440 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1778 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_441 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_220_fu_14710_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2357 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_220 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1779 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_442 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1780 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_443 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_221_fu_14714_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2358 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_221 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1781 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_444 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1782 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_445 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_222_fu_14718_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2359 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_222 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1783 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_446 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1784 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_447 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_223_fu_14722_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2360 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_223 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1785 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_448 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1786 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_449 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_224_fu_14726_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2361 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_224 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1787 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_450 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1788 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_451 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_225_fu_14730_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2362 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_225 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1789 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_452 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1790 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_453 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_226_fu_14734_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2363 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_226 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1791 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_454 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1792 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_455 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_227_fu_14738_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2364 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_227 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1793 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_456 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1794 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_457 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_228_fu_14742_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2365 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_228 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1795 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_458 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1796 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_459 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_229_fu_14746_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2366 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_229 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1797 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_460 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1798 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_461 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_230_fu_14750_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2367 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_230 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1799 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_462 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1800 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_463 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_231_fu_14754_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2368 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_231 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1801 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_464 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1802 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_465 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_232_fu_14758_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2369 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_232 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1803 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_466 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1804 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_467 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_233_fu_14762_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2370 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_233 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1805 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_468 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1806 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_469 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_234_fu_14766_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2371 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_234 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1807 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_470 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1808 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_471 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_235_fu_14770_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2372 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_235 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1809 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_472 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1810 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_473 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_236_fu_14774_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2373 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_236 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1811 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_474 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1812 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_475 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_237_fu_14778_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2374 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_237 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1813 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_476 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1814 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_477 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_238_fu_14782_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2375 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_238 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1815 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_478 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1816 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_479 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_239_fu_14786_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2376 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_239 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1817 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_480 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1818 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_481 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_240_fu_14790_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2377 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_240 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1819 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_482 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1820 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_483 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_241_fu_14794_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2378 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_241 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1821 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_484 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1822 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_485 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_242_fu_14798_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2379 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_242 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1823 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_486 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1824 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_487 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_243_fu_14802_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2380 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_243 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1825 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_488 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1826 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_489 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_244_fu_14806_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2381 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_244 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1827 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_490 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1828 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_491 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_245_fu_14810_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2382 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_245 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1829 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_492 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1830 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_493 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_246_fu_14814_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2383 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_246 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1831 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_494 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1832 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_495 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_247_fu_14818_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2384 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_247 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1833 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_496 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1834 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_497 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_248_fu_14822_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2385 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_248 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1835 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_498 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1836 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_499 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_249_fu_14826_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2386 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_249 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1837 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_500 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1838 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_501 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_250_fu_14830_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2387 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_250 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1839 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_502 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1840 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_503 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_251_fu_14834_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2388 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_251 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1841 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_504 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1842 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_505 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_252_fu_14838_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2389 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_252 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1843 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_506 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1844 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_507 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_253_fu_14842_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2390 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_253 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1845 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_508 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1846 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_509 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_254_fu_14846_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2391 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_254 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1847 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_510 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1848 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_511 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_255_fu_14850_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2392 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_255 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1849 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_512 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1850 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_513 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_256_fu_14854_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2393 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_256 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1851 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_514 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1852 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_515 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_257_fu_14858_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2394 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_257 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1853 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_516 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1854 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_517 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_258_fu_14862_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_258 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2395 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_258 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1855 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_518 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1856 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_519 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_259_fu_14866_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_259 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2396 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_259 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1857 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_520 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1858 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_521 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_260_fu_14870_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_260 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2397 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_260 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1859 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_522 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1860 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_523 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_261_fu_14874_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_261 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2398 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_261 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1861 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_524 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1862 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_525 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_262_fu_14878_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_262 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2399 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_262 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1863 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_526 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1864 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_527 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_263_fu_14882_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_263 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2400 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_263 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1865 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_528 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1866 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_529 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_264_fu_14886_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_264 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2401 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_264 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1867 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_530 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1868 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_531 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_265_fu_14890_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_265 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2402 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_265 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1869 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_532 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1870 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_533 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_266_fu_14894_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_266 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2403 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_266 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1871 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_534 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1872 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_535 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_267_fu_14898_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_267 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2404 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_267 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1873 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_536 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1874 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_537 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_268_fu_14902_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_268 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2405 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_268 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1875 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_538 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1876 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_539 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_269_fu_14906_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_269 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2406 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_269 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1877 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_540 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1878 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_541 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_270_fu_14910_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_270 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2407 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_270 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1879 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_542 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1880 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_543 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_271_fu_14914_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_271 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2408 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_271 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1881 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_544 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1882 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_545 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_272_fu_14918_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_272 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2409 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_272 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1883 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_546 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1884 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_547 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_273_fu_14922_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_273 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2410 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_273 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1885 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_548 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1886 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_549 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_274_fu_14926_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_274 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2411 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_274 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1887 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_550 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1888 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_551 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_275_fu_14930_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_275 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2412 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_275 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1889 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_552 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1890 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_553 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_276_fu_14934_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_276 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2413 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_276 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1891 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_554 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1892 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_555 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_277_fu_14938_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2414 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_277 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1893 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_556 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1894 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_557 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_278_fu_14942_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_278 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2415 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_278 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1895 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_558 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1896 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_559 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_279_fu_14946_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_279 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2416 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_279 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1897 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_560 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1898 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_561 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_280_fu_14950_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_280 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2417 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_280 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1899 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_562 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1900 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_563 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_281_fu_14954_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_281 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2418 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_281 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1901 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_564 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1902 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_565 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_282_fu_14958_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_282 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2419 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_282 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1903 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_566 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1904 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_567 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_283_fu_14962_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_283 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2420 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_283 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1905 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_568 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1906 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_569 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_284_fu_14966_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2421 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_284 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1907 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_570 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1908 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_571 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_285_fu_14970_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_285 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2422 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_285 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1909 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_572 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1910 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_573 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_286_fu_14974_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_286 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2423 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_286 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1911 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_574 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1912 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_575 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_287_fu_14978_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_287 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2424 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_287 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1913 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_576 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1914 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_577 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_288_fu_14982_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_288 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2425 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_288 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1915 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_578 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1916 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_579 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_289_fu_14986_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_289 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2426 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_289 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1917 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_580 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1918 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_581 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_290_fu_14990_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_290 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2427 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_290 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1919 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_582 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1920 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_583 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_291_fu_14994_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_291 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2428 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_291 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1921 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_584 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1922 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_585 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_292_fu_14998_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_292 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2429 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_292 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1923 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_586 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1924 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_587 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_293_fu_15002_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_293 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2430 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_293 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1925 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_588 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1926 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_589 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_294_fu_15006_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_294 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2431 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_294 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1927 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_590 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1928 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_591 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_295_fu_15010_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_295 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2432 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_295 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1929 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_592 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1930 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_593 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_296_fu_15014_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_296 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2433 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_296 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1931 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_594 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1932 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_595 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_297_fu_15018_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_297 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2434 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_297 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1933 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_596 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1934 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_597 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_298_fu_15022_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_298 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2435 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_298 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1935 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_598 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1936 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_599 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_299_fu_15026_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_299 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2436 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_299 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1937 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_600 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1938 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_601 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_300_fu_15030_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_300 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2437 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_300 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1939 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_602 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1940 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_603 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_301_fu_15034_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_301 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2438 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_301 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1941 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_604 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1942 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_605 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_302_fu_15038_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_302 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2439 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_302 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1943 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_606 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1944 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_607 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_303_fu_15042_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2440 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_303 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1945 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_608 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1946 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_609 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_304_fu_15046_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_304 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2441 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_304 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1947 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_610 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1948 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_611 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_305_fu_15050_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_305 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2442 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_305 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1949 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_612 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1950 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_613 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_306_fu_15054_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_306 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2443 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_306 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1951 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_614 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1952 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_615 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_307_fu_15058_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2444 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_307 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1953 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_616 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1954 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_617 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_308_fu_15062_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_308 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2445 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_308 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1955 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_618 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1956 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_619 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_309_fu_15066_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2446 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_309 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1957 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_620 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1958 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_621 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_310_fu_15070_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_310 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2447 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_310 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1959 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_622 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1960 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_623 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_311_fu_15074_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_311 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2448 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_311 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1961 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_624 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1962 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_625 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_312_fu_15078_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_312 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2449 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_312 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1963 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_626 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1964 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_627 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_313_fu_15082_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2450 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_313 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1965 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_628 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1966 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_629 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_314_fu_15086_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_314 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2451 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_314 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1967 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_630 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1968 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_631 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_315_fu_15090_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_315 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2452 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_315 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1969 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_632 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1970 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_633 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_316_fu_15094_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_316 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2453 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_316 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1971 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_634 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1972 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_635 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_317_fu_15098_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_317 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2454 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_317 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1973 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_636 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1974 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_637 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_318_fu_15102_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2455 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_318 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1975 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_638 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1976 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_639 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_319_fu_15106_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_319 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2456 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_319 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1977 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_640 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1978 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_641 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_320_fu_15110_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_320 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2457 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_320 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1979 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_642 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1980 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_643 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_321_fu_15114_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_321 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2458 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_321 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1981 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_644 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1982 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_645 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_322_fu_15118_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_322 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2459 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_322 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1983 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_646 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1984 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_647 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_323_fu_15122_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_323 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2460 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_323 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1985 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_648 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1986 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_649 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_324_fu_15126_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_324 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2461 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_324 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1987 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_650 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1988 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_651 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_325_fu_15130_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_325 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2462 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_325 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1989 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_652 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1990 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_653 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_326_fu_15134_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_326 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2463 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_326 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1991 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_654 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1992 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_655 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_327_fu_15138_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_327 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2464 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_327 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1993 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_656 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1994 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_657 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_328_fu_15142_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_328 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2465 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_328 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1995 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_658 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1996 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_659 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_329_fu_15146_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_329 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2466 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_329 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1997 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_660 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1998 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_661 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_330_fu_15150_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_330 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2467 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_330 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U1999 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_662 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2000 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_663 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_331_fu_15154_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_331 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2468 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_331 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2001 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_664 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2002 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_665 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_332_fu_15158_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_332 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2469 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_332 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2003 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_666 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2004 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_667 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_333_fu_15162_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_333 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2470 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_333 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2005 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_668 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2006 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_669 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_334_fu_15166_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_334 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2471 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_334 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2007 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_670 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2008 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_671 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_335_fu_15170_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_335 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2472 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_335 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2009 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_672 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2010 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_673 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_336_fu_15174_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_336 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2473 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_336 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2011 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_674 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2012 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_675 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_337_fu_15178_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_337 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2474 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_337 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2013 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_676 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2014 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_677 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_338_fu_15182_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_338 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2475 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_338 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2015 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_678 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2016 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_679 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_339_fu_15186_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_339 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2476 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_339 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2017 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_680 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2018 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_681 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_340_fu_15190_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_340 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2477 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_340 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2019 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_682 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2020 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_683 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_341_fu_15194_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_341 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2478 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_341 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2021 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_684 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2022 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_685 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_342_fu_15198_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_342 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2479 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_342 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2023 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_686 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2024 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_687 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_343_fu_15202_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_343 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2480 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_343 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2025 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_688 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2026 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_689 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_344_fu_15206_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_344 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2481 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_344 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2027 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_690 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2028 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_691 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_345_fu_15210_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_345 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2482 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_345 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2029 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_692 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2030 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_693 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_346_fu_15214_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_346 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2483 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_346 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2031 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_694 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2032 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_695 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_347_fu_15218_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_347 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2484 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_347 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2033 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_696 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2034 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_697 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_348_fu_15222_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_348 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2485 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_348 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2035 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_698 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2036 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_699 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_349_fu_15226_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_349 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2486 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_349 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2037 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_700 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2038 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_701 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_350_fu_15230_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_350 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2487 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_350 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2039 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_702 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2040 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_703 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_351_fu_15234_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_351 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2488 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_351 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2041 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_704 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2042 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_705 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_352_fu_15238_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_352 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2489 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_352 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2043 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_706 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2044 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_707 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_353_fu_15242_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_353 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2490 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_353 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2045 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_708 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2046 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_709 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_354_fu_15246_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_354 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2491 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_354 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2047 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_710 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2048 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_711 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_355_fu_15250_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_355 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2492 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_355 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2049 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_712 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2050 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_713 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_356_fu_15254_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_356 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2493 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_356 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2051 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_714 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2052 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_715 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_357_fu_15258_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_357 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2494 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_357 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2053 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_716 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2054 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_717 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_358_fu_15262_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_358 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2495 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_358 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2055 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_718 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2056 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_719 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_359_fu_15266_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_359 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2496 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_359 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2057 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_720 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2058 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_721 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_360_fu_15270_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_360 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2497 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_360 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2059 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_722 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2060 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_723 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_361_fu_15274_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_361 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2498 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_361 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2061 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_724 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2062 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_725 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_362_fu_15278_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_362 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2499 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_362 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2063 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_726 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2064 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_727 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_363_fu_15282_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_363 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2500 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_363 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2065 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_728 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2066 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_729 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_364_fu_15286_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_364 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2501 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_364 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2067 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_730 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2068 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_731 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_365_fu_15290_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_365 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2502 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_365 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2069 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_732 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2070 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_733 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_366_fu_15294_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_366 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2503 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_366 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2071 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_734 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2072 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_735 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_367_fu_15298_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_367 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2504 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_367 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2073 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_736 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2074 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_737 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_368_fu_15302_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_368 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2505 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_368 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2075 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_738 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2076 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_739 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_369_fu_15306_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_369 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2506 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_369 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2077 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_740 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2078 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_741 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_370_fu_15310_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_370 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2507 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_370 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2079 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_742 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2080 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_743 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_371_fu_15314_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_371 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2508 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_371 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2081 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_744 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2082 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_745 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_372_fu_15318_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_372 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2509 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_372 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2083 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_746 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2084 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_747 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_373_fu_15322_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2510 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_373 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2085 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_748 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2086 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_749 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_374_fu_15326_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_374 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2511 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_374 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2087 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_750 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2088 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_751 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_375_fu_15330_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_375 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2512 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_375 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2089 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_752 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2090 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_753 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_376_fu_15334_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_376 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2513 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_376 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2091 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_754 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2092 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_755 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_377_fu_15338_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_377 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2514 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_377 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2093 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_756 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2094 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_757 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_378_fu_15342_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2515 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_378 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2095 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_758 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2096 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_759 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_379_fu_15346_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_379 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2516 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_379 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2097 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_760 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2098 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_761 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_380_fu_15350_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_380 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2517 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_380 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2099 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_762 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2100 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_763 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_381_fu_15354_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_381 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2518 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_381 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2101 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_764 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2102 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_765 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_382_fu_15358_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_382 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2519 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_382 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2103 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_766 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2104 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_767 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_383_fu_15362_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_383 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2520 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_383 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2105 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_768 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2106 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_769 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_384_fu_15366_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_384 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2521 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_384 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2107 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_770 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2108 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_771 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_385_fu_15370_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_385 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2522 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_385 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2109 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_772 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2110 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_773 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_386_fu_15374_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_386 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2523 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_386 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2111 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_774 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2112 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_775 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_387_fu_15378_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_387 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2524 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_387 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2113 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_776 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2114 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_777 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_388_fu_15382_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_388 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2525 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_388 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2115 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_778 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2116 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_779 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_389_fu_15386_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_389 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2526 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_389 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2117 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_780 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2118 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_781 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_390_fu_15390_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_390 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2527 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_390 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2119 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_782 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2120 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_783 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_391_fu_15394_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_391 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2528 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_391 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2121 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_784 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2122 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_785 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_392_fu_15398_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_392 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2529 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_392 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2123 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_786 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2124 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_787 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_393_fu_15402_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_393 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2530 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_393 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2125 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_788 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2126 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_789 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_394_fu_15406_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_394 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2531 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_394 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2127 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_790 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2128 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_791 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_395_fu_15410_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_395 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2532 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_395 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2129 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_792 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2130 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_793 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_396_fu_15414_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_396 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2533 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_396 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2131 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_794 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2132 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_795 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_397_fu_15418_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_397 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2534 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_397 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2133 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_796 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2134 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_797 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_398_fu_15422_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_398 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2535 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_398 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2135 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_798 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2136 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:128 VARIABLE mul_ln128_799 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_399_fu_15426_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:129 VARIABLE add_ln129_399 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U2536 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:131 VARIABLE mul_ln131_399 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 2000 BRAM 660 URAM 0}} matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2539 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2540 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2541 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2542 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2543 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2544 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2545 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2546 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2547 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2548 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2549 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2550 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2551 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2552 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2553 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2554 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2555 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_16 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2556 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2557 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_18 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2558 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_19 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_9_fu_10852_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2559 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_20 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2560 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_21 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2561 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_22 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2562 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_23 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2563 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_24 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2564 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_25 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2565 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_26 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2566 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_27 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2567 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_28 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2568 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_29 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2569 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2570 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_31 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2571 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2572 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_33 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2573 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_34 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2574 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_35 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2575 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_36 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2576 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_37 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2577 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_38 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2578 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_39 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_28_fu_10934_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2959 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_40 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2960 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_41 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2961 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2962 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_43 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2963 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_44 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2964 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_45 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2965 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_46 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2966 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_47 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2967 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_48 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2968 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_49 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2579 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_50 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2580 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_51 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2581 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_52 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2582 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_53 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2583 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_54 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2584 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_55 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2585 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_56 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2586 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_57 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2587 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_58 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2588 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_59 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_47_fu_11158_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2969 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_60 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2970 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_61 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2971 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_62 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2972 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_63 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2973 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_64 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2974 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_65 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2975 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_66 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2976 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_67 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2977 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_68 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2978 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_69 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2589 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_70 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2590 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_71 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2591 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_72 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2592 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_73 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2593 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_74 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2594 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_75 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2595 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_76 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2596 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_77 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2597 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_78 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2598 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_79 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_66_fu_11352_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2979 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_80 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2980 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_81 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2981 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_82 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2982 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_83 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2983 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_84 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2984 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_85 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2985 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_86 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2986 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_87 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2987 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_88 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2988 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_89 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2599 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_90 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2600 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_91 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2601 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_92 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2602 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_93 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2603 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_94 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2604 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_95 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2605 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_96 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2606 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_97 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2607 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_98 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2608 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_99 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_85_fu_11576_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2989 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_100 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2990 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_101 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2991 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_102 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2992 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_103 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2993 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_104 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2994 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_105 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2995 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_106 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2996 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_107 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2997 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_108 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2998 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_109 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2609 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_110 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2610 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_111 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2611 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_112 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2612 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_113 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2613 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_114 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2614 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_115 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2615 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_116 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2616 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_117 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2617 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_118 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2618 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_119 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_104_fu_11770_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2999 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_120 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3000 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_121 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3001 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_122 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3002 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_123 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3003 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_124 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3004 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_125 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3005 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_126 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3006 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_127 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3007 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_128 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3008 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_129 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2619 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_130 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2620 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_131 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2621 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_132 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2622 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_133 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2623 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_134 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2624 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_135 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2625 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_136 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2626 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_137 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2627 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_138 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2628 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_139 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_123_fu_11994_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3009 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_140 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3010 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_141 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3011 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_142 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3012 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_143 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3013 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_144 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3014 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_145 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3015 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_146 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3016 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_147 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3017 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_148 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3018 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_149 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2629 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_150 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2630 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_151 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2631 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_152 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2632 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_153 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2633 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_154 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2634 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_155 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2635 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_156 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2636 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_157 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2637 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_158 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2638 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_159 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_142_fu_12188_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3019 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_160 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3020 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_161 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3021 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_162 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3022 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_163 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3023 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_164 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3024 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_165 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3025 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_166 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3026 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_167 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3027 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_168 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3028 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_169 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2639 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_170 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2640 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_171 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2641 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_172 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2642 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_173 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2643 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_174 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2644 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_175 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2645 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_176 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2646 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_177 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2647 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_178 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2648 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_179 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_161_fu_12412_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3029 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_180 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3030 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_181 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3031 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_182 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3032 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_183 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3033 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_184 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3034 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_185 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3035 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_186 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3036 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_187 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3037 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_188 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3038 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_189 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2649 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_190 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2650 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_191 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2651 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_192 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2652 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_193 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2653 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_194 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2654 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_195 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2655 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_196 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2656 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_197 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2657 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_198 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2658 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_199 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_180_fu_12606_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3039 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_200 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3040 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_201 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3041 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_202 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3042 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_203 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3043 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_204 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3044 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_205 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3045 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_206 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3046 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_207 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3047 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_208 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3048 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_209 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2659 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_210 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2660 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_211 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2661 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_212 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2662 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_213 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2663 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_214 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2664 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_215 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2665 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_216 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2666 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_217 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2667 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_218 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2668 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_219 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_199_fu_12830_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3049 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_220 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3050 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_221 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3051 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_222 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3052 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_223 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3053 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_224 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3054 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_225 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3055 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_226 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3056 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_227 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3057 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_228 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3058 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_229 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2669 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_230 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2670 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_231 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2671 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_232 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2672 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_233 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2673 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_234 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2674 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_235 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2675 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_236 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2676 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_237 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2677 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_238 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2678 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_239 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_218_fu_13024_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3059 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_240 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3060 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_241 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3061 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_242 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3062 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_243 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3063 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_244 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3064 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_245 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3065 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_246 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3066 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_247 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3067 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_248 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3068 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_249 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2679 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_250 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2680 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_251 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2681 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_252 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2682 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_253 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2683 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_254 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2684 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_255 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2685 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_256 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2686 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_257 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2687 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_258 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2688 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_259 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_237_fu_13248_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3069 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_260 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3070 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_261 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3071 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_262 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3072 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_263 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3073 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_264 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3074 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_265 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3075 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_266 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3076 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_267 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3077 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_268 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3078 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_269 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2689 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_270 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2690 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_271 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2691 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_272 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2692 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_273 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2693 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_274 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2694 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_275 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2695 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_276 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2696 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_277 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2697 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_278 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2698 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_279 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_256_fu_13442_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3079 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_280 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3080 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_281 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3081 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_282 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3082 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_283 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3083 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_284 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3084 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_285 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3085 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_286 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3086 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_287 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3087 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_288 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3088 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_289 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2699 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_290 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2700 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_291 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2701 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_292 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2702 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_293 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2703 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_294 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2704 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_295 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2705 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_296 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2706 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_297 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2707 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_298 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2708 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_299 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_275_fu_13666_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_275 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3089 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_300 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3090 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_301 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3091 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_302 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3092 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_303 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3093 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_304 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3094 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_305 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3095 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_306 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3096 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_307 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3097 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_308 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3098 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_309 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2709 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_310 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2710 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_311 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2711 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_312 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2712 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_313 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2713 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_314 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2714 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_315 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2715 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_316 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2716 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_317 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2717 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_318 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2718 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_319 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_294_fu_13860_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_294 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3099 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_320 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3100 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_321 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3101 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_322 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3102 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_323 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3103 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_324 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3104 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_325 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3105 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_326 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3106 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_327 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3107 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_328 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3108 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_329 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2719 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_330 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2720 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_331 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2721 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_332 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2722 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_333 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2723 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_334 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2724 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_335 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2725 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_336 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2726 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_337 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2727 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_338 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2728 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_339 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_313_fu_14084_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3109 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_340 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3110 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_341 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3111 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_342 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3112 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_343 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3113 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_344 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3114 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_345 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3115 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_346 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3116 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_347 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3117 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_348 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3118 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_349 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2729 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_350 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2730 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_351 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2731 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_352 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2732 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_353 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2733 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_354 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2734 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_355 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2735 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_356 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2736 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_357 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2737 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_358 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2738 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_359 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_332_fu_14278_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_332 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3119 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_360 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3120 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_361 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3121 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_362 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3122 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_363 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3123 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_364 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3124 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_365 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3125 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_366 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3126 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_367 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3127 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_368 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3128 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_369 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2739 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_370 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2740 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_371 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2741 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_372 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2742 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_373 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2743 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_374 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2744 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_375 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2745 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_376 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2746 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_377 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2747 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_378 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2748 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_379 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_351_fu_14502_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_351 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3129 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_380 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3130 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_381 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3131 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_382 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3132 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_383 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3133 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_384 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3134 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_385 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3135 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_386 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3136 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_387 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3137 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_388 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3138 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_389 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2749 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_390 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2750 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_391 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2751 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_392 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2752 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_393 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2753 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_394 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2754 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_395 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2755 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_396 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2756 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_397 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2757 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_398 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2758 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_399 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_370_fu_14696_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_370 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3139 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_400 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3140 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_401 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3141 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_402 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3142 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_403 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3143 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_404 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3144 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_405 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3145 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_406 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3146 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_407 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3147 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_408 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3148 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_409 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2759 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_410 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2760 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_411 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2761 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_412 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2762 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_413 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2763 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_414 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2764 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_415 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2765 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_416 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2766 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_417 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2767 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_418 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2768 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_419 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_389_fu_14920_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_389 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3149 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_420 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3150 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_421 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3151 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_422 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3152 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_423 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3153 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_424 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3154 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_425 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3155 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_426 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3156 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_427 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3157 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_428 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3158 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_429 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2769 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_430 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2770 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_431 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2771 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_432 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2772 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_433 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2773 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_434 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2774 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_435 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2775 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_436 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2776 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_437 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2777 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_438 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2778 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_439 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_408_fu_15114_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_408 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3159 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_440 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3160 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_441 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3161 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_442 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3162 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_443 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3163 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_444 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3164 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_445 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3165 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_446 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3166 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_447 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3167 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_448 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3168 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_449 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2779 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_450 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2780 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_451 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2781 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_452 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2782 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_453 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2783 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_454 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2784 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_455 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2785 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_456 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2786 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_457 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2787 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_458 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2788 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_459 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_427_fu_15338_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_427 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3169 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_460 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3170 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_461 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3171 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_462 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3172 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_463 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3173 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_464 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3174 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_465 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3175 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_466 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3176 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_467 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3177 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_468 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3178 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_469 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2789 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_470 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2790 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_471 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2791 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_472 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2792 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_473 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2793 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_474 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2794 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_475 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2795 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_476 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2796 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_477 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2797 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_478 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2798 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_479 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_446_fu_15532_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_446 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3179 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_480 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3180 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_481 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3181 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_482 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3182 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_483 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3183 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_484 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3184 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_485 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3185 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_486 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3186 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_487 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3187 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_488 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3188 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_489 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2799 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_490 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2800 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_491 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2801 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_492 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2802 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_493 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2803 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_494 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2804 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_495 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2805 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_496 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2806 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_497 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2807 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_498 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2808 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_499 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_465_fu_15756_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_465 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3189 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_500 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3190 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_501 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3191 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_502 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3192 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_503 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3193 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_504 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3194 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_505 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3195 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_506 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3196 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_507 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3197 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_508 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3198 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_509 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2809 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_510 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2810 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_511 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2811 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_512 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2812 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_513 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2813 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_514 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2814 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_515 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2815 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_516 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2816 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_517 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2817 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_518 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2818 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_519 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_484_fu_15950_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_484 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3199 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_520 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3200 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_521 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3201 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_522 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3202 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_523 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3203 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_524 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3204 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_525 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3205 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_526 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3206 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_527 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3207 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_528 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3208 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_529 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2819 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_530 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2820 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_531 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2821 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_532 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2822 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_533 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2823 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_534 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2824 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_535 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2825 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_536 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2826 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_537 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2827 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_538 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2828 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_539 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_503_fu_16174_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_503 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3209 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_540 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3210 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_541 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3211 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_542 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3212 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_543 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3213 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_544 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3214 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_545 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3215 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_546 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3216 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_547 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3217 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_548 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3218 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_549 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2829 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_550 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2830 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_551 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2831 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_552 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2832 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_553 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2833 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_554 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2834 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_555 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2835 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_556 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2836 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_557 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2837 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_558 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2838 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_559 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_522_fu_16368_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_522 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3219 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_560 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3220 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_561 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3221 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_562 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3222 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_563 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3223 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_564 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3224 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_565 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3225 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_566 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3226 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_567 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3227 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_568 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3228 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_569 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2839 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_570 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2840 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_571 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2841 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_572 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2842 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_573 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2843 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_574 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2844 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_575 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2845 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_576 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2846 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_577 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2847 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_578 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2848 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_579 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_541_fu_16592_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_541 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3229 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_580 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3230 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_581 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3231 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_582 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3232 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_583 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3233 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_584 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3234 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_585 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3235 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_586 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3236 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_587 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3237 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_588 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3238 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_589 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2849 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_590 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2850 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_591 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2851 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_592 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2852 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_593 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2853 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_594 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2854 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_595 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2855 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_596 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2856 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_597 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2857 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_598 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2858 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_599 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_560_fu_16786_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_560 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3239 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_600 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3240 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_601 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3241 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_602 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3242 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_603 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3243 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_604 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3244 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_605 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3245 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_606 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3246 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_607 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3247 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_608 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3248 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_609 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2859 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_610 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2860 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_611 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2861 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_612 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2862 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_613 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2863 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_614 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2864 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_615 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2865 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_616 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2866 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_617 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2867 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_618 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2868 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_619 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_579_fu_17010_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_579 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3249 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_620 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3250 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_621 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3251 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_622 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3252 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_623 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3253 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_624 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3254 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_625 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3255 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_626 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3256 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_627 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3257 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_628 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3258 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_629 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2869 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_630 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2870 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_631 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2871 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_632 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2872 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_633 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2873 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_634 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2874 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_635 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2875 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_636 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2876 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_637 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2877 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_638 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2878 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_639 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_598_fu_17204_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_598 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3259 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_640 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3260 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_641 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3261 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_642 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3262 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_643 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3263 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_644 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3264 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_645 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3265 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_646 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3266 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_647 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3267 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_648 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3268 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_649 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2879 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_650 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2880 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_651 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2881 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_652 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2882 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_653 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2883 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_654 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2884 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_655 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2885 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_656 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2886 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_657 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2887 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_658 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2888 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_659 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_617_fu_17428_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_617 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3269 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_660 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3270 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_661 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3271 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_662 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3272 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_663 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3273 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_664 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3274 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_665 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3275 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_666 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3276 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_667 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3277 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_668 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3278 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_669 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2889 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_670 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2890 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_671 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2891 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_672 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2892 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_673 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2893 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_674 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2894 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_675 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2895 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_676 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2896 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_677 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2897 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_678 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2898 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_679 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_636_fu_17622_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_636 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3279 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_680 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3280 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_681 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3281 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_682 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3282 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_683 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3283 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_684 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3284 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_685 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3285 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_686 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3286 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_687 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3287 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_688 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3288 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_689 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2899 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_690 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2900 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_691 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2901 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_692 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2902 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_693 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2903 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_694 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2904 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_695 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2905 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_696 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2906 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_697 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2907 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_698 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2908 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_699 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_655_fu_17846_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_655 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3289 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_700 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3290 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_701 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3291 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_702 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3292 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_703 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3293 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_704 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3294 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_705 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3295 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_706 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3296 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_707 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3297 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_708 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3298 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_709 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2909 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_710 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2910 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_711 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2911 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_712 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2912 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_713 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2913 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_714 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2914 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_715 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2915 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_716 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2916 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_717 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2917 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_718 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2918 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_719 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_674_fu_18040_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_674 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3299 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_720 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3300 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_721 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3301 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_722 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3302 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_723 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3303 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_724 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3304 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_725 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3305 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_726 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3306 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_727 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3307 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_728 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3308 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_729 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2919 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_730 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2920 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_731 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2921 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_732 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2922 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_733 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2923 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_734 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2924 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_735 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2925 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_736 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2926 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_737 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2927 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_738 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2928 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_739 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_693_fu_18264_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_693 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3309 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_740 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3310 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_741 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3311 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_742 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3312 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_743 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3313 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_744 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3314 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_745 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3315 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_746 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3316 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_747 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3317 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_748 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3318 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_749 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2929 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_750 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2930 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_751 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2931 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_752 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2932 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_753 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2933 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_754 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2934 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_755 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2935 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_756 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2936 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_757 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2937 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_758 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2938 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_759 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_712_fu_18458_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_712 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3319 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_760 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3320 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_761 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3321 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_762 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3322 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_763 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3323 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_764 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3324 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_765 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3325 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_766 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3326 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_767 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3327 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_768 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3328 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_769 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2939 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_770 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2940 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_771 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2941 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_772 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2942 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_773 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2943 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_774 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2944 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_775 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2945 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_776 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2946 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_777 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2947 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_778 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2948 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_779 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_731_fu_18682_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_731 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3329 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_780 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3330 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_781 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3331 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_782 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3332 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_783 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3333 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_784 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3334 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_785 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3335 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_786 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3336 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_787 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3337 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_788 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3338 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_789 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2949 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_790 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2950 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_791 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2951 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_792 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2952 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_793 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2953 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_794 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2954 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_795 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2955 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_796 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2956 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_797 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2957 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_798 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U2958 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_799 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_750_fu_18876_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_750 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 800 BRAM 0 URAM 0}} matrixmul_ap_fixed_ap_fixed_16_6_5_3_0_config3_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3742 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3743 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3744 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3745 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3746 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3747 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3748 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3749 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3750 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3751 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3752 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3753 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3754 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3755 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3756 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3757 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3758 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_16 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3759 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3760 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_18 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3761 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_19 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_10_fu_10852_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3762 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_20 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3763 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_21 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3764 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_22 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3765 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_23 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3766 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_24 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3767 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_25 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3768 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_26 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3769 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_27 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3770 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_28 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3771 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_29 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3772 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3773 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_31 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3774 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3775 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_33 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3776 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_34 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3777 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_35 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3778 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_36 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3779 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_37 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3780 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_38 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3781 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_39 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_29_fu_10934_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4162 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_40 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4163 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_41 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4164 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4165 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_43 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4166 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_44 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4167 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_45 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4168 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_46 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4169 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_47 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4170 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_48 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4171 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_49 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3782 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_50 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3783 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_51 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3784 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_52 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3785 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_53 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3786 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_54 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3787 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_55 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3788 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_56 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3789 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_57 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3790 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_58 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3791 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_59 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_48_fu_11158_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4172 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_60 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4173 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_61 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4174 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_62 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4175 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_63 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4176 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_64 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4177 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_65 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4178 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_66 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4179 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_67 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4180 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_68 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4181 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_69 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3792 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_70 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3793 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_71 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3794 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_72 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3795 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_73 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3796 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_74 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3797 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_75 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3798 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_76 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3799 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_77 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3800 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_78 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3801 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_79 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_67_fu_11352_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4182 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_80 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4183 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_81 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4184 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_82 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4185 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_83 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4186 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_84 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4187 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_85 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4188 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_86 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4189 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_87 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4190 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_88 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4191 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_89 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3802 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_90 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3803 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_91 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3804 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_92 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3805 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_93 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3806 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_94 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3807 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_95 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3808 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_96 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3809 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_97 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3810 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_98 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3811 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_99 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_86_fu_11576_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4192 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_100 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4193 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_101 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4194 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_102 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4195 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_103 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4196 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_104 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4197 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_105 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4198 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_106 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4199 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_107 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4200 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_108 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4201 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_109 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3812 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_110 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3813 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_111 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3814 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_112 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3815 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_113 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3816 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_114 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3817 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_115 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3818 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_116 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3819 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_117 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3820 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_118 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3821 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_119 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_105_fu_11770_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4202 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_120 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4203 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_121 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4204 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_122 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4205 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_123 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4206 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_124 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4207 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_125 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4208 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_126 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4209 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_127 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4210 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_128 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4211 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_129 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3822 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_130 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3823 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_131 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3824 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_132 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3825 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_133 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3826 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_134 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3827 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_135 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3828 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_136 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3829 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_137 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3830 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_138 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3831 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_139 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_124_fu_11994_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4212 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_140 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4213 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_141 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4214 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_142 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4215 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_143 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4216 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_144 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4217 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_145 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4218 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_146 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4219 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_147 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4220 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_148 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4221 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_149 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3832 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_150 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3833 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_151 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3834 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_152 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3835 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_153 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3836 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_154 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3837 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_155 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3838 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_156 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3839 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_157 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3840 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_158 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3841 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_159 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_143_fu_12188_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4222 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_160 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4223 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_161 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4224 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_162 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4225 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_163 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4226 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_164 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4227 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_165 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4228 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_166 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4229 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_167 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4230 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_168 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4231 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_169 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3842 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_170 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3843 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_171 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3844 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_172 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3845 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_173 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3846 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_174 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3847 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_175 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3848 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_176 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3849 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_177 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3850 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_178 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3851 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_179 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_162_fu_12412_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4232 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_180 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4233 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_181 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4234 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_182 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4235 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_183 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4236 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_184 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4237 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_185 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4238 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_186 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4239 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_187 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4240 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_188 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4241 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_189 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3852 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_190 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3853 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_191 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3854 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_192 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3855 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_193 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3856 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_194 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3857 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_195 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3858 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_196 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3859 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_197 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3860 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_198 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3861 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_199 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_181_fu_12606_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4242 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_200 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4243 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_201 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4244 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_202 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4245 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_203 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4246 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_204 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4247 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_205 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4248 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_206 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4249 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_207 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4250 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_208 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4251 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_209 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3862 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_210 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3863 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_211 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3864 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_212 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3865 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_213 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3866 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_214 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3867 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_215 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3868 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_216 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3869 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_217 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3870 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_218 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3871 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_219 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_200_fu_12830_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4252 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_220 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4253 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_221 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4254 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_222 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4255 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_223 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4256 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_224 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4257 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_225 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4258 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_226 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4259 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_227 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4260 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_228 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4261 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_229 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3872 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_230 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3873 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_231 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3874 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_232 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3875 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_233 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3876 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_234 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3877 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_235 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3878 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_236 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3879 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_237 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3880 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_238 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3881 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_239 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_219_fu_13024_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4262 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_240 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4263 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_241 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4264 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_242 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4265 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_243 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4266 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_244 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4267 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_245 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4268 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_246 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4269 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_247 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4270 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_248 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4271 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_249 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3882 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_250 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3883 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_251 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3884 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_252 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3885 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_253 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3886 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_254 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3887 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_255 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3888 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_256 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3889 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_257 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3890 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_258 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3891 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_259 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_238_fu_13248_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4272 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_260 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4273 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_261 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4274 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_262 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4275 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_263 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4276 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_264 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4277 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_265 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4278 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_266 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4279 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_267 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4280 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_268 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4281 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_269 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3892 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_270 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3893 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_271 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3894 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_272 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3895 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_273 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3896 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_274 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3897 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_275 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3898 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_276 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3899 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_277 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3900 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_278 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3901 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_279 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_257_fu_13442_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4282 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_280 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4283 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_281 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4284 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_282 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4285 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_283 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4286 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_284 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4287 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_285 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4288 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_286 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4289 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_287 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4290 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_288 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4291 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_289 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3902 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_290 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3903 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_291 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3904 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_292 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3905 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_293 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3906 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_294 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3907 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_295 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3908 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_296 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3909 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_297 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3910 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_298 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3911 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_299 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_276_fu_13666_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_276 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4292 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_300 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4293 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_301 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4294 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_302 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4295 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_303 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4296 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_304 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4297 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_305 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4298 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_306 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4299 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_307 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4300 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_308 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4301 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_309 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3912 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_310 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3913 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_311 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3914 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_312 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3915 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_313 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3916 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_314 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3917 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_315 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3918 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_316 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3919 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_317 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3920 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_318 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3921 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_319 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_295_fu_13860_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_295 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4302 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_320 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4303 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_321 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4304 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_322 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4305 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_323 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4306 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_324 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4307 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_325 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4308 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_326 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4309 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_327 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4310 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_328 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4311 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_329 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3922 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_330 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3923 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_331 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3924 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_332 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3925 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_333 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3926 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_334 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3927 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_335 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3928 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_336 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3929 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_337 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3930 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_338 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3931 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_339 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_314_fu_14084_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_314 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4312 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_340 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4313 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_341 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4314 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_342 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4315 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_343 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4316 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_344 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4317 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_345 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4318 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_346 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4319 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_347 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4320 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_348 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4321 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_349 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3932 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_350 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3933 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_351 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3934 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_352 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3935 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_353 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3936 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_354 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3937 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_355 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3938 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_356 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3939 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_357 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3940 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_358 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3941 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_359 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_333_fu_14278_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_333 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4322 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_360 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4323 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_361 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4324 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_362 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4325 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_363 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4326 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_364 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4327 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_365 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4328 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_366 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4329 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_367 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4330 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_368 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4331 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_369 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3942 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_370 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3943 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_371 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3944 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_372 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3945 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_373 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3946 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_374 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3947 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_375 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3948 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_376 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3949 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_377 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3950 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_378 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3951 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_379 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_352_fu_14502_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_352 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4332 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_380 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4333 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_381 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4334 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_382 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4335 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_383 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4336 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_384 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4337 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_385 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4338 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_386 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4339 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_387 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4340 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_388 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4341 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_389 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3952 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_390 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3953 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_391 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3954 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_392 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3955 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_393 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3956 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_394 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3957 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_395 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3958 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_396 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3959 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_397 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3960 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_398 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3961 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_399 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_371_fu_14696_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_371 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4342 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_400 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4343 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_401 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4344 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_402 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4345 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_403 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4346 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_404 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4347 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_405 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4348 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_406 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4349 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_407 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4350 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_408 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4351 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_409 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3962 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_410 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3963 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_411 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3964 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_412 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3965 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_413 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3966 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_414 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3967 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_415 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3968 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_416 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3969 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_417 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3970 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_418 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3971 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_419 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_390_fu_14920_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_390 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4352 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_420 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4353 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_421 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4354 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_422 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4355 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_423 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4356 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_424 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4357 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_425 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4358 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_426 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4359 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_427 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4360 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_428 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4361 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_429 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3972 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_430 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3973 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_431 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3974 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_432 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3975 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_433 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3976 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_434 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3977 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_435 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3978 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_436 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3979 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_437 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3980 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_438 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3981 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_439 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_409_fu_15114_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_409 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4362 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_440 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4363 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_441 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4364 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_442 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4365 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_443 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4366 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_444 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4367 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_445 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4368 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_446 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4369 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_447 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4370 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_448 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4371 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_449 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3982 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_450 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3983 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_451 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3984 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_452 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3985 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_453 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3986 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_454 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3987 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_455 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3988 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_456 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3989 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_457 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3990 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_458 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3991 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_459 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_428_fu_15338_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_428 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4372 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_460 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4373 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_461 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4374 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_462 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4375 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_463 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4376 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_464 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4377 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_465 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4378 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_466 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4379 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_467 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4380 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_468 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4381 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_469 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3992 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_470 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3993 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_471 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3994 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_472 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3995 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_473 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3996 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_474 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3997 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_475 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3998 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_476 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U3999 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_477 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4000 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_478 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4001 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_479 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_447_fu_15532_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_447 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4382 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_480 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4383 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_481 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4384 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_482 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4385 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_483 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4386 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_484 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4387 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_485 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4388 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_486 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4389 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_487 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4390 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_488 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4391 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_489 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4002 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_490 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4003 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_491 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4004 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_492 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4005 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_493 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4006 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_494 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4007 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_495 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4008 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_496 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4009 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_497 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4010 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_498 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4011 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_499 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_466_fu_15756_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_466 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4392 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_500 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4393 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_501 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4394 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_502 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4395 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_503 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4396 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_504 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4397 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_505 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4398 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_506 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4399 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_507 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4400 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_508 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4401 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_509 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4012 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_510 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4013 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_511 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4014 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_512 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4015 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_513 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4016 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_514 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4017 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_515 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4018 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_516 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4019 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_517 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4020 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_518 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4021 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_519 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_485_fu_15950_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_485 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4402 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_520 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4403 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_521 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4404 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_522 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4405 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_523 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4406 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_524 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4407 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_525 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4408 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_526 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4409 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_527 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4410 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_528 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4411 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_529 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4022 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_530 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4023 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_531 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4024 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_532 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4025 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_533 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4026 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_534 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4027 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_535 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4028 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_536 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4029 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_537 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4030 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_538 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4031 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_539 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_504_fu_16174_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_504 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4412 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_540 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4413 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_541 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4414 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_542 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4415 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_543 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4416 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_544 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4417 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_545 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4418 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_546 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4419 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_547 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4420 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_548 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4421 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_549 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4032 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_550 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4033 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_551 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4034 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_552 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4035 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_553 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4036 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_554 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4037 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_555 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4038 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_556 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4039 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_557 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4040 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_558 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4041 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_559 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_523_fu_16368_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_523 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4422 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_560 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4423 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_561 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4424 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_562 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4425 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_563 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4426 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_564 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4427 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_565 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4428 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_566 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4429 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_567 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4430 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_568 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4431 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_569 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4042 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_570 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4043 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_571 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4044 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_572 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4045 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_573 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4046 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_574 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4047 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_575 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4048 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_576 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4049 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_577 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4050 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_578 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4051 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_579 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_542_fu_16592_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_542 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4432 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_580 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4433 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_581 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4434 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_582 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4435 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_583 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4436 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_584 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4437 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_585 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4438 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_586 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4439 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_587 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4440 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_588 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4441 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_589 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4052 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_590 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4053 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_591 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4054 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_592 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4055 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_593 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4056 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_594 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4057 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_595 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4058 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_596 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4059 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_597 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4060 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_598 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4061 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_599 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_561_fu_16786_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_561 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4442 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_600 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4443 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_601 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4444 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_602 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4445 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_603 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4446 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_604 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4447 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_605 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4448 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_606 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4449 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_607 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4450 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_608 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4451 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_609 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4062 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_610 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4063 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_611 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4064 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_612 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4065 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_613 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4066 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_614 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4067 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_615 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4068 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_616 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4069 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_617 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4070 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_618 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4071 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_619 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_580_fu_17010_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_580 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4452 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_620 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4453 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_621 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4454 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_622 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4455 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_623 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4456 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_624 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4457 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_625 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4458 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_626 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4459 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_627 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4460 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_628 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4461 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_629 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4072 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_630 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4073 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_631 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4074 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_632 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4075 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_633 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4076 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_634 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4077 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_635 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4078 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_636 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4079 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_637 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4080 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_638 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4081 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_639 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_599_fu_17204_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_599 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4462 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_640 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4463 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_641 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4464 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_642 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4465 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_643 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4466 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_644 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4467 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_645 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4468 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_646 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4469 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_647 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4470 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_648 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4471 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_649 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4082 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_650 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4083 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_651 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4084 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_652 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4085 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_653 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4086 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_654 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4087 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_655 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4088 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_656 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4089 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_657 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4090 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_658 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4091 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_659 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_618_fu_17428_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_618 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4472 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_660 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4473 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_661 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4474 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_662 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4475 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_663 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4476 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_664 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4477 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_665 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4478 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_666 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4479 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_667 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4480 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_668 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4481 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_669 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4092 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_670 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4093 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_671 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4094 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_672 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4095 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_673 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4096 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_674 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4097 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_675 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4098 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_676 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4099 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_677 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4100 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_678 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4101 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_679 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_637_fu_17622_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_637 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4482 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_680 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4483 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_681 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4484 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_682 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4485 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_683 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4486 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_684 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4487 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_685 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4488 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_686 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4489 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_687 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4490 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_688 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4491 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_689 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4102 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_690 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4103 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_691 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4104 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_692 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4105 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_693 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4106 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_694 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4107 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_695 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4108 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_696 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4109 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_697 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4110 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_698 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4111 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_699 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_656_fu_17846_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_656 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4492 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_700 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4493 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_701 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4494 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_702 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4495 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_703 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4496 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_704 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4497 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_705 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4498 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_706 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4499 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_707 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4500 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_708 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4501 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_709 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4112 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_710 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4113 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_711 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4114 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_712 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4115 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_713 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4116 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_714 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4117 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_715 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4118 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_716 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4119 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_717 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4120 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_718 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4121 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_719 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_675_fu_18040_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_675 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4502 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_720 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4503 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_721 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4504 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_722 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4505 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_723 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4506 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_724 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4507 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_725 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4508 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_726 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4509 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_727 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4510 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_728 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4511 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_729 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4122 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_730 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4123 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_731 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4124 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_732 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4125 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_733 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4126 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_734 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4127 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_735 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4128 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_736 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4129 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_737 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4130 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_738 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4131 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_739 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_694_fu_18264_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_694 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4512 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_740 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4513 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_741 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4514 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_742 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4515 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_743 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4516 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_744 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4517 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_745 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4518 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_746 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4519 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_747 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4520 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_748 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4521 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_749 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4132 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_750 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4133 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_751 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4134 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_752 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4135 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_753 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4136 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_754 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4137 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_755 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4138 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_756 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4139 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_757 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4140 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_758 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4141 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_759 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_713_fu_18458_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_713 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4522 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_760 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4523 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_761 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4524 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_762 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4525 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_763 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4526 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_764 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4527 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_765 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4528 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_766 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4529 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_767 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4530 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_768 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4531 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_769 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4142 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_770 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4143 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_771 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4144 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_772 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4145 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_773 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4146 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_774 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4147 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_775 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4148 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_776 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4149 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_777 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4150 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_778 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4151 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_779 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_732_fu_18682_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_732 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4532 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_780 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4533 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_781 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4534 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_782 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4535 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_783 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4536 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_784 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4537 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_785 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4538 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_786 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4539 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_787 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4540 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_788 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4541 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_789 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4152 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_790 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4153 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_791 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4154 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_792 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4155 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_793 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4156 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_794 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4157 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_795 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4158 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_796 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4159 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_797 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4160 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_798 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_26_1_1_U4161 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:184 VARIABLE mul_ln184_799 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_751_fu_18876_p2 SOURCE firmware/nnet_utils/nnet_multiheadattention.h:185 VARIABLE add_ln185_751 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 800 BRAM 0 URAM 0}} dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config3_2_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_0_U4945 SOURCE firmware/nnet_utils/nnet_mult.h:78 VARIABLE mul_ln78 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_0_U4946 SOURCE firmware/nnet_utils/nnet_mult.h:78 VARIABLE mul_ln78_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_0_U4947 SOURCE firmware/nnet_utils/nnet_mult.h:78 VARIABLE mul_ln78_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_0_U4948 SOURCE firmware/nnet_utils/nnet_mult.h:78 VARIABLE mul_ln78_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_0_U4949 SOURCE firmware/nnet_utils/nnet_mult.h:78 VARIABLE mul_ln78_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U4950 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE mul_ln63 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U4951 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE mul_ln63_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U4952 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE mul_ln63_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_0_U4953 SOURCE firmware/nnet_utils/nnet_mult.h:78 VARIABLE mul_ln78_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10ns_26_1_0_U4954 SOURCE firmware/nnet_utils/nnet_mult.h:78 VARIABLE mul_ln78_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11s_26_1_1_U4955 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE mul_ln63_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_0_U4956 SOURCE firmware/nnet_utils/nnet_mult.h:78 VARIABLE mul_ln78_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_0_U4957 SOURCE firmware/nnet_utils/nnet_mult.h:78 VARIABLE mul_ln78_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_11ns_26_1_1_U4958 SOURCE firmware/nnet_utils/nnet_dense_latency.h:63 VARIABLE mul_ln63_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_9ns_25_1_0_U4959 SOURCE firmware/nnet_utils/nnet_mult.h:78 VARIABLE mul_ln78_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_1_fu_431_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:76 VARIABLE add_ln76_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_4_fu_447_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:76 VARIABLE add_ln76_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_7_fu_463_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:76 VARIABLE add_ln76_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_10_fu_477_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:76 VARIABLE add_ln76_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 15 BRAM 0 URAM 0}} multiheadattention_ap_fixed_ap_fixed_config3_s {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME d_query_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:311 VARIABLE d_query LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME d_query_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:311 VARIABLE d_query_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME d_query_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:311 VARIABLE d_query_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME d_query_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:311 VARIABLE d_query_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME d_query_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:311 VARIABLE d_query_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME d_query_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:311 VARIABLE d_query_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME d_query_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:311 VARIABLE d_query_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME d_query_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:311 VARIABLE d_query_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME d_value_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:310 VARIABLE d_value LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME d_value_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:310 VARIABLE d_value_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME d_value_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:310 VARIABLE d_value_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME d_value_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:310 VARIABLE d_value_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME d_value_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:310 VARIABLE d_value_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME d_value_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:310 VARIABLE d_value_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME d_value_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:310 VARIABLE d_value_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME d_value_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:310 VARIABLE d_value_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME k_proj_0_U SOURCE :0 VARIABLE k_proj_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME q_proj_0_U SOURCE :0 VARIABLE q_proj_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME v_proj_0_U SOURCE :0 VARIABLE v_proj_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME k_proj_1_U SOURCE :0 VARIABLE k_proj_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME q_proj_1_U SOURCE :0 VARIABLE q_proj_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME v_proj_1_U SOURCE :0 VARIABLE v_proj_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_4_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_5_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_6_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_7_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_8_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_9_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_10_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_11_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_12_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_13_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_14_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_15_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_16_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_17_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_18_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_19_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_4_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_5_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_6_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_7_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_8_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_9_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_10_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_11_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_12_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_13_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_14_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_15_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_16_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_17_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_18_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_19_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_4_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_5_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_6_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_7_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_8_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_9_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_10_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_11_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_12_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_13_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_14_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_15_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_16_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_17_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_18_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_19_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_4_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_5_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_6_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_7_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_8_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_9_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_10_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_11_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_12_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_13_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_14_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_15_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_16_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_17_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_18_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_4_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_19_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_0_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_1_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_2_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_3_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_4_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_5_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_6_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_7_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_8_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_9_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_10_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_11_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_12_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_13_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_14_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_15_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_16_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_17_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_18_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_5_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_19_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_0_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_1_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_2_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_3_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_4_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_5_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_6_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_7_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_8_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_9_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_10_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_11_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_12_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_13_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_14_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_15_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_16_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_17_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_18_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_6_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_19_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_0_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_1_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_2_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_3_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_4_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_5_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_6_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_7_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_8_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_9_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_10_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_11_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_12_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_13_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_14_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_15_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_16_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_17_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_18_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_7_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_19_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_0_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_1_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_2_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_3_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_4_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_5_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_6_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_7_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_8_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_9_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_10_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_11_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_12_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_13_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_14_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_15_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_16_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_17_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_18_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_8_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_19_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_0_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_1_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_2_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_3_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_4_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_5_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_6_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_7_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_8_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_9_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_10_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_11_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_12_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_13_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_14_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_15_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_16_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_17_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_18_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_9_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_19_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_0_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_1_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_2_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_3_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_4_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_5_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_6_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_7_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_8_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_9_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_10_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_11_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_12_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_13_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_14_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_15_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_16_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_17_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_18_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_10_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_19_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_0_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_1_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_2_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_3_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_4_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_5_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_6_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_7_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_8_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_9_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_10_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_11_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_12_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_13_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_14_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_15_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_16_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_17_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_18_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_11_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_19_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_0_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_1_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_2_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_3_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_4_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_5_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_6_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_7_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_8_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_9_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_10_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_11_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_12_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_13_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_14_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_15_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_16_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_17_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_18_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_12_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_19_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_0_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_1_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_2_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_3_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_4_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_5_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_6_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_7_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_8_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_9_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_10_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_11_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_12_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_13_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_14_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_15_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_16_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_17_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_18_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_13_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_19_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_0_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_1_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_2_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_3_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_4_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_5_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_6_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_7_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_8_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_9_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_10_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_11_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_12_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_13_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_14_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_15_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_16_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_17_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_18_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_14_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_19_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_0_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_1_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_2_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_3_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_4_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_5_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_6_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_7_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_8_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_9_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_10_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_11_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_12_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_13_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_14_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_15_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_16_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_17_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_18_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_15_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_19_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_0_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_1_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_2_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_3_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_4_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_5_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_6_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_7_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_8_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_9_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_10_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_11_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_12_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_13_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_14_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_15_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_16_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_17_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_18_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_16_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_19_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_0_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_1_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_2_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_3_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_4_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_5_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_6_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_7_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_8_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_9_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_10_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_11_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_12_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_13_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_14_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_15_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_16_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_17_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_18_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_17_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_19_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_0_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_1_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_2_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_3_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_4_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_5_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_6_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_7_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_8_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_9_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_10_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_11_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_12_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_13_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_14_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_15_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_16_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_17_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_18_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_18_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_19_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_0_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_1_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_2_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_3_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_4_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_5_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_6_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_7_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_8_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_9_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_10_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_11_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_12_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_13_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_14_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_15_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_16_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_17_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_18_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_19_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_19_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_0_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_1_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_2_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_3_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_4_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_5_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_6_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_7_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_8_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_9_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_10_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_11_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_12_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_13_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_14_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_15_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_16_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_17_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_18_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_20_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_19_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_0_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_1_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_2_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_3_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_4_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_5_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_6_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_7_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_8_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_9_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_10_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_11_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_12_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_13_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_14_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_15_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_16_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_17_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_18_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_21_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_19_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_0_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_1_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_2_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_3_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_4_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_5_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_6_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_7_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_8_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_9_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_10_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_11_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_12_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_13_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_14_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_15_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_16_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_17_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_18_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_22_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_19_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_0_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_1_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_2_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_3_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_4_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_5_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_6_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_7_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_8_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_9_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_10_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_11_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_12_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_13_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_14_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_15_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_16_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_17_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_18_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_23_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_19_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_0_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_1_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_2_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_3_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_4_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_5_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_6_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_7_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_8_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_9_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_10_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_11_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_12_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_13_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_14_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_15_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_16_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_17_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_18_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_24_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_19_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_0_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_1_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_2_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_3_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_4_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_5_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_6_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_7_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_8_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_9_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_10_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_11_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_12_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_13_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_14_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_15_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_16_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_17_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_18_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_25_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_19_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_0_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_1_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_2_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_3_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_4_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_5_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_6_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_7_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_8_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_9_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_10_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_11_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_12_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_13_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_14_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_15_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_16_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_17_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_18_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_26_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_19_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_0_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_1_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_2_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_3_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_4_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_5_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_6_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_7_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_8_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_9_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_10_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_11_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_12_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_13_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_14_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_15_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_16_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_17_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_18_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_27_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_19_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_0_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_1_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_2_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_3_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_4_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_5_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_6_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_7_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_8_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_9_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_10_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_11_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_12_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_13_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_14_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_15_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_16_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_17_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_18_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_28_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_19_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_0_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_1_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_2_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_3_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_4_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_5_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_6_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_7_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_8_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_9_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_10_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_11_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_12_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_13_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_14_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_15_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_16_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_17_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_18_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_29_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_19_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_0_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_1_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_2_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_3_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_4_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_5_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_6_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_7_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_8_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_9_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_10_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_11_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_12_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_13_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_14_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_15_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_16_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_17_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_18_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_30_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_19_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_0_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_1_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_2_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_3_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_4_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_5_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_6_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_7_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_8_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_9_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_10_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_11_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_12_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_13_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_14_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_15_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_16_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_17_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_18_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_31_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_19_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_0_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_1_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_2_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_3_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_4_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_5_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_6_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_7_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_8_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_9_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_10_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_11_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_12_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_13_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_14_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_15_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_16_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_17_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_18_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_32_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_19_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_0_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_1_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_2_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_3_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_4_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_5_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_6_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_7_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_8_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_9_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_10_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_11_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_12_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_13_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_14_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_15_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_16_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_17_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_18_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_33_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_19_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_0_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_1_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_2_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_3_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_4_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_5_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_6_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_7_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_8_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_9_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_10_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_11_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_12_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_13_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_14_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_15_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_16_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_17_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_18_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_34_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_19_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_0_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_1_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_2_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_3_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_4_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_5_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_6_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_7_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_8_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_9_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_10_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_11_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_12_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_13_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_14_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_15_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_16_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_17_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_18_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_35_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_19_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_0_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_1_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_2_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_3_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_4_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_5_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_6_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_7_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_8_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_9_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_10_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_11_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_12_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_13_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_14_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_15_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_16_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_17_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_18_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_36_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_19_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_0_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_1_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_2_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_3_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_4_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_5_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_6_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_7_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_8_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_9_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_10_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_11_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_12_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_13_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_14_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_15_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_16_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_17_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_18_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_37_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_19_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_0_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_1_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_2_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_3_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_4_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_5_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_6_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_7_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_8_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_9_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_10_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_11_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_12_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_13_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_14_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_15_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_16_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_17_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_18_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_38_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_19_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_0_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_0_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_1_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_1_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_2_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_2_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_3_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_3_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_4_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_4_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_5_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_5_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_6_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_6_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_7_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_7_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_8_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_8_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_9_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_9_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_10_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_10_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_11_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_11_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_12_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_12_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_13_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_13_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_14_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_14_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_15_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_15_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_16_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_16_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_17_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_17_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_18_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_18_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME qk_mul_19_39_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:351 VARIABLE qk_mul_19_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME matr_out_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE matr_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME matr_out_1_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE matr_out_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME matr_out_2_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE matr_out_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME matr_out_3_U SOURCE firmware/nnet_utils/nnet_multiheadattention.h:316 VARIABLE matr_out_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}}} AREA {DSP 5663 BRAM 1320 URAM 0}} data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_3 {AREA {DSP 0 BRAM 0 URAM 0}} data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_2 {AREA {DSP 0 BRAM 0 URAM 0}} data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_1 {AREA {DSP 0 BRAM 0 URAM 0}} data_prep_ap_fixed_ap_fixed_16_6_5_3_0_config3_s {AREA {DSP 0 BRAM 0 URAM 0}} read_stream_array_ap_fixed_16_6_5_3_0_4_s {AREA {DSP 0 BRAM 0 URAM 0}} lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_1 {AREA {DSP 24 BRAM 0 URAM 0}} lin_projection_ap_fixed_ap_fixed_16_6_5_3_0_config3_s {AREA {DSP 24 BRAM 0 URAM 0}} dense_out_ap_fixed_ap_fixed_16_6_5_3_0_config3_s {AREA {DSP 15 BRAM 0 URAM 0}} myproject {AREA {DSP 5663 BRAM 1320 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 8.58 seconds. CPU system time: 0.04 seconds. Elapsed time: 8.63 seconds; current allocated memory: 2.270 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 233.85 MHz
Command       autosyn done; 95.46 sec.
Command     csynth_design done; 142.56 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 135.55 seconds. CPU system time: 3.41 seconds. Elapsed time: 142.56 seconds; current allocated memory: 2.046 GB.
Execute     add_files -tb myproject_test.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-1510] Running: add_files -tb myproject_test.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
Execute     cosim_design -trace_level all -setup 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -setup 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data names -quiet 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info -quiet 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: TB processing: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_test.cpp /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/./sim/autowrap/testbench/myproject_test.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       clang_tidy done; 2.18 sec.
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
INFO-FLOW: TB processing: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/firmware/myproject.cpp /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process -desc tb-process /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/./sim/autowrap/testbench/myproject.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       clang_tidy done; 2.38 sec.
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       ap_part_info -name xcku115-flvb2104-2-i -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 0.55 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.DependenceCheck.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/OLD_keras_mha_Vivado/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 224.21 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 222.05 seconds. CPU system time: 2.03 seconds. Elapsed time: 224.21 seconds; current allocated memory: 5.543 MB.
Execute     source ./project.tcl 
Execute     source run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
INFO: [COSIM 212-302] Starting C TB testing ...  
INFO: [COSIM 212-323] Starting verilog simulation...
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-404] Simulation failed: Function 'main' returns nonzero value '1'.
Command     ap_source done; 42.47 sec.
Execute     cleanup_all 
Command     cleanup_all done; 0.99 sec.
