// Seed: 1553008179
module module_0 (
    id_1,
    id_2,
    id_3#(
        .id_4(id_5),
        .id_6(-1)
    ),
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout uwire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = -1'h0 - 1'b0;
endmodule
program module_1 #(
    parameter id_2 = 32'd55
) (
    id_1,
    _id_2
);
  input wire _id_2;
  input wire id_1;
  wire [1 'b0 : id_2] id_3;
  final disable id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  wire id_5;
  id_6 :
  assert property (@(posedge id_3) -1'h0)
  else;
  wire id_7;
  assign id_6 = id_1;
  wire [-1 : -1] id_8;
endprogram
