// Seed: 937981036
module module_0 (
    input supply1 id_0,
    input tri1 module_0
);
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    output wand id_2,
    output tri0 id_3,
    input tri1 id_4
    , id_10,
    output uwire id_5,
    input tri1 id_6,
    output supply0 id_7,
    input tri1 id_8
);
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_6
  );
endmodule
module module_2 (
    input supply1 id_0,
    input wor id_1,
    input wor id_2,
    input tri id_3,
    output tri1 id_4,
    output supply1 id_5,
    output wire id_6
);
  wire id_8;
  ;
  xor primCall (id_5, id_0, id_2, id_8, id_3, id_1);
  module_0 modCall_1 (
      id_2,
      id_0
  );
endmodule
