
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -482.64

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.43

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.43

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[147]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3571.06    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.99    1.63    2.07 ^ gen_regfile_ff.register_file_i.rf_reg_q[147]$_DFFE_PN0P_/RN (DFFR_X1)
                                  2.07   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_regfile_ff.register_file_i.rf_reg_q[147]$_DFFE_PN0P_/CK (DFFR_X1)
                          2.68    2.68   library removal time
                                  2.68   data required time
-----------------------------------------------------------------------------
                                  2.68   data required time
                                 -2.07   data arrival time
-----------------------------------------------------------------------------
                                 -0.61   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.12    0.01    0.05    1.15 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.15 ^ _29919_/A2 (AND2_X1)
                                  1.15   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
     2    2.92    0.01    0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01159_ (net)
                  0.01    0.00    0.07 ^ _20134_/A1 (NOR3_X1)
     2    3.38    0.01    0.01    0.08 v _20134_/ZN (NOR3_X1)
                                         id_stage_i.controller_i.store_err_d (net)
                  0.01    0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[147]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3571.06    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.99    1.63    2.07 ^ gen_regfile_ff.register_file_i.rf_reg_q[147]$_DFFE_PN0P_/RN (DFFR_X1)
                                  2.07   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[147]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.42    1.78   library recovery time
                                  1.78   data required time
-----------------------------------------------------------------------------
                                  1.78   data required time
                                 -2.07   data arrival time
-----------------------------------------------------------------------------
                                 -0.29   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.04    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[14]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.minstret_counter_i.counter_q[50]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[14]$_DFFE_PN_/CK (DFF_X1)
     1    1.13    0.01    0.08    0.08 ^ if_stage_i.instr_rdata_alu_id_o[14]$_DFFE_PN_/Q (DFF_X1)
                                         id_stage_i.controller_i.instr_i[14] (net)
                  0.01    0.00    0.08 ^ _16591_/A (BUF_X1)
     4    7.77    0.02    0.04    0.12 ^ _16591_/Z (BUF_X1)
                                         _10775_ (net)
                  0.02    0.00    0.12 ^ _16592_/A (BUF_X1)
    10   20.76    0.05    0.07    0.19 ^ _16592_/Z (BUF_X1)
                                         _10776_ (net)
                  0.05    0.00    0.19 ^ _16741_/A (BUF_X1)
    10   26.19    0.06    0.09    0.28 ^ _16741_/Z (BUF_X1)
                                         _10921_ (net)
                  0.06    0.01    0.29 ^ _16742_/A (BUF_X1)
    10   23.86    0.06    0.08    0.37 ^ _16742_/Z (BUF_X1)
                                         _10922_ (net)
                  0.06    0.00    0.37 ^ _16743_/A (BUF_X1)
    10   24.67    0.06    0.09    0.46 ^ _16743_/Z (BUF_X1)
                                         _10923_ (net)
                  0.06    0.00    0.46 ^ _16744_/A (BUF_X1)
    10   30.64    0.07    0.10    0.56 ^ _16744_/Z (BUF_X1)
                                         _10924_ (net)
                  0.07    0.00    0.56 ^ _16761_/B2 (AOI21_X1)
     1    1.69    0.02    0.02    0.58 v _16761_/ZN (AOI21_X1)
                                         _10941_ (net)
                  0.02    0.00    0.58 v _16776_/B1 (AOI221_X1)
     1    2.68    0.05    0.08    0.66 ^ _16776_/ZN (AOI221_X1)
                                         _10956_ (net)
                  0.05    0.00    0.66 ^ _16777_/A2 (NAND2_X1)
     3    9.01    0.02    0.04    0.70 v _16777_/ZN (NAND2_X1)
                                         _15760_ (net)
                  0.02    0.00    0.70 v _30413_/B (HA_X1)
     1    1.17    0.01    0.06    0.76 v _30413_/S (HA_X1)
                                         _15762_ (net)
                  0.01    0.00    0.76 v _17781_/A1 (OR2_X1)
     1    1.90    0.01    0.05    0.81 v _17781_/ZN (OR2_X1)
                                         _11920_ (net)
                  0.01    0.00    0.81 v _17784_/A2 (OAI33_X1)
     2    7.97    0.10    0.10    0.91 ^ _17784_/ZN (OAI33_X1)
                                         _11923_ (net)
                  0.10    0.00    0.91 ^ _17790_/A1 (NAND2_X1)
     5   16.13    0.05    0.07    0.99 v _17790_/ZN (NAND2_X1)
                                         _11929_ (net)
                  0.05    0.00    0.99 v _20108_/A1 (NOR2_X2)
     5   10.39    0.03    0.06    1.04 ^ _20108_/ZN (NOR2_X2)
                                         _03508_ (net)
                  0.03    0.00    1.04 ^ _21306_/A (BUF_X2)
    10   27.82    0.03    0.06    1.10 ^ _21306_/Z (BUF_X2)
                                         _04180_ (net)
                  0.03    0.00    1.10 ^ _21559_/B (XNOR2_X1)
     1    1.17    0.01    0.02    1.12 v _21559_/ZN (XNOR2_X1)
                                         _04314_ (net)
                  0.01    0.00    1.12 v _21562_/A (MUX2_X1)
     1    3.90    0.01    0.07    1.19 v _21562_/Z (MUX2_X1)
                                         _15772_ (net)
                  0.01    0.00    1.19 v _30417_/B (HA_X1)
     1    1.07    0.01    0.06    1.24 v _30417_/S (HA_X1)
                                         _15774_ (net)
                  0.01    0.00    1.24 v _17047_/A (BUF_X1)
     5    8.34    0.01    0.04    1.28 v _17047_/Z (BUF_X1)
                                         _11220_ (net)
                  0.01    0.00    1.28 v _17048_/B (XOR2_X1)
    10   44.36    0.08    0.11    1.39 v _17048_/Z (XOR2_X1)
                                         alu_adder_result_ex[1] (net)
                  0.08    0.00    1.39 v _17049_/A (INV_X1)
     8   43.57    0.10    0.15    1.54 ^ _17049_/ZN (INV_X1)
                                         _16491_ (net)
                  0.10    0.01    1.55 ^ _30642_/B (HA_X1)
     1    1.04    0.01    0.04    1.59 ^ _30642_/CO (HA_X1)
                                         _16507_ (net)
                  0.01    0.00    1.59 ^ _20314_/A (BUF_X1)
     7   12.65    0.03    0.05    1.64 ^ _20314_/Z (BUF_X1)
                                         _03704_ (net)
                  0.03    0.00    1.64 ^ _20315_/A (INV_X1)
     3    9.54    0.02    0.03    1.67 v _20315_/ZN (INV_X1)
                                         _03705_ (net)
                  0.02    0.00    1.67 v _20320_/A1 (OR4_X1)
     1    1.75    0.02    0.09    1.75 v _20320_/ZN (OR4_X1)
                                         _03708_ (net)
                  0.02    0.00    1.75 v _20321_/A3 (NOR3_X1)
     2   10.71    0.09    0.12    1.87 ^ _20321_/ZN (NOR3_X1)
                                         _03709_ (net)
                  0.09    0.00    1.88 ^ _25684_/A3 (NAND3_X1)
     1    1.69    0.02    0.03    1.90 v _25684_/ZN (NAND3_X1)
                                         _07217_ (net)
                  0.02    0.00    1.90 v _25685_/A4 (NOR4_X1)
     1    1.96    0.05    0.08    1.99 ^ _25685_/ZN (NOR4_X1)
                                         _07218_ (net)
                  0.05    0.00    1.99 ^ _25687_/A3 (NAND4_X1)
     1    1.88    0.02    0.04    2.03 v _25687_/ZN (NAND4_X1)
                                         _07220_ (net)
                  0.02    0.00    2.03 v _25688_/A4 (NOR4_X1)
     1    6.48    0.09    0.13    2.16 ^ _25688_/ZN (NOR4_X1)
                                         _07221_ (net)
                  0.09    0.00    2.16 ^ _25690_/A2 (AND4_X1)
     1    3.57    0.02    0.08    2.24 ^ _25690_/ZN (AND4_X1)
                                         _07223_ (net)
                  0.02    0.00    2.24 ^ _25691_/B (AOI211_X2)
     5   16.90    0.02    0.02    2.27 v _25691_/ZN (AOI211_X2)
                                         _07224_ (net)
                  0.02    0.00    2.27 v _25693_/A3 (OR4_X1)
     5   14.46    0.03    0.15    2.42 v _25693_/ZN (OR4_X1)
                                         _07226_ (net)
                  0.03    0.00    2.42 v _25694_/A (INV_X2)
     7   18.68    0.03    0.04    2.46 ^ _25694_/ZN (INV_X2)
                                         id_stage_i.branch_set_d (net)
                  0.03    0.00    2.46 ^ _27827_/A1 (NOR2_X2)
     9   16.64    0.01    0.02    2.48 v _27827_/ZN (NOR2_X2)
                                         _08923_ (net)
                  0.01    0.00    2.48 v _28159_/B1 (OAI22_X1)
     2    8.12    0.06    0.07    2.56 ^ _28159_/ZN (OAI22_X1)
                                         _09214_ (net)
                  0.06    0.00    2.56 ^ _28160_/B2 (OAI21_X1)
     1    1.22    0.02    0.02    2.58 v _28160_/ZN (OAI21_X1)
                                         _02801_ (net)
                  0.02    0.00    2.58 v cs_registers_i.minstret_counter_i.counter_q[50]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.58   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.minstret_counter_i.counter_q[50]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.58   data arrival time
-----------------------------------------------------------------------------
                                 -0.43   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[147]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3571.06    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.99    1.63    2.07 ^ gen_regfile_ff.register_file_i.rf_reg_q[147]$_DFFE_PN0P_/RN (DFFR_X1)
                                  2.07   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[147]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.42    1.78   library recovery time
                                  1.78   data required time
-----------------------------------------------------------------------------
                                  1.78   data required time
                                 -2.07   data arrival time
-----------------------------------------------------------------------------
                                 -0.29   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.04    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[14]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.minstret_counter_i.counter_q[50]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[14]$_DFFE_PN_/CK (DFF_X1)
     1    1.13    0.01    0.08    0.08 ^ if_stage_i.instr_rdata_alu_id_o[14]$_DFFE_PN_/Q (DFF_X1)
                                         id_stage_i.controller_i.instr_i[14] (net)
                  0.01    0.00    0.08 ^ _16591_/A (BUF_X1)
     4    7.77    0.02    0.04    0.12 ^ _16591_/Z (BUF_X1)
                                         _10775_ (net)
                  0.02    0.00    0.12 ^ _16592_/A (BUF_X1)
    10   20.76    0.05    0.07    0.19 ^ _16592_/Z (BUF_X1)
                                         _10776_ (net)
                  0.05    0.00    0.19 ^ _16741_/A (BUF_X1)
    10   26.19    0.06    0.09    0.28 ^ _16741_/Z (BUF_X1)
                                         _10921_ (net)
                  0.06    0.01    0.29 ^ _16742_/A (BUF_X1)
    10   23.86    0.06    0.08    0.37 ^ _16742_/Z (BUF_X1)
                                         _10922_ (net)
                  0.06    0.00    0.37 ^ _16743_/A (BUF_X1)
    10   24.67    0.06    0.09    0.46 ^ _16743_/Z (BUF_X1)
                                         _10923_ (net)
                  0.06    0.00    0.46 ^ _16744_/A (BUF_X1)
    10   30.64    0.07    0.10    0.56 ^ _16744_/Z (BUF_X1)
                                         _10924_ (net)
                  0.07    0.00    0.56 ^ _16761_/B2 (AOI21_X1)
     1    1.69    0.02    0.02    0.58 v _16761_/ZN (AOI21_X1)
                                         _10941_ (net)
                  0.02    0.00    0.58 v _16776_/B1 (AOI221_X1)
     1    2.68    0.05    0.08    0.66 ^ _16776_/ZN (AOI221_X1)
                                         _10956_ (net)
                  0.05    0.00    0.66 ^ _16777_/A2 (NAND2_X1)
     3    9.01    0.02    0.04    0.70 v _16777_/ZN (NAND2_X1)
                                         _15760_ (net)
                  0.02    0.00    0.70 v _30413_/B (HA_X1)
     1    1.17    0.01    0.06    0.76 v _30413_/S (HA_X1)
                                         _15762_ (net)
                  0.01    0.00    0.76 v _17781_/A1 (OR2_X1)
     1    1.90    0.01    0.05    0.81 v _17781_/ZN (OR2_X1)
                                         _11920_ (net)
                  0.01    0.00    0.81 v _17784_/A2 (OAI33_X1)
     2    7.97    0.10    0.10    0.91 ^ _17784_/ZN (OAI33_X1)
                                         _11923_ (net)
                  0.10    0.00    0.91 ^ _17790_/A1 (NAND2_X1)
     5   16.13    0.05    0.07    0.99 v _17790_/ZN (NAND2_X1)
                                         _11929_ (net)
                  0.05    0.00    0.99 v _20108_/A1 (NOR2_X2)
     5   10.39    0.03    0.06    1.04 ^ _20108_/ZN (NOR2_X2)
                                         _03508_ (net)
                  0.03    0.00    1.04 ^ _21306_/A (BUF_X2)
    10   27.82    0.03    0.06    1.10 ^ _21306_/Z (BUF_X2)
                                         _04180_ (net)
                  0.03    0.00    1.10 ^ _21559_/B (XNOR2_X1)
     1    1.17    0.01    0.02    1.12 v _21559_/ZN (XNOR2_X1)
                                         _04314_ (net)
                  0.01    0.00    1.12 v _21562_/A (MUX2_X1)
     1    3.90    0.01    0.07    1.19 v _21562_/Z (MUX2_X1)
                                         _15772_ (net)
                  0.01    0.00    1.19 v _30417_/B (HA_X1)
     1    1.07    0.01    0.06    1.24 v _30417_/S (HA_X1)
                                         _15774_ (net)
                  0.01    0.00    1.24 v _17047_/A (BUF_X1)
     5    8.34    0.01    0.04    1.28 v _17047_/Z (BUF_X1)
                                         _11220_ (net)
                  0.01    0.00    1.28 v _17048_/B (XOR2_X1)
    10   44.36    0.08    0.11    1.39 v _17048_/Z (XOR2_X1)
                                         alu_adder_result_ex[1] (net)
                  0.08    0.00    1.39 v _17049_/A (INV_X1)
     8   43.57    0.10    0.15    1.54 ^ _17049_/ZN (INV_X1)
                                         _16491_ (net)
                  0.10    0.01    1.55 ^ _30642_/B (HA_X1)
     1    1.04    0.01    0.04    1.59 ^ _30642_/CO (HA_X1)
                                         _16507_ (net)
                  0.01    0.00    1.59 ^ _20314_/A (BUF_X1)
     7   12.65    0.03    0.05    1.64 ^ _20314_/Z (BUF_X1)
                                         _03704_ (net)
                  0.03    0.00    1.64 ^ _20315_/A (INV_X1)
     3    9.54    0.02    0.03    1.67 v _20315_/ZN (INV_X1)
                                         _03705_ (net)
                  0.02    0.00    1.67 v _20320_/A1 (OR4_X1)
     1    1.75    0.02    0.09    1.75 v _20320_/ZN (OR4_X1)
                                         _03708_ (net)
                  0.02    0.00    1.75 v _20321_/A3 (NOR3_X1)
     2   10.71    0.09    0.12    1.87 ^ _20321_/ZN (NOR3_X1)
                                         _03709_ (net)
                  0.09    0.00    1.88 ^ _25684_/A3 (NAND3_X1)
     1    1.69    0.02    0.03    1.90 v _25684_/ZN (NAND3_X1)
                                         _07217_ (net)
                  0.02    0.00    1.90 v _25685_/A4 (NOR4_X1)
     1    1.96    0.05    0.08    1.99 ^ _25685_/ZN (NOR4_X1)
                                         _07218_ (net)
                  0.05    0.00    1.99 ^ _25687_/A3 (NAND4_X1)
     1    1.88    0.02    0.04    2.03 v _25687_/ZN (NAND4_X1)
                                         _07220_ (net)
                  0.02    0.00    2.03 v _25688_/A4 (NOR4_X1)
     1    6.48    0.09    0.13    2.16 ^ _25688_/ZN (NOR4_X1)
                                         _07221_ (net)
                  0.09    0.00    2.16 ^ _25690_/A2 (AND4_X1)
     1    3.57    0.02    0.08    2.24 ^ _25690_/ZN (AND4_X1)
                                         _07223_ (net)
                  0.02    0.00    2.24 ^ _25691_/B (AOI211_X2)
     5   16.90    0.02    0.02    2.27 v _25691_/ZN (AOI211_X2)
                                         _07224_ (net)
                  0.02    0.00    2.27 v _25693_/A3 (OR4_X1)
     5   14.46    0.03    0.15    2.42 v _25693_/ZN (OR4_X1)
                                         _07226_ (net)
                  0.03    0.00    2.42 v _25694_/A (INV_X2)
     7   18.68    0.03    0.04    2.46 ^ _25694_/ZN (INV_X2)
                                         id_stage_i.branch_set_d (net)
                  0.03    0.00    2.46 ^ _27827_/A1 (NOR2_X2)
     9   16.64    0.01    0.02    2.48 v _27827_/ZN (NOR2_X2)
                                         _08923_ (net)
                  0.01    0.00    2.48 v _28159_/B1 (OAI22_X1)
     2    8.12    0.06    0.07    2.56 ^ _28159_/ZN (OAI22_X1)
                                         _09214_ (net)
                  0.06    0.00    2.56 ^ _28160_/B2 (OAI21_X1)
     1    1.22    0.02    0.02    2.58 v _28160_/ZN (OAI21_X1)
                                         _02801_ (net)
                  0.02    0.00    2.58 v cs_registers_i.minstret_counter_i.counter_q[50]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.58   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.minstret_counter_i.counter_q[50]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.58   data arrival time
-----------------------------------------------------------------------------
                                 -0.43   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.33   -0.13 (VIOLATED)
_20328_/ZN                              0.20    0.22   -0.02 (VIOLATED)
_24776_/ZN                              0.20    0.22   -0.02 (VIOLATED)
_17048_/Z                               0.20    0.22   -0.02 (VIOLATED)
_22176_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_20147_/ZN                              0.20    0.20   -0.01 (VIOLATED)
_22911_/ZN                              0.20    0.20   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_20440_/ZN                             10.47   33.63  -23.15 (VIOLATED)
_17048_/Z                              25.33   45.39  -20.06 (VIOLATED)
_22176_/ZN                             23.23   41.60  -18.36 (VIOLATED)
_18303_/ZN                             25.33   41.56  -16.23 (VIOLATED)
_27512_/ZN                             23.23   38.81  -15.58 (VIOLATED)
_22344_/ZN                             23.23   38.46  -15.22 (VIOLATED)
_18358_/ZN                             25.33   40.25  -14.92 (VIOLATED)
_18471_/ZN                             25.33   39.96  -14.63 (VIOLATED)
_20328_/ZN                             16.02   30.18  -14.16 (VIOLATED)
_19553_/ZN                             26.02   40.06  -14.04 (VIOLATED)
_24776_/ZN                             16.02   30.05  -14.03 (VIOLATED)
_22217_/ZN                             23.23   37.19  -13.96 (VIOLATED)
_19183_/ZN                             26.70   40.58  -13.88 (VIOLATED)
_22284_/ZN                             23.23   37.05  -13.82 (VIOLATED)
_22089_/ZN                             23.23   37.03  -13.80 (VIOLATED)
_19731_/ZN                             26.02   39.72  -13.71 (VIOLATED)
_19924_/ZN                             25.33   39.04  -13.71 (VIOLATED)
_27504_/ZN                             23.23   36.80  -13.57 (VIOLATED)
_27522_/ZN                             23.23   35.03  -11.80 (VIOLATED)
_18615_/ZN                             28.99   40.77  -11.78 (VIOLATED)
_18429_/ZN                             26.02   37.37  -11.36 (VIOLATED)
_18977_/ZN                             26.02   37.30  -11.29 (VIOLATED)
_22052_/ZN                             23.23   34.27  -11.04 (VIOLATED)
_22133_/ZN                             23.23   34.08  -10.85 (VIOLATED)
_22073_/ZN                             23.23   34.02  -10.79 (VIOLATED)
_19370_/ZN                             26.02   36.63  -10.62 (VIOLATED)
_18215_/ZN                             26.02   36.58  -10.56 (VIOLATED)
_20319_/Z                              25.33   35.13   -9.80 (VIOLATED)
_18417_/ZN                             26.02   35.69   -9.67 (VIOLATED)
_18225_/ZN                             26.02   35.41   -9.39 (VIOLATED)
_17534_/ZN                             13.81   22.94   -9.13 (VIOLATED)
_20147_/ZN                             10.47   19.52   -9.05 (VIOLATED)
_18055_/ZN                             28.99   37.74   -8.75 (VIOLATED)
_22911_/ZN                             10.47   18.99   -8.52 (VIOLATED)
_19384_/ZN                             26.70   35.01   -8.31 (VIOLATED)
_25831_/ZN                             10.47   18.63   -8.16 (VIOLATED)
_20318_/Z                              25.33   33.19   -7.86 (VIOLATED)
_18028_/ZN                             26.02   33.81   -7.79 (VIOLATED)
_22301_/ZN                             10.47   18.07   -7.60 (VIOLATED)
_23322_/ZN                             10.47   17.36   -6.89 (VIOLATED)
_20890_/ZN                             16.02   22.61   -6.59 (VIOLATED)
_19965_/ZN                             25.33   31.81   -6.48 (VIOLATED)
_19863_/ZN                             25.33   30.65   -5.32 (VIOLATED)
_23147_/ZN                             25.33   30.37   -5.04 (VIOLATED)
_20148_/ZN                             10.47   15.28   -4.81 (VIOLATED)
_20352_/ZN                             16.02   20.78   -4.76 (VIOLATED)
_22363_/ZN                             26.05   30.56   -4.50 (VIOLATED)
_22868_/ZN                             10.47   14.57   -4.09 (VIOLATED)
_17872_/ZN                             25.33   29.08   -3.75 (VIOLATED)
_23513_/ZN                             13.81   17.23   -3.42 (VIOLATED)
_17229_/ZN                             16.02   19.36   -3.34 (VIOLATED)
_27740_/ZN                             10.47   13.68   -3.21 (VIOLATED)
_19781_/ZN                             25.33   28.50   -3.17 (VIOLATED)
_17619_/ZN                             16.02   18.92   -2.90 (VIOLATED)
_22360_/ZN                             10.47   13.27   -2.80 (VIOLATED)
_18603_/ZN                             26.02   28.69   -2.68 (VIOLATED)
_27336_/ZN                             25.33   28.00   -2.67 (VIOLATED)
_22831_/ZN                             10.47   13.08   -2.61 (VIOLATED)
_22107_/ZN                             16.02   18.33   -2.31 (VIOLATED)
_19639_/ZN                             26.05   28.03   -1.97 (VIOLATED)
_23367_/ZN                             16.02   17.69   -1.66 (VIOLATED)
_20360_/ZN                             20.90   22.54   -1.64 (VIOLATED)
_19421_/ZN                             25.33   26.95   -1.62 (VIOLATED)
_17917_/ZN                             25.33   26.92   -1.59 (VIOLATED)
_24996_/ZN                             26.70   28.27   -1.56 (VIOLATED)
_21836_/ZN                             10.47   11.98   -1.51 (VIOLATED)
_27230_/ZN                             25.33   26.81   -1.48 (VIOLATED)
_21844_/ZN                             10.47   11.88   -1.41 (VIOLATED)
_21793_/ZN                             10.47   11.74   -1.27 (VIOLATED)
_17600_/ZN                             16.02   17.03   -1.01 (VIOLATED)
_27768_/ZN                             25.33   26.01   -0.68 (VIOLATED)
_19681_/ZN                             25.33   25.98   -0.65 (VIOLATED)
_22970_/ZN                             26.70   27.27   -0.56 (VIOLATED)
_28321_/ZN                             16.02   16.58   -0.55 (VIOLATED)
_22195_/ZN                             16.02   16.52   -0.50 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.1320287585258484

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.6650

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-23.153827667236328

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-2.2112

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 7

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 75

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 2101

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1446

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[14]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.minstret_counter_i.counter_q[50]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[14]$_DFFE_PN_/CK (DFF_X1)
   0.08    0.08 ^ if_stage_i.instr_rdata_alu_id_o[14]$_DFFE_PN_/Q (DFF_X1)
   0.04    0.12 ^ _16591_/Z (BUF_X1)
   0.07    0.19 ^ _16592_/Z (BUF_X1)
   0.09    0.28 ^ _16741_/Z (BUF_X1)
   0.09    0.37 ^ _16742_/Z (BUF_X1)
   0.09    0.46 ^ _16743_/Z (BUF_X1)
   0.10    0.56 ^ _16744_/Z (BUF_X1)
   0.02    0.58 v _16761_/ZN (AOI21_X1)
   0.08    0.66 ^ _16776_/ZN (AOI221_X1)
   0.04    0.70 v _16777_/ZN (NAND2_X1)
   0.06    0.76 v _30413_/S (HA_X1)
   0.05    0.81 v _17781_/ZN (OR2_X1)
   0.10    0.91 ^ _17784_/ZN (OAI33_X1)
   0.07    0.99 v _17790_/ZN (NAND2_X1)
   0.06    1.04 ^ _20108_/ZN (NOR2_X2)
   0.06    1.10 ^ _21306_/Z (BUF_X2)
   0.02    1.12 v _21559_/ZN (XNOR2_X1)
   0.07    1.19 v _21562_/Z (MUX2_X1)
   0.06    1.24 v _30417_/S (HA_X1)
   0.04    1.28 v _17047_/Z (BUF_X1)
   0.11    1.39 v _17048_/Z (XOR2_X1)
   0.15    1.54 ^ _17049_/ZN (INV_X1)
   0.05    1.59 ^ _30642_/CO (HA_X1)
   0.05    1.64 ^ _20314_/Z (BUF_X1)
   0.03    1.67 v _20315_/ZN (INV_X1)
   0.09    1.75 v _20320_/ZN (OR4_X1)
   0.12    1.87 ^ _20321_/ZN (NOR3_X1)
   0.03    1.90 v _25684_/ZN (NAND3_X1)
   0.08    1.99 ^ _25685_/ZN (NOR4_X1)
   0.04    2.03 v _25687_/ZN (NAND4_X1)
   0.13    2.16 ^ _25688_/ZN (NOR4_X1)
   0.08    2.24 ^ _25690_/ZN (AND4_X1)
   0.02    2.27 v _25691_/ZN (AOI211_X2)
   0.15    2.42 v _25693_/ZN (OR4_X1)
   0.04    2.46 ^ _25694_/ZN (INV_X2)
   0.02    2.48 v _27827_/ZN (NOR2_X2)
   0.07    2.56 ^ _28159_/ZN (OAI22_X1)
   0.02    2.58 v _28160_/ZN (OAI21_X1)
   0.00    2.58 v cs_registers_i.minstret_counter_i.counter_q[50]$_DFFE_PN0P_/D (DFFR_X1)
           2.58   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ cs_registers_i.minstret_counter_i.counter_q[50]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.58   data arrival time
---------------------------------------------------------
          -0.43   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _20134_/ZN (NOR3_X1)
   0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.5813

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.4255

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-16.483942

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.14e-02   1.48e-03   1.56e-04   1.31e-02  16.4%
Combinational          2.99e-02   3.60e-02   4.29e-04   6.64e-02  83.2%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.14e-02   3.79e-02   5.85e-04   7.99e-02 100.0%
                          51.8%      47.4%       0.7%
