<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1356</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:8px;font-family:Times;color:#000000;}
	.ft04{font-size:12px;font-family:Times;color:#0860a8;}
	.ft05{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1356-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1356.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">35-76&#160;Vol. 3C</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">MODEL-SPECIFIC&#160;REGISTERS (MSRS)</p>
<p style="position:absolute;top:327px;left:68px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-1356.html">Table 35-7 lists mo</a>del-specific registers (MSRs) that are common to Intel</p>
<p style="position:absolute;top:324px;left:558px;white-space:nowrap" class="ft03">®</p>
<p style="position:absolute;top:327px;left:569px;white-space:nowrap" class="ft02">&#160;Atom™&#160;processors based on&#160;the Silver-</p>
<p style="position:absolute;top:343px;left:68px;white-space:nowrap" class="ft02">mont&#160;and Airmont&#160;microarchitectures but not newer&#160;microarchitectures.</p>
<p style="position:absolute;top:190px;left:74px;white-space:nowrap" class="ft02">C000_</p>
<p style="position:absolute;top:207px;left:74px;white-space:nowrap" class="ft02">0101H</p>
<p style="position:absolute;top:190px;left:185px;white-space:nowrap" class="ft02">IA32_GS_BASE</p>
<p style="position:absolute;top:190px;left:357px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:190px;left:448px;white-space:nowrap" class="ft05">Map of&#160;BASE Address&#160;of&#160;GS (R/W)<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:235px;left:74px;white-space:nowrap" class="ft02">C000_</p>
<p style="position:absolute;top:252px;left:74px;white-space:nowrap" class="ft02">0102H</p>
<p style="position:absolute;top:235px;left:185px;white-space:nowrap" class="ft02">IA32_KERNEL_GSBASE</p>
<p style="position:absolute;top:235px;left:357px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:235px;left:448px;white-space:nowrap" class="ft02">Swap&#160;Target&#160;of&#160;BASE&#160;Address&#160;of&#160;GS&#160;(R/W)&#160;Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:276px;left:74px;white-space:nowrap" class="ft02">C000_</p>
<p style="position:absolute;top:292px;left:74px;white-space:nowrap" class="ft02">0103H</p>
<p style="position:absolute;top:276px;left:185px;white-space:nowrap" class="ft02">IA32_TSC_AUX</p>
<p style="position:absolute;top:276px;left:357px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:276px;left:448px;white-space:nowrap" class="ft02">AUXILIARY TSC Signature. (R/W)&#160;Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2&#160;</a></p>
<p style="position:absolute;top:374px;left:193px;white-space:nowrap" class="ft04">Table 35-7.&#160;&#160;MSRs&#160;Common&#160;to&#160;the Silvermont&#160;and&#160;Airmont Microarchitectures&#160;</p>
<p style="position:absolute;top:399px;left:98px;white-space:nowrap" class="ft02">Register&#160;</p>
<p style="position:absolute;top:415px;left:99px;white-space:nowrap" class="ft02">Address</p>
<p style="position:absolute;top:415px;left:220px;white-space:nowrap" class="ft02">Register Name</p>
<p style="position:absolute;top:399px;left:378px;white-space:nowrap" class="ft02">Scope</p>
<p style="position:absolute;top:415px;left:594px;white-space:nowrap" class="ft02">Bit&#160;Description</p>
<p style="position:absolute;top:439px;left:82px;white-space:nowrap" class="ft02">&#160;Hex</p>
<p style="position:absolute;top:439px;left:140px;white-space:nowrap" class="ft02">Dec</p>
<p style="position:absolute;top:463px;left:83px;white-space:nowrap" class="ft02">17H</p>
<p style="position:absolute;top:463px;left:143px;white-space:nowrap" class="ft02">23</p>
<p style="position:absolute;top:463px;left:185px;white-space:nowrap" class="ft02">MSR_PLATFORM_ID</p>
<p style="position:absolute;top:463px;left:357px;white-space:nowrap" class="ft02">Module</p>
<p style="position:absolute;top:463px;left:448px;white-space:nowrap" class="ft02">Model Specific&#160;Platform&#160;ID&#160;(R)&#160;</p>
<p style="position:absolute;top:504px;left:185px;white-space:nowrap" class="ft02">7:0</p>
<p style="position:absolute;top:504px;left:448px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:528px;left:185px;white-space:nowrap" class="ft02">12:8</p>
<p style="position:absolute;top:528px;left:448px;white-space:nowrap" class="ft05">Maximum Qualified Ratio (R)&#160;<br/>The maximum allowed bus ratio.</p>
<p style="position:absolute;top:573px;left:185px;white-space:nowrap" class="ft02">49:13</p>
<p style="position:absolute;top:573px;left:448px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:597px;left:185px;white-space:nowrap" class="ft02">52:50</p>
<p style="position:absolute;top:597px;left:448px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-1283.html">See&#160;Table&#160;35-2</a></p>
<p style="position:absolute;top:620px;left:185px;white-space:nowrap" class="ft02">63:33</p>
<p style="position:absolute;top:620px;left:448px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:645px;left:83px;white-space:nowrap" class="ft02">3AH</p>
<p style="position:absolute;top:645px;left:143px;white-space:nowrap" class="ft02">58</p>
<p style="position:absolute;top:645px;left:185px;white-space:nowrap" class="ft02">IA32_FEATURE_CONTROL</p>
<p style="position:absolute;top:645px;left:357px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:645px;left:448px;white-space:nowrap" class="ft05">Control Features in Intel 64Processor&#160;(R/W)<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:690px;left:185px;white-space:nowrap" class="ft02">0</p>
<p style="position:absolute;top:690px;left:448px;white-space:nowrap" class="ft02">Lock&#160;(R/WL)&#160;</p>
<p style="position:absolute;top:714px;left:185px;white-space:nowrap" class="ft02">1</p>
<p style="position:absolute;top:714px;left:448px;white-space:nowrap" class="ft02">Reserved</p>
<p style="position:absolute;top:737px;left:185px;white-space:nowrap" class="ft02">2</p>
<p style="position:absolute;top:737px;left:448px;white-space:nowrap" class="ft02">Enable VMX outside SMX&#160;operation (R/WL)&#160;</p>
<p style="position:absolute;top:762px;left:83px;white-space:nowrap" class="ft02">40H</p>
<p style="position:absolute;top:762px;left:143px;white-space:nowrap" class="ft02">64</p>
<p style="position:absolute;top:762px;left:185px;white-space:nowrap" class="ft02">MSR_</p>
<p style="position:absolute;top:778px;left:185px;white-space:nowrap" class="ft02">LASTBRANCH_0_FROM_IP</p>
<p style="position:absolute;top:762px;left:357px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:762px;left:448px;white-space:nowrap" class="ft05">Last&#160;Branch&#160;Record&#160;0 From IP&#160;(R/W)<br/>One&#160;of&#160;eight&#160;pairs&#160;of&#160;last&#160;branch&#160;record&#160;registers&#160;on&#160;the&#160;last&#160;branch&#160;</p>
<p style="position:absolute;top:799px;left:448px;white-space:nowrap" class="ft02">record&#160;stack.&#160;The From_IP&#160;part of&#160;the stack contains pointers to&#160;</p>
<p style="position:absolute;top:816px;left:448px;white-space:nowrap" class="ft05">the&#160;source&#160;instruction. See&#160;also:<br/>•&#160;Last Branch&#160;Record&#160;Stack&#160;TOS at&#160;1C9H</p>
<p style="position:absolute;top:852px;left:448px;white-space:nowrap" class="ft02">•&#160;<a href="o_fe12b1e2a880e0ce-599.html">Section&#160;17.5&#160;an</a>d record&#160;format&#160;in<a href="o_fe12b1e2a880e0ce-590.html">&#160;Section&#160;17.4.8.1</a></p>
<p style="position:absolute;top:876px;left:83px;white-space:nowrap" class="ft02">41H</p>
<p style="position:absolute;top:876px;left:143px;white-space:nowrap" class="ft02">65</p>
<p style="position:absolute;top:876px;left:185px;white-space:nowrap" class="ft02">MSR_</p>
<p style="position:absolute;top:892px;left:185px;white-space:nowrap" class="ft02">LASTBRANCH_1_FROM_IP</p>
<p style="position:absolute;top:876px;left:357px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:876px;left:448px;white-space:nowrap" class="ft05">Last&#160;Branch&#160;Record&#160;1 From IP&#160;(R/W)<br/>See description of&#160;MSR_LASTBRANCH_0_FROM_IP.</p>
<p style="position:absolute;top:921px;left:83px;white-space:nowrap" class="ft02">42H</p>
<p style="position:absolute;top:921px;left:143px;white-space:nowrap" class="ft02">66</p>
<p style="position:absolute;top:921px;left:185px;white-space:nowrap" class="ft02">MSR_</p>
<p style="position:absolute;top:937px;left:185px;white-space:nowrap" class="ft02">LASTBRANCH_2_FROM_IP</p>
<p style="position:absolute;top:921px;left:357px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:921px;left:448px;white-space:nowrap" class="ft05">Last&#160;Branch&#160;Record&#160;2 From IP&#160;(R/W)<br/>See description of&#160;MSR_LASTBRANCH_0_FROM_IP.&#160;</p>
<p style="position:absolute;top:966px;left:83px;white-space:nowrap" class="ft02">43H</p>
<p style="position:absolute;top:966px;left:143px;white-space:nowrap" class="ft02">67</p>
<p style="position:absolute;top:966px;left:185px;white-space:nowrap" class="ft02">MSR_</p>
<p style="position:absolute;top:982px;left:185px;white-space:nowrap" class="ft02">LASTBRANCH_3_FROM_IP</p>
<p style="position:absolute;top:966px;left:357px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:966px;left:448px;white-space:nowrap" class="ft05">Last&#160;Branch&#160;Record&#160;3 From IP&#160;(R/W)<br/>See description of&#160;MSR_LASTBRANCH_0_FROM_IP.</p>
<p style="position:absolute;top:1011px;left:83px;white-space:nowrap" class="ft02">44H</p>
<p style="position:absolute;top:1011px;left:143px;white-space:nowrap" class="ft02">68</p>
<p style="position:absolute;top:1011px;left:185px;white-space:nowrap" class="ft02">MSR_</p>
<p style="position:absolute;top:1027px;left:185px;white-space:nowrap" class="ft02">LASTBRANCH_4_FROM_IP</p>
<p style="position:absolute;top:1011px;left:357px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:1011px;left:448px;white-space:nowrap" class="ft05">Last&#160;Branch&#160;Record&#160;4 From IP&#160;(R/W)<br/>See description of&#160;MSR_LASTBRANCH_0_FROM_IP.</p>
<p style="position:absolute;top:100px;left:86px;white-space:nowrap" class="ft04">Table 35-6. &#160;&#160;MSRs&#160;Common to&#160;the Silvermont&#160;Microarchitecture and&#160;Newer Microarchitectures for Intel Atom&#160;</p>
<p style="position:absolute;top:118px;left:414px;white-space:nowrap" class="ft04">Processors</p>
<p style="position:absolute;top:142px;left:99px;white-space:nowrap" class="ft02">Address</p>
<p style="position:absolute;top:159px;left:220px;white-space:nowrap" class="ft02">Register&#160;Name</p>
<p style="position:absolute;top:142px;left:378px;white-space:nowrap" class="ft02">Scope</p>
<p style="position:absolute;top:159px;left:594px;white-space:nowrap" class="ft02">Bit&#160;Description</p>
<p style="position:absolute;top:166px;left:82px;white-space:nowrap" class="ft02">&#160;Hex</p>
<p style="position:absolute;top:166px;left:140px;white-space:nowrap" class="ft02">Dec</p>
</div>
</body>
</html>
