Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date              : Wed Dec 11 11:16:31 2024
| Host              : Titan-I7 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file finn_design_wrapper_timing_summary_routed.rpt -pb finn_design_wrapper_timing_summary_routed.pb -rpx finn_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : finn_design_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (47907)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (137785)
5. checking no_input_delay (19)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (47907)
----------------------------
 There are 47907 register/latch pins with no clock driven by root clock pin: ap_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (137785)
-----------------------------------------------------
 There are 137785 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0               113177          inf        0.000                      0               113177           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_rtl_6_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.648ns  (logic 1.182ns (25.431%)  route 3.466ns (74.569%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n_IBUF_inst/I
    E2                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.059     1.059 f  ap_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    ap_rst_n_IBUF_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.059 f  ap_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=14223, routed)       3.213     4.272    finn_design_i/StreamingFIFO_rtl_6_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X5Y289         LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     4.395 r  finn_design_i/StreamingFIFO_rtl_6_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.253     4.648    finn_design_i/StreamingFIFO_rtl_6_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X5Y289         FDRE                                         r  finn_design_i/StreamingFIFO_rtl_6_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_rtl_6_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.644ns  (logic 1.182ns (25.453%)  route 3.462ns (74.547%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n_IBUF_inst/I
    E2                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.059     1.059 f  ap_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    ap_rst_n_IBUF_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.059 f  ap_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=14223, routed)       3.216     4.275    finn_design_i/StreamingFIFO_rtl_6_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X5Y299         LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     4.398 r  finn_design_i/StreamingFIFO_rtl_6_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.246     4.644    finn_design_i/StreamingFIFO_rtl_6_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X4Y299         FDRE                                         r  finn_design_i/StreamingFIFO_rtl_6_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_rtl_4/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.459ns  (logic 1.207ns (27.072%)  route 3.251ns (72.928%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n_IBUF_inst/I
    E2                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.059     1.059 f  ap_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    ap_rst_n_IBUF_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.059 f  ap_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=14223, routed)       3.099     4.159    finn_design_i/StreamingFIFO_rtl_4/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X52Y358        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     4.307 r  finn_design_i/StreamingFIFO_rtl_4/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.152     4.459    finn_design_i/StreamingFIFO_rtl_4/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X52Y358        FDRE                                         r  finn_design_i/StreamingFIFO_rtl_4/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_rtl_6_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.270ns  (logic 1.149ns (26.909%)  route 3.121ns (73.091%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n_IBUF_inst/I
    E2                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.059     1.059 f  ap_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    ap_rst_n_IBUF_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.059 f  ap_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=14223, routed)       2.959     4.018    finn_design_i/StreamingFIFO_rtl_6_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X6Y286         LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     4.108 r  finn_design_i/StreamingFIFO_rtl_6_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.162     4.270    finn_design_i/StreamingFIFO_rtl_6_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X6Y286         FDRE                                         r  finn_design_i/StreamingFIFO_rtl_6_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_rtl_6_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.059ns  (logic 1.112ns (27.394%)  route 2.947ns (72.606%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n_IBUF_inst/I
    E2                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.059     1.059 f  ap_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    ap_rst_n_IBUF_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.059 f  ap_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=14223, routed)       2.785     3.844    finn_design_i/StreamingFIFO_rtl_6_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X6Y315         LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     3.897 r  finn_design_i/StreamingFIFO_rtl_6_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.162     4.059    finn_design_i/StreamingFIFO_rtl_6_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X6Y315         FDRE                                         r  finn_design_i/StreamingFIFO_rtl_6_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_rtl_3_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.544ns  (logic 1.149ns (45.159%)  route 1.395ns (54.841%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n_IBUF_inst/I
    E2                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.059     1.059 f  ap_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    ap_rst_n_IBUF_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.059 f  ap_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=14223, routed)       1.111     2.170    finn_design_i/StreamingFIFO_rtl_3_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X96Y353        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     2.260 r  finn_design_i/StreamingFIFO_rtl_3_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.284     2.544    finn_design_i/StreamingFIFO_rtl_3_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X96Y353        FDRE                                         r  finn_design_i/StreamingFIFO_rtl_3_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_rtl_3_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.542ns  (logic 1.206ns (47.453%)  route 1.336ns (52.547%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n_IBUF_inst/I
    E2                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.059     1.059 f  ap_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    ap_rst_n_IBUF_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.059 f  ap_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=14223, routed)       1.073     2.132    finn_design_i/StreamingFIFO_rtl_3_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X98Y354        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     2.279 r  finn_design_i/StreamingFIFO_rtl_3_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.263     2.542    finn_design_i/StreamingFIFO_rtl_3_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X98Y354        FDRE                                         r  finn_design_i/StreamingFIFO_rtl_3_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_rtl_1_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.532ns  (logic 1.207ns (47.680%)  route 1.325ns (52.320%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n_IBUF_inst/I
    E2                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.059     1.059 f  ap_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    ap_rst_n_IBUF_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.059 f  ap_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=14223, routed)       1.217     2.276    finn_design_i/StreamingFIFO_rtl_1_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X105Y340       LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     2.424 r  finn_design_i/StreamingFIFO_rtl_1_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.108     2.532    finn_design_i/StreamingFIFO_rtl_1_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X105Y340       FDRE                                         r  finn_design_i/StreamingFIFO_rtl_1_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_rtl_2_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.382ns  (logic 1.148ns (48.198%)  route 1.234ns (51.802%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n_IBUF_inst/I
    E2                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.059     1.059 f  ap_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    ap_rst_n_IBUF_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.059 f  ap_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=14223, routed)       0.996     2.055    finn_design_i/StreamingFIFO_rtl_2_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X99Y341        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.144 r  finn_design_i/StreamingFIFO_rtl_2_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.238     2.382    finn_design_i/StreamingFIFO_rtl_2_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X99Y341        FDRE                                         r  finn_design_i/StreamingFIFO_rtl_2_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_rtl_2_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.998ns  (logic 0.428ns (42.847%)  route 0.570ns (57.153%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n_IBUF_inst/I
    E2                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.393     0.393 f  ap_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.393    ap_rst_n_IBUF_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.393 f  ap_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=14223, routed)       0.489     0.882    finn_design_i/StreamingFIFO_rtl_2_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X99Y341        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     0.917 r  finn_design_i/StreamingFIFO_rtl_2_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.081     0.998    finn_design_i/StreamingFIFO_rtl_2_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X99Y341        FDRE                                         r  finn_design_i/StreamingFIFO_rtl_2_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_rtl_3_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.090ns  (logic 0.452ns (41.445%)  route 0.638ns (58.555%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n_IBUF_inst/I
    E2                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.393     0.393 f  ap_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.393    ap_rst_n_IBUF_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.393 f  ap_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=14223, routed)       0.529     0.922    finn_design_i/StreamingFIFO_rtl_3_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X98Y354        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.059     0.981 r  finn_design_i/StreamingFIFO_rtl_3_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.109     1.090    finn_design_i/StreamingFIFO_rtl_3_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X98Y354        FDRE                                         r  finn_design_i/StreamingFIFO_rtl_3_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_rtl_1_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.096ns  (logic 0.452ns (41.218%)  route 0.644ns (58.782%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n_IBUF_inst/I
    E2                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.393     0.393 f  ap_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.393    ap_rst_n_IBUF_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.393 f  ap_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=14223, routed)       0.609     1.002    finn_design_i/StreamingFIFO_rtl_1_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X105Y340       LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.059     1.061 r  finn_design_i/StreamingFIFO_rtl_1_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.035     1.096    finn_design_i/StreamingFIFO_rtl_1_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X105Y340       FDRE                                         r  finn_design_i/StreamingFIFO_rtl_1_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_rtl_3_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.104ns  (logic 0.428ns (38.722%)  route 0.677ns (61.278%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n_IBUF_inst/I
    E2                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.393     0.393 f  ap_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.393    ap_rst_n_IBUF_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.393 f  ap_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=14223, routed)       0.562     0.954    finn_design_i/StreamingFIFO_rtl_3_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X96Y353        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.035     0.989 r  finn_design_i/StreamingFIFO_rtl_3_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.115     1.104    finn_design_i/StreamingFIFO_rtl_3_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X96Y353        FDRE                                         r  finn_design_i/StreamingFIFO_rtl_3_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_rtl_6_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.875ns  (logic 0.416ns (22.165%)  route 1.459ns (77.835%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n_IBUF_inst/I
    E2                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.393     0.393 f  ap_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.393    ap_rst_n_IBUF_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.393 f  ap_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=14223, routed)       1.396     1.789    finn_design_i/StreamingFIFO_rtl_6_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X6Y315         LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.023     1.812 r  finn_design_i/StreamingFIFO_rtl_6_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.063     1.875    finn_design_i/StreamingFIFO_rtl_6_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X6Y315         FDRE                                         r  finn_design_i/StreamingFIFO_rtl_6_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_rtl_6_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.990ns  (logic 0.428ns (21.483%)  route 1.563ns (78.517%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n_IBUF_inst/I
    E2                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.393     0.393 f  ap_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.393    ap_rst_n_IBUF_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.393 f  ap_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=14223, routed)       1.500     1.892    finn_design_i/StreamingFIFO_rtl_6_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X6Y286         LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.035     1.927 r  finn_design_i/StreamingFIFO_rtl_6_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.063     1.990    finn_design_i/StreamingFIFO_rtl_6_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X6Y286         FDRE                                         r  finn_design_i/StreamingFIFO_rtl_6_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_rtl_4/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.093ns  (logic 0.453ns (21.619%)  route 1.641ns (78.381%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n_IBUF_inst/I
    E2                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.393     0.393 f  ap_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.393    ap_rst_n_IBUF_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.393 f  ap_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=14223, routed)       1.587     1.979    finn_design_i/StreamingFIFO_rtl_4/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X52Y358        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.060     2.039 r  finn_design_i/StreamingFIFO_rtl_4/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.054     2.093    finn_design_i/StreamingFIFO_rtl_4/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X52Y358        FDRE                                         r  finn_design_i/StreamingFIFO_rtl_4/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_rtl_6_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.190ns  (logic 0.443ns (20.206%)  route 1.748ns (79.794%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n_IBUF_inst/I
    E2                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.393     0.393 f  ap_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.393    ap_rst_n_IBUF_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.393 f  ap_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=14223, routed)       1.645     2.037    finn_design_i/StreamingFIFO_rtl_6_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X5Y299         LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.050     2.087 r  finn_design_i/StreamingFIFO_rtl_6_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.103     2.190    finn_design_i/StreamingFIFO_rtl_6_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X4Y299         FDRE                                         r  finn_design_i/StreamingFIFO_rtl_6_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_rtl_6_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.194ns  (logic 0.443ns (20.169%)  route 1.752ns (79.831%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n_IBUF_inst/I
    E2                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.393     0.393 f  ap_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.393    ap_rst_n_IBUF_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.393 f  ap_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=14223, routed)       1.644     2.036    finn_design_i/StreamingFIFO_rtl_6_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X5Y289         LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.050     2.086 r  finn_design_i/StreamingFIFO_rtl_6_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.108     2.194    finn_design_i/StreamingFIFO_rtl_6_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X5Y289         FDRE                                         r  finn_design_i/StreamingFIFO_rtl_6_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay        113168 Endpoints
Min Delay        113168 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_rtl_31/inst/impl/srlo_reg[115]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.591ns  (logic 1.059ns (13.951%)  route 6.532ns (86.049%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n_IBUF_inst/I
    E2                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.059     1.059 f  ap_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    ap_rst_n_IBUF_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.059 f  ap_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=14223, routed)       6.532     7.591    finn_design_i/StreamingFIFO_rtl_31/inst/impl/ap_rst_n
    SLICE_X56Y47         FDRE                                         r  finn_design_i/StreamingFIFO_rtl_31/inst/impl/srlo_reg[115]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_rtl_31/inst/impl/srlo_reg[135]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.591ns  (logic 1.059ns (13.951%)  route 6.532ns (86.049%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n_IBUF_inst/I
    E2                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.059     1.059 f  ap_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    ap_rst_n_IBUF_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.059 f  ap_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=14223, routed)       6.532     7.591    finn_design_i/StreamingFIFO_rtl_31/inst/impl/ap_rst_n
    SLICE_X56Y47         FDRE                                         r  finn_design_i/StreamingFIFO_rtl_31/inst/impl/srlo_reg[135]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_rtl_31/inst/impl/srlo_reg[75]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.591ns  (logic 1.059ns (13.951%)  route 6.532ns (86.049%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n_IBUF_inst/I
    E2                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.059     1.059 f  ap_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    ap_rst_n_IBUF_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.059 f  ap_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=14223, routed)       6.532     7.591    finn_design_i/StreamingFIFO_rtl_31/inst/impl/ap_rst_n
    SLICE_X56Y47         FDRE                                         r  finn_design_i/StreamingFIFO_rtl_31/inst/impl/srlo_reg[75]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_rtl_31/inst/impl/srlo_reg[95]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.591ns  (logic 1.059ns (13.951%)  route 6.532ns (86.049%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n_IBUF_inst/I
    E2                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.059     1.059 f  ap_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    ap_rst_n_IBUF_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.059 f  ap_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=14223, routed)       6.532     7.591    finn_design_i/StreamingFIFO_rtl_31/inst/impl/ap_rst_n
    SLICE_X56Y47         FDRE                                         r  finn_design_i/StreamingFIFO_rtl_31/inst/impl/srlo_reg[95]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/MVAU_rtl_3/MVAU_rtl_3/inst/inst/blkDsp.genblk2_2.core/genPipes[2].genblk3[0].blkLo.Lo4_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.576ns  (logic 1.059ns (13.979%)  route 6.517ns (86.021%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n_IBUF_inst/I
    E2                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.059     1.059 f  ap_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    ap_rst_n_IBUF_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.059 f  ap_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=14223, routed)       6.517     7.576    finn_design_i/MVAU_rtl_3/MVAU_rtl_3/inst/inst/blkDsp.genblk2_2.core/ap_rst_n
    SLICE_X54Y44         FDRE                                         r  finn_design_i/MVAU_rtl_3/MVAU_rtl_3/inst/inst/blkDsp.genblk2_2.core/genPipes[2].genblk3[0].blkLo.Lo4_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/MVAU_rtl_3/MVAU_rtl_3/inst/inst/blkDsp.genblk2_2.core/genPipes[2].genblk3[0].blkLo.Lo4_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.576ns  (logic 1.059ns (13.979%)  route 6.517ns (86.021%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n_IBUF_inst/I
    E2                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.059     1.059 f  ap_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    ap_rst_n_IBUF_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.059 f  ap_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=14223, routed)       6.517     7.576    finn_design_i/MVAU_rtl_3/MVAU_rtl_3/inst/inst/blkDsp.genblk2_2.core/ap_rst_n
    SLICE_X54Y44         FDRE                                         r  finn_design_i/MVAU_rtl_3/MVAU_rtl_3/inst/inst/blkDsp.genblk2_2.core/genPipes[2].genblk3[0].blkLo.Lo4_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/MVAU_rtl_3/MVAU_rtl_3/inst/inst/blkDsp.genblk2_2.core/genPipes[2].genblk3[0].blkLo.Lo4_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.576ns  (logic 1.059ns (13.979%)  route 6.517ns (86.021%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n_IBUF_inst/I
    E2                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.059     1.059 f  ap_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    ap_rst_n_IBUF_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.059 f  ap_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=14223, routed)       6.517     7.576    finn_design_i/MVAU_rtl_3/MVAU_rtl_3/inst/inst/blkDsp.genblk2_2.core/ap_rst_n
    SLICE_X54Y44         FDRE                                         r  finn_design_i/MVAU_rtl_3/MVAU_rtl_3/inst/inst/blkDsp.genblk2_2.core/genPipes[2].genblk3[0].blkLo.Lo4_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/MVAU_rtl_3/MVAU_rtl_3/inst/inst/blkDsp.genblk2_2.core/genPipes[2].genblk3[0].blkLo.Lo4_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.576ns  (logic 1.059ns (13.979%)  route 6.517ns (86.021%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n_IBUF_inst/I
    E2                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.059     1.059 f  ap_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    ap_rst_n_IBUF_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.059 f  ap_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=14223, routed)       6.517     7.576    finn_design_i/MVAU_rtl_3/MVAU_rtl_3/inst/inst/blkDsp.genblk2_2.core/ap_rst_n
    SLICE_X54Y44         FDRE                                         r  finn_design_i/MVAU_rtl_3/MVAU_rtl_3/inst/inst/blkDsp.genblk2_2.core/genPipes[2].genblk3[0].blkLo.Lo4_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/MVAU_rtl_3/MVAU_rtl_3/inst/inst/blkDsp.genblk2_2.core/genPipes[2].genblk3[0].blkLo.Lo4_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.573ns  (logic 1.059ns (13.985%)  route 6.514ns (86.015%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n_IBUF_inst/I
    E2                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.059     1.059 f  ap_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    ap_rst_n_IBUF_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.059 f  ap_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=14223, routed)       6.514     7.573    finn_design_i/MVAU_rtl_3/MVAU_rtl_3/inst/inst/blkDsp.genblk2_2.core/ap_rst_n
    SLICE_X54Y44         FDRE                                         r  finn_design_i/MVAU_rtl_3/MVAU_rtl_3/inst/inst/blkDsp.genblk2_2.core/genPipes[2].genblk3[0].blkLo.Lo4_reg[4]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/MVAU_rtl_3/MVAU_rtl_3/inst/inst/blkDsp.genblk2_2.core/genPipes[2].genblk3[0].blkLo.Lo4_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.573ns  (logic 1.059ns (13.985%)  route 6.514ns (86.015%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n_IBUF_inst/I
    E2                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.059     1.059 f  ap_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.059    ap_rst_n_IBUF_inst/OUT
    E2                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.059 f  ap_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=14223, routed)       6.514     7.573    finn_design_i/MVAU_rtl_3/MVAU_rtl_3/inst/inst/blkDsp.genblk2_2.core/ap_rst_n
    SLICE_X54Y44         FDRE                                         r  finn_design_i/MVAU_rtl_3/MVAU_rtl_3/inst/inst/blkDsp.genblk2_2.core/genPipes[2].genblk3[0].blkLo.Lo4_reg[5]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 finn_design_i/StreamingDataWidthConverter_rtl_4/inst/impl/core/genUp.ADat_reg[0][14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/StreamingFIFO_rtl_12/inst/impl/srl_reg[0][14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y317        FDRE                         0.000     0.000 r  finn_design_i/StreamingDataWidthConverter_rtl_4/inst/impl/core/genUp.ADat_reg[0][14]/C
    SLICE_X18Y317        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  finn_design_i/StreamingDataWidthConverter_rtl_4/inst/impl/core/genUp.ADat_reg[0][14]/Q
                         net (fo=2, routed)           0.033     0.072    finn_design_i/StreamingFIFO_rtl_12/inst/impl/in0_V_TDATA[14]
    SLICE_X18Y317        FDRE                                         r  finn_design_i/StreamingFIFO_rtl_12/inst/impl/srl_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/StreamingDataWidthConverter_rtl_4/inst/impl/core/genUp.ADat_reg[0][15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/StreamingFIFO_rtl_12/inst/impl/srl_reg[0][15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y316        FDRE                         0.000     0.000 r  finn_design_i/StreamingDataWidthConverter_rtl_4/inst/impl/core/genUp.ADat_reg[0][15]/C
    SLICE_X16Y316        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  finn_design_i/StreamingDataWidthConverter_rtl_4/inst/impl/core/genUp.ADat_reg[0][15]/Q
                         net (fo=2, routed)           0.033     0.072    finn_design_i/StreamingFIFO_rtl_12/inst/impl/in0_V_TDATA[15]
    SLICE_X16Y316        FDRE                                         r  finn_design_i/StreamingFIFO_rtl_12/inst/impl/srl_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/StreamingMaxPool_hls_2/inst/grp_StreamingMaxPool_hls_2_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64/inputData_reg_163_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/StreamingMaxPool_hls_2/inst/grp_StreamingMaxPool_hls_2_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64/inputData_reg_163_pp0_iter1_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y119        FDRE                         0.000     0.000 r  finn_design_i/StreamingMaxPool_hls_2/inst/grp_StreamingMaxPool_hls_2_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64/inputData_reg_163_reg[0]/C
    SLICE_X60Y119        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  finn_design_i/StreamingMaxPool_hls_2/inst/grp_StreamingMaxPool_hls_2_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64/inputData_reg_163_reg[0]/Q
                         net (fo=1, routed)           0.033     0.072    finn_design_i/StreamingMaxPool_hls_2/inst/grp_StreamingMaxPool_hls_2_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64/inputData_reg_163[0]
    SLICE_X60Y119        FDRE                                         r  finn_design_i/StreamingMaxPool_hls_2/inst/grp_StreamingMaxPool_hls_2_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64/inputData_reg_163_pp0_iter1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/StreamingMaxPool_hls_4/inst/grp_StreamingMaxPool_hls_4_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64/inputData_reg_163_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/StreamingMaxPool_hls_4/inst/grp_StreamingMaxPool_hls_4_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64/inputData_reg_163_pp0_iter1_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y140        FDRE                         0.000     0.000 r  finn_design_i/StreamingMaxPool_hls_4/inst/grp_StreamingMaxPool_hls_4_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64/inputData_reg_163_reg[0]/C
    SLICE_X97Y140        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  finn_design_i/StreamingMaxPool_hls_4/inst/grp_StreamingMaxPool_hls_4_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64/inputData_reg_163_reg[0]/Q
                         net (fo=1, routed)           0.033     0.072    finn_design_i/StreamingMaxPool_hls_4/inst/grp_StreamingMaxPool_hls_4_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64/inputData_reg_163[0]
    SLICE_X97Y140        FDRE                                         r  finn_design_i/StreamingMaxPool_hls_4/inst/grp_StreamingMaxPool_hls_4_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64/inputData_reg_163_pp0_iter1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/StreamingMaxPool_hls_4/inst/grp_StreamingMaxPool_hls_4_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64/inputData_reg_163_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/StreamingMaxPool_hls_4/inst/grp_StreamingMaxPool_hls_4_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64/inputData_reg_163_pp0_iter1_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y141        FDRE                         0.000     0.000 r  finn_design_i/StreamingMaxPool_hls_4/inst/grp_StreamingMaxPool_hls_4_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64/inputData_reg_163_reg[1]/C
    SLICE_X97Y141        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  finn_design_i/StreamingMaxPool_hls_4/inst/grp_StreamingMaxPool_hls_4_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64/inputData_reg_163_reg[1]/Q
                         net (fo=1, routed)           0.033     0.072    finn_design_i/StreamingMaxPool_hls_4/inst/grp_StreamingMaxPool_hls_4_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64/inputData_reg_163[1]
    SLICE_X97Y141        FDRE                                         r  finn_design_i/StreamingMaxPool_hls_4/inst/grp_StreamingMaxPool_hls_4_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64/inputData_reg_163_pp0_iter1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/StreamingMaxPool_hls_5/inst/grp_StreamingMaxPool_hls_5_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64/inputData_reg_163_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/StreamingMaxPool_hls_5/inst/grp_StreamingMaxPool_hls_5_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64/inputData_reg_163_pp0_iter1_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y133        FDRE                         0.000     0.000 r  finn_design_i/StreamingMaxPool_hls_5/inst/grp_StreamingMaxPool_hls_5_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64/inputData_reg_163_reg[0]/C
    SLICE_X72Y133        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  finn_design_i/StreamingMaxPool_hls_5/inst/grp_StreamingMaxPool_hls_5_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64/inputData_reg_163_reg[0]/Q
                         net (fo=1, routed)           0.033     0.072    finn_design_i/StreamingMaxPool_hls_5/inst/grp_StreamingMaxPool_hls_5_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64/inputData_reg_163[0]
    SLICE_X72Y133        FDRE                                         r  finn_design_i/StreamingMaxPool_hls_5/inst/grp_StreamingMaxPool_hls_5_Pipeline_VITIS_LOOP_269_4_VITIS_LOOP_271_5_fu_64/inputData_reg_163_pp0_iter1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/Thresholding_rtl_0/inst/core/impl/genStages[1].genPE[0].Pf_reg[ptr][13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/Thresholding_rtl_0/inst/core/impl/genStages[2].genPE[0].P_reg[ptr][13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y332        FDRE                         0.000     0.000 r  finn_design_i/Thresholding_rtl_0/inst/core/impl/genStages[1].genPE[0].Pf_reg[ptr][13]/C
    SLICE_X52Y332        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  finn_design_i/Thresholding_rtl_0/inst/core/impl/genStages[1].genPE[0].Pf_reg[ptr][13]/Q
                         net (fo=1, routed)           0.033     0.072    finn_design_i/Thresholding_rtl_0/inst/core/impl/genStages[1].genPE[0].Pf_reg[ptr_n_0_][13]
    SLICE_X52Y332        FDRE                                         r  finn_design_i/Thresholding_rtl_0/inst/core/impl/genStages[2].genPE[0].P_reg[ptr][13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/Thresholding_rtl_0/inst/core/impl/genStages[3].genPE[0].Pf_reg[ptr][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/Thresholding_rtl_0/inst/core/impl/genStages[4].genPE[0].P_reg[ptr][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y328        FDRE                         0.000     0.000 r  finn_design_i/Thresholding_rtl_0/inst/core/impl/genStages[3].genPE[0].Pf_reg[ptr][4]/C
    SLICE_X52Y328        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.039 r  finn_design_i/Thresholding_rtl_0/inst/core/impl/genStages[3].genPE[0].Pf_reg[ptr][4]/Q
                         net (fo=1, routed)           0.033     0.072    finn_design_i/Thresholding_rtl_0/inst/core/impl/genStages[3].genPE[0].Pf_reg[ptr_n_0_][4]
    SLICE_X52Y328        FDRE                                         r  finn_design_i/Thresholding_rtl_0/inst/core/impl/genStages[4].genPE[0].P_reg[ptr][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/Thresholding_rtl_1/inst/core/impl/genStages[5].genPE[0].Pf_reg[val][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/Thresholding_rtl_1/inst/core/impl/genStages[6].genPE[0].P_reg[val][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y265        FDRE                         0.000     0.000 r  finn_design_i/Thresholding_rtl_1/inst/core/impl/genStages[5].genPE[0].Pf_reg[val][8]/C
    SLICE_X52Y265        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  finn_design_i/Thresholding_rtl_1/inst/core/impl/genStages[5].genPE[0].Pf_reg[val][8]/Q
                         net (fo=1, routed)           0.033     0.072    finn_design_i/Thresholding_rtl_1/inst/core/impl/genStages[5].genPE[0].Pf_reg[val][8]
    SLICE_X52Y265        FDRE                                         r  finn_design_i/Thresholding_rtl_1/inst/core/impl/genStages[6].genPE[0].P_reg[val][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/Thresholding_rtl_2/inst/core/impl/genStages[1].genPE[0].Pf_reg[val][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/Thresholding_rtl_2/inst/core/impl/genStages[2].genPE[0].P_reg[val][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y116        FDRE                         0.000     0.000 r  finn_design_i/Thresholding_rtl_2/inst/core/impl/genStages[1].genPE[0].Pf_reg[val][7]/C
    SLICE_X51Y116        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  finn_design_i/Thresholding_rtl_2/inst/core/impl/genStages[1].genPE[0].Pf_reg[val][7]/Q
                         net (fo=1, routed)           0.033     0.072    finn_design_i/Thresholding_rtl_2/inst/core/impl/genStages[1].genPE[0].Pf_reg[val][7]
    SLICE_X51Y116        FDRE                                         r  finn_design_i/Thresholding_rtl_2/inst/core/impl/genStages[2].genPE[0].P_reg[val][7]/D
  -------------------------------------------------------------------    -------------------





