

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Sun Nov  9 20:12:28 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        dft.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  6293532|  6293532|  62.935 ms|  62.935 ms|  6293533|  6293533|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+---------+---------+-----------------------------------------------+
        |                                                         |                                              |  Latency (cycles) |   Latency (absolute)  |      Interval     |                    Pipeline                   |
        |                         Instance                        |                    Module                    |   min   |   max   |    min    |    max    |   min   |   max   |                      Type                     |
        +---------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+---------+---------+-----------------------------------------------+
        |grp_dft_Pipeline_VITIS_LOOP_16_1_fu_98                   |dft_Pipeline_VITIS_LOOP_16_1                  |     1026|     1026|  10.260 us|  10.260 us|     1025|     1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_dft_Pipeline_VITIS_LOOP_22_2_VITIS_LOOP_26_3_fu_120  |dft_Pipeline_VITIS_LOOP_22_2_VITIS_LOOP_26_3  |  6291473|  6291473|  62.915 ms|  62.915 ms|  6291462|  6291462|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_dft_Pipeline_VITIS_LOOP_35_4_fu_132                  |dft_Pipeline_VITIS_LOOP_35_4                  |     1026|     1026|  10.260 us|  10.260 us|     1025|     1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +---------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+---------+---------+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      6|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    5|    1216|   1568|    -|
|Memory           |        8|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|    214|    -|
|Register         |        -|    -|      11|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       12|    5|    1227|   1788|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        4|    2|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |                         Instance                        |                    Module                    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                          |control_s_axi                                 |        0|   0|    36|    40|    0|
    |grp_dft_Pipeline_VITIS_LOOP_16_1_fu_98                   |dft_Pipeline_VITIS_LOOP_16_1                  |        0|   0|    13|    71|    0|
    |grp_dft_Pipeline_VITIS_LOOP_22_2_VITIS_LOOP_26_3_fu_120  |dft_Pipeline_VITIS_LOOP_22_2_VITIS_LOOP_26_3  |        4|   5|  1152|  1359|    0|
    |grp_dft_Pipeline_VITIS_LOOP_35_4_fu_132                  |dft_Pipeline_VITIS_LOOP_35_4                  |        0|   0|    15|    98|    0|
    +---------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |Total                                                    |                                              |        4|   5|  1216|  1568|    0|
    +---------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |             Module            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |real_sampledata_U  |real_sampledata_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |imag_sampledata_U  |real_sampledata_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |real_opdata_U      |real_sampledata_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |imag_opdata_U      |real_sampledata_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +-------------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                               |        8|  0|   0|    0|  4096|  128|     4|       131072|
    +-------------------+-------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |                      Variable Name                     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_dft_Pipeline_VITIS_LOOP_35_4_fu_132_imag_op_TREADY  |       and|   0|  0|   2|           1|           1|
    |grp_dft_Pipeline_VITIS_LOOP_35_4_fu_132_real_op_TREADY  |       and|   0|  0|   2|           1|           1|
    |ap_block_state8                                         |        or|   0|  0|   2|           1|           1|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                   |          |   0|  0|   6|           3|           3|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  48|          9|    1|          9|
    |imag_opdata_address0             |  14|          3|   10|         30|
    |imag_opdata_ce0                  |  14|          3|    1|          3|
    |imag_opdata_we0                  |   9|          2|    1|          2|
    |imag_sample_TREADY_int_regslice  |   9|          2|    1|          2|
    |imag_sampledata_address0         |  14|          3|   10|         30|
    |imag_sampledata_ce0              |  14|          3|    1|          3|
    |imag_sampledata_we0              |   9|          2|    1|          2|
    |real_opdata_address0             |  14|          3|   10|         30|
    |real_opdata_ce0                  |  14|          3|    1|          3|
    |real_opdata_we0                  |   9|          2|    1|          2|
    |real_sample_TREADY_int_regslice  |   9|          2|    1|          2|
    |real_sampledata_address0         |  14|          3|   10|         30|
    |real_sampledata_ce0              |  14|          3|    1|          3|
    |real_sampledata_we0              |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 214|         45|   51|        153|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------+---+----+-----+-----------+
    |                                 Name                                 | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                             |  8|   0|    8|          0|
    |grp_dft_Pipeline_VITIS_LOOP_16_1_fu_98_ap_start_reg                   |  1|   0|    1|          0|
    |grp_dft_Pipeline_VITIS_LOOP_22_2_VITIS_LOOP_26_3_fu_120_ap_start_reg  |  1|   0|    1|          0|
    |grp_dft_Pipeline_VITIS_LOOP_35_4_fu_132_ap_start_reg                  |  1|   0|    1|          0|
    +----------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                 | 11|   0|   11|          0|
    +----------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+-----+------------+----------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|               control|   return void|
|s_axi_control_AWREADY  |  out|    1|       s_axi|               control|   return void|
|s_axi_control_AWADDR   |   in|    4|       s_axi|               control|   return void|
|s_axi_control_WVALID   |   in|    1|       s_axi|               control|   return void|
|s_axi_control_WREADY   |  out|    1|       s_axi|               control|   return void|
|s_axi_control_WDATA    |   in|   32|       s_axi|               control|   return void|
|s_axi_control_WSTRB    |   in|    4|       s_axi|               control|   return void|
|s_axi_control_ARVALID  |   in|    1|       s_axi|               control|   return void|
|s_axi_control_ARREADY  |  out|    1|       s_axi|               control|   return void|
|s_axi_control_ARADDR   |   in|    4|       s_axi|               control|   return void|
|s_axi_control_RVALID   |  out|    1|       s_axi|               control|   return void|
|s_axi_control_RREADY   |   in|    1|       s_axi|               control|   return void|
|s_axi_control_RDATA    |  out|   32|       s_axi|               control|   return void|
|s_axi_control_RRESP    |  out|    2|       s_axi|               control|   return void|
|s_axi_control_BVALID   |  out|    1|       s_axi|               control|   return void|
|s_axi_control_BREADY   |   in|    1|       s_axi|               control|   return void|
|s_axi_control_BRESP    |  out|    2|       s_axi|               control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_hs|                   dft|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|                   dft|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|                   dft|  return value|
|real_sample_TDATA      |   in|   32|        axis|  real_sample_V_data_V|       pointer|
|real_sample_TVALID     |   in|    1|        axis|  real_sample_V_last_V|       pointer|
|real_sample_TREADY     |  out|    1|        axis|  real_sample_V_last_V|       pointer|
|real_sample_TLAST      |   in|    1|        axis|  real_sample_V_last_V|       pointer|
|real_sample_TKEEP      |   in|    4|        axis|  real_sample_V_keep_V|       pointer|
|real_sample_TSTRB      |   in|    4|        axis|  real_sample_V_strb_V|       pointer|
|imag_sample_TDATA      |   in|   32|        axis|  imag_sample_V_data_V|       pointer|
|imag_sample_TVALID     |   in|    1|        axis|  imag_sample_V_last_V|       pointer|
|imag_sample_TREADY     |  out|    1|        axis|  imag_sample_V_last_V|       pointer|
|imag_sample_TLAST      |   in|    1|        axis|  imag_sample_V_last_V|       pointer|
|imag_sample_TKEEP      |   in|    4|        axis|  imag_sample_V_keep_V|       pointer|
|imag_sample_TSTRB      |   in|    4|        axis|  imag_sample_V_strb_V|       pointer|
|real_op_TDATA          |  out|   32|        axis|      real_op_V_data_V|       pointer|
|real_op_TVALID         |  out|    1|        axis|      real_op_V_last_V|       pointer|
|real_op_TREADY         |   in|    1|        axis|      real_op_V_last_V|       pointer|
|real_op_TLAST          |  out|    1|        axis|      real_op_V_last_V|       pointer|
|real_op_TKEEP          |  out|    4|        axis|      real_op_V_keep_V|       pointer|
|real_op_TSTRB          |  out|    4|        axis|      real_op_V_strb_V|       pointer|
|imag_op_TDATA          |  out|   32|        axis|      imag_op_V_data_V|       pointer|
|imag_op_TVALID         |  out|    1|        axis|      imag_op_V_last_V|       pointer|
|imag_op_TREADY         |   in|    1|        axis|      imag_op_V_last_V|       pointer|
|imag_op_TLAST          |  out|    1|        axis|      imag_op_V_last_V|       pointer|
|imag_op_TKEEP          |  out|    4|        axis|      imag_op_V_keep_V|       pointer|
|imag_op_TSTRB          |  out|    4|        axis|      imag_op_V_strb_V|       pointer|
+-----------------------+-----+-----+------------+----------------------+--------------+

