

================================================================
== Vivado HLS Report for 'shift_reg_ip'
================================================================
* Date:           Thu Apr  8 07:05:21 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Shift_Register
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 1.617 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12| 0.120 us | 0.120 us |   12|   12|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|      64|     32|    -|
|Multiplexer      |        -|      -|       -|    133|    -|
|Register         |        -|      -|     101|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     165|    165|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +--------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Sreg_Array_U  |shift_reg_ip_Sregbkb  |        0|  64|  32|    0|    12|   32|     1|          384|
    +--------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                      |        0|  64|  32|    0|    12|   32|     1|          384|
    +--------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |Sreg_Array_address0  |  56|         13|    4|         52|
    |Sreg_Array_ce0       |   9|          2|    1|          2|
    |Sreg_Array_we0       |   9|          2|    1|          2|
    |ap_NS_fsm            |  59|         14|    1|         14|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 133|         31|    7|         70|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |  13|   0|   13|          0|
    |trunc_ln25_10_reg_347  |   8|   0|    8|          0|
    |trunc_ln25_1_reg_302   |   8|   0|    8|          0|
    |trunc_ln25_2_reg_307   |   8|   0|    8|          0|
    |trunc_ln25_3_reg_312   |   8|   0|    8|          0|
    |trunc_ln25_4_reg_317   |   8|   0|    8|          0|
    |trunc_ln25_5_reg_322   |   8|   0|    8|          0|
    |trunc_ln25_6_reg_327   |   8|   0|    8|          0|
    |trunc_ln25_7_reg_332   |   8|   0|    8|          0|
    |trunc_ln25_8_reg_337   |   8|   0|    8|          0|
    |trunc_ln25_9_reg_342   |   8|   0|    8|          0|
    |trunc_ln25_reg_297     |   8|   0|    8|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 101|   0|  101|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | shift_reg_ip | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | shift_reg_ip | return value |
|ap_start      |  in |    1| ap_ctrl_hs | shift_reg_ip | return value |
|ap_done       | out |    1| ap_ctrl_hs | shift_reg_ip | return value |
|ap_idle       | out |    1| ap_ctrl_hs | shift_reg_ip | return value |
|ap_ready      | out |    1| ap_ctrl_hs | shift_reg_ip | return value |
|ap_return_0   | out |    8| ap_ctrl_hs | shift_reg_ip | return value |
|ap_return_1   | out |    8| ap_ctrl_hs | shift_reg_ip | return value |
|ap_return_2   | out |    8| ap_ctrl_hs | shift_reg_ip | return value |
|ap_return_3   | out |    8| ap_ctrl_hs | shift_reg_ip | return value |
|ap_return_4   | out |    8| ap_ctrl_hs | shift_reg_ip | return value |
|ap_return_5   | out |    8| ap_ctrl_hs | shift_reg_ip | return value |
|ap_return_6   | out |    8| ap_ctrl_hs | shift_reg_ip | return value |
|ap_return_7   | out |    8| ap_ctrl_hs | shift_reg_ip | return value |
|ap_return_8   | out |    8| ap_ctrl_hs | shift_reg_ip | return value |
|ap_return_9   | out |    8| ap_ctrl_hs | shift_reg_ip | return value |
|ap_return_10  | out |    8| ap_ctrl_hs | shift_reg_ip | return value |
|ap_return_11  | out |    8| ap_ctrl_hs | shift_reg_ip | return value |
|din           |  in |    8|   ap_none  |      din     |    scalar    |
|en            |  in |    1|   ap_none  |      en      |    scalar    |
+--------------+-----+-----+------------+--------------+--------------+

