// Seed: 3725633445
module module_0 (
    input  wand id_0,
    input  tri  id_1,
    input  wor  id_2,
    output wire id_3
);
  assign module_2.id_2 = 0;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  tri0  id_0,
    output logic id_1,
    input  tri   id_2,
    input  tri   id_3,
    input  uwire id_4,
    input  uwire id_5,
    output tri1  id_6
);
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5,
      id_6
  );
  assign id_1 = -1 - -1;
  always @(-1'b0 or negedge 1) begin : LABEL_0
    id_1 <= id_0;
  end
endmodule
module module_2 #(
    parameter id_3 = 32'd21
) (
    output tri1 id_0,
    input  wand id_1,
    input  tri1 id_2,
    output wand _id_3
);
  logic [1 : id_3] id_5;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_0
  );
endmodule
