\hypertarget{group__RTEMSBSPsPowerPCVirtex5}{}\section{Xilinx Virtex-\/5}
\label{group__RTEMSBSPsPowerPCVirtex5}\index{Xilinx Virtex-\/5@{Xilinx Virtex-\/5}}


Xilinx Virtex-\/5 Board Support Package.  


\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__Virtex5MMU}{Virtex 5 -\/ M\+M\+U Support}}
\begin{DoxyCompactList}\small\item\em M\+MU support. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RTEMSBSPsPowerPCVirtex5_gaae9597381ef6e8194012ad0c6168cf79}\label{group__RTEMSBSPsPowerPCVirtex5_gaae9597381ef6e8194012ad0c6168cf79}} 
\#define {\bfseries B\+S\+P\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+S\+T\+A\+C\+K\+\_\+\+S\+I\+ZE}~(16 $\ast$ 1024)
\item 
\mbox{\Hypertarget{group__RTEMSBSPsPowerPCVirtex5_ga5b3b7a8f2f89a6110c93e0229f67c104}\label{group__RTEMSBSPsPowerPCVirtex5_ga5b3b7a8f2f89a6110c93e0229f67c104}} 
\#define {\bfseries B\+S\+P\+\_\+\+Convert\+\_\+decrementer}(\+\_\+value)~((unsigned long long) ((((unsigned long long)B\+S\+P\+\_\+time\+\_\+base\+\_\+divisor) $\ast$ 1000000\+U\+L\+L) /((unsigned long long) B\+S\+P\+\_\+bus\+\_\+frequency)) $\ast$ ((unsigned long long) (\+\_\+value)))
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RTEMSBSPsPowerPCVirtex5_ga5b6f7a1b73b76ef80251fd770905d0c1}\label{group__RTEMSBSPsPowerPCVirtex5_ga5b6f7a1b73b76ef80251fd770905d0c1}} 
int {\bfseries B\+S\+P\+\_\+disconnect\+\_\+clock\+\_\+handler} (void)
\item 
int \mbox{\hyperlink{group__RTEMSBSPsPowerPCVirtex5_ga7e99fec6e3bd9986094a2de9cc0b110a}{B\+S\+P\+\_\+connect\+\_\+clock\+\_\+handler}} (void)
\begin{DoxyCompactList}\small\item\em Clock Tick Device Driver. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__RTEMSBSPsPowerPCVirtex5_gaa1c249f197a325121cc9678b1665c29b}\label{group__RTEMSBSPsPowerPCVirtex5_gaa1c249f197a325121cc9678b1665c29b}} 
void {\bfseries zero\+\_\+bss} (void)
\item 
\mbox{\Hypertarget{group__RTEMSBSPsPowerPCVirtex5_gaf29d6f154e6df205a41b7196b6eac0b8}\label{group__RTEMSBSPsPowerPCVirtex5_gaf29d6f154e6df205a41b7196b6eac0b8}} 
void {\bfseries B\+S\+P\+\_\+ask\+\_\+for\+\_\+reset} (void)
\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RTEMSBSPsPowerPCVirtex5_gacebd8212ca7912c89b531e7abaeb8389}\label{group__RTEMSBSPsPowerPCVirtex5_gacebd8212ca7912c89b531e7abaeb8389}} 
unsigned int {\bfseries B\+S\+P\+\_\+bus\+\_\+frequency}
\item 
\mbox{\Hypertarget{group__RTEMSBSPsPowerPCVirtex5_ga7a8f6379809948b0b0027d0a7b37755f}\label{group__RTEMSBSPsPowerPCVirtex5_ga7a8f6379809948b0b0027d0a7b37755f}} 
unsigned int {\bfseries B\+S\+P\+\_\+processor\+\_\+frequency}
\item 
\mbox{\Hypertarget{group__RTEMSBSPsPowerPCVirtex5_ga98a2dadc74a0a129fcdb66f5e97e01c5}\label{group__RTEMSBSPsPowerPCVirtex5_ga98a2dadc74a0a129fcdb66f5e97e01c5}} 
unsigned int {\bfseries B\+S\+P\+\_\+time\+\_\+base\+\_\+divisor}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Xilinx Virtex-\/5 Board Support Package. 



\subsection{Function Documentation}
\mbox{\Hypertarget{group__RTEMSBSPsPowerPCVirtex5_ga7e99fec6e3bd9986094a2de9cc0b110a}\label{group__RTEMSBSPsPowerPCVirtex5_ga7e99fec6e3bd9986094a2de9cc0b110a}} 
\index{Xilinx Virtex-\/5@{Xilinx Virtex-\/5}!BSP\_connect\_clock\_handler@{BSP\_connect\_clock\_handler}}
\index{BSP\_connect\_clock\_handler@{BSP\_connect\_clock\_handler}!Xilinx Virtex-\/5@{Xilinx Virtex-\/5}}
\subsubsection{\texorpdfstring{BSP\_connect\_clock\_handler()}{BSP\_connect\_clock\_handler()}}
{\footnotesize\ttfamily int B\+S\+P\+\_\+connect\+\_\+clock\+\_\+handler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Clock Tick Device Driver. 

This routine utilizes the Decrementer Register common to the P\+PC family.

The tick frequency is directly programmed to the configured number of microseconds per tick. 