Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Fri Jul  1 10:59:08 2022
| Host         : endcap-tf2 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_control_sets -verbose -file apex_control_mgt_top_control_sets_placed.rpt
| Design       : apex_control_mgt_top
| Device       : xc7z015
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  2651 |
|    Minimum number of control sets                        |  2563 |
|    Addition due to synthesis replication                 |    88 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  7768 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  2651 |
| >= 0 to < 4        |   263 |
| >= 4 to < 6        |   438 |
| >= 6 to < 8        |   177 |
| >= 8 to < 10       |   493 |
| >= 10 to < 12      |   227 |
| >= 12 to < 14      |   132 |
| >= 14 to < 16      |    43 |
| >= 16              |   878 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           16878 |         2724 |
| No           | No                    | Yes                    |            1124 |          293 |
| No           | Yes                   | No                     |            6539 |         1587 |
| Yes          | No                    | No                     |           14254 |         2953 |
| Yes          | No                    | Yes                    |             790 |          146 |
| Yes          | Yes                   | No                     |           13911 |         3141 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                Clock Signal                                               |                                                                                                                                        Enable Signal                                                                                                                                       |                                                                                                                                  Set/Reset Signal                                                                                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/axis_jtag_0/inst/u_jtag_fifo/ENABLE_inferred__0/i__n_1                                        |                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst1_i_1__3_n_1                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/async_rst4                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/async_rst4                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/async_rst4                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/sfd_enable                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[0]                                                                                                                                       | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__73_1                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/i2c_switch_dual_0/inst/clk_i2c                                                                | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                   | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/i2c_switch_dual_0/inst/clk_i2c                                                                | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                   | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/i2c_switch_dual_0/inst/clk_i2c                                                                | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                     | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[0]                                                                                                                                       | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[1]                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/axis_jtag_0/inst/u_jtag_fifo/first__0__0                                                      |                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[1]                                                                                                                                       | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst1_i_1__2_n_1                                                                                                                                                 |                1 |              1 |         1.00 |
| ~design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[1]                                                                                                                                       | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__73_1                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                         | design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_1                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[1]                                                                                                                                       | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                              |                1 |              1 |         1.00 |
|  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                              |                1 |              1 |         1.00 |
|  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[2]                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[2]                                                                                                                                       | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[2]                                                                                                                                       | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__73_1                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[2]                                                                                                                                       | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                        |                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/s_ready_i_reg                                                                                                                   |                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst1_i_1__1_n_1                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__15_0                                                                                                                                         | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__14_0                                                                                                                                         | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_1                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__13_0                                                                                                                                         | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                                               |                1 |              1 |         1.00 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                               | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                               | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CE_IN                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/CAPTURE2_out                                                                                                                                                                                 | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int6                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int5q                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/sync_stats_reset/async_rst4                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/async_rst4                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                        |                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst1_i_1__0_n_1                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/async_rst4                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                                 | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_i2                                     |                                                                                                                                                                                                                                                                                            | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/gtrxreset_tx_s                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int6                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int5q                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[0]                                                                                                                                       | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/async_rst4                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[7]                                                                                                                                       | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                                   | design_1_i/i2c/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[6]                                                                                                                                       | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                                   | design_1_i/i2c/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[6]                                                                                                                                       | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__73_1                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_2/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                                   | design_1_i/i2c/axi_iic_2/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[6]                                                                                                                                       | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                                   | design_1_i/i2c/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[7]                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_4/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                                   | design_1_i/i2c/axi_iic_4/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[7]                                                                                                                                       | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[7]                                                                                                                                       | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_1                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[6]                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/bram_loopback/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.curr_wrap_burst_reg_reg                                                                                                               | design_1_i/bram_loopback/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                             |                1 |              1 |         1.00 |
|  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_i2                                     |                                                                                                                                                                                                                                                                                            | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/gtrxreset_tx_s                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                              |                1 |              1 |         1.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                              |                1 |              1 |         1.00 |
|  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_i2                                     |                                                                                                                                                                                                                                                                                            | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/gtrxreset_tx_s                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_i2                                     |                                                                                                                                                                                                                                                                                            | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/gtrxreset_tx_s                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/p_0_in                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst4                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[4]                                                                                                                                       | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                            |                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[3]                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[3]                                                                                                                                       | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[3]                                                                                                                                       | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__73_1                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                             | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[3]                                                                                                                                       | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[4]                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                             | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0                                                                                                                                                                                    | design_1_i/eth1/axi_ethernet_0/inst/util_vector_logic_0/Res[0]                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[5]                                                                                                                                       | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[4]                                                                                                                                       | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__73_1                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_clk_fall0                                                                                                                                                  | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/int_mgmt_host_reset                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_out_i_1_n_1                                                                                                                                                | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/int_mgmt_host_reset                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[4]                                                                                                                                       | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/s_ready_i_reg                                                                                                              |                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                       |                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[5]                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[5]                                                                                                                                       | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/DATA_REG[2]_2                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__4_0[5]                                                                                                                                       | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__73_1                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__38_0[5]                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__34_0[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__34_0[0]                                                                                                                                      | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/INT_IFG_DEL_MASKED_1                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__34_0[2]                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__38_0[0]                                                                                                                                      | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_1                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__34_0[2]                                                                                                                                      | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__74_1                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__38_0[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                                        |                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__23_0[0]                                                                                                                                      | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__74_1                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__38_0[5]                                                                                                                                      | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/INT_IFG_DEL_MASKED_1                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__47_0[0]                                                                                                                                      | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/flow/tx_pause/sync_good_rx/SR[0]                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                            |                1 |              2 |         2.00 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       |                                                                                                                                                                                                                                                                                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_1                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_1                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_1                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_1                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_1                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_1                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_4/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_3/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_2/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_1/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                           |                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                  |                2 |              2 |         1.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/async_rst4                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_1                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_1                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_1                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_1                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_1                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_1                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_1                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_1                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                                                 | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_1                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXD_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_1                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_1                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_1                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_1                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst0_i_1_n_1                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/sync_rst0_i_1__0_n_1                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0                                                                                                                                         | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst4                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int4q                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CE_IN                                                                                                                                                               | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__12_0                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__12_0                                                                                                                                         | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_1                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__16_0                                                                                                                                         | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/REG5_OUT                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__16_0                                                                                                                                         | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0                                                                                                                                         | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/REG0_OUT2                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/sync_rst0_i_1__0_n_1                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__1_0                                                                                                                                          | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_1                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__1_0                                                                                                                                          | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int                                                                                                                                                   | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__20_0[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__20_0[0]                                                                                                                                      | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__20_0[2]                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__20_0[2]                                                                                                                                      | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__23_0[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int4q                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst4                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/i2c_switch_dual_0/inst/clk_i2c                                                                |                                                                                                                                                                                                                                                                                            | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/axis_jtag_0/inst/u_jtag_fifo/next_state_reg[1]_i_2_n_1                                        |                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/axis_jtag_0/inst/u_jtag_fifo/RESET_inferred__0/i__n_1                                         |                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                            |                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                         | design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_1                                                                                                                                                                                | design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                  |                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                    |                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                              |                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                  |                1 |              2 |         2.00 |
|  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_i2                                     |                                                                                                                                                                                                                                                                                            | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/gtrxreset_tx_i                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_i2                                     |                                                                                                                                                                                                                                                                                            | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/gtrxreset_tx_i                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                  |                2 |              2 |         1.00 |
|  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_i2                                     |                                                                                                                                                                                                                                                                                            | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/gtrxreset_tx_i                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                  |                1 |              2 |         2.00 |
|  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_i2                                     |                                                                                                                                                                                                                                                                                            | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/gtrxreset_tx_i                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                      |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                |                1 |              2 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                    |                1 |              3 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                  |                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                           |                1 |              3 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                            |                1 |              3 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                            |                1 |              3 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                            |                1 |              3 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                           |                1 |              3 |         3.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_2[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                            |                1 |              3 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                           |                1 |              3 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                           |                1 |              3 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                            |                1 |              3 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                   |                1 |              3 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                            |                1 |              3 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                             |                2 |              3 |         1.50 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__14_0                                                                                                                                         | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[2]_i_1_n_1                                                                                                                                             | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                      |                1 |              3 |         3.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[5]_i_1_n_1                                                                                                                                             | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]           |                1 |              3 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]           |                1 |              3 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                    |                1 |              3 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__13_0                                                                                                                                         | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_1                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                             |                2 |              3 |         1.50 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__15_0                                                                                                                                         | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/REG5_OUT                                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                          |                2 |              3 |         1.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                            |                1 |              3 |         3.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_en                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                   |                2 |              3 |         1.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                     |                1 |              3 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                           |                1 |              3 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                            |                1 |              3 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                            |                1 |              3 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                           |                2 |              3 |         1.50 |
|  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]           |                1 |              3 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                |                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                             |                1 |              3 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                            |                1 |              3 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                       | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                            |                1 |              3 |         3.00 |
|  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]           |                1 |              3 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                             |                1 |              3 |         3.00 |
|  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                         | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                          | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                         | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_wr_fifo                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_wr_fifo                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                3 |              3 |         1.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__2_0                                                                                                                                          | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_1                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__33_0                                                                                                                                         | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__74_1                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                           | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_data_valid/E[0]                                                                                                                                                                                                 | design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[14]                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_4/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                               | design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__38_0[3]                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[2].w_issuing_cnt_reg[19][0]                                                                                                                                                              | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[19][0]                                                                                                | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__37_0                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                      | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GEN_ASYNC_WRITE.rdy_back_reg                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                                                                                                                                | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_1                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]                                                                                                 | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_1                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_4/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                                                                                                                                          | design_1_i/i2c/axi_iic_4/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__20_0[1]                                                                                                                                      | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_valid_i_reg_inv_1[0]                                                                                                                | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_3/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                                      | design_1_i/i2c/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                               | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/aresetn_d_reg[0]                                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_master_slots[0].reg_slice_mi/p_0_in                                                                                                                                                                                                      |                3 |              4 |         1.33 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__44_0[2]                                                                                                                                      | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_1                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep_0                                                                                                                                             | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__44_0[1]                                                                                                                                      | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_1                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_3/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                                                                                                                                          | design_1_i/i2c/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__0_0                                                                                                                                          | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_txresetfsm_i/sync_pll0lock/E[0]                                                                                                                                                                                                   | design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[14]                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                   | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_3/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                               | design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                              | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                                                                                                                                                |                3 |              4 |         1.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                             | design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                          | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__44_0[0]                                                                                                                                      | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_1                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_3/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/GEN_INERTIAL.debounce_ct[3]_i_2_n_1                                                                                                                                                                                                | design_1_i/i2c/axi_iic_3/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/SS[0]                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__38_0[4]                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_3/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_1                                                                                                                                                                                                                 | design_1_i/i2c/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[3][0]                                                                                                                                                               | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__18_0                                                                                                                                         | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/REG0_OUT2                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__19_0                                                                                                                                         | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/REG0_OUT2                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt_reg[11][0]                                                                                                                                                              | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_3[0]                                                                                                   | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__12_n_1                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/sync_pll0lock/E[0]                                                                                                                                                                                                   | design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[14]                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/sync_pll0lock/E[0]                                                                                                                                                                                                   | design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[14]                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_data_valid/E[0]                                                                                                                                                                                                 | design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[14]                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__13_n_1                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__14_n_1                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__15_n_1                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_data_valid/E[0]                                                                                                                                                                                                 | design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[14]                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_1                                                                                                                                                                                                                 | design_1_i/i2c/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_2[0]                                                                                                   | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_1[0]                                                                                                   | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_0[0]                                                                                                   | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0][0]                                                                                                     | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_id_reg[36][0]                                                                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[2][0]                                                                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__38_0[1]                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__38_0[2]                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_1[0]                                                                                                                     | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_2[0]                                                                                                                     | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__23_0[7]                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_4/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                                      | design_1_i/i2c/axi_iic_4/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                             | design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_valid_i_reg_inv_0[0]                                                                                                                | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__23_0[1]                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__23_0[2]                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__23_0[3]                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__23_0[4]                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_valid_i_reg_inv_2[0]                                                                                                                | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__23_0[5]                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__23_0[6]                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__23_0[9]                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_valid_i_reg_inv_3[0]                                                                                                                | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_valid_i_reg_inv[0]                                                                                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_valid_i_reg_inv_4[0]                                                                                                                | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_1                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_valid_i_reg_inv_5[0]                                                                                                                | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__23_0[8]                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__10_n_1                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_4/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/GEN_INERTIAL.debounce_ct[3]_i_2_n_1                                                                                                                                                                                                | design_1_i/i2c/axi_iic_4/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/SS[0]                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_4/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_1                                                                                                                                                                                                                 | design_1_i/i2c/axi_iic_4/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txresetfsm_i/sync_pll0lock/E[0]                                                                                                                                                                                                   | design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[14]                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__11_n_1                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__34_0[1]                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/shift                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                                                                                                                                                |                3 |              4 |         1.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_serialInterface/FSM_sequential_CurrState_SISt[3]_i_1_n_1                                                                                                                                                                                                      | design_1_i/i2cSlave_0/inst/u_serialInterface/sdaOut_i_1_n_1                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                         | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                         | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                            |                3 |              4 |         1.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                                                                                                                                                |                3 |              4 |         1.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                       | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_1                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                                                         | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_1                                                                                                                                           | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                       | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_1                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_1                                                                                                                                           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/SR[0]                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_serialInterface/FSM_sequential_CurrState_SISt[3]_i_1_n_1                                                                                                                                                                                                      | design_1_i/i2cSlave_1/inst/u_serialInterface/sdaOut_i_1_n_1                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_len_fifo                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                              | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_data2mstr_cmd_ready                                                                                                                           | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_1                                                                                                                              | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axisafety_1/inst/S_AXI_WREADY0                                                                                                                                                                                                                                                  | design_1_i/axisafety_1/inst/M_AXI_WSTRB[3]_i_1_n_1                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axisafety_2/inst/S_AXI_WREADY0                                                                                                                                                                                                                                                  | design_1_i/axisafety_2/inst/M_AXI_WSTRB[3]_i_1_n_1                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/PS7_i[0]                                                                                                                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_1                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_1                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/gen_master_slots[0].r_issuing_cnt_reg[3][0]                                                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/reset                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_master_slots[0].w_issuing_cnt_reg[3][0]                                                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/reset                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                             | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                                                                                                                                                |                3 |              4 |         1.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1__0_n_1                                                                                                                                   | design_1_i/axi_mem_intercon/xbar/inst/reset                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1_n_1                                                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/reset                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                         | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_1                                                                                                                                                                                                       | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_1                                                                                                                                                                                                       | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_1                                                                                                                                            | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                            | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_data2mstr_cmd_ready                                                                                                                                         | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__18_n_1                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/PS7_i[0]                                                                                                                                       | design_1_i/eth1/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_1                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                              | design_1_i/eth1/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_1                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_1                     |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_1                     |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GEN_ASYNC_WRITE.rdy_back_reg                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_addr4_n                                                                                                                                                                                               | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_1                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                               | design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                                                                                                                                          | design_1_i/i2c/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                                      | design_1_i/i2c/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                             | design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/GEN_INERTIAL.debounce_ct[3]_i_2_n_1                                                                                                                                                                                                | design_1_i/i2c/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/SS[0]                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/gen_master_slots[0].r_issuing_cnt_reg[3][0]                                                                                                                                    | design_1_i/eth1/axi_mem_intercon/xbar/inst/gen_master_slots[0].reg_slice_mi/p_1_in                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/flow/pfc_tx/FSM_onehot_legacy_state[3]_i_1_n_1                                                                                                                                                     | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_1/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                               | design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_1/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                                                                                                                                          | design_1_i/i2c/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_1/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                                      | design_1_i/i2c/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                             | design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_1                     |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_1/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/GEN_INERTIAL.debounce_ct[3]_i_2_n_1                                                                                                                                                                                                | design_1_i/i2c/axi_iic_1/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/SS[0]                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_1                                                                                                                                                                                                                 | design_1_i/i2c/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_2/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                               | design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_2/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                                                                                                                                          | design_1_i/i2c/axi_iic_2/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_1                     |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_2/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                                      | design_1_i/i2c/axi_iic_2/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                             | design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_2/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/GEN_INERTIAL.debounce_ct[3]_i_2_n_1                                                                                                                                                                                                | design_1_i/i2c/axi_iic_2/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/SS[0]                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                         | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                  |                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                                                                                                                                                |                3 |              4 |         1.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_1                                                                                                                                                                                            | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_1                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                 | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_1                                                                                                                                            | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                              | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                                      | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_1                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/broadcastaddressmatch_int_1                                                                                                                                    | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/address_match_i_1_n_1                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                 | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_1                                                                                                                                                                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_1                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/jtaglocked_i                                                                                                                                                                                                                                    | design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_2/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_1                                                                                                                                                                                                                 | design_1_i/i2c/axi_iic_2/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg0                                                                                                                                                  | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/int_mgmt_host_reset                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/man_block.managen/conf/int_tx_ifg_del_en_0                                                                                                                                                         | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/man_block.managen/conf/int_tx_ifg_del_en_i_1_n_1                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1_n_1                                                                                                                                  | design_1_i/eth1/axi_mem_intercon/xbar/inst/gen_master_slots[0].reg_slice_mi/p_1_in                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/configurable_match_cap                                                                                                                                                                       | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/rx_reset_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1__0_n_1                                                                                                                              | design_1_i/eth1/axi_mem_intercon/xbar/inst/gen_master_slots[0].reg_slice_mi/p_1_in                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | design_1_i/eth1/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | design_1_i/eth1/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rx_enable                                                                                                                                                                                                             | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/RX_SM/FIELD_CONTROL[5]_i_1_n_1                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                 | design_1_i/eth1/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                 | design_1_i/eth1/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_master_slots[0].w_issuing_cnt_reg[3][0]                                                                                                                                    | design_1_i/eth1/axi_mem_intercon/xbar/inst/gen_master_slots[0].reg_slice_mi/p_1_in                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__9_n_1                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__5_n_1                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__16_n_1                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__17_n_1                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__18_n_1                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__19_n_1                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_1                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__20_n_1                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__6_n_1                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__7_n_1                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__8_n_1                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__4_n_1                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/bram_loopback/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_1                                                                                                                             | design_1_i/bram_loopback/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/bram_loopback/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                         | design_1_i/bram_loopback/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_1                                                                                                                                          |                1 |              4 |         4.00 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       |                                                                                                                                                                                                                                                                                            | c2c_mgt/local_do_cc                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/bram_loopback/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                                           | design_1_i/bram_loopback/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__2_n_1                                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1__28_n_1                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1__29_n_1                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1__21_n_1                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1__30_n_1                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                          | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1__26_n_1                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__12_n_1                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1__27_n_1                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__13_n_1                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__14_n_1                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__15_n_1                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_1                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_1                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1__22_n_1                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_ready_i_reg                                                                                                       |                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__10_n_1                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__2_n_1                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__11_n_1                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__12_n_1                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__3_n_1                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__8_n_1                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_1                                                                                                                                                      |                1 |              4 |         4.00 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       |                                                                                                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[19]                                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__9_n_1                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_1                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__2_n_1                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_1                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/ipic_mux_inst/bus2ip_cs_int[3]_i_1_n_1                                                                                                                                                     |                1 |              4 |         4.00 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/sync_intr_sent_0                                                                                                                                                                     | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_1                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__16_n_1                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__7_n_1                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_1                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_1                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__3_n_1                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__4_n_1                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__5_n_1                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__6_n_1                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/xbar/inst/gen_master_slots[0].reg_slice_mi/p_0_in                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__3_n_1                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1__23_n_1                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1__31_n_1                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__24_n_1                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1__32_n_1                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1__33_n_1                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1__34_n_1                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1__35_n_1                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1__36_n_1                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1__37_n_1                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                    | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                 |                1 |              4 |         4.00 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       |                                                                                                                                                                                                                                                                                            | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_1                      |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__25_n_1                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__4_n_1                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__5_n_1                                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__6_n_1                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__7_n_1                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__8_n_1                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__9_n_1                                                                                                                                                                         |                1 |              4 |         4.00 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       |                                                                                                                                                                                                                                                                                            | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_1                      |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_1                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__19_n_1                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_1                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__20_n_1                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_1                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_data_valid/E[0]                                                                                                                                                                                                 | design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[14]                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1__21_n_1                                                                                                                                                                        |                1 |              4 |         4.00 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/sync_intr_sent_0                                                                                                                                                                     | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg_0                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                4 |              4 |         1.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1__22_n_1                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                                                                                                                                                |                3 |              4 |         1.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[3]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1__23_n_1                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axisafety_2/inst/o_read_fault_i_1_n_1                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axisafety_1/inst/o_read_fault_i_1_n_1                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                   | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_ready_i_reg                                                                                                       |                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__38_n_1                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                          | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__39_n_1                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__11_n_1                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                                                                                                                                                |                4 |              4 |         1.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__10_n_1                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1__25_n_1                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1__24_n_1                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__47_0[1]                                                                                                                                      | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/flow/tx_pause/sync_good_rx/SR[0]                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__17_n_1                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_1                                                                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg[0]_i_1_n_1                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                | design_1_i/eth1/axi_mem_intercon/xbar/inst/gen_master_slots[0].reg_slice_mi/p_1_in                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rx_enable                                                                                                                                                                                                             | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/REG5_OUT                                                                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                            | design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_1                                                                                                                                           | design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axisafety_1/inst/sel                                                                                                                                                                                                                                                            | design_1_i/axisafety_1/inst/M_AXI_ARESETN_reg_n_1                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                          | design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/man_block.managen/conf/int_rx_rst_mgmt                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                5 |              5 |         1.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                          | design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_1                                                                                                                                           | design_1_i/cpu/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                          | design_1_i/cpu/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/index[4]_i_1_n_1                                                                                                                                                                                                              | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/SR[0]                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2__0_n_1                                                                                                                                                        | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1__0_n_1                                                                                                                                                |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_1                                                                                                                                           | design_1_i/cpu/ps7_0_axi_periph/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                          | design_1_i/cpu/ps7_0_axi_periph/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen_i_1_n_1                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                          | design_1_i/cpu/ps7_0_axi_periph/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CE_REG1_OUT3_out                                                                                                                                                    | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/CE_REG5_OUT                                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_1/inst/u_jtag_proc/index[4]_i_1_n_1                                                                                                                                                                                                                                    | design_1_i/axi_jtag_1/inst/u_axi4_lite_if/SR[0]                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_1                                                                                                                                           | design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                            | design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_1                                                                                                                                           | design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                          | design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                         | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/man_block.managen/conf/int_rx_ps_lt_disable_1                                                                                                                                                      | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/man_block.managen/conf/int_rx_ps_lt_disable_i_1_n_1                                                                                                                                        |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                | design_1_i/eth1/axi_mem_intercon/xbar/inst/gen_master_slots[0].reg_slice_mi/p_1_in                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/CE_REG1_OUT4_out                                                                                                                                                                             | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/CE_REG5_OUT                                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_reset                                                                                                                        |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5                                                                                                                                                       |                3 |              5 |         1.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                2 |              5 |         2.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                               | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg[0]_i_1_n_1                                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_1                                                                                                                                           | design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                          | design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axis_jtag_0/inst/u_jtag_fifo_proc/bit_count[4]_i_1_n_1                                                                                                                                                                                                                          | design_1_i/axis_jtag_0/inst/u_jtag_fifo/SR[0]                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/next_state                                                                                                                                                                       | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg_1                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                    |                2 |              5 |         2.50 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/man_block.managen/conf/int_tx_rst_mgmt                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/ClkARst                                                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                          | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_1                                                                                                                                           | design_1_i/cpu/ps7_0_axi_periph/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                               |                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                           |                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_1                                                                                                                                           | design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_1                                                                                                                                           | design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                            | design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/ClkBRst                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/ClkBRst0_in                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_1                                                                                                                                           | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/ClkBRst1_in                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                             | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_1                                                                                                                                                                           |                1 |              5 |         5.00 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_io_stage.tdm_out_reg_slice_inst/state[0]_i_2_n_1                                                                                                                                                          | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_io_stage.tdm_out_reg_slice_inst/state[0]_i_1_n_1                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                             | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                   |                3 |              5 |         1.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                          | design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                         | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                   |                3 |              5 |         1.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                          | design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/ClkBRst2_in                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                       | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_io_stage.tdm_out_reg_slice_inst/state[0]_i_2_n_1                                                                                                                                                          | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_io_stage.tdm_out_reg_slice_inst/state[0]_i_1_n_1                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_34[0]                                                                               | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/reset                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m02_couplers/m02_regslice/inst/aw.aw_pipe/m_payload_i[6]_i_1_n_1                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/next_state                                                                                                                                                                       | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg_1                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen_i_1_n_1                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4                                                                                                                                                                     |                3 |              5 |         1.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                            | design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                               | design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                             |                2 |              5 |         2.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_0/inst/u_jtag_proc/index[4]_i_1_n_1                                                                                                                                                                                                                                    | design_1_i/axi_jtag_0/inst/u_axi4_lite_if/SR[0]                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                          | design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/ar.ar_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_1                                                                                                                                           | design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_1                                                                                                                                           | design_1_i/cpu/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                          | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                          | design_1_i/cpu/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/b.b_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                             | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_1                                                                                                                                           | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/ar.ar_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]                                                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1_n_1                                                                                                                          |                                                                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/reset                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                            | design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                          | design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_1                                                                                                                                           | design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                               | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                             | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axisafety_2/inst/sel                                                                                                                                                                                                                                                            | design_1_i/axisafety_2/inst/M_AXI_ARESETN_reg_n_1                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/b.b_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg[0]_i_1_n_1                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[5]_i_1_n_1                                                                                                                                                 | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_clk_fall                                                                                                                                                   | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/man_block.managen/mdio_enabled.phy/state_count[5]_i_1_n_1                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axisafety_1/inst/S_AXI_BVALID0                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/E[0]                                                                                                                                                                     | design_1_i/eth1/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                3 |              6 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/ipic_mux_inst/E[0]                                                                                                                                                                                 | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/int_mgmt_host_reset                                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/RX_CLIENT_CLK_ENBL                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                      |                3 |              6 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[5]_i_1_n_1                                                                                                                                                 | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/reset                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[3]_1[0]                                                                                                                                                         | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                         |                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/proc_sys_reset_1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                          | design_1_i/cpu/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                |                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clk_out2           |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_1                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                    |                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/flow/rx/data_count                                                                                                                                                                                 | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/SR[0]                                                                                                                                                                                |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[8]_2[0]                                                                                                                                                         | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/reset                                                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/cmd_b_push_block_reg_1[0]                                                                                                                      | design_1_i/eth1/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/cmd_b_push_block_reg_1[0]                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                     |                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_ready_i_reg[0]                                                                                                                  | design_1_i/eth1/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/E[0]                                                                                                                                                                          | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/man_block.managen/conf/SR[0]                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/bram_loopback/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                                                                         | design_1_i/bram_loopback/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                             |                1 |              6 |         6.00 |
|  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                         | design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEIR_O                                                                                                                                                                                          | design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                          | design_1_i/cpu/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                                                                                       | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                                  | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[5]_i_2_n_1                                                                                                                                                | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[5]_i_1_n_1                                                                                                                                        |                3 |              6 |         2.00 |
|  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                         | design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/user_code_sel                                                                                                                                                                                                       | design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/E[0]                                                                                                                                                                           | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/reset                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                                                                                       | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/enb2                                                                                                                                                               | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/next_count_read[6]_i_1_n_1                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c/axi_iic_4/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/sync_rst1                                                                                                                                                                      |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/bram_loopback/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/i2c_switch_dual_0/inst/clk_i2c                                                                |                                                                                                                                                                                                                                                                                            | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_1                                                                                                                                                                                    |                3 |              6 |         2.00 |
|  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg[0]_i_1_n_1                                                                                                                                                        |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/IFG_COUNT[7]_i_1_n_1                                                                                                                                                                  | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_1                                                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axisafety_2/inst/S_AXI_BVALID0                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/sts_shftenbl6_out                                                                                                                           | design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.halt_i_reg_1[0]                                                                                                                                                                      |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axisafety_2/inst/waddr_valid_i_1_n_1                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_1                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axisafety_1/inst/waddr_valid_i_1_n_1                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[5]_i_1_n_1                                                                                                                                                 | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/reset                                                                                                                                                                                                                            |                3 |              6 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_arready_i_reg_1[0]                                                                                                                                                       | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/E[0]                                                                                                                                                                                   | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c/axi_iic_2/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                                          | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1__0_n_1                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                             | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_coelsc_tag_reg0                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/bram_loopback/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[5]_i_2_n_1                                                                                                                                  | design_1_i/bram_loopback/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[5]_i_1_n_1                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/proc_sys_reset_1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                         | design_1_i/eth1/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       |                                                                                                                                                                                                                                                                                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                         | design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg[5]_i_1_n_1                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                                  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                           | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_coelsc_tag_reg0                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[5]_i_2_n_1                                                                                                                                                | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[5]_i_1_n_1                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_1                                                                              | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                1 |              7 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                     |                1 |              7 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axisafety_2/inst/r_awlock_i_1_n_1                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                           |                                                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                       |                1 |              7 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                                                                      | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[3]_0                                                                                                                                                                                                 |                4 |              7 |         1.75 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                   | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                   | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/clear                                                                                                                               |                1 |              7 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_1                                                                              | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                2 |              7 |         3.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/p_15_in                                                                                                           | design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                                     |                1 |              7 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axisafety_1/inst/r_awlock_i_1_n_1                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_1                                                                                                                                                                                                                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_1                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                         | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_1                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                       |                1 |              7 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/E[0]                                                                                                              | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                1 |              7 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data[25]_i_1_n_1                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/dpto_cnt0                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/E[0]                                                                                                                   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                           |                3 |              7 |         2.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                           | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/tx_stats_valid                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                             | design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                1 |              7 |         7.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_en                                                                                                                                                                                                    | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_1                                                                                                                                                               |                1 |              7 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]_0[0]                                                                                                                     |                                                                                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[8]_0[0]                                                                                                             |                                                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                             | design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                1 |              7 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                             | design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                4 |              7 |         1.75 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       |                                                                                                                                                                                                                                                                                            | c2c_mgt/p_15_out                                                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       |                                                                                                                                                                                                                                                                                            | c2c_mgt/gt_txdata_r[3][14]_i_1_n_1                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                             | design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                1 |              7 |         7.00 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data[25]_i_1_n_1                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                             | design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                             |                2 |              7 |         3.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/man_block.managen/conf/int_ma_miim_enable14_out                                                                                                                                                    | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/int_mgmt_host_reset                                                                                                                                                                        |                1 |              7 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[8]_0[0]                                                                                                             |                                                                                                                                                                                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                                         | design_1_i/eth1/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                1 |              7 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[271]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_3/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_1                                                                                                                                                                                                                       | design_1_i/i2c/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[279]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_4/U0/X_IIC/WRITE_FIFO_I/Addr_Counters[0].MUXCY_L_I_i_2__1_n_1                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[367]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_0/inst/u_axi4_lite_if/p_1_in[23]                                                                                                                                                                                                                                       | design_1_i/axi_jtag_0/inst/u_axi4_lite_if/reset                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_0/inst/u_axi4_lite_if/p_1_in[31]                                                                                                                                                                                                                                       | design_1_i/axi_jtag_0/inst/u_axi4_lite_if/reset                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_3/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/GEN_INERTIAL.debounce_ct[7]_i_2_n_1                                                                                                                                                                                                | design_1_i/i2c/axi_iic_3/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/SR[0]                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[359]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                 | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_1/inst/u_axi4_lite_if/slv_reg1[23]_i_1_n_1                                                                                                                                                                                                                             | design_1_i/axi_jtag_1/inst/u_axi4_lite_if/reset                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/init_wait_count                                                                                                                                                                                                      | design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[14]                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_4/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_3/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_1                                                                                                                                                                                                            | design_1_i/i2c/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[351]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_3/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                                | design_1_i/i2c/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_3/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                              | design_1_i/i2c/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[287]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[295]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[343]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[335]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[391]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[327]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[319]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[303]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[311]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_1/inst/u_jtag_proc/tck_en                                                                                                                                                                                                                                              | design_1_i/axi_jtag_1/inst/u_axi4_lite_if/SR[0]                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_2/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                              | design_1_i/i2c/axi_iic_2/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_2/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                                | design_1_i/i2c/axi_iic_2/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_2/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_1                                                                                                                                                                                                            | design_1_i/i2c/axi_iic_2/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[471]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[479]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[487]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[495]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[503]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[463]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_2/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/GEN_INERTIAL.debounce_ct[7]_i_2_n_1                                                                                                                                                                                                | design_1_i/i2c/axi_iic_2/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/SR[0]                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[511]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_2/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_1                                                                                                                                                                                                                       | design_1_i/i2c/axi_iic_2/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_1/inst/u_axi4_lite_if/p_1_in[31]                                                                                                                                                                                                                                       | design_1_i/axi_jtag_1/inst/u_axi4_lite_if/reset                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                        | design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_serialInterface/next_dataOut                                                                                                                                                                                                                                  | design_1_i/i2cSlave_0/inst/u_serialInterface/sdaOut_i_1_n_1                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_1/inst/u_axi4_lite_if/slv_reg1[15]_i_1_n_1                                                                                                                                                                                                                             | design_1_i/axi_jtag_1/inst/u_axi4_lite_if/reset                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[375]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[455]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[447]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[439]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_3/U0/X_IIC/WRITE_FIFO_I/Addr_Counters[0].MUXCY_L_I_i_2__1_n_1                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[431]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[423]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_3/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[415]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[407]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_txresetfsm_i/mmcm_lock_count[7]_i_2__0_n_0                                                                                                                                                                                        | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_txresetfsm_i/init_wait_count                                                                                                                                                                                                      | design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[14]                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[399]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                        | design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[223]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[383]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqthresh_wren_reg_0[0]                                                                                                                                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[111]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_4/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                                | design_1_i/i2c/axi_iic_4/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_4/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                              | design_1_i/i2c/axi_iic_4/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[103]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/mmcm_lock_count[7]_i_2__5_n_0                                                                                                                                                                                        | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/init_wait_count                                                                                                                                                                                                      | design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[14]                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[95]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[87]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/mmcm_lock_count[7]_i_2__2_n_0                                                                                                                                                                                        | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/mmcm_lock_count[7]_i_2__3_n_0                                                                                                                                                                                        | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/init_wait_count                                                                                                                                                                                                      | design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[14]                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[71]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[79]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[55]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/mmcm_lock_count[7]_i_2__6_n_0                                                                                                                                                                                        | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_0/inst/u_jtag_proc/tck_en                                                                                                                                                                                                                                              | design_1_i/axi_jtag_0/inst/u_axi4_lite_if/SR[0]                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[47]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Addr_int[9]_i_1_n_1                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[39]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[31]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[63]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/init_wait_count                                                                                                                                                                                                      | design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[14]                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txresetfsm_i/mmcm_lock_count[7]_i_2_n_0                                                                                                                                                                                           | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[23]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqthresh_wren_reg_0[0]                                                                                                                                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/common_reset_i/init_wait_count                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[15]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[7]                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/init_wait_count                                                                                                                                                                                                      | design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[14]                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txresetfsm_i/init_wait_count                                                                                                                                                                                                      | design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[14]                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[151]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[255]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[247]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/mmcm_lock_count[7]_i_2__4_n_0                                                                                                                                                                                        | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/init_wait_count                                                                                                                                                                                                      | design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[14]                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[239]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[231]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/mmcm_lock_count[7]_i_2__1_n_0                                                                                                                                                                                        | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[215]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[207]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[199]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[191]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[183]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[175]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[167]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[159]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[263]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                        | design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[143]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/aresetn_d_reg[1]_0                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_master_slots[0].reg_slice_mi/p_0_in                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                         | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                          |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                 | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                            |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[135]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[127]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_registerInterface/p_3_out[119]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_4/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_1                                                                                                                                                                                                                       | design_1_i/i2c/axi_iic_4/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_4/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/GEN_INERTIAL.debounce_ct[7]_i_2_n_1                                                                                                                                                                                                | design_1_i/i2c/axi_iic_4/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/SR[0]                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_4/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_1                                                                                                                                                                                                            | design_1_i/i2c/axi_iic_4/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                                                    | design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0[0]                                                             |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg2[7]_i_1_n_1                                                                                                                                                                                                                              | design_1_i/axi_jtag_0/inst/u_axi4_lite_if/reset                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[487]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[495]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[503]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[511]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg2[31]_i_1_n_1                                                                                                                                                                                                                             | design_1_i/axi_jtag_0/inst/u_axi4_lite_if/reset                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_serialInterface/next_dataOut                                                                                                                                                                                                                                  | design_1_i/i2cSlave_1/inst/u_serialInterface/sdaOut_i_1_n_1                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_serialInterface/next_rxData_0                                                                                                                                                                                                                                 | design_1_i/i2cSlave_1/inst/u_serialInterface/sdaOut_i_1_n_1                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_serialInterface/regAddr[7]_i_1_n_1                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[479]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                    | design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/SS[0]                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_1                                                                                                                                                                                                                       | design_1_i/i2c/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                        | design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                        | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_1/inst/u_axi4_lite_if/slv_reg4[23]_i_1_n_1                                                                                                                                                                                                                             | design_1_i/axi_jtag_1/inst/u_axi4_lite_if/slv_reg4[31]_i_1_n_1                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Addr_Counters[0].MUXCY_L_I_i_2__1_n_1                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_1                                                                                                                                                                                                            | design_1_i/i2c/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[415]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[423]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[431]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg3[7]_i_1_n_1                                                                                                                                                                                                                              | design_1_i/axi_jtag_0/inst/u_axi4_lite_if/reset                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_1/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg3[31]_i_1_n_1                                                                                                                                                                                                                             | design_1_i/axi_jtag_0/inst/u_axi4_lite_if/reset                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                              | design_1_i/i2c/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                                | design_1_i/i2c/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0                                                                            | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1__0_n_1                                                           |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[439]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[447]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[455]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[463]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[471]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg3[23]_i_1_n_1                                                                                                                                                                                                                             | design_1_i/axi_jtag_0/inst/u_axi4_lite_if/reset                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/GEN_INERTIAL.debounce_ct[7]_i_2_n_1                                                                                                                                                                                                | design_1_i/i2c/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/SR[0]                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg3[15]_i_1_n_1                                                                                                                                                                                                                             | design_1_i/axi_jtag_0/inst/u_axi4_lite_if/reset                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_1                                                                                                                                                           | design_1_i/eth1/axi_mem_intercon/xbar/inst/gen_master_slots[0].reg_slice_mi/p_1_in                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                   |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_1/inst/u_axi4_lite_if/slv_reg3[23]_i_1_n_1                                                                                                                                                                                                                             | design_1_i/axi_jtag_1/inst/u_axi4_lite_if/reset                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/update_bram_cnt[7]_i_2_n_1                                                                                                                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/update_bram_cnt0                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                        |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]                                                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_1/inst/u_axi4_lite_if/slv_reg3[15]_i_1_n_1                                                                                                                                                                                                                             | design_1_i/axi_jtag_1/inst/u_axi4_lite_if/reset                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                 | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg1[7]_i_1_n_1                                                                                                                                                                                                                              | design_1_i/axi_jtag_0/inst/u_axi4_lite_if/reset                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_1/inst/u_axi4_lite_if/slv_reg2[7]_i_1_n_1                                                                                                                                                                                                                              | design_1_i/axi_jtag_1/inst/u_axi4_lite_if/reset                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1_n_1                                                                                                                          |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_1/inst/u_axi4_lite_if/slv_reg2[31]_i_1_n_1                                                                                                                                                                                                                             | design_1_i/axi_jtag_1/inst/u_axi4_lite_if/reset                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg1[31]_i_1_n_1                                                                                                                                                                                                                             | design_1_i/axi_jtag_0/inst/u_axi4_lite_if/reset                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg1[23]_i_1_n_1                                                                                                                                                                                                                             | design_1_i/axi_jtag_0/inst/u_axi4_lite_if/reset                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/shim2ip_wr_ce[12]                                                                                                                                                                                                               | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg1[15]_i_1_n_1                                                                                                                                                                                                                             | design_1_i/axi_jtag_0/inst/u_axi4_lite_if/reset                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_1/inst/u_axi4_lite_if/slv_reg1[7]_i_1_n_1                                                                                                                                                                                                                              | design_1_i/axi_jtag_1/inst/u_axi4_lite_if/reset                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_1/inst/u_axi4_lite_if/slv_reg2[15]_i_1_n_1                                                                                                                                                                                                                             | design_1_i/axi_jtag_1/inst/u_axi4_lite_if/reset                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_1/inst/u_axi4_lite_if/slv_reg2[23]_i_1_n_1                                                                                                                                                                                                                             | design_1_i/axi_jtag_1/inst/u_axi4_lite_if/reset                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                            | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1__0_n_1                                                           |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_1/inst/u_axi4_lite_if/slv_reg4[15]_i_1_n_1                                                                                                                                                                                                                             | design_1_i/axi_jtag_1/inst/u_axi4_lite_if/slv_reg4[31]_i_1_n_1                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_1/inst/u_axi4_lite_if/slv_reg3[7]_i_1_n_1                                                                                                                                                                                                                              | design_1_i/axi_jtag_1/inst/u_axi4_lite_if/reset                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                            | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1__0_n_1                                                           |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        | design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg2[23]_i_1_n_1                                                                                                                                                                                                                             | design_1_i/axi_jtag_0/inst/u_axi4_lite_if/reset                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                            | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1__0_n_1                                                           |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[407]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg2[15]_i_1_n_1                                                                                                                                                                                                                             | design_1_i/axi_jtag_0/inst/u_axi4_lite_if/reset                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/E[0]                                                                                                                                                                                 | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                        | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                               |                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_1/inst/u_axi4_lite_if/slv_reg3[31]_i_1_n_1                                                                                                                                                                                                                             | design_1_i/axi_jtag_1/inst/u_axi4_lite_if/reset                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[159]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[111]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                              | design_1_i/i2c/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                                | design_1_i/i2c/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[119]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[127]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[135]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[143]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_1                                                                                                                                                                                                            | design_1_i/i2c/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[151]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[103]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_1/inst/u_axi4_lite_if/p_1_in[7]                                                                                                                                                                                                                                        | design_1_i/axi_jtag_1/inst/u_axi4_lite_if/reset                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_1/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/GEN_INERTIAL.debounce_ct[7]_i_2_n_1                                                                                                                                                                                                | design_1_i/i2c/axi_iic_1/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/SR[0]                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[167]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[175]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[183]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[191]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[199]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[39]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_serialInterface/next_rxData_0                                                                                                                                                                                                                                 | design_1_i/i2cSlave_0/inst/u_serialInterface/sdaOut_i_1_n_1                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_0/inst/u_serialInterface/regAddr[7]_i_1_n_1                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                         | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                          |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[7]                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[15]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_2/U0/X_IIC/WRITE_FIFO_I/Addr_Counters[0].MUXCY_L_I_i_2__1_n_1                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[23]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[63]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[31]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_0/inst/u_axi4_lite_if/p_1_in[15]                                                                                                                                                                                                                                       | design_1_i/axi_jtag_0/inst/u_axi4_lite_if/reset                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[47]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[55]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[79]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_1/inst/u_axi4_lite_if/p_1_in[15]                                                                                                                                                                                                                                       | design_1_i/axi_jtag_1/inst/u_axi4_lite_if/reset                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_2/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[71]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[87]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[95]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[367]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[295]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[303]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[311]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[319]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[327]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[335]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[343]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[351]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[359]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[287]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[375]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[383]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[391]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg4[23]_i_1_n_1                                                                                                                                                                                                                             | design_1_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg4[31]_i_1_n_1                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_1/inst/u_axi4_lite_if/slv_reg4[31]_i_2_n_1                                                                                                                                                                                                                             | design_1_i/axi_jtag_1/inst/u_axi4_lite_if/slv_reg4[31]_i_1_n_1                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg4[15]_i_1_n_1                                                                                                                                                                                                                             | design_1_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg4[31]_i_1_n_1                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_1/U0/X_IIC/WRITE_FIFO_I/Addr_Counters[0].MUXCY_L_I_i_2__1_n_1                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[399]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[239]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_0/inst/u_axi4_lite_if/p_1_in[7]                                                                                                                                                                                                                                        | design_1_i/axi_jtag_0/inst/u_axi4_lite_if/reset                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[207]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_1/inst/u_axi4_lite_if/slv_reg1[31]_i_1_n_1                                                                                                                                                                                                                             | design_1_i/axi_jtag_1/inst/u_axi4_lite_if/reset                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[215]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_1/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_1                                                                                                                                                                                                                       | design_1_i/i2c/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                        | design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[223]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[231]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_1/inst/u_axi4_lite_if/p_1_in[23]                                                                                                                                                                                                                                       | design_1_i/axi_jtag_1/inst/u_axi4_lite_if/reset                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[247]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg4[7]_i_1_n_1                                                                                                                                                                                                                              | design_1_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg4[31]_i_1_n_1                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[255]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[263]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_1/inst/u_axi4_lite_if/slv_reg4[7]_i_1_n_1                                                                                                                                                                                                                              | design_1_i/axi_jtag_1/inst/u_axi4_lite_if/slv_reg4[31]_i_1_n_1                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[271]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg4[31]_i_2_n_1                                                                                                                                                                                                                             | design_1_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg4[31]_i_1_n_1                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2cSlave_1/inst/u_registerInterface/p_3_out[279]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_1                                                                                                                                                    | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/reset                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_en                                                                                                                                                                                                                        | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/SR[0]                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/p_1_in[31]                                                                                                                                                                                                                 | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/done_reg_0[0]                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/p_1_in[23]                                                                                                                                                                                                                 | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/done_reg_0[0]                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/p_1_in[15]                                                                                                                                                                                                                 | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/done_reg_0[0]                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/p_1_in[0]                                                                                                                                                                                                                  | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/done_reg_0[0]                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/sync_rst1                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg3[7]_i_1_n_1                                                                                                                                                                                                        | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/reset                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg3[31]_i_1_n_1                                                                                                                                                                                                       | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/reset                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg3[23]_i_1_n_1                                                                                                                                                                                                       | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/reset                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_byte_en                                                                                                                                                                                                   | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_1[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_1                                                                                                                                                               | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_target_hot_i                                                                                                                 | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_valid_i_reg_inv                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2cSlave_1/inst/u_serialInterface/sdaOut_i_1_n_1                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg3[15]_i_1_n_1                                                                                                                                                                                                       | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/reset                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2[7]_i_1_n_1                                                                                                                                                                                                        | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/reset                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2cSlave_0/inst/u_serialInterface/sdaOut_i_1_n_1                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2[31]_i_1_n_1                                                                                                                                                                                                       | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/reset                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2[23]_i_1_n_1                                                                                                                                                                                                       | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/reset                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg2[15]_i_1_n_1                                                                                                                                                                                                       | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/reset                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg1[7]_i_1_n_1                                                                                                                                                                                                        | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/reset                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg1[31]_i_1_n_1                                                                                                                                                                                                       | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/reset                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg1[23]_i_1_n_1                                                                                                                                                                                                       | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/reset                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_1                                                                                                                                                    | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/reset                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_byte_en_pipe[0]                                                                                                                                                                                           | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd                                                                                                                                                                                                           | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                         | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                         | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                            |                2 |              8 |         4.00 |
| ~design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                         |                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                              |                2 |              8 |         4.00 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       |                                                                                                                                                                                                                                                                                            | c2c_mgt/gt_txdata_r[3][25]_i_1_n_1                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                          | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                       |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/bram_loopback/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_1                                                                                                                                                 | design_1_i/bram_loopback/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                             |                3 |              8 |         2.67 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       |                                                                                                                                                                                                                                                                                            | c2c_mgt/gt_txdata_r[1][25]_i_1_n_1                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                         | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                          |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg1[15]_i_1_n_1                                                                                                                                                                                                       | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/reset                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]            |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                 | design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                          | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                       |                3 |              8 |         2.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                               | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                      | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                        | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[5]_i_1_n_1                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_1                                                                                                                                                               | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                               | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                      | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                        | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[5]_i_1_n_1                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1_n_1                                                                                                                          |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clk_out2           |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_out                                                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1_n_1                                                                                                                          |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                 | design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/rx_axis_mac_tdata_d1[7]_i_1_n_1                                                                                                                                                                                                | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_out                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_axi_shim/rx_mac_tdata0                                                                                                                                                                          | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_out                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/CRC_CE                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE[7]_i_1_n_1                                                                                                                                                         | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER[14]_i_1_n_1                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                 | design_1_i/cpu/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/flow/rx/pause_opcode_early[7]_i_1_n_1                                                                                                                                                              | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/SR[0]                                                                                                                                                                                |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                 | design_1_i/cpu/ps7_0_axi_periph/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[7]_i_1_n_1                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int3q                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                               |                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                 | design_1_i/cpu/ps7_0_axi_periph/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                 | design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/flow/rx/pause_value[15]_i_1__0_n_1                                                                                                                                                                 | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_out                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/flow/rx/pause_value[7]_i_1_n_1                                                                                                                                                                     | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_out                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int2q                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int1q                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[23]_i_2_n_1                                                                                                                                                                | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[23]_i_1_n_1                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg0[7]_i_1_n_1                                                                                                                                                                                                        | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/reset                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg0[31]_i_1_n_1                                                                                                                                                                                                       | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/reset                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg0[23]_i_1_n_1                                                                                                                                                                                                       | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/reset                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg0[15]_i_1_n_1                                                                                                                                                                                                       | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/reset                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                 | design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/sync_rst1                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/sync_rst1                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst1                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i[7]_i_1_n_1                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_target_hot_i                                                                                                                | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_valid_i_reg_inv                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[15]_i_1_n_1                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_1                                                                                                                            | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[31]_i_2_n_1                                                                                                                                                                | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[31]_i_1_n_1                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                 | design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_1                                                                                                                                                    | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                       | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                       | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                      | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                      | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_1                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                 | design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0[0]                                                                           |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_1                                  | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_1                                                                                                                                          | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                1 |              8 |         8.00 |
|  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/counter[7]_i_1_n_1                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqthresh_wren_reg_0[0]                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqthresh_wren_reg_0[0]                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_1                                   | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_1                                  | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/SS[0]                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int1q                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_byte_en_pipe[1]                                                                                                                                                                                           | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                         | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                          |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]            |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_1                                                                                                                                                                | design_1_i/axi_mem_intercon/xbar/inst/reset                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_0[0]                                                                                               | design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/CRC_CE                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_1                                   | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        | design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_axi_rvalid                                                                                                      | design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_1                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_1                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_1                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/E[0]                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_1                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_1                                  | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_1                                  | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_1                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_1                                  | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_1                                  | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_1                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_1                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_1                                  | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1_n_1                                                                                                                          |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                             |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                 | design_1_i/cpu/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                        |                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data[7]_i_1_n_1                                                                                                                                                  | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                1 |              8 |         8.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int3q                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rvalid                                                                                                                           | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1[0]                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axis_jtag_0/inst/u_jtag_fifo_proc/tck_en                                                                                                                                                                                                                                        | design_1_i/axis_jtag_0/inst/u_jtag_fifo/SR[1]                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                 | design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_1                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                 | design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int2q                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/E[0]                                                                                                                                                                                   | design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                    |                2 |              9 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                                                                         | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_1                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                2 |              9 |         4.50 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_next_available4write_ptr_reg_1                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0                         |                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                            |                2 |              9 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                     |                2 |              9 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld9_out                                                                                 |                                                                                                                                                                                                                                                                                    |                4 |              9 |         2.25 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                          |                                                                                                                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr[8]_i_1_n_1                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                                                                | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_1                                                                                                  |                2 |              9 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/SR[0]                                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/pop_mi_data                                                                                                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                           |                4 |              9 |         2.25 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0                                                                                                                | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_1                                                                                                  |                2 |              9 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                3 |              9 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                                                                | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_1                                                                                                  |                2 |              9 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                              | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/reset                                                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                    |                2 |              9 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                   | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/reset                                                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                2 |              9 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                2 |              9 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/ch1_dly_fast_cnt0                                                                                                                                                                              |                3 |              9 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                    |                2 |              9 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                    |                2 |              9 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                             | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_1                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                            |                2 |              9 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                                                | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_1                                                                                                  |                3 |              9 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                    |                2 |              9 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                4 |              9 |         2.25 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                            |                2 |              9 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                        |                                                                                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_01                                                                                                                                                                                               |                2 |              9 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                           |                2 |              9 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                               | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/reset                                                                                                                                                                                                                            |                3 |              9 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_next_available4write_ptr_cmb                                                                                                                                                                         | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_211_in                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_true_cmb                                                                                                                                                                           | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                     | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_1                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/shim2ip_wr_ce[9]                                                                                                                                                                                                                | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                                                                                                                      |                2 |              9 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                    |                2 |              9 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                    |                2 |              9 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                     |                2 |              9 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_next_available4write_ptr_1_cmb                                                                                                                                                                       | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                2 |              9 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                2 |              9 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_toconvertto_gray0                                                                                                                                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                              | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/reset                                                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                   | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/reset                                                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/ch2_dly_fast_cnt0                                                                                                                                                                |                2 |              9 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_toconvertto_gray_clean                                                                                                                                                             | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[28]_0                                                                             | design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                                     |                3 |              9 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                    |                2 |              9 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                   |                2 |              9 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                     |                3 |              9 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                    |                2 |              9 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                           |                2 |              9 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                               | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/reset                                                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                    | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/reset                                                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/ch1_dly_fast_cnt0                                                                                                                                                                |                3 |              9 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                    | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/reset                                                                                                                                                                                                                            |                3 |              9 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                     |                2 |              9 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                            |                3 |              9 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                    |                2 |              9 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_4/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_1                                                                                                                                                                                                            | design_1_i/i2c/axi_iic_4/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                             | design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                5 |             10 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_1                                                                                                                                                                              | design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_4/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_1                                                                                                                                                                                                                 | design_1_i/i2c/axi_iic_4/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                     |                4 |             10 |         2.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                             | design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                          |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |             10 |         5.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rx_enable                                                                                                                                                                                                             | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/REG0_OUT2                                                                                                                                                                            |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                             | design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                             | design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                             | design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                             | design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                             | design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                             | design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                             | design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                             | design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                             | design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                             | design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                             | design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                             | design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                             | design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_1                                                                                                                                                                              | design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                           |                4 |             10 |         2.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                             | design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_4/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_1                                                                                                                                                                                                                 | design_1_i/i2c/axi_iic_4/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_2/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_1                                                                                                                                                                                                                 | design_1_i/i2c/axi_iic_2/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                             | design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                             | design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                             | design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_addr3_d1                                                                                                                                                                                              | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                                               |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_2/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_1                                                                                                                                                                                                            | design_1_i/i2c/axi_iic_2/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                4 |             10 |         2.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                             | design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_2/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_1                                                                                                                                                                                                                 | design_1_i/i2c/axi_iic_2/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                             | design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                             | design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                             | design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                4 |             10 |         2.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                             | design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                             | design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                             | design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                             | design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                             | design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                             | design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                             | design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                             | design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_1                                                                                                                                                                                                            | design_1_i/i2c/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                4 |             10 |         2.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                             | design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                             | design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                             | design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                             | design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                             | design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_0                                                                                                                                                                                                 | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                                               |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_1                                                                                                                                                                                                                 | design_1_i/i2c/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_1                                                                                                                                                                              | design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt[9]_i_2_n_1                                                                                                                                                                                    | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt0                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_1                                                                                                                                                                                                                 | design_1_i/i2c/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_3/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_1                                                                                                                                                                                                                 | design_1_i/i2c/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                       |                4 |             10 |         2.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                             |                4 |             10 |         2.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                               | design_1_i/eth1/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                             |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_1                                                                                                                                                                                                            | design_1_i/i2c/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                        | design_1_i/eth1/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_1                                                                                                                                                                                                                 | design_1_i/i2c/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_1                                                                                                                                                                                                                 | design_1_i/i2c/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                4 |             10 |         2.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_3/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_1                                                                                                                                                                                                            | design_1_i/i2c/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                          | design_1_i/eth1/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_1                                                                                                                                                                              | design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                           |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                   | design_1_i/eth1/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_3/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_1                                                                                                                                                                                                                 | design_1_i/i2c/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                   | design_1_i/eth1/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                             | design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                           | design_1_i/eth1/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m02_couplers/m02_regslice/inst/ar.ar_pipe/m_payload_i[9]_i_1_n_1                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                2 |             10 |         5.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Din_int                                                                                                                                                                           |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                             | design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_1                                                                                                                                                                              | design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                             | design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                             | design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                       | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/reset                                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                                                          | design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5                                                                                                                                                       |                4 |             10 |         2.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                        |                4 |             10 |         2.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                          |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/storage_data_reg[3][0]                             | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                         |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                        |                4 |             10 |         2.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                6 |             10 |         1.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                      | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/reset                                                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                      | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/reset                                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                       | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/reset                                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                       | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/reset                                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/storage_data_reg[2][0]                             | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1__0_n_1                                                             |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/storage_data_reg[0][0]                             | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1__0_n_1                                                             |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/storage_data_reg[1]_0[0]                           | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1__0_n_1                                                             |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                          |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                       | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/reset                                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                   |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                  |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                               | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                  |                4 |             10 |         2.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_2__0_n_1                                                                     | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_1                                                             |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                              | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_1                                                             |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                              | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_1                                                             |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                               | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                  |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                      | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/reset                                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axisafety_1/inst/m_wpending[8]_i_2_n_1                                                                                                                                                                                                                                          | design_1_i/axisafety_1/inst/m_wpending[8]_i_1_n_1                                                                                                                                                                                                                                  |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_READY_I                                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                           |                4 |             10 |         2.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axisafety_2/inst/m_wpending[8]_i_2_n_1                                                                                                                                                                                                                                          | design_1_i/axisafety_2/inst/m_wpending[8]_i_1_n_1                                                                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_1                                                                         | design_1_i/eth1/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[25]_i_1_n_1                                                                  |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                    | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                        | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0              |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                               | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0              |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                   |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                   |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                       |                4 |             10 |         2.50 |
|  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                            |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                                                                        | design_1_i/axi_dma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4                                                                                                                                                                     |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                4 |             10 |         2.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                        |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                           |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                             |                                                                                                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                         | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                         | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/bram_loopback/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                    | design_1_i/bram_loopback/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                                                                                                                                       |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_2                                                                                                                                                               | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txd                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                        | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                   |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg_0[0]                                                                       | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/AR[0]                                                                                                                                                  |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                            |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                          |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                       | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rx_stats_valid__0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                         |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_1                                                                                                    |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_1                                                                                                    |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int[9]_i_1_n_1                                                                                                                                |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_1                                                                                                    |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_next_available4write_ptr_1_cmb                                                                                                                                                                       | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_10                                                                                                                                                              | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txd                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_mem_full1                                                                                                                                                               | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txd                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txc_rd_addr2_pntr_10                                                                                                                                                        | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txc                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txc_rd_addr2_pntr[9]_i_1_n_1                                                                                                                                                | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txc                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/FSM_sequential_rxs_axistream_current_state_reg[3][0]                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/FSM_onehot_rxd_axistream_current_state_reg[5][0]                                                                                                                                                | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_3[0]                                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_rst                                                                                                                 |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                      | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/reset                                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxd_mem_addr_cntr[9]_i_1__0_n_1                                                                                                                                                                | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_out                                                                                                                                                                               |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                       | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                  |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3[0]                                                                                        | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1_n_1                                                                                                    |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                   |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_4[0]                                                                                        | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_2[0]                                                                                        | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_1                                                                                                    |                2 |             10 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                         | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1_n_1                                                                                                    |                2 |             10 |         5.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER                                                                                                                                                                   | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER[10]_i_1_n_1                                                                                                                                               |                2 |             11 |         5.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_1                                                                                                                                                                            |                4 |             11 |         2.75 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_1                                                                                                                                                                                                        |                3 |             11 |         3.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                                               | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |                3 |             11 |         3.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                                               | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |                2 |             11 |         5.50 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                                           | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                              | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |                4 |             11 |         2.75 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                              | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |                3 |             11 |         3.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                                              | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |                3 |             11 |         3.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axisafety_1/inst/rfifo_penultimate                                                                                                                                                                                                                                              | design_1_i/axisafety_1/inst/waddr_valid_i_1_n_1                                                                                                                                                                                                                                    |                3 |             11 |         3.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/FSM_sequential_rxs_axistream_current_state_reg[4][0]                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                        |                                                                                                                                                                                                                                                                                    |                2 |             11 |         5.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_1                                                                                                                                                                                                        |                3 |             11 |         3.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                         | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                 |                2 |             11 |         5.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                   | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                 |                2 |             11 |         5.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                               | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |                4 |             11 |         2.75 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                                               | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |                2 |             11 |         5.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                                               | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |                2 |             11 |         5.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                                               | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |                3 |             11 |         3.67 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                                           | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                                |                2 |             11 |         5.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                                              | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |                2 |             11 |         5.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                              |                3 |             11 |         3.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                                               | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |                2 |             11 |         5.50 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                3 |             11 |         3.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                 |                3 |             11 |         3.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                               | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |                2 |             11 |         5.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                                              | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |                2 |             11 |         5.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[10]_i_1_n_1                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                3 |             11 |         3.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_1                                                                                                                                                                            |                3 |             11 |         3.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axisafety_2/inst/rfifo_penultimate                                                                                                                                                                                                                                              | design_1_i/axisafety_2/inst/waddr_valid_i_1_n_1                                                                                                                                                                                                                                    |                3 |             11 |         3.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                                              | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |                2 |             11 |         5.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                                              | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |                3 |             11 |         3.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                                              | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |                3 |             11 |         3.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                2 |             12 |         6.00 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_1               |                                                                                                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_1            |                                                                                                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                               |                                                                                                                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_1            |                                                                                                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                         | design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_1             |                                                                                                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                2 |             12 |         6.00 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_1            |                                                                                                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_1                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_1                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             12 |         6.00 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_1             |                                                                                                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                       |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                                                                 |                3 |             12 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                   |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                 | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                    |                2 |             12 |         6.00 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       |                                                                                                                                                                                                                                                                                            | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                      |                3 |             12 |         4.00 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       |                                                                                                                                                                                                                                                                                            | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                      |                3 |             12 |         4.00 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       |                                                                                                                                                                                                                                                                                            | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                      |                3 |             12 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                 | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                    |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                   |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                |                                                                                                                                                                                                                                                                                    |                2 |             12 |         6.00 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       |                                                                                                                                                                                                                                                                                            | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                      |                3 |             12 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                 | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                    |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                         | design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                           |                5 |             12 |         2.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                   |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                   |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0              |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                |                3 |             12 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                 | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                            |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                         | design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                           |                5 |             12 |         2.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                   |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                |                                                                                                                                                                                                                                                                                    |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                   |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                   |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                 | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                    |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_1               |                                                                                                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_1            |                                                                                                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                | design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                   |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                               |                                                                                                                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                  |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_1                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                               |                                                                                                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                  |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_1                                                                                                                         |                                                                                                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                  |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                   |                2 |             12 |         6.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/sync_rst1                                                                                                                                                                      |                3 |             12 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_1                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                         | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                 | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                            |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/man_block.managen/conf/int_ma_mdio_regad[4]_i_1_n_1                                                                                                                                                | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/int_mgmt_host_reset                                                                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                             |                3 |             12 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_1                                                                                                                   | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                                                                 |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                               |                                                                                                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_1                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                   | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_reset_reg                                                                                                                                      |                3 |             12 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                               |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/phy_reset_count                                                                                                                                                                                                              | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1                                                                                                                                                                           |                3 |             12 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_1                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                         | design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                           |                5 |             12 |         2.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                  |                3 |             12 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                               |                                                                                                                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                  |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                         | design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[0]_i_1_n_1                                                                                                                                                                                        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |             12 |         6.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_rd_end_dly1                                                                                                                                                                                               | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                                               |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                       |                4 |             12 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_1                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                | design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                   |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                   |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                  |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_1                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |             12 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                4 |             13 |         3.25 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                    | design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                |                3 |             13 |         4.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                             |                3 |             13 |         4.33 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk_out                        | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/wait_bypass_count[0]_i_2__5_n_0                                                                                                                                                                                      | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/clear                                                                                                                                                                                                        |                4 |             13 |         3.25 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/shim2ip_wr_ce[14]                                                                                                                                                                                                               | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                                                                                                                      |                2 |             13 |         6.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                               |                3 |             13 |         4.33 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk_out                        | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/wait_bypass_count[0]_i_2__6_n_0                                                                                                                                                                                      | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/clear                                                                                                                                                                                                        |                4 |             13 |         3.25 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk_out                        | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__4_n_0                                                                                                                                                                                      | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/clear                                                                                                                                                                                                        |                4 |             13 |         3.25 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk_out                        | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__3_n_0                                                                                                                                                                                      | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/clear                                                                                                                                                                                                        |                4 |             13 |         3.25 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/bram_loopback/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                 | design_1_i/bram_loopback/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                             |                2 |             13 |         6.50 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       |                                                                                                                                                                                                                                                                                            | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                       |                5 |             13 |         2.60 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       |                                                                                                                                                                                                                                                                                            | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/M_AXI_ARESETN_reg                                                                                                                                                    |                2 |             13 |         6.50 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       |                                                                                                                                                                                                                                                                                            | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                       |                3 |             13 |         4.33 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       |                                                                                                                                                                                                                                                                                            | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/M_AXI_ARESETN_reg                                                                                                                                                    |                2 |             13 |         6.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_reset_reg                                                                                                                                      |                4 |             13 |         3.25 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                                                    | design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                |                3 |             13 |         4.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                              |                2 |             13 |         6.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                       |                3 |             13 |         4.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                      |                                                                                                                                                                                                                                                                                    |                2 |             13 |         6.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                              |                                                                                                                                                                                                                                                                                    |                4 |             13 |         3.25 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                       |                4 |             13 |         3.25 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                          |                3 |             13 |         4.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                              |                2 |             13 |         6.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txd                                                                                                                                                                                                    |                4 |             14 |         3.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                                                   |                6 |             14 |         2.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                        | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                3 |             14 |         4.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                      | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                    |                3 |             14 |         4.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                            | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                    |                3 |             14 |         4.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                          | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                               |                3 |             14 |         4.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_out                                                                                                                                                                 |                2 |             14 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                              | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                3 |             14 |         4.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_1                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                               |                4 |             14 |         3.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                             |                5 |             14 |         2.80 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                             |                5 |             14 |         2.80 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][13]_i_1_n_1                                                                                                                                                             | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_1                                                                                                                                                          |                2 |             14 |         7.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/FRAME_COUNT                                                                                                                                                                           | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/FRAME_COUNT[14]_i_1_n_1                                                                                                                                                       |                4 |             14 |         3.50 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                3 |             14 |         4.67 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn                                                                                                                                                                                                         |                3 |             15 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                          | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                            |                3 |             15 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/ClkBRst2_in                                                                                                                                                                                                          |                3 |             15 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                         |                3 |             15 |         5.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER                                                                                                                                                                  | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER[14]_i_1_n_1                                                                                                                                              |                4 |             15 |         3.75 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/ClkBRst1_in                                                                                                                                                                                                          |                3 |             15 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/ClkBRst0_in                                                                                                                                                                                                          |                3 |             15 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/ClkBRst                                                                                                                                                                                                              |                3 |             15 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                5 |             15 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc3_reg_ns                                                                                                                                                | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_reset_reg                                                                                                                                      |                3 |             15 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2cSlave_0/inst/u_registerInterface/byte_timeout[15]_i_1_n_1                                                                                                                                                                                                            |                4 |             15 |         3.75 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2cSlave_1/inst/u_registerInterface/byte_timeout[15]_i_1_n_1                                                                                                                                                                                                            |                4 |             15 |         3.75 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                     |                4 |             15 |         3.75 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                         |                5 |             15 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                     |                5 |             15 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                2 |             15 |         7.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                2 |             15 |         7.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                3 |             15 |         5.00 |
|  design_1_i/i2c_switch_dual_0/inst/clk_i2c                                                                | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E_0                                                                                                                                              | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A_0                                                                                                                                    |                4 |             15 |         3.75 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                3 |             15 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/fifoWrEn                                                                                                                                                                                                     | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_word_cnt[0]_i_1_n_1                                                                                                                                                                              |                4 |             15 |         3.75 |
|  design_1_i/i2c_switch_dual_0/inst/clk_i2c                                                                | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                            | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                              |                4 |             15 |         3.75 |
|  design_1_i/i2c_switch_dual_0/inst/clk_i2c                                                                | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                3 |             15 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg_ns                                                                                                                                                                | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                               |                2 |             15 |         7.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]              | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                4 |             15 |         3.75 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                               | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                4 |             15 |         3.75 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                            |                                                                                                                                                                                                                                                                                    |                4 |             15 |         3.75 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/BYTE_COUNT[0]_1                                                                                                                                                                       | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_1                                                                                                                                                          |                4 |             15 |         3.75 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                     |                                                                                                                                                                                                                                                                                    |                5 |             15 |         3.00 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                                   | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                      |                5 |             16 |         3.20 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_wr_reg_0                                                                                       |                                                                                                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg_ns                                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                             |                3 |             16 |         5.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/p_0_in_0                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                            |                2 |             16 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/write_strobes[2].ram_compare_wr_reg_n_1_[2]                                                                                                                    |                                                                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/write_strobes[1].ram_field_wr_reg_n_1_[1]                                                                                                                      |                                                                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0[0]                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_SM_FOR_LENGTH.rxlength[15]_i_1_n_1                                                                                                         | design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_sinit                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_1                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_i/i2c_switch_dual_0/inst/clk_i2c                                                                |                                                                                                                                                                                                                                                                                            | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_1                                                                                                                                                                                    |                7 |             16 |         2.29 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                                    | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                       |                4 |             16 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/p_0_in                                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/s2mm_all_idle                                                                                                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/write_strobes[3].ram_compare_wr_reg_n_1_[3]                                                                                                                    |                                                                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_1                                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/write_strobes[1].ram_compare_wr_reg_n_1_[1]                                                                                                                    |                                                                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/write_strobes[0].ram_field_wr_reg_n_1_[0]                                                                                                                      |                                                                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__70_1[0]                                                                                                                                      | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_1                                                                                                                                                          |                2 |             16 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/write_strobes[0].ram_compare_wr_reg_n_1_[0]                                                                                                                    |                                                                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/flow/tx_pause/sync_good_rx/E[0]                                                                                                                                                                    | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/wepa                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_1                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_1                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr_uc                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_1                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_1                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_1                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                6 |             16 |         2.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_1                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/man_block.managen/conf/int_rx_frame_length[14]_i_1_n_1                                                                                                                                             | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/int_mgmt_host_reset                                                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                       |                                                                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                       | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                6 |             16 |         2.67 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/ClkASignalToggleSyncReg_reg                                                                                                                                                                                | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/sync_rst1                                                                                                                                                                      |                3 |             16 |         5.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/s2mm_all_idle                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/p_0_in_0                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/rx_enable_int_reg[0]                                                                                                                                                                         | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_out                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/flow/tx/sample_int_re                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/man_block.managen/mdio_enabled.phy/E[0]                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/int_mgmt_host_reset                                                                                                                                                                        |                2 |             16 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/mm2s_all_idle                                                                                                                                                | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/flow/tx/E[0]                                                                                                                                                                                       | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                            |                2 |             16 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/man_block.managen/conf/int_tx_frame_length[14]_i_1_n_1                                                                                                                                             | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/int_mgmt_host_reset                                                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/reset                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/man_block.managen/conf/int_rx_pause_ad[47]_i_1_n_1                                                                                                                                                 | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/int_mgmt_host_reset                                                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                      |                                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/write_strobes[2].ram_field_wr_reg_n_1_[2]                                                                                                                      |                                                                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_1                                                                                                                                                                            |                9 |             16 |         1.78 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_1                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/man_block.managen/conf/int_ma_tx_data[15]_i_1_n_1                                                                                                                                                  | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/int_mgmt_host_reset                                                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                   |                                                                                                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                                   | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                      |                4 |             16 |         4.00 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                                   | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                      |                5 |             16 |         3.20 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/M_READY_I                                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                           |                5 |             16 |         3.20 |
|  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                         | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                         | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                  |                4 |             16 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_1                                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_1                                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/write_strobes[3].ram_field_wr_reg_n_1_[3]                                                                                                                      |                                                                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                         | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                         |                                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                         | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                         | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                  |                2 |             16 |         8.00 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                                   | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                      |                4 |             16 |         4.00 |
|  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                         | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]  |                                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_1                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sel                                                                                                                                                                                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/wait_time_cnt[0]_i_1_n_0                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sel                                                                                                                                                                                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/wait_time_cnt[0]_i_1__0_n_0                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_1                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_1                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_1                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_txresetfsm_i/sel                                                                                                                                                                                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_txresetfsm_i/wait_time_cnt[0]_i_1__4_n_0                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_1                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_1                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt1_c2c_mgt_3p125g_i/gtrxreset_seq_i/next_rd_data                                                                                                                                                                    | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txresetfsm_i/AR[0]                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_1                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt3_c2c_mgt_3p125g_i/gtrxreset_seq_i/next_rd_data                                                                                                                                                                    | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txresetfsm_i/AR[0]                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_1                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_1                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_1                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                 |                                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]_0[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_1                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1__0_n_1                                                                                                                                   | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_reset_reg                                                                                                                                      |                4 |             16 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/sel                                                                                                                                                                                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_time_cnt[0]_i_1__6_n_0                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]_0[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                6 |             16 |         2.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/load_wr                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt1_c2c_mgt_3p125g_i/gtrxreset_seq_i/original_rd_data0                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_1                                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sel                                                                                                                                                                                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/wait_time_cnt[0]_i_1__2_n_0                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_1                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_1                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_1                                                                                                                                                      | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_state                                                                                                                                                                           | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes[0]_i_1_n_1                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/sel                                                                                                                                                                                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/wait_time_cnt[0]_i_1__5_n_0                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt2_c2c_mgt_3p125g_i/gtrxreset_seq_i/original_rd_data0                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt2_c2c_mgt_3p125g_i/gtrxreset_seq_i/next_rd_data                                                                                                                                                                    | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txresetfsm_i/AR[0]                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txresetfsm_i/sel                                                                                                                                                                                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txresetfsm_i/wait_time_cnt[0]_i_1__3_n_0                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtrxreset_seq_i/next_rd_data                                                                                                                                                                    | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txresetfsm_i/AR[0]                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_1                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_1                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_1                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_1                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       |                                                                                                                                                                                                                                                                                            | design_1_i/axi_jtag_1/inst/u_axi4_lite_if/reset                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_1                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_1                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes                                                                                                                                                                             | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_out                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_1                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_1                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_1                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                6 |             16 |         2.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_1                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_1                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       |                                                                                                                                                                                                                                                                                            | design_1_i/axi_jtag_0/inst/u_axi4_lite_if/reset                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_1                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                               | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                               | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                                    | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                       |                4 |             16 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_1                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_1                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_1                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_1                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/shim2ip_wr_ce[13]                                                                                                                                                                                                               | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_1                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_1                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_1                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtrxreset_seq_i/original_rd_data0                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/shim2ip_wr_ce[5]                                                                                                                                                                                                                | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sel                                                                                                                                                                                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/wait_time_cnt[0]_i_1__1_n_0                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                          |                                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/mm2s_all_idle                                                                                                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt3_c2c_mgt_3p125g_i/gtrxreset_seq_i/original_rd_data0                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_1                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_1                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_1                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_1                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_1                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       |                                                                                                                                                                                                                                                                                            | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                             |                4 |             17 |         4.25 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk_out                        | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0_n_0                                                                                                                                                                                      | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_txresetfsm_i/clear                                                                                                                                                                                                        |                5 |             17 |         3.40 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       |                                                                                                                                                                                                                                                                                            | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                             |                4 |             17 |         4.25 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_1                                                                               |                                                                                                                                                                                                                                                                                    |                4 |             17 |         4.25 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/pat_count[3]_i_1_n_1                                                                                                                                                             | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg_1                                                                                                                                                 |                5 |             17 |         3.40 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk_out                        | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/wait_bypass_count[0]_i_2__1_n_0                                                                                                                                                                                      | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/clear                                                                                                                                                                                                        |                5 |             17 |         3.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                             | design_1_i/eth1/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/SR[0]                                                                                                                                  |                3 |             17 |         5.67 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/pat_count[3]_i_1_n_1                                                                                                                                                             | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg_1                                                                                                                                                 |                4 |             17 |         4.25 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                          |                                                                                                                                                                                                                                                                                    |                3 |             17 |         5.67 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk_out                        | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count[0]_i_2__2_n_0                                                                                                                                                                                      | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/clear                                                                                                                                                                                                        |                5 |             17 |         3.40 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk_out                        | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0                                                                                                                                                                                         | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txresetfsm_i/clear                                                                                                                                                                                                        |                5 |             17 |         3.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                         | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                5 |             17 |         3.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                               | design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                                       |                4 |             17 |         4.25 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/E[0]                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                                                                                                                      |                4 |             17 |         4.25 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/start2_i_1_n_1                                                                                                                                                                                           | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                              |                5 |             17 |         3.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_CS1                                                                                                                                                                                                             |                3 |             17 |         5.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                                         |                5 |             17 |         3.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axisafety_1/inst/read_timer[0]_i_2_n_1                                                                                                                                                                                                                                          | design_1_i/axisafety_1/inst/read_timer[0]_i_1_n_1                                                                                                                                                                                                                                  |                5 |             17 |         3.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axisafety_1/inst/write_timer[0]_i_2_n_1                                                                                                                                                                                                                                         | design_1_i/axisafety_1/inst/write_timer[0]_i_1_n_1                                                                                                                                                                                                                                 |                5 |             17 |         3.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                         |                6 |             17 |         2.83 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axisafety_2/inst/read_timer[0]_i_2_n_1                                                                                                                                                                                                                                          | design_1_i/axisafety_2/inst/read_timer[0]_i_1_n_1                                                                                                                                                                                                                                  |                5 |             17 |         3.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axisafety_2/inst/write_timer[0]_i_2_n_1                                                                                                                                                                                                                                         | design_1_i/axisafety_2/inst/write_timer[0]_i_1_n_1                                                                                                                                                                                                                                 |                5 |             17 |         3.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                           | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                           |                5 |             17 |         3.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                                                   |                                                                                                                                                                                                                                                                                    |                3 |             17 |         5.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                   | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                           |                5 |             17 |         3.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                          | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                           |                3 |             18 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[17]_i_1_n_1                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                3 |             18 |         6.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_1                                                                                                                                                          |                4 |             18 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_txresetfsm_i/time_out_counter                                                                                                                                                                                                     | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_txresetfsm_i/reset_time_out__0                                                                                                                                                                                            |                5 |             18 |         3.60 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/time_out_counter                                                                                                                                                                                                     | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/reset_time_out__0                                                                                                                                                                                            |                5 |             18 |         3.60 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i[17]_i_1__0_n_1                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                4 |             18 |         4.50 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                   | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                       |                3 |             18 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txresetfsm_i/time_out_counter                                                                                                                                                                                                     | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txresetfsm_i/reset_time_out__0                                                                                                                                                                                            |                5 |             18 |         3.60 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/time_out_counter                                                                                                                                                                                                     | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/reset_time_out__0                                                                                                                                                                                            |                5 |             18 |         3.60 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_master_slots[7].reg_slice_mi/p_0_in                                                                                                                                                                                          |                8 |             18 |         2.25 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                                                                                                                           | design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                             |                5 |             18 |         3.60 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/ram_rd_en_i                                                                                                                                                                                       | design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                             |                5 |             18 |         3.60 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                   | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                       |                4 |             18 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                   | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                       |                3 |             18 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                            |                3 |             18 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                                                   |                3 |             18 |         6.00 |
|  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                            |                3 |             18 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                        | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                                                   |                3 |             18 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/m_valid_i_reg[0]                                                                                   | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                  |                4 |             18 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                       | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                  |                4 |             18 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                             |                3 |             18 |         6.00 |
|  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                         | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                              | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                           |                3 |             18 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                           |                5 |             18 |         3.60 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                 |                3 |             18 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_master_slots[6].reg_slice_mi/p_0_in                                                                                                                                                                                          |                6 |             18 |         3.00 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                   | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                       |                3 |             18 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/time_out_counter                                                                                                                                                                                                     | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                                                                                       |                5 |             19 |         3.80 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       |                                                                                                                                                                                                                                                                                            | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                             |                6 |             19 |         3.17 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                3 |             19 |         6.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                4 |             19 |         4.75 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/time_out_counter                                                                                                                                                                                                     | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                                                                                       |                5 |             19 |         3.80 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                6 |             19 |         3.17 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                5 |             19 |         3.80 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]_0[0]                                                                                                             |                                                                                                                                                                                                                                                                                    |                5 |             19 |         3.80 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       |                                                                                                                                                                                                                                                                                            | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                             |                6 |             19 |         3.17 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0[0]                                                                                                             |                                                                                                                                                                                                                                                                                    |                4 |             19 |         4.75 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[2]_0[0]                                                                                                             |                                                                                                                                                                                                                                                                                    |                4 |             19 |         4.75 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]_0[0]                                                                                                             |                                                                                                                                                                                                                                                                                    |                3 |             19 |         6.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                4 |             19 |         4.75 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                3 |             19 |         6.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[4]_0[0]                                                                                                             |                                                                                                                                                                                                                                                                                    |                4 |             19 |         4.75 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/time_out_counter                                                                                                                                                                                                     | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                                                                                       |                5 |             19 |         3.80 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_ASYNC_RESET.halt_i_reg                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/updt_data1                                                                                                                                                                                                         |                4 |             19 |         4.75 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                3 |             19 |         6.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                3 |             19 |         6.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                4 |             19 |         4.75 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                3 |             19 |         6.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                3 |             19 |         6.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                3 |             19 |         6.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                4 |             19 |         4.75 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                5 |             19 |         3.80 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                5 |             19 |         3.80 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                5 |             19 |         3.80 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                3 |             19 |         6.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/p_0_in                                                                                                                                                                                                                       | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1                                                                                                                                                                           |                3 |             19 |         6.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/time_out_counter                                                                                                                                                                                                     | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                                                                                       |                5 |             19 |         3.80 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                5 |             20 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_hold_0                                                                                                                                                          | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txd                                                                                                                                                                                                    |                3 |             20 |         6.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                              |                5 |             20 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                | design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                |                4 |             20 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                       |                                                                                                                                                                                                                                                                                    |                6 |             20 |         3.33 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_next_available4write_ptr_reg_1                                                                                                                                                         | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_out                                                                                                                                                                               |                5 |             20 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                     |                                                                                                                                                                                                                                                                                    |                5 |             20 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.updt_sts_reg_1[0]                                                                                                                     | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                              |                5 |             20 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1_n_1                                                                                                                                    |                3 |             20 |         6.67 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       |                                                                                                                                                                                                                                                                                            | c2c_mgt/gt_txdata_r[3][31]_i_1_n_1                                                                                                                                                                                                                                                 |                6 |             20 |         3.33 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       |                                                                                                                                                                                                                                                                                            | c2c_mgt/gt_txdata_r[1][31]_i_1_n_1                                                                                                                                                                                                                                                 |                6 |             20 |         3.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/bram_loopback/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                 | design_1_i/bram_loopback/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                             |                3 |             21 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                       | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                6 |             21 |         3.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                         | design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                                     |                7 |             21 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                      |                                                                                                                                                                                                                                                                                    |                3 |             21 |         7.00 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                4 |             21 |         5.25 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                3 |             21 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                       |                4 |             22 |         5.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                4 |             22 |         5.50 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/MAX_FRAME_LENGTH_HELD[14]_i_1_n_1                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_out                                                                                                                                                                               |                5 |             22 |         4.40 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clk_out2           |                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                4 |             22 |         5.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txc                                                                                                                                                                                                    |                4 |             22 |         5.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                4 |             22 |         5.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                7 |             22 |         3.14 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]                                                                                                                               |                                                                                                                                                                                                                                                                                    |                4 |             22 |         5.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                               |                                                                                                                                                                                                                                                                                    |                6 |             22 |         3.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                3 |             22 |         7.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                               |                                                                                                                                                                                                                                                                                    |                6 |             22 |         3.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                4 |             22 |         5.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                5 |             22 |         4.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                4 |             22 |         5.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                               |                                                                                                                                                                                                                                                                                    |                7 |             22 |         3.14 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                5 |             22 |         4.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                6 |             22 |         3.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                6 |             22 |         3.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                  |                5 |             23 |         4.60 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                4 |             23 |         5.75 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        |                                                                                                                                                                                                                                                                                    |                3 |             23 |         7.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                          |                4 |             23 |         5.75 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                6 |             23 |         3.83 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]            |                                                                                                                                                                                                                                                                                    |                4 |             23 |         5.75 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                3 |             23 |         7.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]                                                                                                                               |                                                                                                                                                                                                                                                                                    |                6 |             23 |         3.83 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                         |                                                                                                                                                                                                                                                                                    |                5 |             23 |         4.60 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]             |                                                                                                                                                                                                                                                                                    |                5 |             23 |         4.60 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                4 |             24 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                       | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                            |                6 |             24 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                       | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                            |                5 |             24 |         4.80 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_assertion                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                6 |             24 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |                5 |             24 |         4.80 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                6 |             24 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                5 |             24 |         4.80 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]                                                                                                                               |                                                                                                                                                                                                                                                                                    |                4 |             24 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                6 |             24 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                4 |             24 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                          |                                                                                                                                                                                                                                                                                    |                4 |             24 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                       | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                            |                5 |             24 |         4.80 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_assertion                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                6 |             24 |         4.00 |
|  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                         | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                 |                                                                                                                                                                                                                                                                                    |                3 |             24 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        |                                                                                                                                                                                                                                                                                    |                5 |             24 |         4.80 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                       | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                            |                7 |             24 |         3.43 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count                                                                                             |                6 |             24 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]                                                                                                                               |                                                                                                                                                                                                                                                                                    |                4 |             24 |         6.00 |
|  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_i2                                     |                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                4 |             24 |         6.00 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                        | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                             |                5 |             24 |         4.80 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]            |                                                                                                                                                                                                                                                                                    |                5 |             24 |         4.80 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                         |                                                                                                                                                                                                                                                                                    |                3 |             24 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]             |                                                                                                                                                                                                                                                                                    |                3 |             24 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                | design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg0                                                                                                                                                     |                6 |             24 |         4.00 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                        | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                             |                6 |             24 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             24 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                | design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg0                                                                                                                                                     |                7 |             24 |         3.43 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                9 |             24 |         2.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                 |                                                                                                                                                                                                                                                                                    |                3 |             24 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                | design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg0                                                                                                                                                     |                6 |             24 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                | design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg0                                                                                                                                                     |                6 |             24 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                | design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg0                                                                                                                                                     |                7 |             24 |         3.43 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                6 |             25 |         4.17 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                7 |             25 |         3.57 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                8 |             25 |         3.12 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                7 |             25 |         3.57 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                8 |             25 |         3.12 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                5 |             25 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                7 |             25 |         3.57 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                6 |             25 |         4.17 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                5 |             25 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                8 |             25 |         3.12 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                6 |             25 |         4.17 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                7 |             25 |         3.57 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                5 |             25 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                5 |             25 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                6 |             25 |         4.17 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                 | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_reset_reg                                                                                                                                      |                6 |             25 |         4.17 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                7 |             25 |         3.57 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                7 |             25 |         3.57 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                5 |             25 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                4 |             25 |         6.25 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                                                              | design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                  |                4 |             25 |         6.25 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                6 |             25 |         4.17 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                7 |             25 |         3.57 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                5 |             25 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                8 |             25 |         3.12 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                6 |             25 |         4.17 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                8 |             25 |         3.12 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                6 |             25 |         4.17 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                6 |             25 |         4.17 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                6 |             25 |         4.17 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                7 |             25 |         3.57 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                6 |             25 |         4.17 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                6 |             25 |         4.17 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                6 |             25 |         4.17 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                5 |             25 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                8 |             25 |         3.12 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                7 |             25 |         3.57 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                6 |             25 |         4.17 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                4 |             25 |         6.25 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                8 |             25 |         3.12 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                6 |             25 |         4.17 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                 | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                               |                6 |             25 |         4.17 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                7 |             25 |         3.57 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                7 |             25 |         3.57 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                8 |             25 |         3.12 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                5 |             25 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                5 |             25 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                5 |             25 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                5 |             25 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                4 |             25 |         6.25 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                6 |             25 |         4.17 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                5 |             25 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                5 |             25 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                5 |             25 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                6 |             25 |         4.17 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                6 |             25 |         4.17 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/ClkARst                                                                                                                                                                                                              |                5 |             25 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                6 |             25 |         4.17 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                7 |             25 |         3.57 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                5 |             25 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                5 |             25 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                4 |             25 |         6.25 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                6 |             25 |         4.17 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_1                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                                                                                                                     |                4 |             25 |         6.25 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                7 |             25 |         3.57 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                5 |             25 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                5 |             25 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                4 |             25 |         6.25 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                4 |             25 |         6.25 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                6 |             25 |         4.17 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                5 |             25 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                               |                                                                                                                                                                                                                                                                                    |                5 |             26 |         5.20 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                8 |             26 |         3.25 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                7 |             26 |         3.71 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                7 |             26 |         3.71 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                               |                                                                                                                                                                                                                                                                                    |                8 |             26 |         3.25 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_2[0]                                                                                                                                      | design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                |                4 |             26 |         6.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                4 |             26 |         6.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                                    | design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                               |                5 |             26 |         5.20 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axis_s2mm_ftch_tvalid_new                                                                                                                                                        | design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_sinit                                                                                                                                                                                           |                5 |             26 |         5.20 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                5 |             26 |         5.20 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                                         | design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                |                4 |             26 |         6.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                               |                                                                                                                                                                                                                                                                                    |                7 |             26 |         3.71 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                |                4 |             26 |         6.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                                    | design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                |                5 |             26 |         5.20 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                5 |             26 |         5.20 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                7 |             26 |         3.71 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc0                                                                                                                                                | design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                |                4 |             26 |         6.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_2[0]                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                              |                4 |             26 |         6.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                7 |             26 |         3.71 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                               |                                                                                                                                                                                                                                                                                    |                4 |             26 |         6.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                               |                                                                                                                                                                                                                                                                                    |                8 |             26 |         3.25 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                4 |             26 |         6.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                                             |                5 |             26 |         5.20 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/statistics_vector_3                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_out                                                                                                                                                                               |                6 |             26 |         4.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_data_reg_1[0]                                                                                                                                        | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                              |                5 |             26 |         5.20 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[3]                                                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                              |                5 |             26 |         5.20 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[7]                                                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                              |                4 |             26 |         6.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data_reg_1[0]                                                                                                                                        | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                              |                5 |             26 |         5.20 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_1                                                                                                                                                        | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                              |                7 |             26 |         3.71 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_1                                                                                                                                                        | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                              |                7 |             26 |         3.71 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_cmnd_wr                                                                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                              |                4 |             26 |         6.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                              |                4 |             26 |         6.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                4 |             26 |         6.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                                             |                5 |             26 |         5.20 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_valid_reg_0                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/updt_data1                                                                                                                                                                                                         |                5 |             26 |         5.20 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                              |                5 |             26 |         5.20 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                4 |             26 |         6.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                5 |             26 |         5.20 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                              |                4 |             26 |         6.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                5 |             26 |         5.20 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                               |                                                                                                                                                                                                                                                                                    |                7 |             26 |         3.71 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                7 |             26 |         3.71 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                4 |             26 |         6.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                               |                                                                                                                                                                                                                                                                                    |                7 |             26 |         3.71 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                               |                                                                                                                                                                                                                                                                                    |                4 |             26 |         6.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m17_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                7 |             26 |         3.71 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc0                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                              |                4 |             26 |         6.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                6 |             26 |         4.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m16_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                6 |             26 |         4.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                4 |             26 |         6.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                9 |             26 |         2.89 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                               |                                                                                                                                                                                                                                                                                    |                5 |             26 |         5.20 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                               |                                                                                                                                                                                                                                                                                    |                4 |             26 |         6.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                               |                                                                                                                                                                                                                                                                                    |                7 |             26 |         3.71 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                7 |             26 |         3.71 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                5 |             26 |         5.20 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                6 |             26 |         4.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                4 |             26 |         6.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                               |                                                                                                                                                                                                                                                                                    |                7 |             26 |         3.71 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data_reg_1[0]                                                                                                                          | design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                |                5 |             26 |         5.20 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                               |                                                                                                                                                                                                                                                                                    |                5 |             26 |         5.20 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                               |                                                                                                                                                                                                                                                                                    |                7 |             26 |         3.71 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m10_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                8 |             26 |         3.25 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg6[33]_i_1_n_1                                                                         |                                                                                                                                                                                                                                                                                    |                7 |             26 |         3.71 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                5 |             26 |         5.20 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                6 |             26 |         4.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                7 |             26 |         3.71 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                7 |             26 |         3.71 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]                                                                                                                               |                                                                                                                                                                                                                                                                                    |                4 |             26 |         6.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[7]                                                                                                                                                                                    | design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                |                7 |             26 |         3.71 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_data_reg_1[0]                                                                                                                          | design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                |                5 |             26 |         5.20 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[3]                                                                                                                                                                                    | design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                |                4 |             26 |         6.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                4 |             26 |         6.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                               |                                                                                                                                                                                                                                                                                    |                5 |             26 |         5.20 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m12_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                8 |             26 |         3.25 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                5 |             26 |         5.20 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_1                                                                                                                                          | design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                |                7 |             26 |         3.71 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                5 |             26 |         5.20 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_1                                                                                                                                          | design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                |                7 |             26 |         3.71 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                7 |             26 |         3.71 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_cmnd_wr                                                                                                                                                                                     | design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                |                4 |             26 |         6.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m11_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                4 |             26 |         6.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                                             | design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                |                4 |             26 |         6.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                               |                                                                                                                                                                                                                                                                                    |                6 |             26 |         4.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                               |                                                                                                                                                                                                                                                                                    |                7 |             26 |         3.71 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                4 |             26 |         6.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                6 |             26 |         4.33 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                        | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                             |                4 |             27 |         6.75 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axis_jtag_0/inst/u_jtag_fifo_proc/bit_count                                                                                                                                                                                                                                     | design_1_i/axis_jtag_0/inst/u_jtag_fifo/SR[1]                                                                                                                                                                                                                                      |                7 |             27 |         3.86 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                                          | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                              |                7 |             27 |         3.86 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                                          | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                              |                9 |             27 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                7 |             27 |         3.86 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                5 |             27 |         5.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                 |                4 |             27 |         6.75 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                        | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                             |                7 |             27 |         3.86 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                5 |             27 |         5.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tvalid_reg_0[0]                                                                                                                                                                         | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                        |                4 |             27 |         6.75 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                 |                7 |             27 |         3.86 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                                |               12 |             27 |         2.25 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                        | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                             |                5 |             27 |         5.40 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/rx_statistics_valid                                                                                                                                                                          | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/rx_statistics_vector_i[26]_i_1_n_1                                                                                                                                                                                     |                4 |             27 |         6.75 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/E[0]                                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                              |                5 |             27 |         5.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                |                7 |             27 |         3.86 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                |                7 |             27 |         3.86 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0[0]                                                                                                             |                                                                                                                                                                                                                                                                                    |                5 |             27 |         5.40 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                        | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                             |                5 |             27 |         5.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/E[0]                                                                                                                                                         | design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                |                4 |             27 |         6.75 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                          | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                           |                5 |             28 |         5.60 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/p_0_in                                                                                                                                                             | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/sync_stats_reset/SR[0]                                                                                                                                                                     |                5 |             28 |         5.60 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                 |                5 |             28 |         5.60 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/ipic_mux_inst/SR[0]                                                                                                                                                                        |                5 |             28 |         5.60 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tvalid_reg_0[0]                                                                                                                                                        | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                        |                5 |             28 |         5.60 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tvalid_reg_0[0]                                                                                                                                                           | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                          |                4 |             28 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_0_in8_in                                                                                                                                                                                                | design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                |                6 |             28 |         4.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_1_[6]                                                                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                              |                4 |             28 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                               |                4 |             28 |         7.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/INT_CRC_MODE                                                                                                                                                                          | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/STATUS_VALID_i_1_n_1                                                                                                                                                          |                6 |             28 |         4.67 |
|  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                         | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                              | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                           |                4 |             28 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_data[29]_i_1_n_1                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                4 |             29 |         7.25 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txc_mem_wr_addr_1                                                                                                                                                           | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/reset2axi_str_txc                                                                                                                                                                                                    |                4 |             30 |         7.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/GEN_ASYNC_RESET.halt_i_reg                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                                             |                5 |             30 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                                                        | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                                                                      |                4 |             30 |         7.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_1                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                5 |             30 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_1                                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                             |                8 |             30 |         3.75 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/GEN_ASYNC_RESET.halt_i_reg                                                                                                                                         | design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                               |                5 |             30 |         6.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/gmii_tx_clken                                                                                                                                                                                              | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                                               |                5 |             30 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                          |                6 |             31 |         5.17 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tvalid_reg_0[0]                                                                                                                                          | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                          |                6 |             31 |         5.17 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                            |                4 |             31 |         7.75 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_io_stage.tdm_out_reg_slice_inst/storage_data1                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                5 |             31 |         6.20 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                                                        | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/SR[0]                                                                                                                                                      |                5 |             31 |         6.20 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_sts_reg_1[0]                                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                              |                4 |             31 |         7.75 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                                     | design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                |                5 |             31 |         6.20 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                6 |             31 |         5.17 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                5 |             31 |         6.20 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_sts_reg_1[0]                                                                                                                           | design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                |                5 |             31 |         6.20 |
|  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                         | design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_1                                                                                                                                                                             | design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_1                                                                                                                                                                     |                6 |             31 |         5.17 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                5 |             31 |         6.20 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_io_stage.tdm_out_reg_slice_inst/tdm_user_data_ready                                                                                                                                                       | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg_0                                                                                                                                                 |               10 |             31 |         3.10 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_io_stage.tdm_out_reg_slice_inst/tdm_user_data_ready                                                                                                                                                       | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg_0                                                                                                                                                 |                8 |             31 |         3.88 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                6 |             31 |         5.17 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                                          | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                                                        |                5 |             31 |         6.20 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_io_stage.tdm_out_reg_slice_inst/storage_data1                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                5 |             31 |         6.20 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                              |                5 |             31 |         6.20 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/bram_loopback/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | design_1_i/bram_loopback/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                             |                6 |             32 |         5.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/bram_loopback/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                          | design_1_i/bram_loopback/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[5]_i_1_n_1                                                                                                                          |                6 |             32 |         5.33 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       |                                                                                                                                                                                                                                                                                            | c2c_mgt/rxdata[2][31]_i_1_n_1                                                                                                                                                                                                                                                      |                5 |             32 |         6.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/bram_loopback/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       |                                                                                                                                                                                                                                                                                            | c2c_mgt/rxdata[0][31]_i_1_n_1                                                                                                                                                                                                                                                      |                4 |             32 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                             |                5 |             32 |         6.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                6 |             32 |         5.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/ip2bus_data[31]_i_1__2_n_1                                                                                                                             |                5 |             32 |         6.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_1                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                5 |             32 |         6.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_1                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CE_IN                                                                                                                                                               | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_1_[2]                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_0/inst/u_jtag_proc/bit_count[0]_i_1_n_1                                                                                                                                                                                                                                | design_1_i/axi_jtag_0/inst/u_axi4_lite_if/reset                                                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_1                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                5 |             32 |         6.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/updt_data1                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                5 |             32 |         6.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]                                                                                                                               |                                                                                                                                                                                                                                                                                    |                5 |             32 |         6.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/FCS_CHECK/CALC[24]_i_1_n_1                                                                                                                                                                   | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/FCS_CHECK_i_1_n_1                                                                                                                                                                    |                8 |             32 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/ipic_mux_inst/man_reset.int_mgmt_host_reset_reg[0]                                                                                                                                         |                9 |             32 |         3.56 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/bytes_12_and_13_d19                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_out                                                                                                                                                                               |                4 |             32 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                        |                7 |             32 |         4.57 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/slv_reg_rden                                                                                                                                                                                                               | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/reset                                                                                                                                                                                                              |               10 |             32 |         3.20 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/bit_count[0]_i_1_n_1                                                                                                                                                                                                          | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/reset                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_1_in                                                                                                                                                                                                    | design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                |                7 |             32 |         4.57 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                6 |             32 |         5.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_d12                                                                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_1                                                                                                                                                             |                5 |             32 |         6.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                          | design_1_i/axi_dma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4                                                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5                                                                                                                                                       |               10 |             32 |         3.20 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/shim2ip_wr_ce[6]                                                                                                                                                                                                                | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                                                                                                                      |                5 |             32 |         6.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/shim2ip_wr_ce[4]                                                                                                                                                                                                                | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                                                                                                                      |                5 |             32 |         6.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                                          | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_1                                                                                                 |                5 |             32 |         6.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                              | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                               |                6 |             32 |         5.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_1                                                                                                                                                     | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                         |                                                                                                                                                                                                                                                                                            | design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_1                                                                                                                                                                       |                8 |             32 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_33                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                           |                7 |             32 |         4.57 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_1_in                                                                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                              |                6 |             32 |         5.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                  | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                  |                6 |             32 |         5.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                                  | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                  |                9 |             32 |         3.56 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                  |                7 |             32 |         4.57 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                5 |             32 |         6.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/p_44_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                5 |             32 |         6.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                          |                7 |             32 |         4.57 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_1                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                5 |             32 |         6.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/shim2ip_wr_ce[3]                                                                                                                                                                                                                | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                                                                                                                      |                5 |             32 |         6.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                              |                4 |             32 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg_rden__0                                                                                                                                                                                                                                  | design_1_i/axi_jtag_0/inst/u_axi4_lite_if/reset                                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/shim2ip_wr_ce[8]                                                                                                                                                                                                                | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1__0_n_1                                                                                                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_reset_reg                                                                                                                                      |                8 |             32 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                              | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_reset_reg                                                                                                                                      |                6 |             32 |         5.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/cpu_data_shift[31]_i_1_n_1                                                                                                                                     | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/int_mgmt_host_reset                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/man_block.managen/conf/int_rx_pause_ad[31]_i_1_n_1                                                                                                                                                 | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/int_mgmt_host_reset                                                                                                                                                                        |                5 |             32 |         6.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_data_reg_out_en                                |                                                                                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                       |                                                                                                                                                                                                                                                                                    |                6 |             32 |         5.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                   | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                         |                6 |             32 |         5.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |               12 |             32 |         2.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_rdack_reg_0[0]                                                                                                                                              | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/intc_control.intc/SR[0]                                                                                                                                                                    |                8 |             32 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                         | design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O                                                                                                                                                                                           | design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_1/inst/u_jtag_proc/bit_count[0]_i_1_n_1                                                                                                                                                                                                                                | design_1_i/axi_jtag_1/inst/u_axi4_lite_if/reset                                                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_1/inst/u_axi4_lite_if/slv_reg_rden__0                                                                                                                                                                                                                                  | design_1_i/axi_jtag_1/inst/u_axi4_lite_if/reset                                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                         | design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_1                                                                                                                                                                                | design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/shim2ip_wr_ce[7]                                                                                                                                                                                                                | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                                                                                                                      |                6 |             32 |         5.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_d12                                                                                                                                                                                       | design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_1                                                                                                                                               |                5 |             32 |         6.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/enb2                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                9 |             33 |         3.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_SYNC_FIFO.follower_empty_reg[0]                                      | design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_sinit                                                                                                                                                                                           |                5 |             33 |         6.60 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[33]_i_1_n_1                                                                               | design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_sinit                                                                                                                                                                                           |                7 |             33 |         4.71 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axisafety_2/inst/S_AXI_WREADY0                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                5 |             33 |         6.60 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                              |                5 |             33 |         6.60 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/PS7_i[0]                                                                                                                                       | design_1_i/eth1/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/PS7_i[0]                                                                                                                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                       |                8 |             33 |         4.12 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                              | design_1_i/eth1/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wren1_out                                                                      |                                                                                                                                                                                                                                                                                    |                5 |             33 |         6.60 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                8 |             33 |         4.12 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axisafety_1/inst/S_AXI_WREADY0                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                5 |             33 |         6.60 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                               | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                                                                                 |                6 |             33 |         5.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                6 |             33 |         5.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1                                                                                                                                                                           |                5 |             33 |         6.60 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                         |               10 |             33 |         3.30 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                               |                8 |             33 |         4.12 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                         |                8 |             33 |         4.12 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                             |               10 |             33 |         3.30 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_1                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |               10 |             33 |         3.30 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/bram_loopback/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                             |                9 |             33 |         3.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                9 |             33 |         3.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_addr_reg1_out                                                                                                                                             | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                            |                6 |             33 |         5.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axisafety_2/inst/E[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                7 |             34 |         4.86 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/gtrxreset_i_reg_0[0]                                                                                                                                                                                         |               10 |             34 |         3.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/gtrxreset_i_reg_0[0]                                                                                                                                                                                         |                9 |             34 |         3.78 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/SR[0]                                                                                                                                                                                                        |               10 |             34 |         3.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg         | design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                |                5 |             34 |         6.80 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_2[0]                                                                                                                                            |                7 |             34 |         4.86 |
|  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                         | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                             | design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O                                                                                                                                                                                     |                9 |             34 |         3.78 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |               10 |             34 |         3.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                                    |                                                                                                                                                                                                                                                                                    |                5 |             34 |         6.80 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_addr_reg1_out                                                                                                                               | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                              |                6 |             34 |         5.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                                    |                                                                                                                                                                                                                                                                                    |                5 |             34 |         6.80 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/gtrxreset_i_reg_0[0]                                                                                                                                                                                         |               10 |             34 |         3.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axisafety_1/inst/E[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                6 |             34 |         5.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/sts2_queue_wren                                                                                                                             |                                                                                                                                                                                                                                                                                    |                5 |             34 |         6.80 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                6 |             35 |         5.83 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_addr4_n                                                                                                                                                                                               | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_rd_addr_cmp[1]                                                                                                                                                                                    |                5 |             35 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]            |                                                                                                                                                                                                                                                                                    |                8 |             36 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        |                                                                                                                                                                                                                                                                                    |                6 |             36 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                8 |             36 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]            |                                                                                                                                                                                                                                                                                    |               13 |             36 |         2.77 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        |                                                                                                                                                                                                                                                                                    |                8 |             36 |         4.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_1                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |               12 |             36 |         3.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                            |                6 |             36 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_1                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                6 |             36 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/E[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                9 |             36 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                6 |             36 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                         | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                 |                6 |             36 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                            |                8 |             37 |         4.62 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0][0]                         |                                                                                                                                                                                                                                                                                    |                7 |             37 |         5.29 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                5 |             37 |         7.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                             | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                       |               10 |             37 |         3.70 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                5 |             37 |         7.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                 | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                            |                5 |             37 |         7.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axisafety_2/inst/r_wdata_0                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                5 |             37 |         7.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                            | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                   |                6 |             37 |         6.17 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axisafety_1/inst/r_wdata_0                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                7 |             37 |         5.29 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                  |               11 |             37 |         3.36 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_valid_i_reg_inv_0[0]                                                                                                                                                             | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/reset                                                                                                                                                                                                                            |               10 |             38 |         3.80 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                5 |             38 |         7.60 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                5 |             38 |         7.60 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_valid_i_reg_inv_0[0]                                                                                                                                                             | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/reset                                                                                                                                                                                                                            |               10 |             38 |         3.80 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rx_enable                                                                                                                                                                                                             | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/rx_reset_reg_0                                                                                                                                                                       |                7 |             38 |         5.43 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                7 |             39 |         5.57 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                6 |             39 |         6.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                7 |             39 |         5.57 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                  |                                                                                                                                                                                                                                                                                    |                5 |             39 |         7.80 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                8 |             39 |         4.88 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[5]_0[0]                                                                                                             |                                                                                                                                                                                                                                                                                    |                6 |             39 |         6.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                7 |             39 |         5.57 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                7 |             39 |         5.57 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                8 |             39 |         4.88 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                7 |             39 |         5.57 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |               12 |             39 |         3.25 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                  |                                                                                                                                                                                                                                                                                    |                5 |             39 |         7.80 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                6 |             39 |         6.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                8 |             39 |         4.88 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[2]_0[0]                                                                                                             |                                                                                                                                                                                                                                                                                    |                6 |             39 |         6.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                6 |             39 |         6.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[6]_0[0]                                                                                                             |                                                                                                                                                                                                                                                                                    |                7 |             39 |         5.57 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                7 |             39 |         5.57 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]_0[0]                                                                                                             |                                                                                                                                                                                                                                                                                    |                7 |             39 |         5.57 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                7 |             39 |         5.57 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                8 |             39 |         4.88 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m13_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                6 |             39 |         6.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                8 |             39 |         4.88 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                7 |             39 |         5.57 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                6 |             39 |         6.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axisafety_1/inst/S_AXI_RVALID0                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                7 |             39 |         5.57 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                  |                                                                                                                                                                                                                                                                                    |                5 |             39 |         7.80 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                7 |             39 |         5.57 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]_0[0]                                                                                                             |                                                                                                                                                                                                                                                                                    |                6 |             39 |         6.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                7 |             39 |         5.57 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[2]_0[0]                                                                                                             |                                                                                                                                                                                                                                                                                    |                6 |             39 |         6.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axisafety_2/inst/S_AXI_RVALID0                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                7 |             39 |         5.57 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                6 |             40 |         6.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                          | design_1_i/axi_mem_intercon/xbar/inst/reset                                                                                                                                                                                                                                        |                7 |             40 |         5.71 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                8 |             40 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                6 |             40 |         6.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                6 |             40 |         6.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[2]_0[0]                                                                                                                     |                                                                                                                                                                                                                                                                                    |                8 |             41 |         5.12 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_3[0]                                                                                                                     |                                                                                                                                                                                                                                                                                    |                6 |             41 |         6.83 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                |                                                                                                                                                                                                                                                                                    |                6 |             41 |         6.83 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]_0[0]                                                                                                                     |                                                                                                                                                                                                                                                                                    |                8 |             41 |         5.12 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]             |                                                                                                                                                                                                                                                                                    |                8 |             41 |         5.12 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                8 |             41 |         5.12 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                8 |             41 |         5.12 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                         |                                                                                                                                                                                                                                                                                    |                7 |             41 |         5.86 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                7 |             41 |         5.86 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                         |                                                                                                                                                                                                                                                                                    |                8 |             41 |         5.12 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                8 |             41 |         5.12 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                9 |             41 |         4.56 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c/axi_iic_2/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                6 |             41 |         6.83 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                6 |             41 |         6.83 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c/axi_iic_3/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                7 |             41 |         5.86 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0][0]                          |                                                                                                                                                                                                                                                                                    |                8 |             41 |         5.12 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c/axi_iic_4/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                                    |                9 |             41 |         4.56 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]            |                                                                                                                                                                                                                                                                                    |                6 |             41 |         6.83 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        |                                                                                                                                                                                                                                                                                    |                6 |             41 |         6.83 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/r.r_pipe/p_1_in                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                6 |             41 |         6.83 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]             |                                                                                                                                                                                                                                                                                    |                7 |             41 |         5.86 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]_0[0]                                                                                                             |                                                                                                                                                                                                                                                                                    |                8 |             41 |         5.12 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[4]_0[0]                                                                                                             |                                                                                                                                                                                                                                                                                    |                6 |             41 |         6.83 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                9 |             41 |         4.56 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                8 |             41 |         5.12 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |               10 |             41 |         4.10 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |               10 |             41 |         4.10 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                                        |               16 |             41 |         2.56 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[7]_0[0]                                                                                                             |                                                                                                                                                                                                                                                                                    |                7 |             41 |         5.86 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[6]_0[0]                                                                                                             |                                                                                                                                                                                                                                                                                    |                8 |             41 |         5.12 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                              |                8 |             41 |         5.12 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axisafety_2/inst/M_AXI_AWVALID0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |               10 |             42 |         4.20 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_addr_reg1_out                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__2_n_1                                                                                                                                             |                6 |             42 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                 |                                                                                                                                                                                                                                                                                    |                6 |             42 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                |                                                                                                                                                                                                                                                                                    |                6 |             42 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axisafety_1/inst/M_AXI_ARVALID0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                6 |             42 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                    | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__1_n_1                                                                                                                                             |                6 |             42 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axisafety_2/inst/M_AXI_ARVALID0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                6 |             42 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                          | design_1_i/axi_mem_intercon/xbar/inst/reset                                                                                                                                                                                                                                        |                6 |             42 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                       |                6 |             42 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__1_n_1                                                                                                                                                           |                7 |             42 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axisafety_1/inst/M_AXI_AWVALID0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |               13 |             42 |         3.23 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                                                    |                7 |             43 |         6.14 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]           |                                                                                                                                                                                                                                                                                    |                7 |             43 |         6.14 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                              | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/reset                                                                                                                                                                                                                            |               12 |             43 |         3.58 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axisafety_1/inst/S_AXI_ARREADY0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |               11 |             43 |         3.91 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                              | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/reset                                                                                                                                                                                                                            |               13 |             43 |         3.31 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axisafety_2/inst/S_AXI_ARREADY0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |               11 |             43 |         3.91 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c/axi_iic_2/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                9 |             44 |         4.89 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |               13 |             44 |         3.38 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                7 |             44 |         6.29 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |                9 |             44 |         4.89 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Bus2IIC_Reset                                                                                                                                                                                                       |               10 |             44 |         4.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__2_n_1                                                                                                                                                           |                8 |             44 |         5.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/fifo_sinit                                                                                                                                                                                           |                8 |             46 |         5.75 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_mem_intercon/xbar/inst/gen_master_slots[0].reg_slice_mi/p_1_in                                                                                                                                                                                                 |               12 |             46 |         3.83 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/reset                                                                                                                                                                                                                                        |               10 |             46 |         4.60 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                 |               10 |             47 |         4.70 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                  |               14 |             47 |         3.36 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                 |               13 |             47 |         3.62 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        |                                                                                                                                                                                                                                                                                    |                7 |             47 |         6.71 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]            |                                                                                                                                                                                                                                                                                    |                8 |             47 |         5.88 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                                                    |               10 |             47 |         4.70 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]           |                                                                                                                                                                                                                                                                                    |               10 |             47 |         4.70 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                          |                8 |             48 |         6.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txresetfsm_i/AR[0]                                                                                                                                                                                                        |               10 |             48 |         4.80 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                6 |             48 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                     | design_1_i/eth1/axi_mem_intercon/xbar/inst/gen_master_slots[0].reg_slice_mi/p_1_in                                                                                                                                                                                                 |                9 |             48 |         5.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                     | design_1_i/eth1/axi_mem_intercon/xbar/inst/gen_master_slots[0].reg_slice_mi/p_1_in                                                                                                                                                                                                 |                7 |             48 |         6.86 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/multicast_addr_upper_d10_2                                                                                                                                                                     | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_out                                                                                                                                                                               |                6 |             48 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                9 |             49 |         5.44 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |               12 |             49 |         4.08 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                           |               12 |             49 |         4.08 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |               12 |             49 |         4.08 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                8 |             49 |         6.12 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |               13 |             49 |         3.77 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |               13 |             49 |         3.77 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |               14 |             49 |         3.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                     | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                   |                8 |             50 |         6.25 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                |                                                                                                                                                                                                                                                                                    |                7 |             50 |         7.14 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                |                                                                                                                                                                                                                                                                                    |                7 |             50 |         7.14 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                 |                                                                                                                                                                                                                                                                                    |                7 |             50 |         7.14 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                |                                                                                                                                                                                                                                                                                    |                7 |             50 |         7.14 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[67]_i_1_n_1                                                                       |                                                                                                                                                                                                                                                                                    |               10 |             51 |         5.10 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[67]_i_1__0_n_1                                                                          |                                                                                                                                                                                                                                                                                    |               12 |             51 |         4.25 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[55]_i_1_n_1                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                9 |             51 |         5.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                        |                                                                                                                                                                                                                                                                                    |               11 |             51 |         4.64 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg_1[0]                                                                       |                                                                                                                                                                                                                                                                                    |                9 |             51 |         5.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                       |                                                                                                                                                                                                                                                                                    |                9 |             51 |         5.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/E[0]                                                                                                                           |                                                                                                                                                                                                                                                                                    |                9 |             51 |         5.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[55]_i_1__0_n_1                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                9 |             51 |         5.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                     | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                            |                8 |             51 |         6.38 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_valid_i_reg_inv_0[0]                                                                                                                                                                     | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |               11 |             51 |         4.64 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_valid_i_reg_inv_0[0]                                                                                                                                                                     | design_1_i/cpu/ps7_0_axi_periph/xbar/inst/reset                                                                                                                                                                                                                                    |               11 |             51 |         4.64 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       |                                                                                                                                                                                                                                                                                            | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                          |                7 |             52 |         7.43 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                 |                                                                                                                                                                                                                                                                                    |                7 |             56 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                 |                                                                                                                                                                                                                                                                                    |                7 |             56 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |               10 |             57 |         5.70 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                                                           |               10 |             59 |         5.90 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                          | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                       |                9 |             60 |         6.67 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[14]                                                                                                                                                                                                                                 |               24 |             61 |         2.54 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2cSlave_1/inst/rstSyncToClk                                                                                                                                                                                                                                            |               11 |             63 |         5.73 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/i2cSlave_0/inst/rstSyncToClk                                                                                                                                                                                                                                            |                9 |             63 |         7.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |               11 |             64 |         5.82 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |               18 |             64 |         3.56 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_1                                                                                                                                                                                                                                        | design_1_i/axi_jtag_0/inst/u_axi4_lite_if/reset                                                                                                                                                                                                                                    |               17 |             64 |         3.76 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       | design_1_i/axi_jtag_1/inst/u_jtag_proc/tdi_output_1                                                                                                                                                                                                                                        | design_1_i/axi_jtag_1/inst/u_axi4_lite_if/reset                                                                                                                                                                                                                                    |               19 |             64 |         3.37 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                 |               15 |             64 |         4.27 |
|  design_1_i/axis_jtag_0/n_0_144_BUFG                                                                      |                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |               17 |             64 |         3.76 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axis_jtag_0/inst/u_jtag_fifo_proc/tdi_output_0                                                                                                                                                                                                                                  | design_1_i/axis_jtag_0/inst/u_jtag_fifo/SR[0]                                                                                                                                                                                                                                      |               17 |             64 |         3.76 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output                                                                                                                                                                                                                    | design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_axi4_lite_if/reset                                                                                                                                                                                                              |               17 |             64 |         3.76 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array[1]_0                                                                                                                                                                       | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_out                                                                                                                                                                               |               10 |             65 |         6.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                                    |                9 |             66 |         7.33 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                        |                                                                                                                                                                                                                                                                                    |               12 |             67 |         5.58 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                   |                                                                                                                                                                                                                                                                                    |               11 |             67 |         6.09 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_valid_i_reg[0]                                                                                                                  |                                                                                                                                                                                                                                                                                    |               10 |             67 |         6.70 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        |                                                                                                                                                                                                                                                                                    |               12 |             67 |         5.58 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_valid_i_reg[0]                                                                                                                  |                                                                                                                                                                                                                                                                                    |               10 |             67 |         6.70 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]            |                                                                                                                                                                                                                                                                                    |               13 |             67 |         5.15 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                   |                                                                                                                                                                                                                                                                                    |               11 |             67 |         6.09 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        |                                                                                                                                                                                                                                                                                    |               10 |             67 |         6.70 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_1[0]                                                                                  |                                                                                                                                                                                                                                                                                    |               11 |             67 |         6.09 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]            |                                                                                                                                                                                                                                                                                    |               10 |             67 |         6.70 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/RX_CLIENT_CLK_ENBL                                                                                                                                                                             | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_out                                                                                                                                                                               |               13 |             68 |         5.23 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |               10 |             69 |         6.90 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |               10 |             69 |         6.90 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |               10 |             69 |         6.90 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg[0]                                                                                                                                                                                                     |               13 |             69 |         5.31 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |               10 |             69 |         6.90 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                               |                                                                                                                                                                                                                                                                                    |                9 |             72 |         8.00 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/enb                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |               36 |             72 |         2.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                |                                                                                                                                                                                                                                                                                    |                9 |             72 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                |                                                                                                                                                                                                                                                                                    |                9 |             72 |         8.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                                                    |               12 |             73 |         6.08 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]           |                                                                                                                                                                                                                                                                                    |               13 |             73 |         5.62 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                     |               19 |             73 |         3.84 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                                                    |               15 |             73 |         4.87 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]           |                                                                                                                                                                                                                                                                                    |               15 |             73 |         4.87 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/queue_rden2_new                                                                                                                                           | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit20_out                                                                                                                                                                                                  |               11 |             73 |         6.64 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit20_out                                                                                                                                                                                                  |               13 |             73 |         5.62 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                          |               12 |             73 |         6.08 |
|  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                         |                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |               18 |             74 |         4.11 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                                    |               10 |             74 |         7.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                |                                                                                                                                                                                                                                                                                    |               10 |             74 |         7.40 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/GEN_SM_FOR_LENGTH.desc_fetch_req_reg[0] | design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit20_out                                                                                                                                                                                    |               14 |             75 |         5.36 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                   |               15 |             75 |         5.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                                    | design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit20_out                                                                                                                                                                                    |               11 |             75 |         6.82 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                     | design_1_i/eth1/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               14 |             76 |         5.43 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                           | design_1_i/eth1/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               11 |             76 |         6.91 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/reset                                                                                                                                                                                                                            |               22 |             77 |         3.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/reset                                                                                                                                                                                                                            |               19 |             77 |         4.05 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg_0[0]                                                                                                                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                 |               22 |             78 |         3.55 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                 |               13 |             78 |         6.00 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       |                                                                                                                                                                                                                                                                                            | design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg_0                                                                                                                                                 |               14 |             79 |         5.64 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       |                                                                                                                                                                                                                                                                                            | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg_0                                                                                                                                                 |               14 |             79 |         5.64 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |               12 |             81 |         6.75 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |               13 |             81 |         6.23 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |               13 |             81 |         6.23 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |               13 |             81 |         6.23 |
|  design_1_i/i2c_switch_dual_0/inst/clk_i2c                                                                |                                                                                                                                                                                                                                                                                            | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                              |               14 |             86 |         6.14 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/sync_stats_reset/sync_rst1                                                                                                                                                                 |               14 |             86 |         6.14 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/queue_rden_new                                                       | design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit1_out                                                                                                                                                                                     |               15 |             87 |         5.80 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/queue_rden_new                                                                     | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                             |               13 |             87 |         6.69 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new                                                                                                                                                                     | design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit1_out                                                                                                                                                                                     |               13 |             87 |         6.69 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/E[0]                                                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                             |               12 |             87 |         7.25 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                              |               16 |             88 |         5.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                |               17 |             90 |         5.29 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                |                                                                                                                                                                                                                                                                                    |               12 |             90 |         7.50 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                |                                                                                                                                                                                                                                                                                    |               12 |             90 |         7.50 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/p_0_in                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |               13 |             96 |         7.38 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                                    |               13 |             98 |         7.54 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  | design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                                    |               13 |             98 |         7.54 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |               24 |            103 |         4.29 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |               26 |            103 |         3.96 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |               24 |            103 |         4.29 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                      |               45 |            104 |         2.31 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_out                                                                                                                                                                               |               17 |            104 |         6.12 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rx_enable                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                    |               18 |            107 |         5.94 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                                       |               18 |            115 |         6.39 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       |                                                                                                                                                                                                                                                                                            | design_1_i/ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                                        |               17 |            120 |         7.06 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk_out                        |                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |               18 |            120 |         6.67 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rx_enable                                                                                                                                                                                                             | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_out                                                                                                                                                                               |               22 |            126 |         5.73 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/WE                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |               32 |            128 |         4.00 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/sync_rst1_reg_0                                                                                                                                                                                                      |               27 |            148 |         5.48 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 |                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |               33 |            166 |         5.03 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/int_mgmt_host_reset                                                                                                                                                                        |               30 |            174 |         5.80 |
|  design_1_i/i2c_switch_dual_0/inst/clk_i2c                                                                |                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |               48 |            269 |         5.60 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk_0 |                                                                                                                                                                                                                                                                                            | design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_out                                                                                                                                                                               |               57 |            391 |         6.86 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                    |               65 |            396 |         6.09 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK1                                                       |                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |               85 |            476 |         5.60 |
|  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk        |                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |              101 |            595 |         5.89 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG                                                  |                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |              128 |            728 |         5.69 |
|  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/gt3_rxusrclk2_out                       |                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |              275 |           2070 |         7.53 |
|  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG                                                  |                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |             1993 |          12886 |         6.47 |
+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


