library verilog;
use verilog.vl_types.all;
entity CarbonCore is
    port(
        clkA            : in     vl_logic;
        clkB            : in     vl_logic;
        PC_O            : out    vl_logic_vector(7 downto 0);
        INST            : in     vl_logic_vector(13 downto 0);
        DI              : in     vl_logic_vector(7 downto 0);
        DO              : out    vl_logic_vector(7 downto 0);
        rst             : in     vl_logic
    );
end CarbonCore;
