Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 17 20:04:40 2019
| Host         : THYOLOAB39 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    56 |
| Unused register locations in slices containing registers |    93 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            5 |
|      2 |            4 |
|      3 |            2 |
|      4 |            1 |
|      6 |            1 |
|     12 |            3 |
|    16+ |           40 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             212 |           80 |
| No           | No                    | Yes                    |              44 |           19 |
| No           | Yes                   | No                     |              57 |           20 |
| Yes          | No                    | No                     |              38 |           12 |
| Yes          | No                    | Yes                    |            1044 |          686 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+-----------------------------------------------------------------------------------------+-------------------+------------------+----------------+
|          Clock Signal          |                                      Enable Signal                                      |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------------+-----------------------------------------------------------------------------------------+-------------------+------------------+----------------+
|  U1/CU/MemRead_reg_i_2_n_1     |                                                                                         | rst_IBUF          |                1 |              1 |
|  U1/CU/MemtoReg_reg_i_1_n_1    |                                                                                         | rst_IBUF          |                1 |              1 |
|  U1/CU/lorD_reg_i_2_n_1        |                                                                                         | rst_IBUF          |                1 |              1 |
|  U1/CU/MemWrite_reg_i_1_n_1    |                                                                                         | rst_IBUF          |                1 |              1 |
|  U1/CU/PCWriteCond_reg_i_1_n_1 |                                                                                         | rst_IBUF          |                1 |              1 |
|  U1/CU/PCWrite_reg_i_2_n_1     |                                                                                         | rst_IBUF          |                1 |              2 |
|  U1/CU/PcSource_reg[1]_i_1_n_1 |                                                                                         | rst_IBUF          |                1 |              2 |
|  clk_out1                      |                                                                                         |                   |                2 |              2 |
|  U1/CU/RegWrite_reg_i_1_n_1    |                                                                                         | rst_IBUF          |                1 |              2 |
|  A5/f50hz                      |                                                                                         |                   |                2 |              3 |
|  U4/inst/clk_out1              |                                                                                         |                   |                2 |              3 |
|  U4/inst/clk_out1              |                                                                                         | count1[3]_i_1_n_1 |                1 |              4 |
|  U1/CU/ALUOp_reg[2]_i_2_n_1    |                                                                                         | rst_IBUF          |                2 |              6 |
|  U1/CU/state                   |                                                                                         |                   |                4 |             12 |
|  clk_out1                      |                                                                                         | A5/f50hz_0        |                3 |             12 |
|  clk1hz_reg_n_0_BUFG           | U2/addr[7]_i_1_n_1                                                                      | rst_IBUF          |                4 |             12 |
|  U4/inst/clk_out1              |                                                                                         | clk1hz            |                6 |             24 |
|  MemRead                       |                                                                                         |                   |               14 |             32 |
|  clk1hz_reg_n_0_BUFG           | U1/IF/i15_0_reg[12]_0[0]                                                                | rst_IBUF          |               23 |             32 |
|  clk1hz_reg_n_0_BUFG           | U1/IF/i15_0_reg[12]_1[0]                                                                | rst_IBUF          |               24 |             32 |
|  n_0_1868_BUFG                 |                                                                                         |                   |               13 |             32 |
|  clk1hz_reg_n_0_BUFG           | U1/IF/i15_0_reg[15]_13[0]                                                               | rst_IBUF          |               19 |             32 |
|  clk1hz_reg_n_0_BUFG           | U1/IF/i15_0_reg[15]_14[0]                                                               | rst_IBUF          |               19 |             32 |
|  clk1hz_reg_n_0_BUFG           | U1/IF/i15_0_reg[15]_5[0]                                                                | rst_IBUF          |               23 |             32 |
|  clk1hz_reg_n_0_BUFG           | U1/IF/i15_0_reg[13]_5[0]                                                                | rst_IBUF          |               18 |             32 |
|  clk1hz_reg_n_0_BUFG           | U1/IF/i15_0_reg[15]_11[0]                                                               | rst_IBUF          |               18 |             32 |
|  clk1hz_reg_n_0_BUFG           | U1/IF/i15_0_reg[13]_1[0]                                                                | rst_IBUF          |               19 |             32 |
|  clk1hz_reg_n_0_BUFG           | U1/IF/i15_0_reg[15]_10[0]                                                               | rst_IBUF          |               20 |             32 |
|  clk1hz_reg_n_0_BUFG           | U1/IF/i15_0_reg[15]_12[0]                                                               | rst_IBUF          |               19 |             32 |
|  clk1hz_reg_n_0_BUFG           | U1/IF/i15_0_reg[14]_3[0]                                                                | rst_IBUF          |               20 |             32 |
|  clk1hz_reg_n_0_BUFG           | U1/IF/i15_0_reg[15]_15[0]                                                               | rst_IBUF          |               20 |             32 |
|  clk1hz_reg_n_0_BUFG           | U1/IF/i15_0_reg[15]_2[0]                                                                | rst_IBUF          |               22 |             32 |
|  clk1hz_reg_n_0_BUFG           | U1/IF/i15_0_reg[15]_3[0]                                                                | rst_IBUF          |               25 |             32 |
|  clk1hz_reg_n_0_BUFG           | U1/IF/i15_0_reg[14]_4[0]                                                                | rst_IBUF          |               27 |             32 |
|  clk1hz_reg_n_0_BUFG           | U1/IF/i15_0_reg[15]_4[0]                                                                | rst_IBUF          |               22 |             32 |
|  clk1hz_reg_n_0_BUFG           | U1/IF/i15_0_reg[15]_6[0]                                                                | rst_IBUF          |               24 |             32 |
|  clk1hz_reg_n_0_BUFG           | U1/IF/i15_0_reg[14]_5[0]                                                                | rst_IBUF          |               22 |             32 |
|  clk1hz_reg_n_0_BUFG           | U1/IF/i15_0_reg[13]_3[0]                                                                | rst_IBUF          |               23 |             32 |
|  clk1hz_reg_n_0_BUFG           | U1/IF/i15_0_reg[14]_6[0]                                                                | rst_IBUF          |               23 |             32 |
|  clk1hz_reg_n_0_BUFG           | U1/IF/i15_0_reg[13]_2[0]                                                                | rst_IBUF          |               20 |             32 |
|  clk1hz_reg_n_0_BUFG           | U1/IF/i15_0_reg[14]_1[0]                                                                | rst_IBUF          |               21 |             32 |
|  clk1hz_reg_n_0_BUFG           | U1/IF/i15_0_reg[13]_4[0]                                                                | rst_IBUF          |               24 |             32 |
|  clk1hz_reg_n_0_BUFG           | U1/IF/i15_0_reg[14]_2[0]                                                                | rst_IBUF          |               21 |             32 |
|  clk1hz_reg_n_0_BUFG           | U1/IF/i15_0_reg[15]_7[0]                                                                | rst_IBUF          |               21 |             32 |
|  clk1hz_reg_n_0_BUFG           | U1/IF/i15_0_reg[15]_8[0]                                                                | rst_IBUF          |               24 |             32 |
|  clk1hz_reg_n_0_BUFG           | U1/IF/i15_0_reg[15]_9[0]                                                                | rst_IBUF          |               22 |             32 |
|  clk1hz_reg_n_0_BUFG           | U1/IF/E[0]                                                                              | rst_IBUF          |               18 |             32 |
|  clk1hz_reg_n_0_BUFG           | U1/IF/i15_0_reg[11]_1[0]                                                                | rst_IBUF          |               23 |             32 |
|  clk1hz_reg_n_0_BUFG           | U1/IF/i15_0_reg[11]_0[0]                                                                | rst_IBUF          |               22 |             32 |
|  clk1hz_reg_n_0_BUFG           | U1/IF/i15_0_reg[11]_2[0]                                                                | rst_IBUF          |               22 |             32 |
|  clk1hz_reg_n_0_BUFG           | U1/CU/IRWrite                                                                           |                   |               12 |             38 |
|  clk1hz_reg_n_0_BUFG           | U1/CU/E[0]                                                                              | rst_IBUF          |               14 |             40 |
|  clk1hz_reg_n_0_BUFG           |                                                                                         | rst_IBUF          |               19 |             44 |
|  clk1hz_reg_n_0_BUFG           |                                                                                         |                   |               43 |            128 |
|  clk1hz_reg_n_0_BUFG           | U1/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1_n_0   |                   |               32 |            128 |
|  clk1hz_reg_n_0_BUFG           | U1/Mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1_n_0 |                   |               32 |            128 |
+--------------------------------+-----------------------------------------------------------------------------------------+-------------------+------------------+----------------+


