<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4574" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4574{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_4574{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_4574{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4574{left:78px;bottom:998px;letter-spacing:-0.19px;}
#t5_4574{left:136px;bottom:998px;letter-spacing:-0.16px;}
#t6_4574{left:189px;bottom:998px;letter-spacing:-0.14px;}
#t7_4574{left:424px;bottom:998px;letter-spacing:-0.12px;}
#t8_4574{left:424px;bottom:981px;letter-spacing:-0.12px;}
#t9_4574{left:689px;bottom:998px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ta_4574{left:689px;bottom:981px;letter-spacing:-0.12px;word-spacing:-1.37px;}
#tb_4574{left:689px;bottom:964px;}
#tc_4574{left:78px;bottom:940px;letter-spacing:-0.17px;}
#td_4574{left:137px;bottom:940px;letter-spacing:-0.17px;}
#te_4574{left:189px;bottom:940px;letter-spacing:-0.15px;}
#tf_4574{left:424px;bottom:940px;letter-spacing:-0.12px;}
#tg_4574{left:424px;bottom:923px;letter-spacing:-0.12px;}
#th_4574{left:689px;bottom:940px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ti_4574{left:689px;bottom:923px;letter-spacing:-0.12px;word-spacing:-1.37px;}
#tj_4574{left:689px;bottom:906px;}
#tk_4574{left:78px;bottom:881px;letter-spacing:-0.17px;}
#tl_4574{left:136px;bottom:881px;letter-spacing:-0.16px;}
#tm_4574{left:189px;bottom:881px;letter-spacing:-0.14px;}
#tn_4574{left:424px;bottom:881px;letter-spacing:-0.12px;}
#to_4574{left:424px;bottom:865px;letter-spacing:-0.12px;}
#tp_4574{left:689px;bottom:881px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tq_4574{left:689px;bottom:865px;letter-spacing:-0.12px;word-spacing:-1.37px;}
#tr_4574{left:689px;bottom:848px;}
#ts_4574{left:79px;bottom:823px;letter-spacing:-0.16px;}
#tt_4574{left:136px;bottom:823px;letter-spacing:-0.16px;}
#tu_4574{left:189px;bottom:823px;letter-spacing:-0.14px;}
#tv_4574{left:424px;bottom:823px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tw_4574{left:424px;bottom:807px;letter-spacing:-0.13px;}
#tx_4574{left:689px;bottom:823px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ty_4574{left:689px;bottom:807px;letter-spacing:-0.12px;word-spacing:-1.37px;}
#tz_4574{left:689px;bottom:790px;}
#t10_4574{left:78px;bottom:765px;letter-spacing:-0.14px;}
#t11_4574{left:137px;bottom:765px;letter-spacing:-0.16px;}
#t12_4574{left:189px;bottom:765px;letter-spacing:-0.15px;}
#t13_4574{left:424px;bottom:765px;letter-spacing:-0.12px;}
#t14_4574{left:424px;bottom:749px;letter-spacing:-0.13px;}
#t15_4574{left:689px;bottom:765px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t16_4574{left:689px;bottom:749px;letter-spacing:-0.12px;word-spacing:-1.37px;}
#t17_4574{left:689px;bottom:732px;}
#t18_4574{left:79px;bottom:707px;letter-spacing:-0.16px;}
#t19_4574{left:136px;bottom:707px;letter-spacing:-0.16px;}
#t1a_4574{left:189px;bottom:707px;letter-spacing:-0.14px;}
#t1b_4574{left:424px;bottom:707px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1c_4574{left:424px;bottom:690px;letter-spacing:-0.13px;}
#t1d_4574{left:689px;bottom:707px;letter-spacing:-0.11px;word-spacing:-0.41px;}
#t1e_4574{left:689px;bottom:690px;letter-spacing:-0.12px;word-spacing:-1.37px;}
#t1f_4574{left:689px;bottom:674px;letter-spacing:-0.18px;}
#t1g_4574{left:79px;bottom:649px;letter-spacing:-0.16px;}
#t1h_4574{left:136px;bottom:649px;letter-spacing:-0.16px;}
#t1i_4574{left:189px;bottom:649px;letter-spacing:-0.14px;}
#t1j_4574{left:424px;bottom:649px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1k_4574{left:424px;bottom:632px;letter-spacing:-0.13px;}
#t1l_4574{left:689px;bottom:649px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1m_4574{left:689px;bottom:632px;letter-spacing:-0.12px;word-spacing:-1.37px;}
#t1n_4574{left:689px;bottom:616px;}
#t1o_4574{left:78px;bottom:591px;letter-spacing:-0.19px;}
#t1p_4574{left:136px;bottom:591px;letter-spacing:-0.16px;}
#t1q_4574{left:189px;bottom:591px;letter-spacing:-0.14px;}
#t1r_4574{left:424px;bottom:591px;letter-spacing:-0.11px;}
#t1s_4574{left:424px;bottom:574px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1t_4574{left:689px;bottom:591px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1u_4574{left:689px;bottom:574px;letter-spacing:-0.12px;word-spacing:-1.37px;}
#t1v_4574{left:689px;bottom:558px;}
#t1w_4574{left:78px;bottom:533px;letter-spacing:-0.19px;}
#t1x_4574{left:136px;bottom:533px;letter-spacing:-0.16px;}
#t1y_4574{left:189px;bottom:533px;letter-spacing:-0.14px;}
#t1z_4574{left:424px;bottom:533px;letter-spacing:-0.11px;}
#t20_4574{left:424px;bottom:516px;letter-spacing:-0.12px;}
#t21_4574{left:689px;bottom:533px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t22_4574{left:689px;bottom:516px;letter-spacing:-0.12px;word-spacing:-1.37px;}
#t23_4574{left:689px;bottom:499px;}
#t24_4574{left:78px;bottom:475px;letter-spacing:-0.19px;}
#t25_4574{left:136px;bottom:475px;letter-spacing:-0.16px;}
#t26_4574{left:189px;bottom:475px;letter-spacing:-0.14px;}
#t27_4574{left:424px;bottom:475px;letter-spacing:-0.11px;}
#t28_4574{left:424px;bottom:458px;letter-spacing:-0.12px;}
#t29_4574{left:689px;bottom:475px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2a_4574{left:689px;bottom:458px;letter-spacing:-0.12px;word-spacing:-1.37px;}
#t2b_4574{left:689px;bottom:441px;}
#t2c_4574{left:78px;bottom:417px;letter-spacing:-0.19px;}
#t2d_4574{left:136px;bottom:417px;letter-spacing:-0.16px;}
#t2e_4574{left:189px;bottom:417px;letter-spacing:-0.14px;}
#t2f_4574{left:424px;bottom:417px;letter-spacing:-0.11px;}
#t2g_4574{left:424px;bottom:400px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2h_4574{left:689px;bottom:417px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2i_4574{left:689px;bottom:400px;letter-spacing:-0.12px;word-spacing:-1.37px;}
#t2j_4574{left:689px;bottom:383px;}
#t2k_4574{left:78px;bottom:359px;letter-spacing:-0.19px;}
#t2l_4574{left:136px;bottom:359px;letter-spacing:-0.16px;}
#t2m_4574{left:189px;bottom:359px;letter-spacing:-0.14px;}
#t2n_4574{left:424px;bottom:359px;letter-spacing:-0.11px;}
#t2o_4574{left:424px;bottom:342px;letter-spacing:-0.13px;}
#t2p_4574{left:689px;bottom:359px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2q_4574{left:689px;bottom:342px;letter-spacing:-0.12px;word-spacing:-1.37px;}
#t2r_4574{left:689px;bottom:325px;}
#t2s_4574{left:78px;bottom:301px;letter-spacing:-0.19px;}
#t2t_4574{left:136px;bottom:301px;letter-spacing:-0.16px;}
#t2u_4574{left:189px;bottom:301px;letter-spacing:-0.14px;}
#t2v_4574{left:424px;bottom:301px;letter-spacing:-0.11px;}
#t2w_4574{left:424px;bottom:284px;letter-spacing:-0.13px;}
#t2x_4574{left:689px;bottom:301px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2y_4574{left:689px;bottom:284px;letter-spacing:-0.12px;word-spacing:-1.37px;}
#t2z_4574{left:689px;bottom:267px;}
#t30_4574{left:78px;bottom:243px;letter-spacing:-0.19px;}
#t31_4574{left:136px;bottom:243px;letter-spacing:-0.16px;}
#t32_4574{left:189px;bottom:243px;letter-spacing:-0.14px;}
#t33_4574{left:424px;bottom:243px;letter-spacing:-0.11px;}
#t34_4574{left:424px;bottom:226px;letter-spacing:-0.13px;}
#t35_4574{left:689px;bottom:243px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t36_4574{left:689px;bottom:226px;letter-spacing:-0.12px;word-spacing:-1.37px;}
#t37_4574{left:689px;bottom:209px;}
#t38_4574{left:78px;bottom:185px;letter-spacing:-0.19px;}
#t39_4574{left:136px;bottom:185px;letter-spacing:-0.16px;}
#t3a_4574{left:189px;bottom:185px;letter-spacing:-0.14px;}
#t3b_4574{left:424px;bottom:185px;letter-spacing:-0.11px;}
#t3c_4574{left:424px;bottom:168px;letter-spacing:-0.13px;}
#t3d_4574{left:689px;bottom:185px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3e_4574{left:689px;bottom:168px;letter-spacing:-0.12px;word-spacing:-1.37px;}
#t3f_4574{left:689px;bottom:151px;}
#t3g_4574{left:308px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t3h_4574{left:384px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t3i_4574{left:99px;bottom:1063px;letter-spacing:-0.11px;}
#t3j_4574{left:100px;bottom:1046px;letter-spacing:-0.13px;}
#t3k_4574{left:191px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t3l_4574{left:239px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t3m_4574{left:489px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t3n_4574{left:739px;bottom:1046px;letter-spacing:-0.16px;}
#t3o_4574{left:82px;bottom:1022px;letter-spacing:-0.17px;}
#t3p_4574{left:128px;bottom:1022px;letter-spacing:-0.13px;}

.s1_4574{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4574{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4574{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4574{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4574{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4574" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4574Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4574" style="-webkit-user-select: none;"><object width="935" height="1210" data="4574/4574.svg" type="image/svg+xml" id="pdf4574" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4574" class="t s1_4574">2-52 </span><span id="t2_4574" class="t s1_4574">Vol. 4 </span>
<span id="t3_4574" class="t s2_4574">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4574" class="t s3_4574">819H </span><span id="t5_4574" class="t s3_4574">2073 </span><span id="t6_4574" class="t s3_4574">IA32_X2APIC_TMR1 </span><span id="t7_4574" class="t s3_4574">x2APIC Trigger Mode Register Bits 63:32 </span>
<span id="t8_4574" class="t s3_4574">(R/O) </span>
<span id="t9_4574" class="t s3_4574">If CPUID.01H:ECX.[21] = 1 </span>
<span id="ta_4574" class="t s3_4574">&amp;&amp; IA32_APIC_BASE.[10] = </span>
<span id="tb_4574" class="t s3_4574">1 </span>
<span id="tc_4574" class="t s3_4574">81AH </span><span id="td_4574" class="t s3_4574">2074 </span><span id="te_4574" class="t s3_4574">IA32_X2APIC_TMR2 </span><span id="tf_4574" class="t s3_4574">x2APIC Trigger Mode Register Bits 95:64 </span>
<span id="tg_4574" class="t s3_4574">(R/O) </span>
<span id="th_4574" class="t s3_4574">If CPUID.01H:ECX.[21] = 1 </span>
<span id="ti_4574" class="t s3_4574">&amp;&amp; IA32_APIC_BASE.[10] = </span>
<span id="tj_4574" class="t s3_4574">1 </span>
<span id="tk_4574" class="t s3_4574">81BH </span><span id="tl_4574" class="t s3_4574">2075 </span><span id="tm_4574" class="t s3_4574">IA32_X2APIC_TMR3 </span><span id="tn_4574" class="t s3_4574">x2APIC Trigger Mode Register Bits 127:96 </span>
<span id="to_4574" class="t s3_4574">(R/O) </span>
<span id="tp_4574" class="t s3_4574">If CPUID.01H:ECX.[21] = 1 </span>
<span id="tq_4574" class="t s3_4574">&amp;&amp; IA32_APIC_BASE.[10] = </span>
<span id="tr_4574" class="t s3_4574">1 </span>
<span id="ts_4574" class="t s3_4574">81CH </span><span id="tt_4574" class="t s3_4574">2076 </span><span id="tu_4574" class="t s3_4574">IA32_X2APIC_TMR4 </span><span id="tv_4574" class="t s3_4574">x2APIC Trigger Mode Register Bits </span>
<span id="tw_4574" class="t s3_4574">159:128 (R/O) </span>
<span id="tx_4574" class="t s3_4574">If CPUID.01H:ECX.[21] = 1 </span>
<span id="ty_4574" class="t s3_4574">&amp;&amp; IA32_APIC_BASE.[10] = </span>
<span id="tz_4574" class="t s3_4574">1 </span>
<span id="t10_4574" class="t s3_4574">81DH </span><span id="t11_4574" class="t s3_4574">2077 </span><span id="t12_4574" class="t s3_4574">IA32_X2APIC_TMR5 </span><span id="t13_4574" class="t s3_4574">x2APIC Trigger Mode Register Bits </span>
<span id="t14_4574" class="t s3_4574">191:160 (R/O) </span>
<span id="t15_4574" class="t s3_4574">If CPUID.01H:ECX.[21] = 1 </span>
<span id="t16_4574" class="t s3_4574">&amp;&amp; IA32_APIC_BASE.[10] = </span>
<span id="t17_4574" class="t s3_4574">1 </span>
<span id="t18_4574" class="t s3_4574">81EH </span><span id="t19_4574" class="t s3_4574">2078 </span><span id="t1a_4574" class="t s3_4574">IA32_X2APIC_TMR6 </span><span id="t1b_4574" class="t s3_4574">x2APIC Trigger Mode Register Bits </span>
<span id="t1c_4574" class="t s3_4574">223:192 (R/O) </span>
<span id="t1d_4574" class="t s3_4574">If ( CPUID.01H:ECX.[21] = 1 </span>
<span id="t1e_4574" class="t s3_4574">&amp;&amp; IA32_APIC_BASE.[10] = </span>
<span id="t1f_4574" class="t s3_4574">1) </span>
<span id="t1g_4574" class="t s3_4574">81FH </span><span id="t1h_4574" class="t s3_4574">2079 </span><span id="t1i_4574" class="t s3_4574">IA32_X2APIC_TMR7 </span><span id="t1j_4574" class="t s3_4574">x2APIC Trigger Mode Register Bits </span>
<span id="t1k_4574" class="t s3_4574">255:224 (R/O) </span>
<span id="t1l_4574" class="t s3_4574">If CPUID.01H:ECX.[21] = 1 </span>
<span id="t1m_4574" class="t s3_4574">&amp;&amp; IA32_APIC_BASE.[10] = </span>
<span id="t1n_4574" class="t s3_4574">1 </span>
<span id="t1o_4574" class="t s3_4574">820H </span><span id="t1p_4574" class="t s3_4574">2080 </span><span id="t1q_4574" class="t s3_4574">IA32_X2APIC_IRR0 </span><span id="t1r_4574" class="t s3_4574">x2APIC Interrupt Request Register Bits </span>
<span id="t1s_4574" class="t s3_4574">31:0 (R/O) </span>
<span id="t1t_4574" class="t s3_4574">If CPUID.01H:ECX.[21] = 1 </span>
<span id="t1u_4574" class="t s3_4574">&amp;&amp; IA32_APIC_BASE.[10] = </span>
<span id="t1v_4574" class="t s3_4574">1 </span>
<span id="t1w_4574" class="t s3_4574">821H </span><span id="t1x_4574" class="t s3_4574">2081 </span><span id="t1y_4574" class="t s3_4574">IA32_X2APIC_IRR1 </span><span id="t1z_4574" class="t s3_4574">x2APIC Interrupt Request Register Bits </span>
<span id="t20_4574" class="t s3_4574">63:32 (R/O) </span>
<span id="t21_4574" class="t s3_4574">If CPUID.01H:ECX.[21] = 1 </span>
<span id="t22_4574" class="t s3_4574">&amp;&amp; IA32_APIC_BASE.[10] = </span>
<span id="t23_4574" class="t s3_4574">1 </span>
<span id="t24_4574" class="t s3_4574">822H </span><span id="t25_4574" class="t s3_4574">2082 </span><span id="t26_4574" class="t s3_4574">IA32_X2APIC_IRR2 </span><span id="t27_4574" class="t s3_4574">x2APIC Interrupt Request Register Bits </span>
<span id="t28_4574" class="t s3_4574">95:64 (R/O) </span>
<span id="t29_4574" class="t s3_4574">If CPUID.01H:ECX.[21] = 1 </span>
<span id="t2a_4574" class="t s3_4574">&amp;&amp; IA32_APIC_BASE.[10] = </span>
<span id="t2b_4574" class="t s3_4574">1 </span>
<span id="t2c_4574" class="t s3_4574">823H </span><span id="t2d_4574" class="t s3_4574">2083 </span><span id="t2e_4574" class="t s3_4574">IA32_X2APIC_IRR3 </span><span id="t2f_4574" class="t s3_4574">x2APIC Interrupt Request Register Bits </span>
<span id="t2g_4574" class="t s3_4574">127:96 (R/O) </span>
<span id="t2h_4574" class="t s3_4574">If CPUID.01H:ECX.[21] = 1 </span>
<span id="t2i_4574" class="t s3_4574">&amp;&amp; IA32_APIC_BASE.[10] = </span>
<span id="t2j_4574" class="t s3_4574">1 </span>
<span id="t2k_4574" class="t s3_4574">824H </span><span id="t2l_4574" class="t s3_4574">2084 </span><span id="t2m_4574" class="t s3_4574">IA32_X2APIC_IRR4 </span><span id="t2n_4574" class="t s3_4574">x2APIC Interrupt Request Register Bits </span>
<span id="t2o_4574" class="t s3_4574">159:128 (R/O) </span>
<span id="t2p_4574" class="t s3_4574">If CPUID.01H:ECX.[21] = 1 </span>
<span id="t2q_4574" class="t s3_4574">&amp;&amp; IA32_APIC_BASE.[10] = </span>
<span id="t2r_4574" class="t s3_4574">1 </span>
<span id="t2s_4574" class="t s3_4574">825H </span><span id="t2t_4574" class="t s3_4574">2085 </span><span id="t2u_4574" class="t s3_4574">IA32_X2APIC_IRR5 </span><span id="t2v_4574" class="t s3_4574">x2APIC Interrupt Request Register Bits </span>
<span id="t2w_4574" class="t s3_4574">191:160 (R/O) </span>
<span id="t2x_4574" class="t s3_4574">If CPUID.01H:ECX.[21] = 1 </span>
<span id="t2y_4574" class="t s3_4574">&amp;&amp; IA32_APIC_BASE.[10] = </span>
<span id="t2z_4574" class="t s3_4574">1 </span>
<span id="t30_4574" class="t s3_4574">826H </span><span id="t31_4574" class="t s3_4574">2086 </span><span id="t32_4574" class="t s3_4574">IA32_X2APIC_IRR6 </span><span id="t33_4574" class="t s3_4574">x2APIC Interrupt Request Register Bits </span>
<span id="t34_4574" class="t s3_4574">223:192 (R/O) </span>
<span id="t35_4574" class="t s3_4574">If CPUID.01H:ECX.[21] = 1 </span>
<span id="t36_4574" class="t s3_4574">&amp;&amp; IA32_APIC_BASE.[10] = </span>
<span id="t37_4574" class="t s3_4574">1 </span>
<span id="t38_4574" class="t s3_4574">827H </span><span id="t39_4574" class="t s3_4574">2087 </span><span id="t3a_4574" class="t s3_4574">IA32_X2APIC_IRR7 </span><span id="t3b_4574" class="t s3_4574">x2APIC Interrupt Request Register Bits </span>
<span id="t3c_4574" class="t s3_4574">255:224 (R/O) </span>
<span id="t3d_4574" class="t s3_4574">If CPUID.01H:ECX.[21] = 1 </span>
<span id="t3e_4574" class="t s3_4574">&amp;&amp; IA32_APIC_BASE.[10] = </span>
<span id="t3f_4574" class="t s3_4574">1 </span>
<span id="t3g_4574" class="t s4_4574">Table 2-2. </span><span id="t3h_4574" class="t s4_4574">IA-32 Architectural MSRs (Contd.) </span>
<span id="t3i_4574" class="t s5_4574">Register </span>
<span id="t3j_4574" class="t s5_4574">Address </span>
<span id="t3k_4574" class="t s5_4574">Architectural MSR Name / Bit Fields </span>
<span id="t3l_4574" class="t s5_4574">(Former MSR Name) </span><span id="t3m_4574" class="t s5_4574">MSR/Bit Description </span><span id="t3n_4574" class="t s5_4574">Comment </span>
<span id="t3o_4574" class="t s5_4574">Hex </span><span id="t3p_4574" class="t s5_4574">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
