#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x19a06d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x199e320 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x19c8d00 .functor NOT 1, L_0x19cbbe0, C4<0>, C4<0>, C4<0>;
L_0x19cb600 .functor XOR 5, L_0x19cb970, L_0x19cba30, C4<00000>, C4<00000>;
L_0x19cbb70 .functor XOR 5, L_0x19cb600, L_0x19cbad0, C4<00000>, C4<00000>;
v0x19c8110_0 .net *"_ivl_10", 4 0, L_0x19cbad0;  1 drivers
v0x19c8210_0 .net *"_ivl_12", 4 0, L_0x19cbb70;  1 drivers
v0x19c82f0_0 .net *"_ivl_2", 4 0, L_0x19cb8d0;  1 drivers
v0x19c83b0_0 .net *"_ivl_4", 4 0, L_0x19cb970;  1 drivers
v0x19c8490_0 .net *"_ivl_6", 4 0, L_0x19cba30;  1 drivers
v0x19c85c0_0 .net *"_ivl_8", 4 0, L_0x19cb600;  1 drivers
v0x19c86a0_0 .var "clk", 0 0;
v0x19c8740_0 .var/2u "stats1", 159 0;
v0x19c8800_0 .var/2u "strobe", 0 0;
v0x19c88c0_0 .net "sum_dut", 4 0, L_0x19cb830;  1 drivers
v0x19c8980_0 .net "sum_ref", 4 0, L_0x19c90a0;  1 drivers
v0x19c8a20_0 .net "tb_match", 0 0, L_0x19cbbe0;  1 drivers
v0x19c8ac0_0 .net "tb_mismatch", 0 0, L_0x19c8d00;  1 drivers
v0x19c8b80_0 .net "x", 3 0, v0x19be970_0;  1 drivers
v0x19c8c40_0 .net "y", 3 0, v0x19bea30_0;  1 drivers
L_0x19cb8d0 .concat [ 5 0 0 0], L_0x19c90a0;
L_0x19cb970 .concat [ 5 0 0 0], L_0x19c90a0;
L_0x19cba30 .concat [ 5 0 0 0], L_0x19cb830;
L_0x19cbad0 .concat [ 5 0 0 0], L_0x19c90a0;
L_0x19cbbe0 .cmp/eeq 5, L_0x19cb8d0, L_0x19cbb70;
S_0x1990bc0 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x199e320;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1996740_0 .net *"_ivl_0", 4 0, L_0x19c8d90;  1 drivers
L_0x7ff87babf018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x199bb50_0 .net *"_ivl_3", 0 0, L_0x7ff87babf018;  1 drivers
v0x1998fd0_0 .net *"_ivl_4", 4 0, L_0x19c8f20;  1 drivers
L_0x7ff87babf060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x19963f0_0 .net *"_ivl_7", 0 0, L_0x7ff87babf060;  1 drivers
v0x19be300_0 .net "sum", 4 0, L_0x19c90a0;  alias, 1 drivers
v0x19be430_0 .net "x", 3 0, v0x19be970_0;  alias, 1 drivers
v0x19be510_0 .net "y", 3 0, v0x19bea30_0;  alias, 1 drivers
L_0x19c8d90 .concat [ 4 1 0 0], v0x19be970_0, L_0x7ff87babf018;
L_0x19c8f20 .concat [ 4 1 0 0], v0x19bea30_0, L_0x7ff87babf060;
L_0x19c90a0 .arith/sum 5, L_0x19c8d90, L_0x19c8f20;
S_0x19be670 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x199e320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x19be890_0 .net "clk", 0 0, v0x19c86a0_0;  1 drivers
v0x19be970_0 .var "x", 3 0;
v0x19bea30_0 .var "y", 3 0;
E_0x19816a0/0 .event negedge, v0x19be890_0;
E_0x19816a0/1 .event posedge, v0x19be890_0;
E_0x19816a0 .event/or E_0x19816a0/0, E_0x19816a0/1;
S_0x19beb10 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x199e320;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x19c78a0_0 .net *"_ivl_43", 0 0, L_0x19cb710;  1 drivers
v0x19c79a0_0 .net "c", 3 0, L_0x19cb670;  1 drivers
v0x19c7a80_0 .net "s", 3 0, L_0x19cb560;  1 drivers
v0x19c7b40_0 .net "sum", 4 0, L_0x19cb830;  alias, 1 drivers
v0x19c7c20_0 .net "x", 3 0, v0x19be970_0;  alias, 1 drivers
v0x19c7d80_0 .net "y", 3 0, v0x19bea30_0;  alias, 1 drivers
L_0x19c9870 .part v0x19be970_0, 0, 1;
L_0x19c9930 .part v0x19bea30_0, 0, 1;
L_0x19ca080 .part v0x19be970_0, 1, 1;
L_0x19ca120 .part v0x19bea30_0, 1, 1;
L_0x19ca1f0 .part L_0x19cb670, 0, 1;
L_0x19ca920 .part v0x19be970_0, 2, 1;
L_0x19caa00 .part v0x19bea30_0, 2, 1;
L_0x19caaa0 .part L_0x19cb670, 1, 1;
L_0x19cb210 .part v0x19be970_0, 3, 1;
L_0x19cb2b0 .part v0x19bea30_0, 3, 1;
L_0x19cb4c0 .part L_0x19cb670, 2, 1;
L_0x19cb560 .concat8 [ 1 1 1 1], L_0x19c92e0, L_0x19c9af0, L_0x19ca390, L_0x19cac80;
RS_0x7ff87bb08438 .resolv tri, L_0x19c9560, L_0x19c9730;
RS_0x7ff87bb08948 .resolv tri, L_0x19c9d70, L_0x19c9f40;
RS_0x7ff87bb08e58 .resolv tri, L_0x19ca610, L_0x19ca7e0;
RS_0x7ff87bb09368 .resolv tri, L_0x19caf00, L_0x19cb0d0;
L_0x19cb670 .concat8 [ 1 1 1 1], RS_0x7ff87bb08438, RS_0x7ff87bb08948, RS_0x7ff87bb08e58, RS_0x7ff87bb09368;
L_0x19cb710 .part L_0x19cb670, 3, 1;
L_0x19cb830 .concat [ 4 1 0 0], L_0x19cb560, L_0x19cb710;
S_0x19becf0 .scope module, "fa0" "full_adder" 4 10, 4 19 0, S_0x19beb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c";
v0x19c09d0_0 .net "a", 0 0, L_0x19c9870;  1 drivers
v0x19c0ac0_0 .net "b", 0 0, L_0x19c9930;  1 drivers
v0x19c0bd0_0 .net8 "c", 0 0, RS_0x7ff87bb08438;  2 drivers
L_0x7ff87babf0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x19c0c70_0 .net "c_in", 0 0, L_0x7ff87babf0a8;  1 drivers
v0x19c0d60_0 .net "s", 0 0, L_0x19c92e0;  1 drivers
v0x19c0e50_0 .net "s1", 0 0, L_0x19c9140;  1 drivers
v0x19c0ef0_0 .net "s2", 0 0, L_0x19c9390;  1 drivers
S_0x19bef80 .scope module, "ag1" "and_gate" 4 33, 4 45 0, S_0x19becf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x19c9390 .functor AND 1, L_0x19c9870, L_0x19c9930, C4<1>, C4<1>;
v0x19bf210_0 .net "a", 0 0, L_0x19c9870;  alias, 1 drivers
v0x19bf2f0_0 .net "b", 0 0, L_0x19c9930;  alias, 1 drivers
v0x19bf3b0_0 .net "y", 0 0, L_0x19c9390;  alias, 1 drivers
S_0x19bf500 .scope module, "ag2" "and_gate" 4 34, 4 45 0, S_0x19becf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x19c9560 .functor AND 1, L_0x19c9140, L_0x7ff87babf0a8, C4<1>, C4<1>;
v0x19bf750_0 .net "a", 0 0, L_0x19c9140;  alias, 1 drivers
v0x19bf830_0 .net "b", 0 0, L_0x7ff87babf0a8;  alias, 1 drivers
v0x19bf8f0_0 .net8 "y", 0 0, RS_0x7ff87bb08438;  alias, 2 drivers
S_0x19bfa40 .scope module, "og1" "or_gate" 4 35, 4 52 0, S_0x19becf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x19c9730 .functor OR 1, L_0x19c9390, RS_0x7ff87bb08438, C4<0>, C4<0>;
v0x19bfcc0_0 .net "a", 0 0, L_0x19c9390;  alias, 1 drivers
v0x19bfd90_0 .net8 "b", 0 0, RS_0x7ff87bb08438;  alias, 2 drivers
v0x19bfe60_0 .net8 "y", 0 0, RS_0x7ff87bb08438;  alias, 2 drivers
S_0x19bffa0 .scope module, "xg1" "xor_gate" 4 31, 4 38 0, S_0x19becf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x19c9140 .functor XOR 1, L_0x19c9870, L_0x19c9930, C4<0>, C4<0>;
v0x19c01f0_0 .net "a", 0 0, L_0x19c9870;  alias, 1 drivers
v0x19c02b0_0 .net "b", 0 0, L_0x19c9930;  alias, 1 drivers
v0x19c0380_0 .net "y", 0 0, L_0x19c9140;  alias, 1 drivers
S_0x19c0480 .scope module, "xg2" "xor_gate" 4 32, 4 38 0, S_0x19becf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x19c92e0 .functor XOR 1, L_0x19c9140, L_0x7ff87babf0a8, C4<0>, C4<0>;
v0x19c0720_0 .net "a", 0 0, L_0x19c9140;  alias, 1 drivers
v0x19c0830_0 .net "b", 0 0, L_0x7ff87babf0a8;  alias, 1 drivers
v0x19c08f0_0 .net "y", 0 0, L_0x19c92e0;  alias, 1 drivers
S_0x19c1020 .scope module, "fa1" "full_adder" 4 11, 4 19 0, S_0x19beb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c";
v0x19c2ca0_0 .net "a", 0 0, L_0x19ca080;  1 drivers
v0x19c2d90_0 .net "b", 0 0, L_0x19ca120;  1 drivers
v0x19c2ea0_0 .net8 "c", 0 0, RS_0x7ff87bb08948;  2 drivers
v0x19c2f40_0 .net "c_in", 0 0, L_0x19ca1f0;  1 drivers
v0x19c3030_0 .net "s", 0 0, L_0x19c9af0;  1 drivers
v0x19c3120_0 .net "s1", 0 0, L_0x19c99d0;  1 drivers
v0x19c31c0_0 .net "s2", 0 0, L_0x19c9ba0;  1 drivers
S_0x19c12d0 .scope module, "ag1" "and_gate" 4 33, 4 45 0, S_0x19c1020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x19c9ba0 .functor AND 1, L_0x19ca080, L_0x19ca120, C4<1>, C4<1>;
v0x19c1540_0 .net "a", 0 0, L_0x19ca080;  alias, 1 drivers
v0x19c1620_0 .net "b", 0 0, L_0x19ca120;  alias, 1 drivers
v0x19c16e0_0 .net "y", 0 0, L_0x19c9ba0;  alias, 1 drivers
S_0x19c1800 .scope module, "ag2" "and_gate" 4 34, 4 45 0, S_0x19c1020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x19c9d70 .functor AND 1, L_0x19c99d0, L_0x19ca1f0, C4<1>, C4<1>;
v0x19c1a50_0 .net "a", 0 0, L_0x19c99d0;  alias, 1 drivers
v0x19c1b30_0 .net "b", 0 0, L_0x19ca1f0;  alias, 1 drivers
v0x19c1bf0_0 .net8 "y", 0 0, RS_0x7ff87bb08948;  alias, 2 drivers
S_0x19c1d10 .scope module, "og1" "or_gate" 4 35, 4 52 0, S_0x19c1020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x19c9f40 .functor OR 1, L_0x19c9ba0, RS_0x7ff87bb08948, C4<0>, C4<0>;
v0x19c1f90_0 .net "a", 0 0, L_0x19c9ba0;  alias, 1 drivers
v0x19c2060_0 .net8 "b", 0 0, RS_0x7ff87bb08948;  alias, 2 drivers
v0x19c2130_0 .net8 "y", 0 0, RS_0x7ff87bb08948;  alias, 2 drivers
S_0x19c2270 .scope module, "xg1" "xor_gate" 4 31, 4 38 0, S_0x19c1020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x19c99d0 .functor XOR 1, L_0x19ca080, L_0x19ca120, C4<0>, C4<0>;
v0x19c24c0_0 .net "a", 0 0, L_0x19ca080;  alias, 1 drivers
v0x19c2580_0 .net "b", 0 0, L_0x19ca120;  alias, 1 drivers
v0x19c2650_0 .net "y", 0 0, L_0x19c99d0;  alias, 1 drivers
S_0x19c2750 .scope module, "xg2" "xor_gate" 4 32, 4 38 0, S_0x19c1020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x19c9af0 .functor XOR 1, L_0x19c99d0, L_0x19ca1f0, C4<0>, C4<0>;
v0x19c29f0_0 .net "a", 0 0, L_0x19c99d0;  alias, 1 drivers
v0x19c2b00_0 .net "b", 0 0, L_0x19ca1f0;  alias, 1 drivers
v0x19c2bc0_0 .net "y", 0 0, L_0x19c9af0;  alias, 1 drivers
S_0x19c32f0 .scope module, "fa2" "full_adder" 4 12, 4 19 0, S_0x19beb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c";
v0x19c4f80_0 .net "a", 0 0, L_0x19ca920;  1 drivers
v0x19c5070_0 .net "b", 0 0, L_0x19caa00;  1 drivers
v0x19c5180_0 .net8 "c", 0 0, RS_0x7ff87bb08e58;  2 drivers
v0x19c5220_0 .net "c_in", 0 0, L_0x19caaa0;  1 drivers
v0x19c5310_0 .net "s", 0 0, L_0x19ca390;  1 drivers
v0x19c5400_0 .net "s1", 0 0, L_0x19ca290;  1 drivers
v0x19c54a0_0 .net "s2", 0 0, L_0x19ca440;  1 drivers
S_0x19c3580 .scope module, "ag1" "and_gate" 4 33, 4 45 0, S_0x19c32f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x19ca440 .functor AND 1, L_0x19ca920, L_0x19caa00, C4<1>, C4<1>;
v0x19c37f0_0 .net "a", 0 0, L_0x19ca920;  alias, 1 drivers
v0x19c38d0_0 .net "b", 0 0, L_0x19caa00;  alias, 1 drivers
v0x19c3990_0 .net "y", 0 0, L_0x19ca440;  alias, 1 drivers
S_0x19c3ab0 .scope module, "ag2" "and_gate" 4 34, 4 45 0, S_0x19c32f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x19ca610 .functor AND 1, L_0x19ca290, L_0x19caaa0, C4<1>, C4<1>;
v0x19c3d00_0 .net "a", 0 0, L_0x19ca290;  alias, 1 drivers
v0x19c3de0_0 .net "b", 0 0, L_0x19caaa0;  alias, 1 drivers
v0x19c3ea0_0 .net8 "y", 0 0, RS_0x7ff87bb08e58;  alias, 2 drivers
S_0x19c3ff0 .scope module, "og1" "or_gate" 4 35, 4 52 0, S_0x19c32f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x19ca7e0 .functor OR 1, L_0x19ca440, RS_0x7ff87bb08e58, C4<0>, C4<0>;
v0x19c4270_0 .net "a", 0 0, L_0x19ca440;  alias, 1 drivers
v0x19c4340_0 .net8 "b", 0 0, RS_0x7ff87bb08e58;  alias, 2 drivers
v0x19c4410_0 .net8 "y", 0 0, RS_0x7ff87bb08e58;  alias, 2 drivers
S_0x19c4550 .scope module, "xg1" "xor_gate" 4 31, 4 38 0, S_0x19c32f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x19ca290 .functor XOR 1, L_0x19ca920, L_0x19caa00, C4<0>, C4<0>;
v0x19c47a0_0 .net "a", 0 0, L_0x19ca920;  alias, 1 drivers
v0x19c4860_0 .net "b", 0 0, L_0x19caa00;  alias, 1 drivers
v0x19c4930_0 .net "y", 0 0, L_0x19ca290;  alias, 1 drivers
S_0x19c4a30 .scope module, "xg2" "xor_gate" 4 32, 4 38 0, S_0x19c32f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x19ca390 .functor XOR 1, L_0x19ca290, L_0x19caaa0, C4<0>, C4<0>;
v0x19c4cd0_0 .net "a", 0 0, L_0x19ca290;  alias, 1 drivers
v0x19c4de0_0 .net "b", 0 0, L_0x19caaa0;  alias, 1 drivers
v0x19c4ea0_0 .net "y", 0 0, L_0x19ca390;  alias, 1 drivers
S_0x19c55d0 .scope module, "fa3" "full_adder" 4 13, 4 19 0, S_0x19beb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c";
v0x19c7250_0 .net "a", 0 0, L_0x19cb210;  1 drivers
v0x19c7340_0 .net "b", 0 0, L_0x19cb2b0;  1 drivers
v0x19c7450_0 .net8 "c", 0 0, RS_0x7ff87bb09368;  2 drivers
v0x19c74f0_0 .net "c_in", 0 0, L_0x19cb4c0;  1 drivers
v0x19c75e0_0 .net "s", 0 0, L_0x19cac80;  1 drivers
v0x19c76d0_0 .net "s1", 0 0, L_0x19cab40;  1 drivers
v0x19c7770_0 .net "s2", 0 0, L_0x19cad30;  1 drivers
S_0x19c5860 .scope module, "ag1" "and_gate" 4 33, 4 45 0, S_0x19c55d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x19cad30 .functor AND 1, L_0x19cb210, L_0x19cb2b0, C4<1>, C4<1>;
v0x19c5af0_0 .net "a", 0 0, L_0x19cb210;  alias, 1 drivers
v0x19c5bd0_0 .net "b", 0 0, L_0x19cb2b0;  alias, 1 drivers
v0x19c5c90_0 .net "y", 0 0, L_0x19cad30;  alias, 1 drivers
S_0x19c5db0 .scope module, "ag2" "and_gate" 4 34, 4 45 0, S_0x19c55d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x19caf00 .functor AND 1, L_0x19cab40, L_0x19cb4c0, C4<1>, C4<1>;
v0x19c6000_0 .net "a", 0 0, L_0x19cab40;  alias, 1 drivers
v0x19c60e0_0 .net "b", 0 0, L_0x19cb4c0;  alias, 1 drivers
v0x19c61a0_0 .net8 "y", 0 0, RS_0x7ff87bb09368;  alias, 2 drivers
S_0x19c62c0 .scope module, "og1" "or_gate" 4 35, 4 52 0, S_0x19c55d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x19cb0d0 .functor OR 1, L_0x19cad30, RS_0x7ff87bb09368, C4<0>, C4<0>;
v0x19c6540_0 .net "a", 0 0, L_0x19cad30;  alias, 1 drivers
v0x19c6610_0 .net8 "b", 0 0, RS_0x7ff87bb09368;  alias, 2 drivers
v0x19c66e0_0 .net8 "y", 0 0, RS_0x7ff87bb09368;  alias, 2 drivers
S_0x19c6820 .scope module, "xg1" "xor_gate" 4 31, 4 38 0, S_0x19c55d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x19cab40 .functor XOR 1, L_0x19cb210, L_0x19cb2b0, C4<0>, C4<0>;
v0x19c6a70_0 .net "a", 0 0, L_0x19cb210;  alias, 1 drivers
v0x19c6b30_0 .net "b", 0 0, L_0x19cb2b0;  alias, 1 drivers
v0x19c6c00_0 .net "y", 0 0, L_0x19cab40;  alias, 1 drivers
S_0x19c6d00 .scope module, "xg2" "xor_gate" 4 32, 4 38 0, S_0x19c55d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x19cac80 .functor XOR 1, L_0x19cab40, L_0x19cb4c0, C4<0>, C4<0>;
v0x19c6fa0_0 .net "a", 0 0, L_0x19cab40;  alias, 1 drivers
v0x19c70b0_0 .net "b", 0 0, L_0x19cb4c0;  alias, 1 drivers
v0x19c7170_0 .net "y", 0 0, L_0x19cac80;  alias, 1 drivers
S_0x19c7f10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x199e320;
 .timescale -12 -12;
E_0x1981910 .event anyedge, v0x19c8800_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x19c8800_0;
    %nor/r;
    %assign/vec4 v0x19c8800_0, 0;
    %wait E_0x1981910;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x19be670;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19816a0;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x19bea30_0, 0;
    %assign/vec4 v0x19be970_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x199e320;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19c86a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19c8800_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x199e320;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x19c86a0_0;
    %inv;
    %store/vec4 v0x19c86a0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x199e320;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x19be890_0, v0x19c8ac0_0, v0x19c8b80_0, v0x19c8c40_0, v0x19c8980_0, v0x19c88c0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x199e320;
T_5 ;
    %load/vec4 v0x19c8740_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x19c8740_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x19c8740_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x19c8740_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x19c8740_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x19c8740_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x19c8740_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x199e320;
T_6 ;
    %wait E_0x19816a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x19c8740_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19c8740_0, 4, 32;
    %load/vec4 v0x19c8a20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x19c8740_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19c8740_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x19c8740_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19c8740_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x19c8980_0;
    %load/vec4 v0x19c8980_0;
    %load/vec4 v0x19c88c0_0;
    %xor;
    %load/vec4 v0x19c8980_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x19c8740_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19c8740_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x19c8740_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19c8740_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth10/human/m2014_q4j/iter1/response0/top_module.sv";
