{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511907089639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511907089644 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 20:11:29 2017 " "Processing started: Tue Nov 28 20:11:29 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511907089644 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511907089644 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511907089644 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511907089998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/ramc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/ramc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMC-behaviour " "Found design unit 1: RAMC-behaviour" {  } { { "../RAMC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAMC.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511907100332 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMC " "Found entity 1: RAMC" {  } { { "../RAMC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAMC.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511907100332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511907100332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mipsc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mipsc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPSC-MIPSCarch " "Found design unit 1: MIPSC-MIPSCarch" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511907100334 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPSC " "Found entity 1: MIPSC" {  } { { "MIPSC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/MIPSC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511907100334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511907100334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/fluxodedadosc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/fluxodedadosc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fluxoDeDadosC-fluxoDeDadosCarch " "Found design unit 1: fluxoDeDadosC-fluxoDeDadosCarch" {  } { { "../fluxoDeDadosC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDadosC.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511907100336 ""} { "Info" "ISGN_ENTITY_NAME" "1 fluxoDeDadosC " "Found entity 1: fluxoDeDadosC" {  } { { "../fluxoDeDadosC.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDadosC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511907100336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511907100336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS-MIPSarch " "Found design unit 1: MIPS-MIPSarch" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511907100338 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511907100338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511907100338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/bancopipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/bancopipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoPipeline-behaviour " "Found design unit 1: bancoPipeline-behaviour" {  } { { "../bancoPipeline.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/bancoPipeline.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511907100340 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoPipeline " "Found entity 1: bancoPipeline" {  } { { "../bancoPipeline.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/bancoPipeline.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511907100340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511907100340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-ULAarch " "Found design unit 1: ULA-ULAarch" {  } { { "../ULA.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/ULA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511907100341 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "../ULA.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511907100341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511907100341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/ucula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/ucula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UCULA-UCULAarch " "Found design unit 1: UCULA-UCULAarch" {  } { { "../UCULA.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/UCULA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511907100343 ""} { "Info" "ISGN_ENTITY_NAME" "1 UCULA " "Found entity 1: UCULA" {  } { { "../UCULA.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/UCULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511907100343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511907100343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/ucfd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/ucfd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UCFD-UCFDarch " "Found design unit 1: UCFD-UCFDarch" {  } { { "../UCFD.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/UCFD.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511907100345 ""} { "Info" "ISGN_ENTITY_NAME" "1 UCFD " "Found entity 1: UCFD" {  } { { "../UCFD.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/UCFD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511907100345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511907100345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signExtend-signExtendarch " "Found design unit 1: signExtend-signExtendarch" {  } { { "../signExtend.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/signExtend.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511907100347 ""} { "Info" "ISGN_ENTITY_NAME" "1 signExtend " "Found entity 1: signExtend" {  } { { "../signExtend.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/signExtend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511907100347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511907100347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-shifterarch " "Found design unit 1: shifter-shifterarch" {  } { { "../shifter.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/shifter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511907100348 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../shifter.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/shifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511907100348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511907100348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "../registradorGenerico.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/registradorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511907100350 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "../registradorGenerico.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/registradorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511907100350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511907100350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-behaviour " "Found design unit 1: RAM-behaviour" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511907100352 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511907100352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511907100352 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX ../MUX.vhd " "Entity \"MUX\" obtained from \"../MUX.vhd\" instead of from Quartus Prime megafunction library" {  } { { "../MUX.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MUX.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1511907100353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-MUX_ARCH " "Found design unit 1: MUX-MUX_ARCH" {  } { { "../MUX.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MUX.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511907100353 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "../MUX.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MUX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511907100353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511907100353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/fluxodedados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/fluxodedados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fluxoDeDados-fluxoDeDadosarch " "Found design unit 1: fluxoDeDados-fluxoDeDadosarch" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511907100356 ""} { "Info" "ISGN_ENTITY_NAME" "1 fluxoDeDados " "Found entity 1: fluxoDeDados" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511907100356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511907100356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "../conversorHex7Seg.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511907100358 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "../conversorHex7Seg.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511907100358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511907100358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-comparadorarc " "Found design unit 1: comparador-comparadorarc" {  } { { "../comparador.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/comparador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511907100359 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "../comparador.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/comparador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511907100359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511907100359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-behaviour " "Found design unit 1: bancoRegistradores-behaviour" {  } { { "../bancoRegistradores.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/bancoRegistradores.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511907100361 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "../bancoRegistradores.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/bancoRegistradores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511907100361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511907100361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULAMIPS-comportamento " "Found design unit 1: ULAMIPS-comportamento" {  } { { "../adder.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/adder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511907100363 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULAMIPS " "Found entity 1: ULAMIPS" {  } { { "../adder.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511907100363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511907100363 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511907100573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fluxoDeDados fluxoDeDados:FD " "Elaborating entity \"fluxoDeDados\" for hierarchy \"fluxoDeDados:FD\"" {  } { { "../MIPS.vhd" "FD" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511907100616 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instShifterOut fluxoDeDados.vhd(36) " "Verilog HDL or VHDL warning at fluxoDeDados.vhd(36): object \"instShifterOut\" assigned a value but never read" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511907100619 "|MIPS|fluxoDeDados:FD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico fluxoDeDados:FD\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"fluxoDeDados:FD\|registradorGenerico:PC\"" {  } { { "../fluxoDeDados.vhd" "PC" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511907100708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM fluxoDeDados:FD\|RAM:InstMem " "Elaborating entity \"RAM\" for hierarchy \"fluxoDeDados:FD\|RAM:InstMem\"" {  } { { "../fluxoDeDados.vhd" "InstMem" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511907100711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX fluxoDeDados:FD\|MUX:MuxRtRd " "Elaborating entity \"MUX\" for hierarchy \"fluxoDeDados:FD\|MUX:MuxRtRd\"" {  } { { "../fluxoDeDados.vhd" "MuxRtRd" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511907100745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores fluxoDeDados:FD\|bancoRegistradores:BancoReg " "Elaborating entity \"bancoRegistradores\" for hierarchy \"fluxoDeDados:FD\|bancoRegistradores:BancoReg\"" {  } { { "../fluxoDeDados.vhd" "BancoReg" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511907100746 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE bancoRegistradores.vhd(79) " "VHDL warning at bancoRegistradores.vhd(79): comparison between unequal length operands always returns FALSE" {  } { { "../bancoRegistradores.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/bancoRegistradores.vhd" 79 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511907100752 "|MIPSC|fluxoDeDadosC:FD|bancoRegistradores:BancoReg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX fluxoDeDados:FD\|MUX:muxRtImm " "Elaborating entity \"MUX\" for hierarchy \"fluxoDeDados:FD\|MUX:muxRtImm\"" {  } { { "../fluxoDeDados.vhd" "muxRtImm" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511907100753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA fluxoDeDados:FD\|ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"fluxoDeDados:FD\|ULA:ULA\"" {  } { { "../fluxoDeDados.vhd" "ULA" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511907100754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtend fluxoDeDados:FD\|signExtend:SigExt " "Elaborating entity \"signExtend\" for hierarchy \"fluxoDeDados:FD\|signExtend:SigExt\"" {  } { { "../fluxoDeDados.vhd" "SigExt" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511907100756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter fluxoDeDados:FD\|shifter:ShifterImm " "Elaborating entity \"shifter\" for hierarchy \"fluxoDeDados:FD\|shifter:ShifterImm\"" {  } { { "../fluxoDeDados.vhd" "ShifterImm" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511907100760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter fluxoDeDados:FD\|shifter:ShifterInst " "Elaborating entity \"shifter\" for hierarchy \"fluxoDeDados:FD\|shifter:ShifterInst\"" {  } { { "../fluxoDeDados.vhd" "ShifterInst" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511907100763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UCFD fluxoDeDados:FD\|UCFD:UCFD " "Elaborating entity \"UCFD\" for hierarchy \"fluxoDeDados:FD\|UCFD:UCFD\"" {  } { { "../fluxoDeDados.vhd" "UCFD" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511907100764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UCULA fluxoDeDados:FD\|UCULA:UCULA " "Elaborating entity \"UCULA\" for hierarchy \"fluxoDeDados:FD\|UCULA:UCULA\"" {  } { { "../fluxoDeDados.vhd" "UCULA" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511907100766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoPipeline fluxoDeDados:FD\|bancoPipeline:ifid " "Elaborating entity \"bancoPipeline\" for hierarchy \"fluxoDeDados:FD\|bancoPipeline:ifid\"" {  } { { "../fluxoDeDados.vhd" "ifid" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511907100767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:display2 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:display2\"" {  } { { "../MIPS.vhd" "display2" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511907100775 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "4 32 0 1 1 " "4 out of 32 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "28 31 " "Addresses ranging from 28 to 31 are not initialized" {  } { { "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/db/MIPS.ram0_RAM_a35e8c36.hdl.mif" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/db/MIPS.ram0_RAM_a35e8c36.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1511907101519 ""}  } { { "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/db/MIPS.ram0_RAM_a35e8c36.hdl.mif" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/db/MIPS.ram0_RAM_a35e8c36.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1511907101519 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "fluxoDeDados:FD\|RAM:MemDados\|ram_rtl_0 " "Inferred RAM node \"fluxoDeDados:FD\|RAM:MemDados\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1511907101520 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "fluxoDeDados:FD\|RAM:MemDados\|ram_rtl_1 " "Inferred dual-clock RAM node \"fluxoDeDados:FD\|RAM:MemDados\|ram_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1511907101521 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "fluxoDeDados:FD\|bancoRegistradores:BancoReg\|ram_rtl_0 " "Inferred dual-clock RAM node \"fluxoDeDados:FD\|bancoRegistradores:BancoReg\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1511907101521 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fluxoDeDados:FD\|RAM:MemDados\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fluxoDeDados:FD\|RAM:MemDados\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 28 " "Parameter NUMWORDS_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 28 " "Parameter NUMWORDS_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPS.ram0_RAM_a35e8c36.hdl.mif " "Parameter INIT_FILE set to db/MIPS.ram0_RAM_a35e8c36.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fluxoDeDados:FD\|RAM:MemDados\|ram_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"fluxoDeDados:FD\|RAM:MemDados\|ram_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 28 " "Parameter NUMWORDS_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 28 " "Parameter NUMWORDS_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPS.ram0_RAM_a35e8c36.hdl.mif " "Parameter INIT_FILE set to db/MIPS.ram0_RAM_a35e8c36.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fluxoDeDados:FD\|bancoRegistradores:BancoReg\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fluxoDeDados:FD\|bancoRegistradores:BancoReg\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fluxoDeDados:FD\|RAM:InstMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fluxoDeDados:FD\|RAM:InstMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 28 " "Parameter NUMWORDS_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPS.ram0_RAM_a35e8c36.hdl.mif " "Parameter INIT_FILE set to db/MIPS.ram0_RAM_a35e8c36.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fluxoDeDados:FD\|bancoRegistradores:BancoReg\|ram_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"fluxoDeDados:FD\|bancoRegistradores:BancoReg\|ram_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fluxoDeDados:FD\|bancoRegistradores:BancoReg\|ram_rtl_2 " "Inferred altsyncram megafunction from the following design logic: \"fluxoDeDados:FD\|bancoRegistradores:BancoReg\|ram_rtl_2\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511907101869 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1511907101869 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1511907101869 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fluxoDeDados:FD\|RAM:MemDados\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"fluxoDeDados:FD\|RAM:MemDados\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511907101931 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fluxoDeDados:FD\|RAM:MemDados\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"fluxoDeDados:FD\|RAM:MemDados\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907101931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907101931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907101931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 28 " "Parameter \"NUMWORDS_A\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907101931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907101931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907101931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 28 " "Parameter \"NUMWORDS_B\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907101931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907101931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907101931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907101931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907101931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907101931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907101931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907101931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPS.ram0_RAM_a35e8c36.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPS.ram0_RAM_a35e8c36.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907101931 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511907101931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ag1 " "Found entity 1: altsyncram_0ag1" {  } { { "db/altsyncram_0ag1.tdf" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/db/altsyncram_0ag1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511907101989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511907101989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fluxoDeDados:FD\|RAM:MemDados\|altsyncram:ram_rtl_1 " "Elaborated megafunction instantiation \"fluxoDeDados:FD\|RAM:MemDados\|altsyncram:ram_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511907102061 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fluxoDeDados:FD\|RAM:MemDados\|altsyncram:ram_rtl_1 " "Instantiated megafunction \"fluxoDeDados:FD\|RAM:MemDados\|altsyncram:ram_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 28 " "Parameter \"NUMWORDS_A\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 28 " "Parameter \"NUMWORDS_B\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPS.ram0_RAM_a35e8c36.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPS.ram0_RAM_a35e8c36.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102061 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511907102061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_usg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_usg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_usg1 " "Found entity 1: altsyncram_usg1" {  } { { "db/altsyncram_usg1.tdf" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/db/altsyncram_usg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511907102121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511907102121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fluxoDeDados:FD\|bancoRegistradores:BancoReg\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"fluxoDeDados:FD\|bancoRegistradores:BancoReg\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511907102172 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fluxoDeDados:FD\|bancoRegistradores:BancoReg\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"fluxoDeDados:FD\|bancoRegistradores:BancoReg\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 28 " "Parameter \"WIDTH_A\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 28 " "Parameter \"WIDTH_B\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102172 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511907102172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_00d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_00d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_00d1 " "Found entity 1: altsyncram_00d1" {  } { { "db/altsyncram_00d1.tdf" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/db/altsyncram_00d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511907102230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511907102230 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fluxoDeDados:FD\|RAM:InstMem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"fluxoDeDados:FD\|RAM:InstMem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511907102241 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fluxoDeDados:FD\|RAM:InstMem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"fluxoDeDados:FD\|RAM:InstMem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 28 " "Parameter \"NUMWORDS_A\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPS.ram0_RAM_a35e8c36.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPS.ram0_RAM_a35e8c36.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102241 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511907102241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8761.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8761.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8761 " "Found entity 1: altsyncram_8761" {  } { { "db/altsyncram_8761.tdf" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/db/altsyncram_8761.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511907102298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511907102298 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fluxoDeDados:FD\|bancoRegistradores:BancoReg\|altsyncram:ram_rtl_1 " "Elaborated megafunction instantiation \"fluxoDeDados:FD\|bancoRegistradores:BancoReg\|altsyncram:ram_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511907102350 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fluxoDeDados:FD\|bancoRegistradores:BancoReg\|altsyncram:ram_rtl_1 " "Instantiated megafunction \"fluxoDeDados:FD\|bancoRegistradores:BancoReg\|altsyncram:ram_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 28 " "Parameter \"WIDTH_A\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 28 " "Parameter \"WIDTH_B\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511907102350 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511907102350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qsg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qsg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qsg1 " "Found entity 1: altsyncram_qsg1" {  } { { "db/altsyncram_qsg1.tdf" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/db/altsyncram_qsg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511907102407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511907102407 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxoDeDados:FD\|RAM:InstMem\|altsyncram:ram_rtl_0\|altsyncram_8761:auto_generated\|ram_block1a20 " "Synthesized away node \"fluxoDeDados:FD\|RAM:InstMem\|altsyncram:ram_rtl_0\|altsyncram_8761:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_8761.tdf" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/db/altsyncram_8761.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 145 0 0 } } { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907102713 "|MIPS|fluxoDeDados:FD|RAM:InstMem|altsyncram:ram_rtl_0|altsyncram_8761:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fluxoDeDados:FD\|RAM:InstMem\|altsyncram:ram_rtl_0\|altsyncram_8761:auto_generated\|ram_block1a25 " "Synthesized away node \"fluxoDeDados:FD\|RAM:InstMem\|altsyncram:ram_rtl_0\|altsyncram_8761:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_8761.tdf" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/db/altsyncram_8761.tdf" 560 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 145 0 0 } } { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907102713 "|MIPS|fluxoDeDados:FD|RAM:InstMem|altsyncram:ram_rtl_0|altsyncram_8761:auto_generated|ram_block1a25"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1511907102713 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1511907102713 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511907103196 "|MIPS|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511907103196 "|MIPS|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511907103196 "|MIPS|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511907103196 "|MIPS|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511907103196 "|MIPS|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511907103196 "|MIPS|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511907103196 "|MIPS|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511907103196 "|MIPS|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511907103196 "|MIPS|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511907103196 "|MIPS|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511907103196 "|MIPS|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511907103196 "|MIPS|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511907103196 "|MIPS|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511907103196 "|MIPS|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511907103196 "|MIPS|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511907103196 "|MIPS|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511907103196 "|MIPS|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511907103196 "|MIPS|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511907103196 "|MIPS|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511907103196 "|MIPS|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511907103196 "|MIPS|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511907103196 "|MIPS|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511907103196 "|MIPS|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511907103196 "|MIPS|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511907103196 "|MIPS|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511907103196 "|MIPS|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "regTestEndOut\[31\] GND " "Pin \"regTestEndOut\[31\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511907103196 "|MIPS|regTestEndOut[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memTestEndOut\[31\] GND " "Pin \"memTestEndOut\[31\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511907103196 "|MIPS|memTestEndOut[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1511907103196 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1511907103341 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "81 " "81 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511907104100 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Relogio 24 " "Ignored 24 assignments for entity \"Relogio\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Relogio -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity Relogio -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511907104156 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Relogio -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Relogio -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511907104156 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Relogio -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Relogio -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511907104156 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Relogio -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Relogio -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511907104156 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Relogio -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Relogio -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511907104156 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Relogio -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Relogio -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511907104156 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity Relogio -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity Relogio -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511907104156 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Relogio -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Relogio -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511907104156 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Relogio -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Relogio -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511907104156 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Relogio -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Relogio -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511907104156 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Relogio -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Relogio -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511907104156 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Relogio -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Relogio -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511907104156 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Relogio -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Relogio -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511907104156 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Relogio -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Relogio -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511907104156 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Relogio -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Relogio -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511907104156 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Relogio -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Relogio -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511907104156 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Relogio -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Relogio -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511907104156 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Relogio -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Relogio -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511907104156 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Relogio -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Relogio -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511907104156 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Relogio -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Relogio -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511907104156 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Relogio -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Relogio -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511907104156 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Relogio -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Relogio -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511907104156 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Relogio -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Relogio -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511907104156 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Relogio -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Relogio -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511907104156 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1511907104156 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1511907104499 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511907104499 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "65 " "Design contains 65 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[0\] " "No output dependent on input pin \"regEnd\[0\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|regEnd[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[1\] " "No output dependent on input pin \"regEnd\[1\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|regEnd[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[2\] " "No output dependent on input pin \"regEnd\[2\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|regEnd[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[3\] " "No output dependent on input pin \"regEnd\[3\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|regEnd[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[4\] " "No output dependent on input pin \"regEnd\[4\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|regEnd[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[5\] " "No output dependent on input pin \"regEnd\[5\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|regEnd[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[6\] " "No output dependent on input pin \"regEnd\[6\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|regEnd[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[7\] " "No output dependent on input pin \"regEnd\[7\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|regEnd[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[8\] " "No output dependent on input pin \"regEnd\[8\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|regEnd[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[9\] " "No output dependent on input pin \"regEnd\[9\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|regEnd[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[10\] " "No output dependent on input pin \"regEnd\[10\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|regEnd[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[11\] " "No output dependent on input pin \"regEnd\[11\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|regEnd[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[12\] " "No output dependent on input pin \"regEnd\[12\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|regEnd[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[13\] " "No output dependent on input pin \"regEnd\[13\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|regEnd[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[14\] " "No output dependent on input pin \"regEnd\[14\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|regEnd[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[15\] " "No output dependent on input pin \"regEnd\[15\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|regEnd[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[16\] " "No output dependent on input pin \"regEnd\[16\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|regEnd[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[17\] " "No output dependent on input pin \"regEnd\[17\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|regEnd[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[18\] " "No output dependent on input pin \"regEnd\[18\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|regEnd[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[19\] " "No output dependent on input pin \"regEnd\[19\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|regEnd[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[20\] " "No output dependent on input pin \"regEnd\[20\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|regEnd[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[21\] " "No output dependent on input pin \"regEnd\[21\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|regEnd[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[22\] " "No output dependent on input pin \"regEnd\[22\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|regEnd[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[23\] " "No output dependent on input pin \"regEnd\[23\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|regEnd[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[24\] " "No output dependent on input pin \"regEnd\[24\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|regEnd[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[25\] " "No output dependent on input pin \"regEnd\[25\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|regEnd[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[26\] " "No output dependent on input pin \"regEnd\[26\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|regEnd[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[27\] " "No output dependent on input pin \"regEnd\[27\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|regEnd[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[28\] " "No output dependent on input pin \"regEnd\[28\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|regEnd[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[29\] " "No output dependent on input pin \"regEnd\[29\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|regEnd[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[30\] " "No output dependent on input pin \"regEnd\[30\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|regEnd[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[31\] " "No output dependent on input pin \"regEnd\[31\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|regEnd[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[0\] " "No output dependent on input pin \"memEnd\[0\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|memEnd[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[1\] " "No output dependent on input pin \"memEnd\[1\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|memEnd[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[2\] " "No output dependent on input pin \"memEnd\[2\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|memEnd[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[3\] " "No output dependent on input pin \"memEnd\[3\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|memEnd[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[4\] " "No output dependent on input pin \"memEnd\[4\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|memEnd[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[5\] " "No output dependent on input pin \"memEnd\[5\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|memEnd[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[6\] " "No output dependent on input pin \"memEnd\[6\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|memEnd[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[7\] " "No output dependent on input pin \"memEnd\[7\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|memEnd[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[8\] " "No output dependent on input pin \"memEnd\[8\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|memEnd[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[9\] " "No output dependent on input pin \"memEnd\[9\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|memEnd[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[10\] " "No output dependent on input pin \"memEnd\[10\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|memEnd[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[11\] " "No output dependent on input pin \"memEnd\[11\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|memEnd[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[12\] " "No output dependent on input pin \"memEnd\[12\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|memEnd[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[13\] " "No output dependent on input pin \"memEnd\[13\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|memEnd[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[14\] " "No output dependent on input pin \"memEnd\[14\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|memEnd[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[15\] " "No output dependent on input pin \"memEnd\[15\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|memEnd[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[16\] " "No output dependent on input pin \"memEnd\[16\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|memEnd[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[17\] " "No output dependent on input pin \"memEnd\[17\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|memEnd[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[18\] " "No output dependent on input pin \"memEnd\[18\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|memEnd[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[19\] " "No output dependent on input pin \"memEnd\[19\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|memEnd[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[20\] " "No output dependent on input pin \"memEnd\[20\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|memEnd[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[21\] " "No output dependent on input pin \"memEnd\[21\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|memEnd[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[22\] " "No output dependent on input pin \"memEnd\[22\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|memEnd[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[23\] " "No output dependent on input pin \"memEnd\[23\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|memEnd[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[24\] " "No output dependent on input pin \"memEnd\[24\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|memEnd[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[25\] " "No output dependent on input pin \"memEnd\[25\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|memEnd[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[26\] " "No output dependent on input pin \"memEnd\[26\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|memEnd[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[27\] " "No output dependent on input pin \"memEnd\[27\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|memEnd[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[28\] " "No output dependent on input pin \"memEnd\[28\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|memEnd[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[29\] " "No output dependent on input pin \"memEnd\[29\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|memEnd[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[30\] " "No output dependent on input pin \"memEnd\[30\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|memEnd[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memEnd\[31\] " "No output dependent on input pin \"memEnd\[31\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511907104717 "|MIPS|memEnd[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1511907104717 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1279 " "Implemented 1279 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "69 " "Implemented 69 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1511907104719 ""} { "Info" "ICUT_CUT_TM_OPINS" "193 " "Implemented 193 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1511907104719 ""} { "Info" "ICUT_CUT_TM_LCELLS" "839 " "Implemented 839 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1511907104719 ""} { "Info" "ICUT_CUT_TM_RAMS" "178 " "Implemented 178 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1511907104719 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1511907104719 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 132 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 132 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "710 " "Peak virtual memory: 710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511907104791 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 20:11:44 2017 " "Processing ended: Tue Nov 28 20:11:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511907104791 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511907104791 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511907104791 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511907104791 ""}
