Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jan 31 00:41:38 2020
| Host         : DESKTOP-B9VTF8U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cordic_timing_summary_routed.rpt -pb cordic_timing_summary_routed.pb -rpx cordic_timing_summary_routed.rpx -warn_on_violation
| Design       : cordic
| Device       : 7z010-clg400
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: rst (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.534        0.000                      0                  570        0.110        0.000                      0                  570        3.230        0.000                       0                   617  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CORDIC_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CORDIC_clk          5.534        0.000                      0                  570        0.110        0.000                      0                  570        3.230        0.000                       0                   617  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CORDIC_clk
  To Clock:  CORDIC_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.534ns  (required time - arrival time)
  Source:                 GEN[12].STAGE_i.CRD_i/y_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[13].STAGE_i.CRD_i/phase_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CORDIC_clk rise@8.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        2.525ns  (logic 1.207ns (47.807%)  route 1.318ns (52.193%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.434ns = ( 11.434 - 8.000 ) 
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.895     0.895 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.559     2.454    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         1.276     3.809    GEN[12].STAGE_i.CRD_i/clk_IBUF_BUFG
    SLICE_X32Y38         FDRE                                         r  GEN[12].STAGE_i.CRD_i/y_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.393     4.202 r  GEN[12].STAGE_i.CRD_i/y_out_reg[15]/Q
                         net (fo=18, routed)          1.318     5.520    GEN[12].STAGE_i.CRD_i/y_out_reg_n_0_[15]
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.097     5.617 r  GEN[12].STAGE_i.CRD_i/phase_out[8]_i_4__3/O
                         net (fo=1, routed)           0.000     5.617    GEN[12].STAGE_i.CRD_i/phase_out[8]_i_4__3_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.019 r  GEN[12].STAGE_i.CRD_i/phase_out_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     6.019    GEN[12].STAGE_i.CRD_i/phase_out_reg[8]_i_1__3_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.111 r  GEN[12].STAGE_i.CRD_i/phase_out_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     6.111    GEN[12].STAGE_i.CRD_i/phase_out_reg[12]_i_1__3_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.334 r  GEN[12].STAGE_i.CRD_i/phase_out_reg[15]_i_1__11/O[1]
                         net (fo=1, routed)           0.000     6.334    GEN[13].STAGE_i.CRD_i/phase_out_reg[15]_2[13]
    SLICE_X42Y31         FDRE                                         r  GEN[13].STAGE_i.CRD_i/phase_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.763     8.763 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.409    10.172    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    10.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         1.190    11.434    GEN[13].STAGE_i.CRD_i/clk_IBUF_BUFG
    SLICE_X42Y31         FDRE                                         r  GEN[13].STAGE_i.CRD_i/phase_out_reg[14]/C
                         clock pessimism              0.375    11.809    
                         clock uncertainty           -0.035    11.774    
    SLICE_X42Y31         FDRE (Setup_fdre_C_D)        0.094    11.868    GEN[13].STAGE_i.CRD_i/phase_out_reg[14]
  -------------------------------------------------------------------
                         required time                         11.868    
                         arrival time                          -6.334    
  -------------------------------------------------------------------
                         slack                                  5.534    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 GEN[4].STAGE_i.CRD_i/y_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[5].STAGE_i.CRD_i/x_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CORDIC_clk rise@8.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        2.399ns  (logic 1.334ns (55.600%)  route 1.065ns (44.400%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.368ns = ( 11.368 - 8.000 ) 
    Source Clock Delay      (SCD):    3.795ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.895     0.895 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.559     2.454    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         1.262     3.795    GEN[4].STAGE_i.CRD_i/clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  GEN[4].STAGE_i.CRD_i/y_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.393     4.188 f  GEN[4].STAGE_i.CRD_i/y_out_reg[15]/Q
                         net (fo=34, routed)          0.937     5.125    GEN[4].STAGE_i.CRD_i/y_out_reg_n_0_[15]
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.097     5.222 r  GEN[4].STAGE_i.CRD_i/x_out[3]_i_2__3/O
                         net (fo=1, routed)           0.121     5.343    GEN[4].STAGE_i.CRD_i/x_out[3]_i_2__3_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432     5.775 r  GEN[4].STAGE_i.CRD_i/x_out_reg[3]_i_1__3/CO[3]
                         net (fo=1, routed)           0.007     5.782    GEN[4].STAGE_i.CRD_i/x_out_reg[3]_i_1__3_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.871 r  GEN[4].STAGE_i.CRD_i/x_out_reg[7]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.871    GEN[4].STAGE_i.CRD_i/x_out_reg[7]_i_1__3_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.960 r  GEN[4].STAGE_i.CRD_i/x_out_reg[11]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.960    GEN[4].STAGE_i.CRD_i/x_out_reg[11]_i_1__3_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.194 r  GEN[4].STAGE_i.CRD_i/x_out_reg[15]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     6.194    GEN[5].STAGE_i.CRD_i/D[15]
    SLICE_X29Y27         FDRE                                         r  GEN[5].STAGE_i.CRD_i/x_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.763     8.763 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.409    10.172    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    10.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         1.124    11.368    GEN[5].STAGE_i.CRD_i/clk_IBUF_BUFG
    SLICE_X29Y27         FDRE                                         r  GEN[5].STAGE_i.CRD_i/x_out_reg[15]/C
                         clock pessimism              0.375    11.743    
                         clock uncertainty           -0.035    11.708    
    SLICE_X29Y27         FDRE (Setup_fdre_C_D)        0.056    11.764    GEN[5].STAGE_i.CRD_i/x_out_reg[15]
  -------------------------------------------------------------------
                         required time                         11.764    
                         arrival time                          -6.194    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.573ns  (required time - arrival time)
  Source:                 GEN[4].STAGE_i.CRD_i/y_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[5].STAGE_i.CRD_i/x_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CORDIC_clk rise@8.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        2.395ns  (logic 1.330ns (55.526%)  route 1.065ns (44.474%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.368ns = ( 11.368 - 8.000 ) 
    Source Clock Delay      (SCD):    3.795ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.895     0.895 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.559     2.454    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         1.262     3.795    GEN[4].STAGE_i.CRD_i/clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  GEN[4].STAGE_i.CRD_i/y_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.393     4.188 f  GEN[4].STAGE_i.CRD_i/y_out_reg[15]/Q
                         net (fo=34, routed)          0.937     5.125    GEN[4].STAGE_i.CRD_i/y_out_reg_n_0_[15]
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.097     5.222 r  GEN[4].STAGE_i.CRD_i/x_out[3]_i_2__3/O
                         net (fo=1, routed)           0.121     5.343    GEN[4].STAGE_i.CRD_i/x_out[3]_i_2__3_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432     5.775 r  GEN[4].STAGE_i.CRD_i/x_out_reg[3]_i_1__3/CO[3]
                         net (fo=1, routed)           0.007     5.782    GEN[4].STAGE_i.CRD_i/x_out_reg[3]_i_1__3_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.871 r  GEN[4].STAGE_i.CRD_i/x_out_reg[7]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.871    GEN[4].STAGE_i.CRD_i/x_out_reg[7]_i_1__3_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.960 r  GEN[4].STAGE_i.CRD_i/x_out_reg[11]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.960    GEN[4].STAGE_i.CRD_i/x_out_reg[11]_i_1__3_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.190 r  GEN[4].STAGE_i.CRD_i/x_out_reg[15]_i_1__3/O[1]
                         net (fo=1, routed)           0.000     6.190    GEN[5].STAGE_i.CRD_i/D[13]
    SLICE_X29Y27         FDRE                                         r  GEN[5].STAGE_i.CRD_i/x_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.763     8.763 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.409    10.172    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    10.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         1.124    11.368    GEN[5].STAGE_i.CRD_i/clk_IBUF_BUFG
    SLICE_X29Y27         FDRE                                         r  GEN[5].STAGE_i.CRD_i/x_out_reg[13]/C
                         clock pessimism              0.375    11.743    
                         clock uncertainty           -0.035    11.708    
    SLICE_X29Y27         FDRE (Setup_fdre_C_D)        0.056    11.764    GEN[5].STAGE_i.CRD_i/x_out_reg[13]
  -------------------------------------------------------------------
                         required time                         11.764    
                         arrival time                          -6.190    
  -------------------------------------------------------------------
                         slack                                  5.573    

Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 GEN[12].STAGE_i.CRD_i/y_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[13].STAGE_i.CRD_i/phase_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CORDIC_clk rise@8.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 1.164ns (46.902%)  route 1.318ns (53.098%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.434ns = ( 11.434 - 8.000 ) 
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.895     0.895 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.559     2.454    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         1.276     3.809    GEN[12].STAGE_i.CRD_i/clk_IBUF_BUFG
    SLICE_X32Y38         FDRE                                         r  GEN[12].STAGE_i.CRD_i/y_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.393     4.202 r  GEN[12].STAGE_i.CRD_i/y_out_reg[15]/Q
                         net (fo=18, routed)          1.318     5.520    GEN[12].STAGE_i.CRD_i/y_out_reg_n_0_[15]
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.097     5.617 r  GEN[12].STAGE_i.CRD_i/phase_out[8]_i_4__3/O
                         net (fo=1, routed)           0.000     5.617    GEN[12].STAGE_i.CRD_i/phase_out[8]_i_4__3_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.019 r  GEN[12].STAGE_i.CRD_i/phase_out_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     6.019    GEN[12].STAGE_i.CRD_i/phase_out_reg[8]_i_1__3_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.111 r  GEN[12].STAGE_i.CRD_i/phase_out_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     6.111    GEN[12].STAGE_i.CRD_i/phase_out_reg[12]_i_1__3_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     6.291 r  GEN[12].STAGE_i.CRD_i/phase_out_reg[15]_i_1__11/O[2]
                         net (fo=1, routed)           0.000     6.291    GEN[13].STAGE_i.CRD_i/phase_out_reg[15]_2[14]
    SLICE_X42Y31         FDRE                                         r  GEN[13].STAGE_i.CRD_i/phase_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.763     8.763 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.409    10.172    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    10.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         1.190    11.434    GEN[13].STAGE_i.CRD_i/clk_IBUF_BUFG
    SLICE_X42Y31         FDRE                                         r  GEN[13].STAGE_i.CRD_i/phase_out_reg[15]/C
                         clock pessimism              0.375    11.809    
                         clock uncertainty           -0.035    11.774    
    SLICE_X42Y31         FDRE (Setup_fdre_C_D)        0.094    11.868    GEN[13].STAGE_i.CRD_i/phase_out_reg[15]
  -------------------------------------------------------------------
                         required time                         11.868    
                         arrival time                          -6.291    
  -------------------------------------------------------------------
                         slack                                  5.577    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 GEN[12].STAGE_i.CRD_i/y_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[13].STAGE_i.CRD_i/phase_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CORDIC_clk rise@8.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 1.141ns (46.406%)  route 1.318ns (53.594%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.434ns = ( 11.434 - 8.000 ) 
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.895     0.895 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.559     2.454    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         1.276     3.809    GEN[12].STAGE_i.CRD_i/clk_IBUF_BUFG
    SLICE_X32Y38         FDRE                                         r  GEN[12].STAGE_i.CRD_i/y_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.393     4.202 r  GEN[12].STAGE_i.CRD_i/y_out_reg[15]/Q
                         net (fo=18, routed)          1.318     5.520    GEN[12].STAGE_i.CRD_i/y_out_reg_n_0_[15]
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.097     5.617 r  GEN[12].STAGE_i.CRD_i/phase_out[8]_i_4__3/O
                         net (fo=1, routed)           0.000     5.617    GEN[12].STAGE_i.CRD_i/phase_out[8]_i_4__3_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.019 r  GEN[12].STAGE_i.CRD_i/phase_out_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     6.019    GEN[12].STAGE_i.CRD_i/phase_out_reg[8]_i_1__3_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.111 r  GEN[12].STAGE_i.CRD_i/phase_out_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     6.111    GEN[12].STAGE_i.CRD_i/phase_out_reg[12]_i_1__3_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     6.268 r  GEN[12].STAGE_i.CRD_i/phase_out_reg[15]_i_1__11/O[0]
                         net (fo=1, routed)           0.000     6.268    GEN[13].STAGE_i.CRD_i/phase_out_reg[15]_2[12]
    SLICE_X42Y31         FDRE                                         r  GEN[13].STAGE_i.CRD_i/phase_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.763     8.763 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.409    10.172    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    10.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         1.190    11.434    GEN[13].STAGE_i.CRD_i/clk_IBUF_BUFG
    SLICE_X42Y31         FDRE                                         r  GEN[13].STAGE_i.CRD_i/phase_out_reg[13]/C
                         clock pessimism              0.375    11.809    
                         clock uncertainty           -0.035    11.774    
    SLICE_X42Y31         FDRE (Setup_fdre_C_D)        0.094    11.868    GEN[13].STAGE_i.CRD_i/phase_out_reg[13]
  -------------------------------------------------------------------
                         required time                         11.868    
                         arrival time                          -6.268    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 GEN[12].STAGE_i.CRD_i/y_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[13].STAGE_i.CRD_i/phase_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CORDIC_clk rise@8.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 1.129ns (46.143%)  route 1.318ns (53.857%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.433ns = ( 11.433 - 8.000 ) 
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.895     0.895 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.559     2.454    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         1.276     3.809    GEN[12].STAGE_i.CRD_i/clk_IBUF_BUFG
    SLICE_X32Y38         FDRE                                         r  GEN[12].STAGE_i.CRD_i/y_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.393     4.202 r  GEN[12].STAGE_i.CRD_i/y_out_reg[15]/Q
                         net (fo=18, routed)          1.318     5.520    GEN[12].STAGE_i.CRD_i/y_out_reg_n_0_[15]
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.097     5.617 r  GEN[12].STAGE_i.CRD_i/phase_out[8]_i_4__3/O
                         net (fo=1, routed)           0.000     5.617    GEN[12].STAGE_i.CRD_i/phase_out[8]_i_4__3_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.019 r  GEN[12].STAGE_i.CRD_i/phase_out_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     6.019    GEN[12].STAGE_i.CRD_i/phase_out_reg[8]_i_1__3_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     6.256 r  GEN[12].STAGE_i.CRD_i/phase_out_reg[12]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     6.256    GEN[13].STAGE_i.CRD_i/phase_out_reg[15]_2[11]
    SLICE_X42Y30         FDRE                                         r  GEN[13].STAGE_i.CRD_i/phase_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.763     8.763 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.409    10.172    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    10.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         1.189    11.433    GEN[13].STAGE_i.CRD_i/clk_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  GEN[13].STAGE_i.CRD_i/phase_out_reg[12]/C
                         clock pessimism              0.375    11.808    
                         clock uncertainty           -0.035    11.773    
    SLICE_X42Y30         FDRE (Setup_fdre_C_D)        0.094    11.867    GEN[13].STAGE_i.CRD_i/phase_out_reg[12]
  -------------------------------------------------------------------
                         required time                         11.867    
                         arrival time                          -6.256    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 GEN[3].STAGE_i.CRD_i/y_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[4].STAGE_i.CRD_i/y_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CORDIC_clk rise@8.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        2.386ns  (logic 1.290ns (54.063%)  route 1.096ns (45.937%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.367ns = ( 11.367 - 8.000 ) 
    Source Clock Delay      (SCD):    3.794ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.895     0.895 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.559     2.454    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         1.261     3.794    GEN[3].STAGE_i.CRD_i/clk_IBUF_BUFG
    SLICE_X34Y25         FDRE                                         r  GEN[3].STAGE_i.CRD_i/y_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.393     4.187 r  GEN[3].STAGE_i.CRD_i/y_out_reg[15]/Q
                         net (fo=43, routed)          1.089     5.276    GEN[3].STAGE_i.CRD_i/y_out_reg_n_0_[15]
    SLICE_X32Y23         LUT3 (Prop_lut3_I2_O)        0.097     5.373 r  GEN[3].STAGE_i.CRD_i/y_out[3]_i_5__2/O
                         net (fo=1, routed)           0.000     5.373    GEN[3].STAGE_i.CRD_i/y_out[3]_i_5__2_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.752 r  GEN[3].STAGE_i.CRD_i/y_out_reg[3]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     5.752    GEN[3].STAGE_i.CRD_i/y_out_reg[3]_i_1__2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.844 r  GEN[3].STAGE_i.CRD_i/y_out_reg[7]_i_1__2/CO[3]
                         net (fo=1, routed)           0.007     5.851    GEN[3].STAGE_i.CRD_i/y_out_reg[7]_i_1__2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.943 r  GEN[3].STAGE_i.CRD_i/y_out_reg[11]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     5.943    GEN[3].STAGE_i.CRD_i/y_out_reg[11]_i_1__2_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     6.180 r  GEN[3].STAGE_i.CRD_i/y_out_reg[15]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     6.180    GEN[4].STAGE_i.CRD_i/y_out_reg[15]_0[15]
    SLICE_X32Y26         FDRE                                         r  GEN[4].STAGE_i.CRD_i/y_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.763     8.763 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.409    10.172    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    10.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         1.123    11.367    GEN[4].STAGE_i.CRD_i/clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  GEN[4].STAGE_i.CRD_i/y_out_reg[15]/C
                         clock pessimism              0.375    11.742    
                         clock uncertainty           -0.035    11.707    
    SLICE_X32Y26         FDRE (Setup_fdre_C_D)        0.094    11.801    GEN[4].STAGE_i.CRD_i/y_out_reg[15]
  -------------------------------------------------------------------
                         required time                         11.801    
                         arrival time                          -6.180    
  -------------------------------------------------------------------
                         slack                                  5.621    

Slack (MET) :             5.622ns  (required time - arrival time)
  Source:                 GEN[4].STAGE_i.CRD_i/y_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[5].STAGE_i.CRD_i/x_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CORDIC_clk rise@8.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        2.346ns  (logic 1.281ns (54.597%)  route 1.065ns (45.403%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.368ns = ( 11.368 - 8.000 ) 
    Source Clock Delay      (SCD):    3.795ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.895     0.895 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.559     2.454    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         1.262     3.795    GEN[4].STAGE_i.CRD_i/clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  GEN[4].STAGE_i.CRD_i/y_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.393     4.188 f  GEN[4].STAGE_i.CRD_i/y_out_reg[15]/Q
                         net (fo=34, routed)          0.937     5.125    GEN[4].STAGE_i.CRD_i/y_out_reg_n_0_[15]
    SLICE_X28Y24         LUT1 (Prop_lut1_I0_O)        0.097     5.222 r  GEN[4].STAGE_i.CRD_i/x_out[3]_i_2__3/O
                         net (fo=1, routed)           0.121     5.343    GEN[4].STAGE_i.CRD_i/x_out[3]_i_2__3_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432     5.775 r  GEN[4].STAGE_i.CRD_i/x_out_reg[3]_i_1__3/CO[3]
                         net (fo=1, routed)           0.007     5.782    GEN[4].STAGE_i.CRD_i/x_out_reg[3]_i_1__3_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.871 r  GEN[4].STAGE_i.CRD_i/x_out_reg[7]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.871    GEN[4].STAGE_i.CRD_i/x_out_reg[7]_i_1__3_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.960 r  GEN[4].STAGE_i.CRD_i/x_out_reg[11]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     5.960    GEN[4].STAGE_i.CRD_i/x_out_reg[11]_i_1__3_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.141 r  GEN[4].STAGE_i.CRD_i/x_out_reg[15]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     6.141    GEN[5].STAGE_i.CRD_i/D[14]
    SLICE_X29Y27         FDRE                                         r  GEN[5].STAGE_i.CRD_i/x_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.763     8.763 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.409    10.172    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    10.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         1.124    11.368    GEN[5].STAGE_i.CRD_i/clk_IBUF_BUFG
    SLICE_X29Y27         FDRE                                         r  GEN[5].STAGE_i.CRD_i/x_out_reg[14]/C
                         clock pessimism              0.375    11.743    
                         clock uncertainty           -0.035    11.708    
    SLICE_X29Y27         FDRE (Setup_fdre_C_D)        0.056    11.764    GEN[5].STAGE_i.CRD_i/x_out_reg[14]
  -------------------------------------------------------------------
                         required time                         11.764    
                         arrival time                          -6.141    
  -------------------------------------------------------------------
                         slack                                  5.622    

Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 GEN[12].STAGE_i.CRD_i/y_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[13].STAGE_i.CRD_i/phase_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CORDIC_clk rise@8.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 1.115ns (45.833%)  route 1.318ns (54.167%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.433ns = ( 11.433 - 8.000 ) 
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.895     0.895 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.559     2.454    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         1.276     3.809    GEN[12].STAGE_i.CRD_i/clk_IBUF_BUFG
    SLICE_X32Y38         FDRE                                         r  GEN[12].STAGE_i.CRD_i/y_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.393     4.202 r  GEN[12].STAGE_i.CRD_i/y_out_reg[15]/Q
                         net (fo=18, routed)          1.318     5.520    GEN[12].STAGE_i.CRD_i/y_out_reg_n_0_[15]
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.097     5.617 r  GEN[12].STAGE_i.CRD_i/phase_out[8]_i_4__3/O
                         net (fo=1, routed)           0.000     5.617    GEN[12].STAGE_i.CRD_i/phase_out[8]_i_4__3_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.019 r  GEN[12].STAGE_i.CRD_i/phase_out_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     6.019    GEN[12].STAGE_i.CRD_i/phase_out_reg[8]_i_1__3_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     6.242 r  GEN[12].STAGE_i.CRD_i/phase_out_reg[12]_i_1__3/O[1]
                         net (fo=1, routed)           0.000     6.242    GEN[13].STAGE_i.CRD_i/phase_out_reg[15]_2[9]
    SLICE_X42Y30         FDRE                                         r  GEN[13].STAGE_i.CRD_i/phase_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.763     8.763 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.409    10.172    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    10.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         1.189    11.433    GEN[13].STAGE_i.CRD_i/clk_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  GEN[13].STAGE_i.CRD_i/phase_out_reg[10]/C
                         clock pessimism              0.375    11.808    
                         clock uncertainty           -0.035    11.773    
    SLICE_X42Y30         FDRE (Setup_fdre_C_D)        0.094    11.867    GEN[13].STAGE_i.CRD_i/phase_out_reg[10]
  -------------------------------------------------------------------
                         required time                         11.867    
                         arrival time                          -6.242    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.629ns  (required time - arrival time)
  Source:                 GEN[11].STAGE_i.CRD_i/y_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[12].STAGE_i.CRD_i/x_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CORDIC_clk rise@8.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 1.245ns (53.283%)  route 1.092ns (46.717%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.379ns = ( 11.379 - 8.000 ) 
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.895     0.895 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.559     2.454    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     2.533 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         1.276     3.809    GEN[11].STAGE_i.CRD_i/clk_IBUF_BUFG
    SLICE_X35Y38         FDRE                                         r  GEN[11].STAGE_i.CRD_i/y_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.341     4.150 r  GEN[11].STAGE_i.CRD_i/y_out_reg[15]/Q
                         net (fo=34, routed)          1.092     5.242    GEN[11].STAGE_i.CRD_i/y_out_reg_n_0_[15]
    SLICE_X31Y37         LUT3 (Prop_lut3_I2_O)        0.097     5.339 r  GEN[11].STAGE_i.CRD_i/x_out[3]_i_6__10/O
                         net (fo=1, routed)           0.000     5.339    GEN[11].STAGE_i.CRD_i/x_out[3]_i_6__10_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.734 r  GEN[11].STAGE_i.CRD_i/x_out_reg[3]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.734    GEN[11].STAGE_i.CRD_i/x_out_reg[3]_i_1__10_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.823 r  GEN[11].STAGE_i.CRD_i/x_out_reg[7]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.823    GEN[11].STAGE_i.CRD_i/x_out_reg[7]_i_1__10_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.912 r  GEN[11].STAGE_i.CRD_i/x_out_reg[11]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     5.912    GEN[11].STAGE_i.CRD_i/x_out_reg[11]_i_1__10_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.146 r  GEN[11].STAGE_i.CRD_i/x_out_reg[15]_i_1__10/O[3]
                         net (fo=1, routed)           0.000     6.146    GEN[12].STAGE_i.CRD_i/D[15]
    SLICE_X31Y40         FDRE                                         r  GEN[12].STAGE_i.CRD_i/x_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.763     8.763 r  clk_IBUF_inst/O
                         net (fo=4, routed)           1.409    10.172    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    10.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         1.135    11.379    GEN[12].STAGE_i.CRD_i/clk_IBUF_BUFG
    SLICE_X31Y40         FDRE                                         r  GEN[12].STAGE_i.CRD_i/x_out_reg[15]/C
                         clock pessimism              0.375    11.754    
                         clock uncertainty           -0.035    11.719    
    SLICE_X31Y40         FDRE (Setup_fdre_C_D)        0.056    11.775    GEN[12].STAGE_i.CRD_i/x_out_reg[15]
  -------------------------------------------------------------------
                         required time                         11.775    
                         arrival time                          -6.146    
  -------------------------------------------------------------------
                         slack                                  5.629    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 GEN[4].STAGE_i.CRD_i/phase_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[6].STAGE_i.CRD_i/phase_out_reg[4]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CORDIC_clk rise@0.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.665%)  route 0.099ns (41.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         0.578     1.505    GEN[4].STAGE_i.CRD_i/clk_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  GEN[4].STAGE_i.CRD_i/phase_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  GEN[4].STAGE_i.CRD_i/phase_out_reg[4]/Q
                         net (fo=1, routed)           0.099     1.745    GEN[6].STAGE_i.CRD_i/phase_out_reg[4]_0
    SLICE_X38Y27         SRL16E                                       r  GEN[6].STAGE_i.CRD_i/phase_out_reg[4]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         0.846     2.022    GEN[6].STAGE_i.CRD_i/clk_IBUF_BUFG
    SLICE_X38Y27         SRL16E                                       r  GEN[6].STAGE_i.CRD_i/phase_out_reg[4]_srl2/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X38Y27         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.635    GEN[6].STAGE_i.CRD_i/phase_out_reg[4]_srl2
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 GEN[4].STAGE_i.CRD_i/phase_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[5].STAGE_i.CRD_i/phase_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CORDIC_clk rise@0.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         0.580     1.507    GEN[4].STAGE_i.CRD_i/clk_IBUF_BUFG
    SLICE_X37Y27         FDRE                                         r  GEN[4].STAGE_i.CRD_i/phase_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  GEN[4].STAGE_i.CRD_i/phase_out_reg[5]/Q
                         net (fo=1, routed)           0.055     1.703    GEN[5].STAGE_i.CRD_i/phase_out_reg[15]_1[0]
    SLICE_X37Y27         FDRE                                         r  GEN[5].STAGE_i.CRD_i/phase_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         0.846     2.022    GEN[5].STAGE_i.CRD_i/clk_IBUF_BUFG
    SLICE_X37Y27         FDRE                                         r  GEN[5].STAGE_i.CRD_i/phase_out_reg[5]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X37Y27         FDRE (Hold_fdre_C_D)         0.075     1.582    GEN[5].STAGE_i.CRD_i/phase_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 GEN[4].STAGE_i.CRD_i/phase_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[7].STAGE_i.CRD_i/phase_out_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CORDIC_clk rise@0.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.376%)  route 0.150ns (51.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         0.578     1.505    GEN[4].STAGE_i.CRD_i/clk_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  GEN[4].STAGE_i.CRD_i/phase_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  GEN[4].STAGE_i.CRD_i/phase_out_reg[3]/Q
                         net (fo=1, routed)           0.150     1.796    GEN[7].STAGE_i.CRD_i/phase_out_reg[3]_0
    SLICE_X38Y27         SRL16E                                       r  GEN[7].STAGE_i.CRD_i/phase_out_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         0.846     2.022    GEN[7].STAGE_i.CRD_i/clk_IBUF_BUFG
    SLICE_X38Y27         SRL16E                                       r  GEN[7].STAGE_i.CRD_i/phase_out_reg[3]_srl3/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X38Y27         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.637    GEN[7].STAGE_i.CRD_i/phase_out_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 GEN[4].STAGE_i.CRD_i/phase_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[8].STAGE_i.CRD_i/phase_out_reg[2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CORDIC_clk rise@0.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.768%)  route 0.154ns (52.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         0.578     1.505    GEN[4].STAGE_i.CRD_i/clk_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  GEN[4].STAGE_i.CRD_i/phase_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  GEN[4].STAGE_i.CRD_i/phase_out_reg[2]/Q
                         net (fo=1, routed)           0.154     1.800    GEN[8].STAGE_i.CRD_i/phase_out_reg[2]_0
    SLICE_X38Y27         SRL16E                                       r  GEN[8].STAGE_i.CRD_i/phase_out_reg[2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         0.846     2.022    GEN[8].STAGE_i.CRD_i/clk_IBUF_BUFG
    SLICE_X38Y27         SRL16E                                       r  GEN[8].STAGE_i.CRD_i/phase_out_reg[2]_srl4/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X38Y27         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.629    GEN[8].STAGE_i.CRD_i/phase_out_reg[2]_srl4
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 GEN[12].STAGE_i.CRD_i/x_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[13].STAGE_i.CRD_i/x_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CORDIC_clk rise@0.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.250ns (75.986%)  route 0.079ns (24.014%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         0.562     1.489    GEN[12].STAGE_i.CRD_i/clk_IBUF_BUFG
    SLICE_X31Y40         FDRE                                         r  GEN[12].STAGE_i.CRD_i/x_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.141     1.630 f  GEN[12].STAGE_i.CRD_i/x_out_reg[15]/Q
                         net (fo=1, routed)           0.079     1.709    GEN[12].STAGE_i.CRD_i/x_out_reg_n_0_[15]
    SLICE_X30Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.754 r  GEN[12].STAGE_i.CRD_i/x_out[15]_i_2__11/O
                         net (fo=1, routed)           0.000     1.754    GEN[12].STAGE_i.CRD_i/x_out[15]_i_2__11_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.818 r  GEN[12].STAGE_i.CRD_i/x_out_reg[15]_i_1__11/O[3]
                         net (fo=1, routed)           0.000     1.818    GEN[13].STAGE_i.CRD_i/D[15]
    SLICE_X30Y40         FDRE                                         r  GEN[13].STAGE_i.CRD_i/x_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         0.830     2.006    GEN[13].STAGE_i.CRD_i/clk_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  GEN[13].STAGE_i.CRD_i/x_out_reg[15]/C
                         clock pessimism             -0.504     1.502    
    SLICE_X30Y40         FDRE (Hold_fdre_C_D)         0.134     1.636    GEN[13].STAGE_i.CRD_i/x_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 GEN[12].STAGE_i.CRD_i/x_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[13].STAGE_i.CRD_i/x_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CORDIC_clk rise@0.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.250ns (73.462%)  route 0.090ns (26.538%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         0.561     1.488    GEN[12].STAGE_i.CRD_i/clk_IBUF_BUFG
    SLICE_X31Y39         FDRE                                         r  GEN[12].STAGE_i.CRD_i/x_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141     1.629 f  GEN[12].STAGE_i.CRD_i/x_out_reg[11]/Q
                         net (fo=2, routed)           0.090     1.719    GEN[12].STAGE_i.CRD_i/x_out_reg_n_0_[11]
    SLICE_X30Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.764 r  GEN[12].STAGE_i.CRD_i/x_out[11]_i_2__11/O
                         net (fo=1, routed)           0.000     1.764    GEN[12].STAGE_i.CRD_i/x_out[11]_i_2__11_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.828 r  GEN[12].STAGE_i.CRD_i/x_out_reg[11]_i_1__11/O[3]
                         net (fo=1, routed)           0.000     1.828    GEN[13].STAGE_i.CRD_i/D[11]
    SLICE_X30Y39         FDRE                                         r  GEN[13].STAGE_i.CRD_i/x_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         0.829     2.005    GEN[13].STAGE_i.CRD_i/clk_IBUF_BUFG
    SLICE_X30Y39         FDRE                                         r  GEN[13].STAGE_i.CRD_i/x_out_reg[11]/C
                         clock pessimism             -0.504     1.501    
    SLICE_X30Y39         FDRE (Hold_fdre_C_D)         0.134     1.635    GEN[13].STAGE_i.CRD_i/x_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 GEN[12].STAGE_i.CRD_i/x_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[13].STAGE_i.CRD_i/x_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CORDIC_clk rise@0.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.250ns (73.462%)  route 0.090ns (26.538%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         0.561     1.488    GEN[12].STAGE_i.CRD_i/clk_IBUF_BUFG
    SLICE_X31Y38         FDRE                                         r  GEN[12].STAGE_i.CRD_i/x_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.141     1.629 f  GEN[12].STAGE_i.CRD_i/x_out_reg[7]/Q
                         net (fo=2, routed)           0.090     1.719    GEN[12].STAGE_i.CRD_i/x_out_reg_n_0_[7]
    SLICE_X30Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.764 r  GEN[12].STAGE_i.CRD_i/x_out[7]_i_2__11/O
                         net (fo=1, routed)           0.000     1.764    GEN[12].STAGE_i.CRD_i/x_out[7]_i_2__11_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.828 r  GEN[12].STAGE_i.CRD_i/x_out_reg[7]_i_1__11/O[3]
                         net (fo=1, routed)           0.000     1.828    GEN[13].STAGE_i.CRD_i/D[7]
    SLICE_X30Y38         FDRE                                         r  GEN[13].STAGE_i.CRD_i/x_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         0.829     2.005    GEN[13].STAGE_i.CRD_i/clk_IBUF_BUFG
    SLICE_X30Y38         FDRE                                         r  GEN[13].STAGE_i.CRD_i/x_out_reg[7]/C
                         clock pessimism             -0.504     1.501    
    SLICE_X30Y38         FDRE (Hold_fdre_C_D)         0.134     1.635    GEN[13].STAGE_i.CRD_i/x_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 GEN[12].STAGE_i.CRD_i/x_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[13].STAGE_i.CRD_i/x_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CORDIC_clk rise@0.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.250ns (73.462%)  route 0.090ns (26.538%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         0.560     1.487    GEN[12].STAGE_i.CRD_i/clk_IBUF_BUFG
    SLICE_X31Y37         FDRE                                         r  GEN[12].STAGE_i.CRD_i/x_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.141     1.628 f  GEN[12].STAGE_i.CRD_i/x_out_reg[3]/Q
                         net (fo=2, routed)           0.090     1.718    GEN[12].STAGE_i.CRD_i/x_out_reg_n_0_[3]
    SLICE_X30Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.763 r  GEN[12].STAGE_i.CRD_i/x_out[3]_i_3__11/O
                         net (fo=1, routed)           0.000     1.763    GEN[12].STAGE_i.CRD_i/x_out[3]_i_3__11_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.827 r  GEN[12].STAGE_i.CRD_i/x_out_reg[3]_i_1__11/O[3]
                         net (fo=1, routed)           0.000     1.827    GEN[13].STAGE_i.CRD_i/D[3]
    SLICE_X30Y37         FDRE                                         r  GEN[13].STAGE_i.CRD_i/x_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         0.827     2.003    GEN[13].STAGE_i.CRD_i/clk_IBUF_BUFG
    SLICE_X30Y37         FDRE                                         r  GEN[13].STAGE_i.CRD_i/x_out_reg[3]/C
                         clock pessimism             -0.503     1.500    
    SLICE_X30Y37         FDRE (Hold_fdre_C_D)         0.134     1.634    GEN[13].STAGE_i.CRD_i/x_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 GEN[2].STAGE_i.CRD_i/y_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[3].STAGE_i.CRD_i/y_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CORDIC_clk rise@0.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.256ns (74.852%)  route 0.086ns (25.148%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         0.553     1.480    GEN[2].STAGE_i.CRD_i/clk_IBUF_BUFG
    SLICE_X35Y22         FDRE                                         r  GEN[2].STAGE_i.CRD_i/y_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  GEN[2].STAGE_i.CRD_i/y_out_reg[0]/Q
                         net (fo=2, routed)           0.086     1.707    GEN[2].STAGE_i.CRD_i/y_out_reg_n_0_[0]
    SLICE_X34Y22         LUT3 (Prop_lut3_I0_O)        0.045     1.752 r  GEN[2].STAGE_i.CRD_i/y_out[3]_i_5__1/O
                         net (fo=1, routed)           0.000     1.752    GEN[2].STAGE_i.CRD_i/y_out[3]_i_5__1_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.822 r  GEN[2].STAGE_i.CRD_i/y_out_reg[3]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.822    GEN[3].STAGE_i.CRD_i/y_out_reg[15]_1[0]
    SLICE_X34Y22         FDRE                                         r  GEN[3].STAGE_i.CRD_i/y_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         0.819     1.995    GEN[3].STAGE_i.CRD_i/clk_IBUF_BUFG
    SLICE_X34Y22         FDRE                                         r  GEN[3].STAGE_i.CRD_i/y_out_reg[0]/C
                         clock pessimism             -0.502     1.493    
    SLICE_X34Y22         FDRE (Hold_fdre_C_D)         0.134     1.627    GEN[3].STAGE_i.CRD_i/y_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 GEN[12].STAGE_i.CRD_i/x_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GEN[13].STAGE_i.CRD_i/x_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CORDIC_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CORDIC_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CORDIC_clk rise@0.000ns - CORDIC_clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.256ns (74.852%)  route 0.086ns (25.148%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         0.560     1.487    GEN[12].STAGE_i.CRD_i/clk_IBUF_BUFG
    SLICE_X31Y37         FDRE                                         r  GEN[12].STAGE_i.CRD_i/x_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  GEN[12].STAGE_i.CRD_i/x_out_reg[0]/Q
                         net (fo=2, routed)           0.086     1.714    GEN[12].STAGE_i.CRD_i/x_out_reg_n_0_[0]
    SLICE_X30Y37         LUT3 (Prop_lut3_I0_O)        0.045     1.759 r  GEN[12].STAGE_i.CRD_i/x_out[3]_i_6__11/O
                         net (fo=1, routed)           0.000     1.759    GEN[12].STAGE_i.CRD_i/x_out[3]_i_6__11_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.829 r  GEN[12].STAGE_i.CRD_i/x_out_reg[3]_i_1__11/O[0]
                         net (fo=1, routed)           0.000     1.829    GEN[13].STAGE_i.CRD_i/D[0]
    SLICE_X30Y37         FDRE                                         r  GEN[13].STAGE_i.CRD_i/x_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CORDIC_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         0.827     2.003    GEN[13].STAGE_i.CRD_i/clk_IBUF_BUFG
    SLICE_X30Y37         FDRE                                         r  GEN[13].STAGE_i.CRD_i/x_out_reg[0]/C
                         clock pessimism             -0.503     1.500    
    SLICE_X30Y37         FDRE (Hold_fdre_C_D)         0.134     1.634    GEN[13].STAGE_i.CRD_i/x_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CORDIC_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         8.000       6.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X38Y22   GEN[0].STAGE_1.CRD_1/x_out_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X36Y26   GEN[0].STAGE_1.CRD_1/x_out_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X36Y26   GEN[0].STAGE_1.CRD_1/x_out_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X36Y27   GEN[0].STAGE_1.CRD_1/x_out_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X36Y27   GEN[0].STAGE_1.CRD_1/x_out_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X36Y27   GEN[0].STAGE_1.CRD_1/x_out_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X36Y27   GEN[0].STAGE_1.CRD_1/x_out_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X39Y22   GEN[0].STAGE_1.CRD_1/x_out_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X39Y22   GEN[0].STAGE_1.CRD_1/x_out_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.770         4.000       3.230      SLICE_X38Y27   GEN[6].STAGE_i.CRD_i/phase_out_reg[4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.770         4.000       3.230      SLICE_X38Y27   GEN[7].STAGE_i.CRD_i/phase_out_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.770         4.000       3.230      SLICE_X38Y27   GEN[8].STAGE_i.CRD_i/phase_out_reg[2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.770         4.000       3.230      SLICE_X38Y27   GEN[9].STAGE_i.CRD_i/phase_out_reg[1]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.770         4.000       3.230      SLICE_X38Y27   GEN[6].STAGE_i.CRD_i/phase_out_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.770         4.000       3.230      SLICE_X38Y27   GEN[7].STAGE_i.CRD_i/phase_out_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.770         4.000       3.230      SLICE_X38Y27   GEN[8].STAGE_i.CRD_i/phase_out_reg[2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.770         4.000       3.230      SLICE_X38Y27   GEN[9].STAGE_i.CRD_i/phase_out_reg[1]_srl6/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         4.000       3.500      SLICE_X38Y22   GEN[0].STAGE_1.CRD_1/x_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         4.000       3.500      SLICE_X36Y26   GEN[0].STAGE_1.CRD_1/x_out_reg[10]/C
High Pulse Width  Fast    SRL16E/CLK  n/a            0.770         4.000       3.230      SLICE_X38Y27   GEN[6].STAGE_i.CRD_i/phase_out_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.770         4.000       3.230      SLICE_X38Y27   GEN[7].STAGE_i.CRD_i/phase_out_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.770         4.000       3.230      SLICE_X38Y27   GEN[8].STAGE_i.CRD_i/phase_out_reg[2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.770         4.000       3.230      SLICE_X38Y27   GEN[9].STAGE_i.CRD_i/phase_out_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.770         4.000       3.230      SLICE_X38Y27   GEN[6].STAGE_i.CRD_i/phase_out_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.770         4.000       3.230      SLICE_X38Y27   GEN[7].STAGE_i.CRD_i/phase_out_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.770         4.000       3.230      SLICE_X38Y27   GEN[8].STAGE_i.CRD_i/phase_out_reg[2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.770         4.000       3.230      SLICE_X38Y27   GEN[9].STAGE_i.CRD_i/phase_out_reg[1]_srl6/CLK
High Pulse Width  Fast    FDRE/C      n/a            0.500         4.000       3.500      SLICE_X38Y22   GEN[0].STAGE_1.CRD_1/x_out_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         4.000       3.500      SLICE_X36Y26   GEN[0].STAGE_1.CRD_1/x_out_reg[10]/C



