

================================================================
== Vivado HLS Report for 'cache_module'
================================================================
* Date:           Sat Jul 26 18:11:56 2014

* Version:        2013.4 (build date: Mon Dec 09 17:07:59 PM 2013)
* Project:        cache_module
* Solution:       cache_module
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      6.28|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   33|   33|   34|   34|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   32|   32|         2|          -|          -|    16|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond_i)
3 --> 
	2  / true
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: stg_4 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %a) nounwind, !map !0

ST_1: stg_5 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %AppID) nounwind, !map !6

ST_1: stg_6 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %sensorID) nounwind, !map !12

ST_1: stg_7 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %sensor_value) nounwind, !map !16

ST_1: stg_8 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_log_addr) nounwind, !map !20

ST_1: stg_9 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_state_addr) nounwind, !map !24

ST_1: stg_10 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @str) nounwind

ST_1: AppID_read [1/1] 0.00ns
:7  %AppID_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %AppID) nounwind

ST_1: hb_cache_AppID [1/1] 2.39ns
:8  %hb_cache_AppID = alloca [16 x i32], align 4

ST_1: hb_cache_state_addr [1/1] 2.39ns
:9  %hb_cache_state_addr = alloca [16 x i32], align 4

ST_1: hb_cache_log_addr [1/1] 2.39ns
:10  %hb_cache_log_addr = alloca [16 x i32], align 4

ST_1: hb_cache_prev_sensor_id [1/1] 2.39ns
:11  %hb_cache_prev_sensor_id = alloca [16 x i32], align 4

ST_1: stg_16 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBus(i32* %a, [7 x i8]* @p_str, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_17 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecIFCore(i32* %a, [1 x i8]* @p_str1, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_18 [1/1] 1.26ns
:14  br label %1


 <State 2>: 2.39ns
ST_2: temp_res_prev_sensor_id [1/1] 0.00ns
:0  %temp_res_prev_sensor_id = phi i32 [ undef, %0 ], [ %temp_cache_entry_prev_sensor_id_1, %_ifconv ]

ST_2: temp_res_log_addr [1/1] 0.00ns
:1  %temp_res_log_addr = phi i32 [ undef, %0 ], [ %temp_cache_entry_log_addr_1, %_ifconv ]

ST_2: temp_res_state_addr [1/1] 0.00ns
:2  %temp_res_state_addr = phi i32 [ undef, %0 ], [ %temp_cache_entry_state_addr_1, %_ifconv ]

ST_2: i_i [1/1] 0.00ns
:3  %i_i = phi i5 [ 0, %0 ], [ %i, %_ifconv ]

ST_2: exitcond_i [1/1] 1.91ns
:4  %exitcond_i = icmp eq i5 %i_i, -16

ST_2: empty [1/1] 0.00ns
:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

ST_2: i [1/1] 1.72ns
:6  %i = add i5 %i_i, 1

ST_2: stg_26 [1/1] 0.00ns
:7  br i1 %exitcond_i, label %query_hb_cache.exit, label %_ifconv

ST_2: tmp_i [1/1] 0.00ns
_ifconv:0  %tmp_i = zext i5 %i_i to i64

ST_2: hb_cache_AppID_addr [1/1] 0.00ns
_ifconv:1  %hb_cache_AppID_addr = getelementptr [16 x i32]* %hb_cache_AppID, i64 0, i64 %tmp_i

ST_2: hb_cache_AppID_load [2/2] 2.39ns
_ifconv:2  %hb_cache_AppID_load = load i32* %hb_cache_AppID_addr, align 4

ST_2: hb_cache_state_addr_addr [1/1] 0.00ns
_ifconv:4  %hb_cache_state_addr_addr = getelementptr [16 x i32]* %hb_cache_state_addr, i64 0, i64 %tmp_i

ST_2: temp_cache_entry_state_addr [2/2] 2.39ns
_ifconv:5  %temp_cache_entry_state_addr = load i32* %hb_cache_state_addr_addr, align 4

ST_2: hb_cache_log_addr_addr [1/1] 0.00ns
_ifconv:6  %hb_cache_log_addr_addr = getelementptr [16 x i32]* %hb_cache_log_addr, i64 0, i64 %tmp_i

ST_2: temp_cache_entry_log_addr [2/2] 2.39ns
_ifconv:7  %temp_cache_entry_log_addr = load i32* %hb_cache_log_addr_addr, align 4

ST_2: hb_cache_prev_sensor_id_addr [1/1] 0.00ns
_ifconv:8  %hb_cache_prev_sensor_id_addr = getelementptr [16 x i32]* %hb_cache_prev_sensor_id, i64 0, i64 %tmp_i

ST_2: temp_cache_entry_prev_sensor_id [2/2] 2.39ns
_ifconv:9  %temp_cache_entry_prev_sensor_id = load i32* %hb_cache_prev_sensor_id_addr, align 4

ST_2: stg_36 [1/1] 0.00ns
query_hb_cache.exit:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %sensor_value, i32 %temp_res_prev_sensor_id) nounwind

ST_2: stg_37 [1/1] 0.00ns
query_hb_cache.exit:1  call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_log_addr, i32 %temp_res_log_addr) nounwind

ST_2: stg_38 [1/1] 0.00ns
query_hb_cache.exit:2  call void @_ssdm_op_Write.ap_auto.i32P(i32* %out_state_addr, i32 %temp_res_state_addr) nounwind

ST_2: stg_39 [1/1] 0.00ns
query_hb_cache.exit:3  ret void


 <State 3>: 6.28ns
ST_3: hb_cache_AppID_load [1/2] 2.39ns
_ifconv:2  %hb_cache_AppID_load = load i32* %hb_cache_AppID_addr, align 4

ST_3: tmp_1_i [1/1] 2.52ns
_ifconv:3  %tmp_1_i = icmp eq i32 %hb_cache_AppID_load, %AppID_read

ST_3: temp_cache_entry_state_addr [1/2] 2.39ns
_ifconv:5  %temp_cache_entry_state_addr = load i32* %hb_cache_state_addr_addr, align 4

ST_3: temp_cache_entry_log_addr [1/2] 2.39ns
_ifconv:7  %temp_cache_entry_log_addr = load i32* %hb_cache_log_addr_addr, align 4

ST_3: temp_cache_entry_prev_sensor_id [1/2] 2.39ns
_ifconv:9  %temp_cache_entry_prev_sensor_id = load i32* %hb_cache_prev_sensor_id_addr, align 4

ST_3: temp_cache_entry_prev_sensor_id_1 [1/1] 1.37ns
_ifconv:10  %temp_cache_entry_prev_sensor_id_1 = select i1 %tmp_1_i, i32 %temp_cache_entry_prev_sensor_id, i32 %temp_res_prev_sensor_id

ST_3: temp_cache_entry_log_addr_1 [1/1] 1.37ns
_ifconv:11  %temp_cache_entry_log_addr_1 = select i1 %tmp_1_i, i32 %temp_cache_entry_log_addr, i32 %temp_res_log_addr

ST_3: temp_cache_entry_state_addr_1 [1/1] 1.37ns
_ifconv:12  %temp_cache_entry_state_addr_1 = select i1 %tmp_1_i, i32 %temp_cache_entry_state_addr, i32 %temp_res_state_addr

ST_3: stg_48 [1/1] 0.00ns
_ifconv:13  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=4; mode=0x4944730; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
Port [ AppID]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x480f070; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sensorID]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x3b41b20; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sensor_value]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x46594f0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out_log_addr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x4836100; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out_state_addr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x480f3e0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_4                             (specbitsmap      ) [ 0000]
stg_5                             (specbitsmap      ) [ 0000]
stg_6                             (specbitsmap      ) [ 0000]
stg_7                             (specbitsmap      ) [ 0000]
stg_8                             (specbitsmap      ) [ 0000]
stg_9                             (specbitsmap      ) [ 0000]
stg_10                            (spectopmodule    ) [ 0000]
AppID_read                        (read             ) [ 0011]
hb_cache_AppID                    (alloca           ) [ 0011]
hb_cache_state_addr               (alloca           ) [ 0011]
hb_cache_log_addr                 (alloca           ) [ 0011]
hb_cache_prev_sensor_id           (alloca           ) [ 0011]
stg_16                            (specbus          ) [ 0000]
stg_17                            (specifcore       ) [ 0000]
stg_18                            (br               ) [ 0111]
temp_res_prev_sensor_id           (phi              ) [ 0011]
temp_res_log_addr                 (phi              ) [ 0011]
temp_res_state_addr               (phi              ) [ 0011]
i_i                               (phi              ) [ 0010]
exitcond_i                        (icmp             ) [ 0011]
empty                             (speclooptripcount) [ 0000]
i                                 (add              ) [ 0111]
stg_26                            (br               ) [ 0000]
tmp_i                             (zext             ) [ 0000]
hb_cache_AppID_addr               (getelementptr    ) [ 0001]
hb_cache_state_addr_addr          (getelementptr    ) [ 0001]
hb_cache_log_addr_addr            (getelementptr    ) [ 0001]
hb_cache_prev_sensor_id_addr      (getelementptr    ) [ 0001]
stg_36                            (write            ) [ 0000]
stg_37                            (write            ) [ 0000]
stg_38                            (write            ) [ 0000]
stg_39                            (ret              ) [ 0000]
hb_cache_AppID_load               (load             ) [ 0000]
tmp_1_i                           (icmp             ) [ 0000]
temp_cache_entry_state_addr       (load             ) [ 0000]
temp_cache_entry_log_addr         (load             ) [ 0000]
temp_cache_entry_prev_sensor_id   (load             ) [ 0000]
temp_cache_entry_prev_sensor_id_1 (select           ) [ 0111]
temp_cache_entry_log_addr_1       (select           ) [ 0111]
temp_cache_entry_state_addr_1     (select           ) [ 0111]
stg_48                            (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="AppID">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AppID"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sensorID">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sensorID"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sensor_value">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sensor_value"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_log_addr">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_log_addr"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_state_addr">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_state_addr"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBus"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="hb_cache_AppID_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hb_cache_AppID/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="hb_cache_state_addr_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hb_cache_state_addr/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="hb_cache_log_addr_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hb_cache_log_addr/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="hb_cache_prev_sensor_id_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hb_cache_prev_sensor_id/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="AppID_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="AppID_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="stg_36_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="0" index="2" bw="32" slack="0"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_36/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="stg_37_write_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="0" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="0"/>
<pin id="82" dir="0" index="2" bw="32" slack="0"/>
<pin id="83" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_37/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="stg_38_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="32" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_38/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="hb_cache_AppID_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="5" slack="0"/>
<pin id="97" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hb_cache_AppID_addr/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="4" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="102" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hb_cache_AppID_load/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="hb_cache_state_addr_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="5" slack="0"/>
<pin id="108" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hb_cache_state_addr_addr/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_cache_entry_state_addr/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="hb_cache_log_addr_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="5" slack="0"/>
<pin id="119" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hb_cache_log_addr_addr/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="124" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_cache_entry_log_addr/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="hb_cache_prev_sensor_id_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="5" slack="0"/>
<pin id="130" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hb_cache_prev_sensor_id_addr/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_cache_entry_prev_sensor_id/2 "/>
</bind>
</comp>

<comp id="137" class="1005" name="temp_res_prev_sensor_id_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="1"/>
<pin id="139" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_res_prev_sensor_id (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="temp_res_prev_sensor_id_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="32" slack="1"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_res_prev_sensor_id/2 "/>
</bind>
</comp>

<comp id="150" class="1005" name="temp_res_log_addr_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="1"/>
<pin id="152" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_res_log_addr (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="temp_res_log_addr_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="32" slack="1"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_res_log_addr/2 "/>
</bind>
</comp>

<comp id="163" class="1005" name="temp_res_state_addr_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="1"/>
<pin id="165" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_res_state_addr (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="temp_res_state_addr_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="32" slack="1"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_res_state_addr/2 "/>
</bind>
</comp>

<comp id="176" class="1005" name="i_i_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="1"/>
<pin id="178" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="i_i_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="5" slack="0"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="exitcond_i_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="5" slack="0"/>
<pin id="190" dir="0" index="1" bw="5" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="i_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="5" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_i_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="5" slack="0"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_1_i_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="2"/>
<pin id="211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1_i/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="temp_cache_entry_prev_sensor_id_1_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="0" index="2" bw="32" slack="1"/>
<pin id="217" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_cache_entry_prev_sensor_id_1/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="temp_cache_entry_log_addr_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="0" index="2" bw="32" slack="1"/>
<pin id="225" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_cache_entry_log_addr_1/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="temp_cache_entry_state_addr_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="0"/>
<pin id="232" dir="0" index="2" bw="32" slack="1"/>
<pin id="233" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_cache_entry_state_addr_1/3 "/>
</bind>
</comp>

<comp id="237" class="1005" name="AppID_read_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="2"/>
<pin id="239" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="AppID_read "/>
</bind>
</comp>

<comp id="245" class="1005" name="i_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="5" slack="0"/>
<pin id="247" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="250" class="1005" name="hb_cache_AppID_addr_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="1"/>
<pin id="252" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="hb_cache_AppID_addr "/>
</bind>
</comp>

<comp id="255" class="1005" name="hb_cache_state_addr_addr_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="1"/>
<pin id="257" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="hb_cache_state_addr_addr "/>
</bind>
</comp>

<comp id="260" class="1005" name="hb_cache_log_addr_addr_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="1"/>
<pin id="262" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="hb_cache_log_addr_addr "/>
</bind>
</comp>

<comp id="265" class="1005" name="hb_cache_prev_sensor_id_addr_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="1"/>
<pin id="267" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="hb_cache_prev_sensor_id_addr "/>
</bind>
</comp>

<comp id="270" class="1005" name="temp_cache_entry_prev_sensor_id_1_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_cache_entry_prev_sensor_id_1 "/>
</bind>
</comp>

<comp id="275" class="1005" name="temp_cache_entry_log_addr_1_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_cache_entry_log_addr_1 "/>
</bind>
</comp>

<comp id="280" class="1005" name="temp_cache_entry_state_addr_1_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="1"/>
<pin id="282" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_cache_entry_state_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="20" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="20" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="20" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="20" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="48" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="48" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="48" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="46" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="103"><net_src comp="93" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="46" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="104" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="46" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="115" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="46" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="126" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="34" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="141" pin="4"/><net_sink comp="72" pin=2"/></net>

<net id="149"><net_src comp="141" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="153"><net_src comp="34" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="154" pin="4"/><net_sink comp="79" pin=2"/></net>

<net id="162"><net_src comp="154" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="166"><net_src comp="34" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="167" pin="4"/><net_sink comp="86" pin=2"/></net>

<net id="175"><net_src comp="167" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="179"><net_src comp="36" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="192"><net_src comp="180" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="38" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="180" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="44" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="180" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="205"><net_src comp="200" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="206"><net_src comp="200" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="207"><net_src comp="200" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="212"><net_src comp="99" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="132" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="137" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="226"><net_src comp="208" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="121" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="150" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="234"><net_src comp="208" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="110" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="163" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="240"><net_src comp="66" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="248"><net_src comp="194" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="253"><net_src comp="93" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="258"><net_src comp="104" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="263"><net_src comp="115" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="268"><net_src comp="126" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="273"><net_src comp="213" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="278"><net_src comp="221" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="283"><net_src comp="229" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="167" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sensor_value | {2 }
	Port: out_log_addr | {2 }
	Port: out_state_addr | {2 }
  - Chain level:
	State 1
	State 2
		exitcond_i : 1
		i : 1
		stg_26 : 2
		tmp_i : 1
		hb_cache_AppID_addr : 2
		hb_cache_AppID_load : 3
		hb_cache_state_addr_addr : 2
		temp_cache_entry_state_addr : 3
		hb_cache_log_addr_addr : 2
		temp_cache_entry_log_addr : 3
		hb_cache_prev_sensor_id_addr : 2
		temp_cache_entry_prev_sensor_id : 3
		stg_36 : 1
		stg_37 : 1
		stg_38 : 1
	State 3
		tmp_1_i : 1
		temp_cache_entry_prev_sensor_id_1 : 2
		temp_cache_entry_log_addr_1 : 2
		temp_cache_entry_state_addr_1 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|
| Operation|              Functional Unit             |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|
|          | temp_cache_entry_prev_sensor_id_1_fu_213 |    0    |    32   |
|  select  |    temp_cache_entry_log_addr_1_fu_221    |    0    |    32   |
|          |   temp_cache_entry_state_addr_1_fu_229   |    0    |    32   |
|----------|------------------------------------------|---------|---------|
|   icmp   |             exitcond_i_fu_188            |    0    |    5    |
|          |              tmp_1_i_fu_208              |    0    |    40   |
|----------|------------------------------------------|---------|---------|
|    add   |                 i_fu_194                 |    0    |    5    |
|----------|------------------------------------------|---------|---------|
|   read   |           AppID_read_read_fu_66          |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |            stg_36_write_fu_72            |    0    |    0    |
|   write  |            stg_37_write_fu_79            |    0    |    0    |
|          |            stg_38_write_fu_86            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   zext   |               tmp_i_fu_200               |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   Total  |                                          |    0    |   146   |
|----------|------------------------------------------|---------|---------|

Memories:
+-----------------------+--------+--------+--------+
|                       |  BRAM  |   FF   |   LUT  |
+-----------------------+--------+--------+--------+
|     hb_cache_AppID    |    1   |    0   |    0   |
|   hb_cache_log_addr   |    1   |    0   |    0   |
|hb_cache_prev_sensor_id|    1   |    0   |    0   |
|  hb_cache_state_addr  |    1   |    0   |    0   |
+-----------------------+--------+--------+--------+
|         Total         |    4   |    0   |    0   |
+-----------------------+--------+--------+--------+

* Register list:
+-----------------------------------------+--------+
|                                         |   FF   |
+-----------------------------------------+--------+
|            AppID_read_reg_237           |   32   |
|       hb_cache_AppID_addr_reg_250       |    4   |
|      hb_cache_log_addr_addr_reg_260     |    4   |
|   hb_cache_prev_sensor_id_addr_reg_265  |    4   |
|     hb_cache_state_addr_addr_reg_255    |    4   |
|               i_i_reg_176               |    5   |
|                i_reg_245                |    5   |
|   temp_cache_entry_log_addr_1_reg_275   |   32   |
|temp_cache_entry_prev_sensor_id_1_reg_270|   32   |
|  temp_cache_entry_state_addr_1_reg_280  |   32   |
|        temp_res_log_addr_reg_150        |   32   |
|     temp_res_prev_sensor_id_reg_137     |   32   |
|       temp_res_state_addr_reg_163       |   32   |
+-----------------------------------------+--------+
|                  Total                  |   250  |
+-----------------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
|         grp_access_fu_99        |  p0  |   2  |   4  |    8   ||    4    |
|        grp_access_fu_110        |  p0  |   2  |   4  |    8   ||    4    |
|        grp_access_fu_121        |  p0  |   2  |   4  |    8   ||    4    |
|        grp_access_fu_132        |  p0  |   2  |   4  |    8   ||    4    |
| temp_res_prev_sensor_id_reg_137 |  p0  |   2  |  32  |   64   ||    32   |
|    temp_res_log_addr_reg_150    |  p0  |   2  |  32  |   64   ||    32   |
|   temp_res_state_addr_reg_163   |  p0  |   2  |  32  |   64   ||    32   |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   224  ||  9.569  ||   112   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   146  |
|   Memory  |    4   |    -   |    0   |    0   |
|Multiplexer|    -   |    9   |    -   |   112  |
|  Register |    -   |    -   |   250  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    9   |   250  |   258  |
+-----------+--------+--------+--------+--------+
