$date
	Sat May 16 13:02:45 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ms
$end
$scope module mux2_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ s $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ s $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#50
1$
#100
0$
1#
#150
1!
1$
#200
0$
0#
1"
#250
0!
1$
#300
1!
0$
1#
#350
1$
#400
