
*** Running vivado
    with args -log design_1_stream_average_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_stream_average_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_stream_average_0_0.tcl -notrace
Command: synth_design -top design_1_stream_average_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16460 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 390.980 ; gain = 104.121
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_stream_average_0_0' [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ip/design_1_stream_average_0_0/synth/design_1_stream_average_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'stream_average' [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/stream_average.v:12]
INFO: [Synth 8-638] synthesizing module 'process_instream' [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/process_instream.v:10]
INFO: [Synth 8-638] synthesizing module 'process_instream_Loo' [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/process_instream_Loo.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/process_instream_Loo.v:54]
INFO: [Synth 8-638] synthesizing module 'process_instream_bkb' [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/process_instream_bkb.v:57]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'process_instream_bkb_ram' [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/process_instream_bkb.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/process_instream_bkb.v:24]
INFO: [Synth 8-3876] $readmem data file './process_instream_bkb_ram.dat' is read successfully [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/process_instream_bkb.v:27]
INFO: [Synth 8-256] done synthesizing module 'process_instream_bkb_ram' (1#1) [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/process_instream_bkb.v:9]
INFO: [Synth 8-256] done synthesizing module 'process_instream_bkb' (2#1) [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/process_instream_bkb.v:57]
INFO: [Synth 8-638] synthesizing module 'stream_average_facud' [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/stream_average_facud.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'stream_average_ap_fadd_3_full_dsp_32' [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/ip/stream_average_ap_fadd_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at 'd:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/b20f/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/ip/stream_average_ap_fadd_3_full_dsp_32.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'stream_average_ap_fadd_3_full_dsp_32' (20#1) [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/ip/stream_average_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'stream_average_facud' (21#1) [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/stream_average_facud.v:11]
INFO: [Synth 8-638] synthesizing module 'stream_average_fmdEe' [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/stream_average_fmdEe.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'stream_average_ap_fmul_2_max_dsp_32' [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/ip/stream_average_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at 'd:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/b20f/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/ip/stream_average_ap_fmul_2_max_dsp_32.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'stream_average_ap_fmul_2_max_dsp_32' (29#1) [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/ip/stream_average_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'stream_average_fmdEe' (30#1) [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/stream_average_fmdEe.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/process_instream_Loo.v:807]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/process_instream_Loo.v:833]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/process_instream_Loo.v:839]
INFO: [Synth 8-256] done synthesizing module 'process_instream_Loo' (31#1) [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/process_instream_Loo.v:10]
INFO: [Synth 8-256] done synthesizing module 'process_instream' (32#1) [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/process_instream.v:10]
INFO: [Synth 8-638] synthesizing module 'process_outstream' [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/process_outstream.v:10]
INFO: [Synth 8-638] synthesizing module 'process_outstream_Lo' [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/process_outstream_Lo.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/process_outstream_Lo.v:54]
INFO: [Synth 8-256] done synthesizing module 'process_outstream_Lo' (33#1) [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/process_outstream_Lo.v:10]
INFO: [Synth 8-256] done synthesizing module 'process_outstream' (34#1) [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/process_outstream.v:10]
INFO: [Synth 8-638] synthesizing module 'stream_average_bueOg' [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/stream_average_bueOg.v:11]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'stream_average_bueOg_memcore' [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/stream_average_bueOg_memcore.v:69]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2048 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'stream_average_bueOg_memcore_ram' [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/stream_average_bueOg_memcore.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 2048 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/stream_average_bueOg_memcore.v:27]
INFO: [Synth 8-3876] $readmem data file './stream_average_bueOg_memcore_ram.dat' is read successfully [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/stream_average_bueOg_memcore.v:30]
INFO: [Synth 8-256] done synthesizing module 'stream_average_bueOg_memcore_ram' (35#1) [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/stream_average_bueOg_memcore.v:9]
INFO: [Synth 8-256] done synthesizing module 'stream_average_bueOg_memcore' (36#1) [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/stream_average_bueOg_memcore.v:69]
INFO: [Synth 8-256] done synthesizing module 'stream_average_bueOg' (37#1) [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/stream_average_bueOg.v:11]
INFO: [Synth 8-256] done synthesizing module 'stream_average' (38#1) [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/stream_average.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_stream_average_0_0' (39#1) [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ip/design_1_stream_average_0_0/synth/design_1_stream_average_0_0.v:57]
WARNING: [Synth 8-3331] design stream_average_bueOg_memcore has unconnected port reset
WARNING: [Synth 8-3331] design process_outstream has unconnected port buffer_r_q1[31]
WARNING: [Synth 8-3331] design process_outstream has unconnected port buffer_r_q1[30]
WARNING: [Synth 8-3331] design process_outstream has unconnected port buffer_r_q1[29]
WARNING: [Synth 8-3331] design process_outstream has unconnected port buffer_r_q1[28]
WARNING: [Synth 8-3331] design process_outstream has unconnected port buffer_r_q1[27]
WARNING: [Synth 8-3331] design process_outstream has unconnected port buffer_r_q1[26]
WARNING: [Synth 8-3331] design process_outstream has unconnected port buffer_r_q1[25]
WARNING: [Synth 8-3331] design process_outstream has unconnected port buffer_r_q1[24]
WARNING: [Synth 8-3331] design process_outstream has unconnected port buffer_r_q1[23]
WARNING: [Synth 8-3331] design process_outstream has unconnected port buffer_r_q1[22]
WARNING: [Synth 8-3331] design process_outstream has unconnected port buffer_r_q1[21]
WARNING: [Synth 8-3331] design process_outstream has unconnected port buffer_r_q1[20]
WARNING: [Synth 8-3331] design process_outstream has unconnected port buffer_r_q1[19]
WARNING: [Synth 8-3331] design process_outstream has unconnected port buffer_r_q1[18]
WARNING: [Synth 8-3331] design process_outstream has unconnected port buffer_r_q1[17]
WARNING: [Synth 8-3331] design process_outstream has unconnected port buffer_r_q1[16]
WARNING: [Synth 8-3331] design process_outstream has unconnected port buffer_r_q1[15]
WARNING: [Synth 8-3331] design process_outstream has unconnected port buffer_r_q1[14]
WARNING: [Synth 8-3331] design process_outstream has unconnected port buffer_r_q1[13]
WARNING: [Synth 8-3331] design process_outstream has unconnected port buffer_r_q1[12]
WARNING: [Synth 8-3331] design process_outstream has unconnected port buffer_r_q1[11]
WARNING: [Synth 8-3331] design process_outstream has unconnected port buffer_r_q1[10]
WARNING: [Synth 8-3331] design process_outstream has unconnected port buffer_r_q1[9]
WARNING: [Synth 8-3331] design process_outstream has unconnected port buffer_r_q1[8]
WARNING: [Synth 8-3331] design process_outstream has unconnected port buffer_r_q1[7]
WARNING: [Synth 8-3331] design process_outstream has unconnected port buffer_r_q1[6]
WARNING: [Synth 8-3331] design process_outstream has unconnected port buffer_r_q1[5]
WARNING: [Synth 8-3331] design process_outstream has unconnected port buffer_r_q1[4]
WARNING: [Synth 8-3331] design process_outstream has unconnected port buffer_r_q1[3]
WARNING: [Synth 8-3331] design process_outstream has unconnected port buffer_r_q1[2]
WARNING: [Synth 8-3331] design process_outstream has unconnected port buffer_r_q1[1]
WARNING: [Synth 8-3331] design process_outstream has unconnected port buffer_r_q1[0]
WARNING: [Synth 8-3331] design process_outstream has unconnected port buffer_r_empty_n
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized29 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized29 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized29 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized29 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized29 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized72 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized72 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized72 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized72 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized72 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized70 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized70 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized70 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized70 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized70 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design flt_round_dsp_opt_full has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized60 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized60 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized60 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized60 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized60 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized68 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized68 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized68 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized68 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized68 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized49 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized49 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized49 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized49 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized49 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized47 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized47 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized47 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized47 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized47 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized66 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized66 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized66 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized66 has unconnected port SSET
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 516.305 ; gain = 229.445
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 516.305 ; gain = 229.445
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ip/design_1_stream_average_0_0/constraints/stream_average_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ip/design_1_stream_average_0_0/constraints/stream_average_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.runs/design_1_stream_average_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.runs/design_1_stream_average_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  FDE => FDRE: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 759.457 ; gain = 0.297
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 759.457 ; gain = 472.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 759.457 ; gain = 472.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.runs/design_1_stream_average_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 759.457 ; gain = 472.598
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter4_tmp_5_i_reg_271_reg[63:11]' into 'tmp_5_i_reg_271_reg[63:11]' [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/process_instream_Loo.v:843]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter5_tmp_5_i_reg_271_reg[63:11]' into 'tmp_5_i_reg_271_reg[63:11]' [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/process_instream_Loo.v:844]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter6_tmp_5_i_reg_271_reg[63:11]' into 'tmp_5_i_reg_271_reg[63:11]' [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/process_instream_Loo.v:845]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter7_tmp_5_i_reg_271_reg[63:11]' into 'tmp_5_i_reg_271_reg[63:11]' [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/process_instream_Loo.v:846]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter8_tmp_5_i_reg_271_reg[63:11]' into 'tmp_5_i_reg_271_reg[63:11]' [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/process_instream_Loo.v:847]
INFO: [Synth 8-4471] merging register 'ap_reg_pp0_iter9_tmp_5_i_reg_271_reg[63:11]' into 'tmp_5_i_reg_271_reg[63:11]' [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/process_instream_Loo.v:797]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter9_tmp_5_i_reg_271_reg' and it is trimmed from '11' to '10' bits. [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/process_instream_Loo.v:480]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter8_tmp_5_i_reg_271_reg' and it is trimmed from '11' to '10' bits. [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/process_instream_Loo.v:477]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter7_tmp_5_i_reg_271_reg' and it is trimmed from '11' to '10' bits. [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/process_instream_Loo.v:474]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter6_tmp_5_i_reg_271_reg' and it is trimmed from '11' to '10' bits. [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/process_instream_Loo.v:471]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter5_tmp_5_i_reg_271_reg' and it is trimmed from '11' to '10' bits. [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/process_instream_Loo.v:468]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter4_tmp_5_i_reg_271_reg' and it is trimmed from '11' to '10' bits. [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/process_instream_Loo.v:465]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_5_i_reg_271_reg' and it is trimmed from '11' to '10' bits. [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/process_instream_Loo.v:465]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_182_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_i_fu_209_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "packet_out_last_V_fu_84_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 759.457 ; gain = 472.598
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_facud_U1/stream_average_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_facud_U1/stream_average_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_facud_U1/stream_average_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_facud_U1/stream_average_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_facud_U1/stream_average_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_facud_U1/stream_average_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/stream_average_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/stream_average_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/stream_average_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/stream_average_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/ce_r_reg' into 'process_instream_U0/process_instream_Loo_U0/stream_average_facud_U1/ce_r_reg' [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/stream_average_fmdEe.v:53]
WARNING: [Synth 8-6014] Unused sequential element process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/ce_r_reg was removed.  [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/stream_average_fmdEe.v:53]
INFO: [Synth 8-5546] ROM "process_instream_U0/process_instream_Loo_U0/exitcond_flatten_fu_182_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "process_outstream_U0/process_outstream_Lo_U0/packet_out_last_V_fu_84_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element buffer_r_U/stream_average_bueOg_memcore_U/stream_average_bueOg_memcore_ram_U/q0_reg was removed.  [d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ipshared/9baf/hdl/verilog/stream_average_bueOg_memcore.v:42]
WARNING: [Synth 8-6014] Unused sequential element buffer_r_U/stream_average_bueOg_memcore_U/stream_average_bueOg_memcore_ram_U/ram_reg was removed. 
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/next_buffer_addr_reg_276_reg[0]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/tmp_5_i_reg_271_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/next_buffer_addr_reg_276_reg[1]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/tmp_5_i_reg_271_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/next_buffer_addr_reg_276_reg[2]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/tmp_5_i_reg_271_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/next_buffer_addr_reg_276_reg[3]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/tmp_5_i_reg_271_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/next_buffer_addr_reg_276_reg[4]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/tmp_5_i_reg_271_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/next_buffer_addr_reg_276_reg[5]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/tmp_5_i_reg_271_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/next_buffer_addr_reg_276_reg[6]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/tmp_5_i_reg_271_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/next_buffer_addr_reg_276_reg[7]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/tmp_5_i_reg_271_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/next_buffer_addr_reg_276_reg[8]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/tmp_5_i_reg_271_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/next_buffer_addr_reg_276_reg[9]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/tmp_5_i_reg_271_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter4_next_buffer_addr_reg_276_reg[0]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter4_tmp_5_i_reg_271_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter4_next_buffer_addr_reg_276_reg[1]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter4_tmp_5_i_reg_271_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter4_next_buffer_addr_reg_276_reg[2]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter4_tmp_5_i_reg_271_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter4_next_buffer_addr_reg_276_reg[3]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter4_tmp_5_i_reg_271_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter4_next_buffer_addr_reg_276_reg[4]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter4_tmp_5_i_reg_271_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter4_next_buffer_addr_reg_276_reg[5]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter4_tmp_5_i_reg_271_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter4_next_buffer_addr_reg_276_reg[6]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter4_tmp_5_i_reg_271_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter4_next_buffer_addr_reg_276_reg[7]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter4_tmp_5_i_reg_271_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter4_next_buffer_addr_reg_276_reg[8]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter4_tmp_5_i_reg_271_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter4_next_buffer_addr_reg_276_reg[9]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter4_tmp_5_i_reg_271_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter5_next_buffer_addr_reg_276_reg[0]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter5_tmp_5_i_reg_271_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter5_next_buffer_addr_reg_276_reg[1]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter5_tmp_5_i_reg_271_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter5_next_buffer_addr_reg_276_reg[2]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter5_tmp_5_i_reg_271_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter5_next_buffer_addr_reg_276_reg[3]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter5_tmp_5_i_reg_271_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter5_next_buffer_addr_reg_276_reg[4]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter5_tmp_5_i_reg_271_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter5_next_buffer_addr_reg_276_reg[5]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter5_tmp_5_i_reg_271_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter5_next_buffer_addr_reg_276_reg[6]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter5_tmp_5_i_reg_271_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter5_next_buffer_addr_reg_276_reg[7]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter5_tmp_5_i_reg_271_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter5_next_buffer_addr_reg_276_reg[8]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter5_tmp_5_i_reg_271_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter5_next_buffer_addr_reg_276_reg[9]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter5_tmp_5_i_reg_271_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter6_next_buffer_addr_reg_276_reg[0]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter6_tmp_5_i_reg_271_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter6_next_buffer_addr_reg_276_reg[1]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter6_tmp_5_i_reg_271_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter6_next_buffer_addr_reg_276_reg[2]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter6_tmp_5_i_reg_271_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter6_next_buffer_addr_reg_276_reg[3]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter6_tmp_5_i_reg_271_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter6_next_buffer_addr_reg_276_reg[4]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter6_tmp_5_i_reg_271_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter6_next_buffer_addr_reg_276_reg[5]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter6_tmp_5_i_reg_271_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter6_next_buffer_addr_reg_276_reg[6]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter6_tmp_5_i_reg_271_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter6_next_buffer_addr_reg_276_reg[7]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter6_tmp_5_i_reg_271_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter6_next_buffer_addr_reg_276_reg[8]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter6_tmp_5_i_reg_271_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter6_next_buffer_addr_reg_276_reg[9]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter6_tmp_5_i_reg_271_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[31]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter7_next_buffer_addr_reg_276_reg[0]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter7_tmp_5_i_reg_271_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter7_next_buffer_addr_reg_276_reg[1]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter7_tmp_5_i_reg_271_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter7_next_buffer_addr_reg_276_reg[2]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter7_tmp_5_i_reg_271_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter7_next_buffer_addr_reg_276_reg[3]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter7_tmp_5_i_reg_271_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter7_next_buffer_addr_reg_276_reg[4]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter7_tmp_5_i_reg_271_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter7_next_buffer_addr_reg_276_reg[5]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter7_tmp_5_i_reg_271_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter7_next_buffer_addr_reg_276_reg[6]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter7_tmp_5_i_reg_271_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter7_next_buffer_addr_reg_276_reg[7]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter7_tmp_5_i_reg_271_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter7_next_buffer_addr_reg_276_reg[8]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter7_tmp_5_i_reg_271_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter7_next_buffer_addr_reg_276_reg[9]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter7_tmp_5_i_reg_271_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[23]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[24]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[25]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[26]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[27]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[28]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[29] )
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[30]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[0]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[1]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[2]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[3]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[4]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[5]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[6]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[7]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[8]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[9]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[10]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[11]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[12]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[13]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[14]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[15]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[16]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[17]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[18]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[19]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[20]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[21]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[22] )
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter8_next_buffer_addr_reg_276_reg[0]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter8_tmp_5_i_reg_271_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter8_next_buffer_addr_reg_276_reg[1]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter8_tmp_5_i_reg_271_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter8_next_buffer_addr_reg_276_reg[2]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter8_tmp_5_i_reg_271_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter8_next_buffer_addr_reg_276_reg[3]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter8_tmp_5_i_reg_271_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter8_next_buffer_addr_reg_276_reg[4]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter8_tmp_5_i_reg_271_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter8_next_buffer_addr_reg_276_reg[5]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter8_tmp_5_i_reg_271_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter8_next_buffer_addr_reg_276_reg[6]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter8_tmp_5_i_reg_271_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter8_next_buffer_addr_reg_276_reg[7]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter8_tmp_5_i_reg_271_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter8_next_buffer_addr_reg_276_reg[8]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter8_tmp_5_i_reg_271_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter8_next_buffer_addr_reg_276_reg[9]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter8_tmp_5_i_reg_271_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter9_next_buffer_addr_reg_276_reg[0]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter9_tmp_5_i_reg_271_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter9_next_buffer_addr_reg_276_reg[1]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter9_tmp_5_i_reg_271_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter9_next_buffer_addr_reg_276_reg[2]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter9_tmp_5_i_reg_271_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter9_next_buffer_addr_reg_276_reg[3]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter9_tmp_5_i_reg_271_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter9_next_buffer_addr_reg_276_reg[4]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter9_tmp_5_i_reg_271_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter9_next_buffer_addr_reg_276_reg[5]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter9_tmp_5_i_reg_271_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter9_next_buffer_addr_reg_276_reg[6]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter9_tmp_5_i_reg_271_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter9_next_buffer_addr_reg_276_reg[7]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter9_tmp_5_i_reg_271_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter9_next_buffer_addr_reg_276_reg[8]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter9_tmp_5_i_reg_271_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter9_next_buffer_addr_reg_276_reg[9]' (FDE) to 'inst/process_instream_U0/process_instream_Loo_U0/ap_reg_pp0_iter9_tmp_5_i_reg_271_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\process_outstream_U0/process_outstream_Lo_U0/ap_done_reg_reg )
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_5_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized1.
WARNING: [Synth 8-3332] Sequential element (process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[29]) is unused and will be removed from module stream_average.
WARNING: [Synth 8-3332] Sequential element (process_instream_U0/process_instream_Loo_U0/stream_average_fmdEe_U2/din1_buf1_reg[22]) is unused and will be removed from module stream_average.
WARNING: [Synth 8-3332] Sequential element (process_outstream_U0/process_outstream_Lo_U0/ap_done_reg_reg) is unused and will be removed from module stream_average.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:50 . Memory (MB): peak = 759.457 ; gain = 472.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:01:07 . Memory (MB): peak = 862.070 ; gain = 575.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:07 . Memory (MB): peak = 886.094 ; gain = 599.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/buffer_r_U/stream_average_bueOg_memcore_U/stream_average_bueOg_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/buffer_r_U/stream_average_bueOg_memcore_U/stream_average_bueOg_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:01:08 . Memory (MB): peak = 890.184 ; gain = 603.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:01:10 . Memory (MB): peak = 890.184 ; gain = 603.324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:01:10 . Memory (MB): peak = 890.184 ; gain = 603.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:10 . Memory (MB): peak = 890.184 ; gain = 603.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:01:10 . Memory (MB): peak = 890.184 ; gain = 603.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:10 . Memory (MB): peak = 890.184 ; gain = 603.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:01:10 . Memory (MB): peak = 890.184 ; gain = 603.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |     7|
|2     |DSP48E1    |     1|
|3     |DSP48E1_1  |     1|
|4     |DSP48E1_2  |     1|
|5     |DSP48E1_3  |     1|
|6     |DSP48E1_4  |     1|
|7     |LUT1       |    12|
|8     |LUT2       |    42|
|9     |LUT3       |   238|
|10    |LUT4       |    73|
|11    |LUT5       |   134|
|12    |LUT6       |   162|
|13    |MUXCY      |    70|
|14    |RAMB36E1_1 |     2|
|15    |RAMB36E1_2 |     1|
|16    |SRL16E     |    11|
|17    |XORCY      |    25|
|18    |FDE        |     3|
|19    |FDRE       |   661|
|20    |FDSE       |     4|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:10 . Memory (MB): peak = 890.184 ; gain = 603.324
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 118 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:01:00 . Memory (MB): peak = 890.184 ; gain = 360.172
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:01:10 . Memory (MB): peak = 890.184 ; gain = 603.324
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 113 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 19 instances
  FDE => FDRE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
211 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:14 . Memory (MB): peak = 890.184 ; gain = 614.793
INFO: [Common 17-1381] The checkpoint 'D:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.runs/design_1_stream_average_0_0_synth_1/design_1_stream_average_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.srcs/sources_1/bd/design_1/ip/design_1_stream_average_0_0/design_1_stream_average_0_0.xci
INFO: [Coretcl 2-1174] Renamed 108 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/HUST_study/FPGA_based_DSP/microblaze_3_4_1/microblaze_3_4_1.runs/design_1_stream_average_0_0_synth_1/design_1_stream_average_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_stream_average_0_0_utilization_synth.rpt -pb design_1_stream_average_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 890.184 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jun 21 00:33:52 2018...
