// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module relu (
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        data_6_V_read,
        data_7_V_read,
        data_8_V_read,
        data_9_V_read,
        data_10_V_read,
        data_11_V_read,
        data_12_V_read,
        data_13_V_read,
        data_14_V_read,
        data_15_V_read,
        data_16_V_read,
        data_17_V_read,
        data_18_V_read,
        data_19_V_read,
        data_20_V_read,
        data_21_V_read,
        data_22_V_read,
        data_23_V_read,
        data_24_V_read,
        data_25_V_read,
        data_26_V_read,
        data_27_V_read,
        data_28_V_read,
        data_29_V_read,
        data_30_V_read,
        data_31_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20,
        ap_return_21,
        ap_return_22,
        ap_return_23,
        ap_return_24,
        ap_return_25,
        ap_return_26,
        ap_return_27,
        ap_return_28,
        ap_return_29,
        ap_return_30,
        ap_return_31
);

parameter    ap_const_lv18_0 = 18'b000000000000000000;
parameter    ap_const_lv17_0 = 17'b00000000000000000;

input  [17:0] data_0_V_read;
input  [17:0] data_1_V_read;
input  [17:0] data_2_V_read;
input  [17:0] data_3_V_read;
input  [17:0] data_4_V_read;
input  [17:0] data_5_V_read;
input  [17:0] data_6_V_read;
input  [17:0] data_7_V_read;
input  [17:0] data_8_V_read;
input  [17:0] data_9_V_read;
input  [17:0] data_10_V_read;
input  [17:0] data_11_V_read;
input  [17:0] data_12_V_read;
input  [17:0] data_13_V_read;
input  [17:0] data_14_V_read;
input  [17:0] data_15_V_read;
input  [17:0] data_16_V_read;
input  [17:0] data_17_V_read;
input  [17:0] data_18_V_read;
input  [17:0] data_19_V_read;
input  [17:0] data_20_V_read;
input  [17:0] data_21_V_read;
input  [17:0] data_22_V_read;
input  [17:0] data_23_V_read;
input  [17:0] data_24_V_read;
input  [17:0] data_25_V_read;
input  [17:0] data_26_V_read;
input  [17:0] data_27_V_read;
input  [17:0] data_28_V_read;
input  [17:0] data_29_V_read;
input  [17:0] data_30_V_read;
input  [17:0] data_31_V_read;
output  [17:0] ap_return_0;
output  [17:0] ap_return_1;
output  [17:0] ap_return_2;
output  [17:0] ap_return_3;
output  [17:0] ap_return_4;
output  [17:0] ap_return_5;
output  [17:0] ap_return_6;
output  [17:0] ap_return_7;
output  [17:0] ap_return_8;
output  [17:0] ap_return_9;
output  [17:0] ap_return_10;
output  [17:0] ap_return_11;
output  [17:0] ap_return_12;
output  [17:0] ap_return_13;
output  [17:0] ap_return_14;
output  [17:0] ap_return_15;
output  [17:0] ap_return_16;
output  [17:0] ap_return_17;
output  [17:0] ap_return_18;
output  [17:0] ap_return_19;
output  [17:0] ap_return_20;
output  [17:0] ap_return_21;
output  [17:0] ap_return_22;
output  [17:0] ap_return_23;
output  [17:0] ap_return_24;
output  [17:0] ap_return_25;
output  [17:0] ap_return_26;
output  [17:0] ap_return_27;
output  [17:0] ap_return_28;
output  [17:0] ap_return_29;
output  [17:0] ap_return_30;
output  [17:0] ap_return_31;

wire   [0:0] tmp_1_fu_280_p2;
wire   [16:0] tmp_9_fu_286_p1;
wire   [16:0] res_0_V_write_assig_fu_290_p3;
wire   [0:0] tmp_1_1_fu_302_p2;
wire   [16:0] tmp_10_fu_308_p1;
wire   [16:0] res_1_V_write_assig_fu_312_p3;
wire   [0:0] tmp_1_2_fu_324_p2;
wire   [16:0] tmp_11_fu_330_p1;
wire   [16:0] res_2_V_write_assig_fu_334_p3;
wire   [0:0] tmp_1_3_fu_346_p2;
wire   [16:0] tmp_12_fu_352_p1;
wire   [16:0] res_3_V_write_assig_fu_356_p3;
wire   [0:0] tmp_1_4_fu_368_p2;
wire   [16:0] tmp_13_fu_374_p1;
wire   [16:0] res_4_V_write_assig_fu_378_p3;
wire   [0:0] tmp_1_5_fu_390_p2;
wire   [16:0] tmp_14_fu_396_p1;
wire   [16:0] res_5_V_write_assig_fu_400_p3;
wire   [0:0] tmp_1_6_fu_412_p2;
wire   [16:0] tmp_15_fu_418_p1;
wire   [16:0] res_6_V_write_assig_fu_422_p3;
wire   [0:0] tmp_1_7_fu_434_p2;
wire   [16:0] tmp_16_fu_440_p1;
wire   [16:0] res_7_V_write_assig_fu_444_p3;
wire   [0:0] tmp_1_8_fu_456_p2;
wire   [16:0] tmp_17_fu_462_p1;
wire   [16:0] res_8_V_write_assig_fu_466_p3;
wire   [0:0] tmp_1_9_fu_478_p2;
wire   [16:0] tmp_18_fu_484_p1;
wire   [16:0] res_9_V_write_assig_fu_488_p3;
wire   [0:0] tmp_1_s_fu_500_p2;
wire   [16:0] tmp_19_fu_506_p1;
wire   [16:0] res_10_V_write_assi_fu_510_p3;
wire   [0:0] tmp_1_10_fu_522_p2;
wire   [16:0] tmp_20_fu_528_p1;
wire   [16:0] res_11_V_write_assi_fu_532_p3;
wire   [0:0] tmp_1_11_fu_544_p2;
wire   [16:0] tmp_21_fu_550_p1;
wire   [16:0] res_12_V_write_assi_fu_554_p3;
wire   [0:0] tmp_1_12_fu_566_p2;
wire   [16:0] tmp_22_fu_572_p1;
wire   [16:0] res_13_V_write_assi_fu_576_p3;
wire   [0:0] tmp_1_13_fu_588_p2;
wire   [16:0] tmp_23_fu_594_p1;
wire   [16:0] res_14_V_write_assi_fu_598_p3;
wire   [0:0] tmp_1_14_fu_610_p2;
wire   [16:0] tmp_24_fu_616_p1;
wire   [16:0] res_15_V_write_assi_fu_620_p3;
wire   [0:0] tmp_1_15_fu_632_p2;
wire   [16:0] tmp_25_fu_638_p1;
wire   [16:0] res_16_V_write_assi_fu_642_p3;
wire   [0:0] tmp_1_16_fu_654_p2;
wire   [16:0] tmp_26_fu_660_p1;
wire   [16:0] res_17_V_write_assi_fu_664_p3;
wire   [0:0] tmp_1_17_fu_676_p2;
wire   [16:0] tmp_27_fu_682_p1;
wire   [16:0] res_18_V_write_assi_fu_686_p3;
wire   [0:0] tmp_1_18_fu_698_p2;
wire   [16:0] tmp_28_fu_704_p1;
wire   [16:0] res_19_V_write_assi_fu_708_p3;
wire   [0:0] tmp_1_19_fu_720_p2;
wire   [16:0] tmp_29_fu_726_p1;
wire   [16:0] res_20_V_write_assi_fu_730_p3;
wire   [0:0] tmp_1_20_fu_742_p2;
wire   [16:0] tmp_30_fu_748_p1;
wire   [16:0] res_21_V_write_assi_fu_752_p3;
wire   [0:0] tmp_1_21_fu_764_p2;
wire   [16:0] tmp_31_fu_770_p1;
wire   [16:0] res_22_V_write_assi_fu_774_p3;
wire   [0:0] tmp_1_22_fu_786_p2;
wire   [16:0] tmp_32_fu_792_p1;
wire   [16:0] res_23_V_write_assi_fu_796_p3;
wire   [0:0] tmp_1_23_fu_808_p2;
wire   [16:0] tmp_33_fu_814_p1;
wire   [16:0] res_24_V_write_assi_fu_818_p3;
wire   [0:0] tmp_1_24_fu_830_p2;
wire   [16:0] tmp_34_fu_836_p1;
wire   [16:0] res_25_V_write_assi_fu_840_p3;
wire   [0:0] tmp_1_25_fu_852_p2;
wire   [16:0] tmp_35_fu_858_p1;
wire   [16:0] res_26_V_write_assi_fu_862_p3;
wire   [0:0] tmp_1_26_fu_874_p2;
wire   [16:0] tmp_36_fu_880_p1;
wire   [16:0] res_27_V_write_assi_fu_884_p3;
wire   [0:0] tmp_1_27_fu_896_p2;
wire   [16:0] tmp_37_fu_902_p1;
wire   [16:0] res_28_V_write_assi_fu_906_p3;
wire   [0:0] tmp_1_28_fu_918_p2;
wire   [16:0] tmp_38_fu_924_p1;
wire   [16:0] res_29_V_write_assi_fu_928_p3;
wire   [0:0] tmp_1_29_fu_940_p2;
wire   [16:0] tmp_39_fu_946_p1;
wire   [16:0] res_30_V_write_assi_fu_950_p3;
wire   [0:0] tmp_1_30_fu_962_p2;
wire   [16:0] tmp_40_fu_968_p1;
wire   [16:0] res_31_V_write_assi_fu_972_p3;
wire   [17:0] res_0_V_write_assig_1_fu_298_p1;
wire   [17:0] res_1_V_write_assig_1_fu_320_p1;
wire   [17:0] res_2_V_write_assig_1_fu_342_p1;
wire   [17:0] res_3_V_write_assig_1_fu_364_p1;
wire   [17:0] res_4_V_write_assig_1_fu_386_p1;
wire   [17:0] res_5_V_write_assig_1_fu_408_p1;
wire   [17:0] res_6_V_write_assig_1_fu_430_p1;
wire   [17:0] res_7_V_write_assig_1_fu_452_p1;
wire   [17:0] res_8_V_write_assig_1_fu_474_p1;
wire   [17:0] res_9_V_write_assig_1_fu_496_p1;
wire   [17:0] res_10_V_write_assi_1_fu_518_p1;
wire   [17:0] res_11_V_write_assi_1_fu_540_p1;
wire   [17:0] res_12_V_write_assi_1_fu_562_p1;
wire   [17:0] res_13_V_write_assi_1_fu_584_p1;
wire   [17:0] res_14_V_write_assi_1_fu_606_p1;
wire   [17:0] res_15_V_write_assi_1_fu_628_p1;
wire   [17:0] res_16_V_write_assi_1_fu_650_p1;
wire   [17:0] res_17_V_write_assi_1_fu_672_p1;
wire   [17:0] res_18_V_write_assi_1_fu_694_p1;
wire   [17:0] res_19_V_write_assi_1_fu_716_p1;
wire   [17:0] res_20_V_write_assi_1_fu_738_p1;
wire   [17:0] res_21_V_write_assi_1_fu_760_p1;
wire   [17:0] res_22_V_write_assi_1_fu_782_p1;
wire   [17:0] res_23_V_write_assi_1_fu_804_p1;
wire   [17:0] res_24_V_write_assi_1_fu_826_p1;
wire   [17:0] res_25_V_write_assi_1_fu_848_p1;
wire   [17:0] res_26_V_write_assi_1_fu_870_p1;
wire   [17:0] res_27_V_write_assi_1_fu_892_p1;
wire   [17:0] res_28_V_write_assi_1_fu_914_p1;
wire   [17:0] res_29_V_write_assi_1_fu_936_p1;
wire   [17:0] res_30_V_write_assi_1_fu_958_p1;
wire   [17:0] res_31_V_write_assi_1_fu_980_p1;

assign ap_return_0 = res_0_V_write_assig_1_fu_298_p1;

assign ap_return_1 = res_1_V_write_assig_1_fu_320_p1;

assign ap_return_10 = res_10_V_write_assi_1_fu_518_p1;

assign ap_return_11 = res_11_V_write_assi_1_fu_540_p1;

assign ap_return_12 = res_12_V_write_assi_1_fu_562_p1;

assign ap_return_13 = res_13_V_write_assi_1_fu_584_p1;

assign ap_return_14 = res_14_V_write_assi_1_fu_606_p1;

assign ap_return_15 = res_15_V_write_assi_1_fu_628_p1;

assign ap_return_16 = res_16_V_write_assi_1_fu_650_p1;

assign ap_return_17 = res_17_V_write_assi_1_fu_672_p1;

assign ap_return_18 = res_18_V_write_assi_1_fu_694_p1;

assign ap_return_19 = res_19_V_write_assi_1_fu_716_p1;

assign ap_return_2 = res_2_V_write_assig_1_fu_342_p1;

assign ap_return_20 = res_20_V_write_assi_1_fu_738_p1;

assign ap_return_21 = res_21_V_write_assi_1_fu_760_p1;

assign ap_return_22 = res_22_V_write_assi_1_fu_782_p1;

assign ap_return_23 = res_23_V_write_assi_1_fu_804_p1;

assign ap_return_24 = res_24_V_write_assi_1_fu_826_p1;

assign ap_return_25 = res_25_V_write_assi_1_fu_848_p1;

assign ap_return_26 = res_26_V_write_assi_1_fu_870_p1;

assign ap_return_27 = res_27_V_write_assi_1_fu_892_p1;

assign ap_return_28 = res_28_V_write_assi_1_fu_914_p1;

assign ap_return_29 = res_29_V_write_assi_1_fu_936_p1;

assign ap_return_3 = res_3_V_write_assig_1_fu_364_p1;

assign ap_return_30 = res_30_V_write_assi_1_fu_958_p1;

assign ap_return_31 = res_31_V_write_assi_1_fu_980_p1;

assign ap_return_4 = res_4_V_write_assig_1_fu_386_p1;

assign ap_return_5 = res_5_V_write_assig_1_fu_408_p1;

assign ap_return_6 = res_6_V_write_assig_1_fu_430_p1;

assign ap_return_7 = res_7_V_write_assig_1_fu_452_p1;

assign ap_return_8 = res_8_V_write_assig_1_fu_474_p1;

assign ap_return_9 = res_9_V_write_assig_1_fu_496_p1;

assign res_0_V_write_assig_1_fu_298_p1 = res_0_V_write_assig_fu_290_p3;

assign res_0_V_write_assig_fu_290_p3 = ((tmp_1_fu_280_p2[0:0] === 1'b1) ? tmp_9_fu_286_p1 : ap_const_lv17_0);

assign res_10_V_write_assi_1_fu_518_p1 = res_10_V_write_assi_fu_510_p3;

assign res_10_V_write_assi_fu_510_p3 = ((tmp_1_s_fu_500_p2[0:0] === 1'b1) ? tmp_19_fu_506_p1 : ap_const_lv17_0);

assign res_11_V_write_assi_1_fu_540_p1 = res_11_V_write_assi_fu_532_p3;

assign res_11_V_write_assi_fu_532_p3 = ((tmp_1_10_fu_522_p2[0:0] === 1'b1) ? tmp_20_fu_528_p1 : ap_const_lv17_0);

assign res_12_V_write_assi_1_fu_562_p1 = res_12_V_write_assi_fu_554_p3;

assign res_12_V_write_assi_fu_554_p3 = ((tmp_1_11_fu_544_p2[0:0] === 1'b1) ? tmp_21_fu_550_p1 : ap_const_lv17_0);

assign res_13_V_write_assi_1_fu_584_p1 = res_13_V_write_assi_fu_576_p3;

assign res_13_V_write_assi_fu_576_p3 = ((tmp_1_12_fu_566_p2[0:0] === 1'b1) ? tmp_22_fu_572_p1 : ap_const_lv17_0);

assign res_14_V_write_assi_1_fu_606_p1 = res_14_V_write_assi_fu_598_p3;

assign res_14_V_write_assi_fu_598_p3 = ((tmp_1_13_fu_588_p2[0:0] === 1'b1) ? tmp_23_fu_594_p1 : ap_const_lv17_0);

assign res_15_V_write_assi_1_fu_628_p1 = res_15_V_write_assi_fu_620_p3;

assign res_15_V_write_assi_fu_620_p3 = ((tmp_1_14_fu_610_p2[0:0] === 1'b1) ? tmp_24_fu_616_p1 : ap_const_lv17_0);

assign res_16_V_write_assi_1_fu_650_p1 = res_16_V_write_assi_fu_642_p3;

assign res_16_V_write_assi_fu_642_p3 = ((tmp_1_15_fu_632_p2[0:0] === 1'b1) ? tmp_25_fu_638_p1 : ap_const_lv17_0);

assign res_17_V_write_assi_1_fu_672_p1 = res_17_V_write_assi_fu_664_p3;

assign res_17_V_write_assi_fu_664_p3 = ((tmp_1_16_fu_654_p2[0:0] === 1'b1) ? tmp_26_fu_660_p1 : ap_const_lv17_0);

assign res_18_V_write_assi_1_fu_694_p1 = res_18_V_write_assi_fu_686_p3;

assign res_18_V_write_assi_fu_686_p3 = ((tmp_1_17_fu_676_p2[0:0] === 1'b1) ? tmp_27_fu_682_p1 : ap_const_lv17_0);

assign res_19_V_write_assi_1_fu_716_p1 = res_19_V_write_assi_fu_708_p3;

assign res_19_V_write_assi_fu_708_p3 = ((tmp_1_18_fu_698_p2[0:0] === 1'b1) ? tmp_28_fu_704_p1 : ap_const_lv17_0);

assign res_1_V_write_assig_1_fu_320_p1 = res_1_V_write_assig_fu_312_p3;

assign res_1_V_write_assig_fu_312_p3 = ((tmp_1_1_fu_302_p2[0:0] === 1'b1) ? tmp_10_fu_308_p1 : ap_const_lv17_0);

assign res_20_V_write_assi_1_fu_738_p1 = res_20_V_write_assi_fu_730_p3;

assign res_20_V_write_assi_fu_730_p3 = ((tmp_1_19_fu_720_p2[0:0] === 1'b1) ? tmp_29_fu_726_p1 : ap_const_lv17_0);

assign res_21_V_write_assi_1_fu_760_p1 = res_21_V_write_assi_fu_752_p3;

assign res_21_V_write_assi_fu_752_p3 = ((tmp_1_20_fu_742_p2[0:0] === 1'b1) ? tmp_30_fu_748_p1 : ap_const_lv17_0);

assign res_22_V_write_assi_1_fu_782_p1 = res_22_V_write_assi_fu_774_p3;

assign res_22_V_write_assi_fu_774_p3 = ((tmp_1_21_fu_764_p2[0:0] === 1'b1) ? tmp_31_fu_770_p1 : ap_const_lv17_0);

assign res_23_V_write_assi_1_fu_804_p1 = res_23_V_write_assi_fu_796_p3;

assign res_23_V_write_assi_fu_796_p3 = ((tmp_1_22_fu_786_p2[0:0] === 1'b1) ? tmp_32_fu_792_p1 : ap_const_lv17_0);

assign res_24_V_write_assi_1_fu_826_p1 = res_24_V_write_assi_fu_818_p3;

assign res_24_V_write_assi_fu_818_p3 = ((tmp_1_23_fu_808_p2[0:0] === 1'b1) ? tmp_33_fu_814_p1 : ap_const_lv17_0);

assign res_25_V_write_assi_1_fu_848_p1 = res_25_V_write_assi_fu_840_p3;

assign res_25_V_write_assi_fu_840_p3 = ((tmp_1_24_fu_830_p2[0:0] === 1'b1) ? tmp_34_fu_836_p1 : ap_const_lv17_0);

assign res_26_V_write_assi_1_fu_870_p1 = res_26_V_write_assi_fu_862_p3;

assign res_26_V_write_assi_fu_862_p3 = ((tmp_1_25_fu_852_p2[0:0] === 1'b1) ? tmp_35_fu_858_p1 : ap_const_lv17_0);

assign res_27_V_write_assi_1_fu_892_p1 = res_27_V_write_assi_fu_884_p3;

assign res_27_V_write_assi_fu_884_p3 = ((tmp_1_26_fu_874_p2[0:0] === 1'b1) ? tmp_36_fu_880_p1 : ap_const_lv17_0);

assign res_28_V_write_assi_1_fu_914_p1 = res_28_V_write_assi_fu_906_p3;

assign res_28_V_write_assi_fu_906_p3 = ((tmp_1_27_fu_896_p2[0:0] === 1'b1) ? tmp_37_fu_902_p1 : ap_const_lv17_0);

assign res_29_V_write_assi_1_fu_936_p1 = res_29_V_write_assi_fu_928_p3;

assign res_29_V_write_assi_fu_928_p3 = ((tmp_1_28_fu_918_p2[0:0] === 1'b1) ? tmp_38_fu_924_p1 : ap_const_lv17_0);

assign res_2_V_write_assig_1_fu_342_p1 = res_2_V_write_assig_fu_334_p3;

assign res_2_V_write_assig_fu_334_p3 = ((tmp_1_2_fu_324_p2[0:0] === 1'b1) ? tmp_11_fu_330_p1 : ap_const_lv17_0);

assign res_30_V_write_assi_1_fu_958_p1 = res_30_V_write_assi_fu_950_p3;

assign res_30_V_write_assi_fu_950_p3 = ((tmp_1_29_fu_940_p2[0:0] === 1'b1) ? tmp_39_fu_946_p1 : ap_const_lv17_0);

assign res_31_V_write_assi_1_fu_980_p1 = res_31_V_write_assi_fu_972_p3;

assign res_31_V_write_assi_fu_972_p3 = ((tmp_1_30_fu_962_p2[0:0] === 1'b1) ? tmp_40_fu_968_p1 : ap_const_lv17_0);

assign res_3_V_write_assig_1_fu_364_p1 = res_3_V_write_assig_fu_356_p3;

assign res_3_V_write_assig_fu_356_p3 = ((tmp_1_3_fu_346_p2[0:0] === 1'b1) ? tmp_12_fu_352_p1 : ap_const_lv17_0);

assign res_4_V_write_assig_1_fu_386_p1 = res_4_V_write_assig_fu_378_p3;

assign res_4_V_write_assig_fu_378_p3 = ((tmp_1_4_fu_368_p2[0:0] === 1'b1) ? tmp_13_fu_374_p1 : ap_const_lv17_0);

assign res_5_V_write_assig_1_fu_408_p1 = res_5_V_write_assig_fu_400_p3;

assign res_5_V_write_assig_fu_400_p3 = ((tmp_1_5_fu_390_p2[0:0] === 1'b1) ? tmp_14_fu_396_p1 : ap_const_lv17_0);

assign res_6_V_write_assig_1_fu_430_p1 = res_6_V_write_assig_fu_422_p3;

assign res_6_V_write_assig_fu_422_p3 = ((tmp_1_6_fu_412_p2[0:0] === 1'b1) ? tmp_15_fu_418_p1 : ap_const_lv17_0);

assign res_7_V_write_assig_1_fu_452_p1 = res_7_V_write_assig_fu_444_p3;

assign res_7_V_write_assig_fu_444_p3 = ((tmp_1_7_fu_434_p2[0:0] === 1'b1) ? tmp_16_fu_440_p1 : ap_const_lv17_0);

assign res_8_V_write_assig_1_fu_474_p1 = res_8_V_write_assig_fu_466_p3;

assign res_8_V_write_assig_fu_466_p3 = ((tmp_1_8_fu_456_p2[0:0] === 1'b1) ? tmp_17_fu_462_p1 : ap_const_lv17_0);

assign res_9_V_write_assig_1_fu_496_p1 = res_9_V_write_assig_fu_488_p3;

assign res_9_V_write_assig_fu_488_p3 = ((tmp_1_9_fu_478_p2[0:0] === 1'b1) ? tmp_18_fu_484_p1 : ap_const_lv17_0);

assign tmp_10_fu_308_p1 = data_1_V_read[16:0];

assign tmp_11_fu_330_p1 = data_2_V_read[16:0];

assign tmp_12_fu_352_p1 = data_3_V_read[16:0];

assign tmp_13_fu_374_p1 = data_4_V_read[16:0];

assign tmp_14_fu_396_p1 = data_5_V_read[16:0];

assign tmp_15_fu_418_p1 = data_6_V_read[16:0];

assign tmp_16_fu_440_p1 = data_7_V_read[16:0];

assign tmp_17_fu_462_p1 = data_8_V_read[16:0];

assign tmp_18_fu_484_p1 = data_9_V_read[16:0];

assign tmp_19_fu_506_p1 = data_10_V_read[16:0];

assign tmp_1_10_fu_522_p2 = (($signed(data_11_V_read) > $signed(18'b000000000000000000)) ? 1'b1 : 1'b0);

assign tmp_1_11_fu_544_p2 = (($signed(data_12_V_read) > $signed(18'b000000000000000000)) ? 1'b1 : 1'b0);

assign tmp_1_12_fu_566_p2 = (($signed(data_13_V_read) > $signed(18'b000000000000000000)) ? 1'b1 : 1'b0);

assign tmp_1_13_fu_588_p2 = (($signed(data_14_V_read) > $signed(18'b000000000000000000)) ? 1'b1 : 1'b0);

assign tmp_1_14_fu_610_p2 = (($signed(data_15_V_read) > $signed(18'b000000000000000000)) ? 1'b1 : 1'b0);

assign tmp_1_15_fu_632_p2 = (($signed(data_16_V_read) > $signed(18'b000000000000000000)) ? 1'b1 : 1'b0);

assign tmp_1_16_fu_654_p2 = (($signed(data_17_V_read) > $signed(18'b000000000000000000)) ? 1'b1 : 1'b0);

assign tmp_1_17_fu_676_p2 = (($signed(data_18_V_read) > $signed(18'b000000000000000000)) ? 1'b1 : 1'b0);

assign tmp_1_18_fu_698_p2 = (($signed(data_19_V_read) > $signed(18'b000000000000000000)) ? 1'b1 : 1'b0);

assign tmp_1_19_fu_720_p2 = (($signed(data_20_V_read) > $signed(18'b000000000000000000)) ? 1'b1 : 1'b0);

assign tmp_1_1_fu_302_p2 = (($signed(data_1_V_read) > $signed(18'b000000000000000000)) ? 1'b1 : 1'b0);

assign tmp_1_20_fu_742_p2 = (($signed(data_21_V_read) > $signed(18'b000000000000000000)) ? 1'b1 : 1'b0);

assign tmp_1_21_fu_764_p2 = (($signed(data_22_V_read) > $signed(18'b000000000000000000)) ? 1'b1 : 1'b0);

assign tmp_1_22_fu_786_p2 = (($signed(data_23_V_read) > $signed(18'b000000000000000000)) ? 1'b1 : 1'b0);

assign tmp_1_23_fu_808_p2 = (($signed(data_24_V_read) > $signed(18'b000000000000000000)) ? 1'b1 : 1'b0);

assign tmp_1_24_fu_830_p2 = (($signed(data_25_V_read) > $signed(18'b000000000000000000)) ? 1'b1 : 1'b0);

assign tmp_1_25_fu_852_p2 = (($signed(data_26_V_read) > $signed(18'b000000000000000000)) ? 1'b1 : 1'b0);

assign tmp_1_26_fu_874_p2 = (($signed(data_27_V_read) > $signed(18'b000000000000000000)) ? 1'b1 : 1'b0);

assign tmp_1_27_fu_896_p2 = (($signed(data_28_V_read) > $signed(18'b000000000000000000)) ? 1'b1 : 1'b0);

assign tmp_1_28_fu_918_p2 = (($signed(data_29_V_read) > $signed(18'b000000000000000000)) ? 1'b1 : 1'b0);

assign tmp_1_29_fu_940_p2 = (($signed(data_30_V_read) > $signed(18'b000000000000000000)) ? 1'b1 : 1'b0);

assign tmp_1_2_fu_324_p2 = (($signed(data_2_V_read) > $signed(18'b000000000000000000)) ? 1'b1 : 1'b0);

assign tmp_1_30_fu_962_p2 = (($signed(data_31_V_read) > $signed(18'b000000000000000000)) ? 1'b1 : 1'b0);

assign tmp_1_3_fu_346_p2 = (($signed(data_3_V_read) > $signed(18'b000000000000000000)) ? 1'b1 : 1'b0);

assign tmp_1_4_fu_368_p2 = (($signed(data_4_V_read) > $signed(18'b000000000000000000)) ? 1'b1 : 1'b0);

assign tmp_1_5_fu_390_p2 = (($signed(data_5_V_read) > $signed(18'b000000000000000000)) ? 1'b1 : 1'b0);

assign tmp_1_6_fu_412_p2 = (($signed(data_6_V_read) > $signed(18'b000000000000000000)) ? 1'b1 : 1'b0);

assign tmp_1_7_fu_434_p2 = (($signed(data_7_V_read) > $signed(18'b000000000000000000)) ? 1'b1 : 1'b0);

assign tmp_1_8_fu_456_p2 = (($signed(data_8_V_read) > $signed(18'b000000000000000000)) ? 1'b1 : 1'b0);

assign tmp_1_9_fu_478_p2 = (($signed(data_9_V_read) > $signed(18'b000000000000000000)) ? 1'b1 : 1'b0);

assign tmp_1_fu_280_p2 = (($signed(data_0_V_read) > $signed(18'b000000000000000000)) ? 1'b1 : 1'b0);

assign tmp_1_s_fu_500_p2 = (($signed(data_10_V_read) > $signed(18'b000000000000000000)) ? 1'b1 : 1'b0);

assign tmp_20_fu_528_p1 = data_11_V_read[16:0];

assign tmp_21_fu_550_p1 = data_12_V_read[16:0];

assign tmp_22_fu_572_p1 = data_13_V_read[16:0];

assign tmp_23_fu_594_p1 = data_14_V_read[16:0];

assign tmp_24_fu_616_p1 = data_15_V_read[16:0];

assign tmp_25_fu_638_p1 = data_16_V_read[16:0];

assign tmp_26_fu_660_p1 = data_17_V_read[16:0];

assign tmp_27_fu_682_p1 = data_18_V_read[16:0];

assign tmp_28_fu_704_p1 = data_19_V_read[16:0];

assign tmp_29_fu_726_p1 = data_20_V_read[16:0];

assign tmp_30_fu_748_p1 = data_21_V_read[16:0];

assign tmp_31_fu_770_p1 = data_22_V_read[16:0];

assign tmp_32_fu_792_p1 = data_23_V_read[16:0];

assign tmp_33_fu_814_p1 = data_24_V_read[16:0];

assign tmp_34_fu_836_p1 = data_25_V_read[16:0];

assign tmp_35_fu_858_p1 = data_26_V_read[16:0];

assign tmp_36_fu_880_p1 = data_27_V_read[16:0];

assign tmp_37_fu_902_p1 = data_28_V_read[16:0];

assign tmp_38_fu_924_p1 = data_29_V_read[16:0];

assign tmp_39_fu_946_p1 = data_30_V_read[16:0];

assign tmp_40_fu_968_p1 = data_31_V_read[16:0];

assign tmp_9_fu_286_p1 = data_0_V_read[16:0];

endmodule //relu
