$date
	Thu Nov 22 13:21:15 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module cache_tb $end
$var wire 32 ! out [31:0] $end
$var wire 1 " hit_miss $end
$var reg 32 # address [31:0] $end
$var reg 1 $ clk $end
$scope module uut $end
$var wire 32 % address [31:0] $end
$var wire 1 $ clk $end
$var wire 20 & tag [19:0] $end
$var wire 8 ' index [7:0] $end
$var wire 4 ( block_offset [3:0] $end
$var reg 1 " hit_miss $end
$var reg 32 ) out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
b100 (
b1 '
b0 &
b10100 %
1$
b10100 #
0"
bx !
$end
#3
0$
#6
1$
#9
0$
#12
b10100 !
b10100 )
1"
1$
#15
0$
#18
1$
#20
b110 (
b10110 #
b10110 %
#21
0$
#24
b0xxxxxxxxxxxxxxxx !
b0xxxxxxxxxxxxxxxx )
1$
#27
0$
#30
1$
#33
0$
#36
1$
#39
0$
#40
