/* auto generated by GEN_VIC_COLLECT, do not edit! */
/* from file: 'hal_interrupts_141009_1100.xls' */
/* time: Thu Oct  9 10:59:47 2014 */
/* user: buchhorn */

#ifndef __HAL_IRQID_XPIC1_H
#define __HAL_IRQID_XPIC1_H

typedef enum
{
	IRQID_XPIC1_RAP_ICC0_15 = 95,
	IRQID_XPIC1_RAP_GPIO0_4 = 94,
	IRQID_XPIC1_RAP_RTC = 93,
	IRQID_XPIC1_RAP_SIGMADELTA = 92,
	IRQID_XPIC1_RAP_PCIE = 91,
	IRQID_XPIC1_RAP_NAND = 90,
	IRQID_XPIC1_RAP_CAN_REST = 89,
	IRQID_XPIC1_RAP_CAN2 = 88,
	IRQID_XPIC1_RAP_CAN1 = 87,
	IRQID_XPIC1_RAP_CAN0 = 86,
	IRQID_XPIC1_RAP_I2C5 = 85,
	IRQID_XPIC1_RAP_I2C4 = 84,
	IRQID_XPIC1_RAP_I2C3 = 83,
	IRQID_XPIC1_RAP_I2C2 = 82,
	IRQID_XPIC1_RAP_I2C1 = 81,
	IRQID_XPIC1_RAP_I2C0 = 80,
	IRQID_XPIC1_RAP_UART3 = 79,
	IRQID_XPIC1_RAP_UART2 = 78,
	IRQID_XPIC1_RAP_UART1 = 77,
	IRQID_XPIC1_RAP_UART0 = 76,
	IRQID_XPIC1_RAP_I2S2_DMA_I2S2 = 75,
	IRQID_XPIC1_RAP_I2S1_DMA_I2S1 = 74,
	IRQID_XPIC1_RAP_I2S0_DMA_I2S0 = 73,
	IRQID_XPIC1_RAP_SPI1_DMA_SPI1 = 72,
	IRQID_XPIC1_RAP_SPI0_DMA_SPI0 = 71,
	IRQID_XPIC1_RAP_SQI1_DMA_SQI1 = 70,
	IRQID_XPIC1_RAP_SQI0_DMA_SQI0 = 69,
	IRQID_XPIC1_RAP_SDIO_DMA_SDIO = 68,
	IRQID_XPIC1_RAP_DMAERR = 67,
	IRQID_XPIC1_MULTI_PING_XPIC1 = 66,
	IRQID_XPIC1_XSYSTEM = 65,
	IRQID_XPIC1_NFIFO_XPIC1 = 63,
	IRQID_XPIC1_XPIC_DATA_MISALIGNMENT1 = 62,
	IRQID_XPIC1_CRYPT = 61,
	IRQID_XPIC1_ARM_ADC1 = 60,
	IRQID_XPIC1_ARM_ADC0 = 59,
	IRQID_XPIC1_MPWM = 58,
	IRQID_XPIC1_MENC = 57,
	IRQID_XPIC1_GPIO_XPIC1_15 = 56,
	IRQID_XPIC1_GPIO_XPIC1_14 = 55,
	IRQID_XPIC1_GPIO_XPIC1_13 = 54,
	IRQID_XPIC1_GPIO_XPIC1_12 = 53,
	IRQID_XPIC1_GPIO_XPIC1_11 = 52,
	IRQID_XPIC1_GPIO_XPIC1_10 = 51,
	IRQID_XPIC1_GPIO_XPIC1_9 = 50,
	IRQID_XPIC1_GPIO_XPIC1_8 = 49,
	IRQID_XPIC1_GPIO_XPIC1_7 = 48,
	IRQID_XPIC1_GPIO_XPIC1_6 = 47,
	IRQID_XPIC1_GPIO_XPIC1_5 = 46,
	IRQID_XPIC1_GPIO_XPIC1_4 = 45,
	IRQID_XPIC1_GPIO_XPIC1_3 = 44,
	IRQID_XPIC1_GPIO_XPIC1_2 = 43,
	IRQID_XPIC1_GPIO_XPIC1_1 = 42,
	IRQID_XPIC1_GPIO_XPIC1_0 = 41,
	IRQID_XPIC1_GPIO_TIMER_XPIC1_4 = 40,
	IRQID_XPIC1_GPIO_TIMER_XPIC1_3 = 39,
	IRQID_XPIC1_GPIO_TIMER_XPIC1_2 = 38,
	IRQID_XPIC1_GPIO_TIMER_XPIC1_1 = 37,
	IRQID_XPIC1_GPIO_TIMER_XPIC1_0 = 36,
	IRQID_XPIC1_IO_LINK = 35,
	IRQID_XPIC1_LVDS = 34,
	IRQID_XPIC1_EXT_PHY = 33,
	IRQID_XPIC1_INT_PHY = 32,
	IRQID_XPIC1_TRIGGER_LT1 = 31,
	IRQID_XPIC1_TRIGGER_LT0 = 30,
	IRQID_XPIC1_MSYNC3 = 29,
	IRQID_XPIC1_MSYNC2 = 28,
	IRQID_XPIC1_MSYNC1 = 27,
	IRQID_XPIC1_MSYNC0 = 26,
	IRQID_XPIC1_COM3 = 25,
	IRQID_XPIC1_COM2 = 24,
	IRQID_XPIC1_COM1 = 23,
	IRQID_XPIC1_COM0 = 22,
	IRQID_XPIC1_LCD = 21,
	IRQID_XPIC1_CAN = 20,
	IRQID_XPIC1_I2C2 = 19,
	IRQID_XPIC1_I2C1 = 18,
	IRQID_XPIC1_I2C0 = 17,
	IRQID_XPIC1_SPI1 = 16,
	IRQID_XPIC1_SPI0 = 15,
	IRQID_XPIC1_USB = 14,
	IRQID_XPIC1_UART2 = 13,
	IRQID_XPIC1_UART1 = 12,
	IRQID_XPIC1_UART0 = 11,
	IRQID_XPIC1_ETH = 10,
	IRQID_XPIC1_HIF_PIO_XPIC = 9,
	IRQID_XPIC1_HS1_XPIC_NETX = 8,
	IRQID_XPIC1_HS0_XPIC_NETX = 7,
	IRQID_XPIC1_DMAC = 6,
	IRQID_XPIC1_XPIC1_WDG = 5,
	IRQID_XPIC1_XPIC1_TIMER_SYSTIME_S = 4,
	IRQID_XPIC1_XPIC1_TIMER2 = 3,
	IRQID_XPIC1_XPIC1_TIMER1 = 2,
	IRQID_XPIC1_XPIC1_TIMER0 = 1,
	IRQID_XPIC1_SW = 0
} IRQID_XPIC1_E;
#endif
