<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Hardware Abstraction Layer (HAL)</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Hardware Abstraction Layer (HAL)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">PMG1S3 97-BGA-CYPM1322<div class="ingroups"><a class="el" href="group__group__hal__impl.html">CAT2 (PMG/PSoCâ„¢ 4) Implementation Specific</a> &raquo; <a class="el" href="group__group__hal__impl__pin__package.html">Pins</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">General Description</h2>
<p>Pin definitions and connections specific to the PMG1S3 97-BGA-CYPM1322 package. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:structcyhal__resource__pin__mapping__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a></td></tr>
<tr class="memdesc:structcyhal__resource__pin__mapping__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">Represents an association between a pin and a resource.  <a href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">More...</a><br /></td></tr>
<tr class="separator:structcyhal__resource__pin__mapping__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gadbcb21726bedc8b2e4f1bb2e0235035d"><td class="memItemLeft" align="right" valign="top"><a id="gadbcb21726bedc8b2e4f1bb2e0235035d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gadbcb21726bedc8b2e4f1bb2e0235035d">CYHAL_GET_GPIO</a>(port,  pin)&#160;&#160;&#160;((((uint8_t)(port)) &lt;&lt; 3U) + ((uint8_t)(pin)))</td></tr>
<tr class="memdesc:gadbcb21726bedc8b2e4f1bb2e0235035d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets a pin definition from the provided port and pin numbers. <br /></td></tr>
<tr class="separator:gadbcb21726bedc8b2e4f1bb2e0235035d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0af2ee8c5a2a2e6661962b368d1f2ba"><td class="memItemLeft" align="right" valign="top"><a id="gae0af2ee8c5a2a2e6661962b368d1f2ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gae0af2ee8c5a2a2e6661962b368d1f2ba">CYHAL_GET_PIN</a>(pin)&#160;&#160;&#160;((uint8_t)(((uint8_t)pin) &amp; 0x07U))</td></tr>
<tr class="memdesc:gae0af2ee8c5a2a2e6661962b368d1f2ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro that, given a gpio, will extract the pin number. <br /></td></tr>
<tr class="separator:gae0af2ee8c5a2a2e6661962b368d1f2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga015f256578abd5638668ff19b9dc89d5"><td class="memItemLeft" align="right" valign="top"><a id="ga015f256578abd5638668ff19b9dc89d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga015f256578abd5638668ff19b9dc89d5">CYHAL_GET_PORT</a>(pin)&#160;&#160;&#160;((uint8_t)((((uint8_t)pin) &gt;&gt; 3U) &amp; 0x1FU))</td></tr>
<tr class="memdesc:ga015f256578abd5638668ff19b9dc89d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro that, given a gpio, will extract the port number. <br /></td></tr>
<tr class="separator:ga015f256578abd5638668ff19b9dc89d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9035a4d9113643a5b941012eda7dd480"><td class="memItemLeft" align="right" valign="top"><a id="ga9035a4d9113643a5b941012eda7dd480"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga9035a4d9113643a5b941012eda7dd480">CYHAL_PIN_MAP_DRIVE_MODE_LPCOMP_DSI_COMP</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga9035a4d9113643a5b941012eda7dd480"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for lpcomp_dsi_comp. <br /></td></tr>
<tr class="separator:ga9035a4d9113643a5b941012eda7dd480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c548a21e0aa045fef1970d1b597958c"><td class="memItemLeft" align="right" valign="top"><a id="ga6c548a21e0aa045fef1970d1b597958c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga6c548a21e0aa045fef1970d1b597958c">CYHAL_PIN_MAP_DRIVE_MODE_LPCOMP_INN_COMP</a>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:ga6c548a21e0aa045fef1970d1b597958c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for lpcomp_inn_comp. <br /></td></tr>
<tr class="separator:ga6c548a21e0aa045fef1970d1b597958c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga128ae519fb6ccf752abe226b3be3982b"><td class="memItemLeft" align="right" valign="top"><a id="ga128ae519fb6ccf752abe226b3be3982b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga128ae519fb6ccf752abe226b3be3982b">CYHAL_PIN_MAP_DRIVE_MODE_LPCOMP_INP_COMP</a>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:ga128ae519fb6ccf752abe226b3be3982b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for lpcomp_inp_comp. <br /></td></tr>
<tr class="separator:ga128ae519fb6ccf752abe226b3be3982b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fc53fe2ab45b703a9deb5385e417190"><td class="memItemLeft" align="right" valign="top"><a id="ga4fc53fe2ab45b703a9deb5385e417190"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga4fc53fe2ab45b703a9deb5385e417190">CYHAL_PIN_MAP_DRIVE_MODE_OPAMP_DSI_CTB_CMP</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga4fc53fe2ab45b703a9deb5385e417190"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for opamp_dsi_ctb_cmp. <br /></td></tr>
<tr class="separator:ga4fc53fe2ab45b703a9deb5385e417190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c88c2881ddec9708f7f8968afbd1bb6"><td class="memItemLeft" align="right" valign="top"><a id="ga0c88c2881ddec9708f7f8968afbd1bb6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga0c88c2881ddec9708f7f8968afbd1bb6">CYHAL_PIN_MAP_DRIVE_MODE_OPAMP_OUT_10X</a>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:ga0c88c2881ddec9708f7f8968afbd1bb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for opamp_out_10x. <br /></td></tr>
<tr class="separator:ga0c88c2881ddec9708f7f8968afbd1bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e45148eb46a4c35615383490cb73fe6"><td class="memItemLeft" align="right" valign="top"><a id="ga4e45148eb46a4c35615383490cb73fe6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga4e45148eb46a4c35615383490cb73fe6">CYHAL_PIN_MAP_DRIVE_MODE_OPAMP_VIN_M</a>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:ga4e45148eb46a4c35615383490cb73fe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for opamp_vin_m. <br /></td></tr>
<tr class="separator:ga4e45148eb46a4c35615383490cb73fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82047ec5444db3e2bb11895c01418eba"><td class="memItemLeft" align="right" valign="top"><a id="ga82047ec5444db3e2bb11895c01418eba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga82047ec5444db3e2bb11895c01418eba">CYHAL_PIN_MAP_DRIVE_MODE_OPAMP_VIN_P0</a>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:ga82047ec5444db3e2bb11895c01418eba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for opamp_vin_p0. <br /></td></tr>
<tr class="separator:ga82047ec5444db3e2bb11895c01418eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf24b643fc5c3a201ec1a2292973eebad"><td class="memItemLeft" align="right" valign="top"><a id="gaf24b643fc5c3a201ec1a2292973eebad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gaf24b643fc5c3a201ec1a2292973eebad">CYHAL_PIN_MAP_DRIVE_MODE_OPAMP_VIN_P1</a>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:gaf24b643fc5c3a201ec1a2292973eebad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for opamp_vin_p1. <br /></td></tr>
<tr class="separator:gaf24b643fc5c3a201ec1a2292973eebad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f1e57c337249f128bb40cb56aef119d"><td class="memItemLeft" align="right" valign="top"><a id="ga8f1e57c337249f128bb40cb56aef119d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga8f1e57c337249f128bb40cb56aef119d">CYHAL_PIN_MAP_DRIVE_MODE_PASS_DSI_SAR_DATA</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga8f1e57c337249f128bb40cb56aef119d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pass_dsi_sar_data. <br /></td></tr>
<tr class="separator:ga8f1e57c337249f128bb40cb56aef119d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5d956a5ef1727ffe6af0c4e9b987742"><td class="memItemLeft" align="right" valign="top"><a id="gad5d956a5ef1727ffe6af0c4e9b987742"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gad5d956a5ef1727ffe6af0c4e9b987742">CYHAL_PIN_MAP_DRIVE_MODE_PASS_DSI_SAR_DATA_VALID</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gad5d956a5ef1727ffe6af0c4e9b987742"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pass_dsi_sar_data_valid. <br /></td></tr>
<tr class="separator:gad5d956a5ef1727ffe6af0c4e9b987742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5f6cabd257d78e6ba2680b3c7d0a8a1"><td class="memItemLeft" align="right" valign="top"><a id="gaf5f6cabd257d78e6ba2680b3c7d0a8a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gaf5f6cabd257d78e6ba2680b3c7d0a8a1">CYHAL_PIN_MAP_DRIVE_MODE_PASS_DSI_SAR_SAMPLE_DONE</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gaf5f6cabd257d78e6ba2680b3c7d0a8a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pass_dsi_sar_sample_done. <br /></td></tr>
<tr class="separator:gaf5f6cabd257d78e6ba2680b3c7d0a8a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19718a5299b2fd94367be319f480bee2"><td class="memItemLeft" align="right" valign="top"><a id="ga19718a5299b2fd94367be319f480bee2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga19718a5299b2fd94367be319f480bee2">CYHAL_PIN_MAP_DRIVE_MODE_PASS_SAR_EXT_VREF0</a>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:ga19718a5299b2fd94367be319f480bee2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pass_sar_ext_vref0. <br /></td></tr>
<tr class="separator:ga19718a5299b2fd94367be319f480bee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad483efc127fd4b98245c7e50b6fb887f"><td class="memItemLeft" align="right" valign="top"><a id="gad483efc127fd4b98245c7e50b6fb887f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gad483efc127fd4b98245c7e50b6fb887f">CYHAL_PIN_MAP_DRIVE_MODE_PASS_SAR_EXT_VREF1</a>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:gad483efc127fd4b98245c7e50b6fb887f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pass_sar_ext_vref1. <br /></td></tr>
<tr class="separator:gad483efc127fd4b98245c7e50b6fb887f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4a0b9678341c62534d22b954a825e8a"><td class="memItemLeft" align="right" valign="top"><a id="gaa4a0b9678341c62534d22b954a825e8a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gaa4a0b9678341c62534d22b954a825e8a">CYHAL_PIN_MAP_DRIVE_MODE_PASS_SARMUX_PADS</a>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:gaa4a0b9678341c62534d22b954a825e8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pass_sarmux_pads. <br /></td></tr>
<tr class="separator:gaa4a0b9678341c62534d22b954a825e8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98d9c1b248e811afa724ed240b1d894f"><td class="memItemLeft" align="right" valign="top"><a id="ga98d9c1b248e811afa724ed240b1d894f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga98d9c1b248e811afa724ed240b1d894f">CYHAL_PIN_MAP_DRIVE_MODE_PASS_TR_SAR_OUT</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga98d9c1b248e811afa724ed240b1d894f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pass_tr_sar_out. <br /></td></tr>
<tr class="separator:ga98d9c1b248e811afa724ed240b1d894f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa02073e8f6e8a250aeb851a5976eb92c"><td class="memItemLeft" align="right" valign="top"><a id="gaa02073e8f6e8a250aeb851a5976eb92c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gaa02073e8f6e8a250aeb851a5976eb92c">CYHAL_PIN_MAP_DRIVE_MODE_SCB_I2C_SCL</a>&#160;&#160;&#160;(CY_GPIO_DM_OD_DRIVESLOW)</td></tr>
<tr class="memdesc:gaa02073e8f6e8a250aeb851a5976eb92c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_i2c_scl. <br /></td></tr>
<tr class="separator:gaa02073e8f6e8a250aeb851a5976eb92c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf36de7401e064efcc2b803c835bbd94f"><td class="memItemLeft" align="right" valign="top"><a id="gaf36de7401e064efcc2b803c835bbd94f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gaf36de7401e064efcc2b803c835bbd94f">CYHAL_PIN_MAP_DRIVE_MODE_SCB_I2C_SDA</a>&#160;&#160;&#160;(CY_GPIO_DM_OD_DRIVESLOW)</td></tr>
<tr class="memdesc:gaf36de7401e064efcc2b803c835bbd94f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_i2c_sda. <br /></td></tr>
<tr class="separator:gaf36de7401e064efcc2b803c835bbd94f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa74b19db04790a5988f287e7b343f599"><td class="memItemLeft" align="right" valign="top"><a id="gaa74b19db04790a5988f287e7b343f599"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gaa74b19db04790a5988f287e7b343f599">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_CLK</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gaa74b19db04790a5988f287e7b343f599"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_clk. <br /></td></tr>
<tr class="separator:gaa74b19db04790a5988f287e7b343f599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd51be129e3d547477caa66ba0c6bf66"><td class="memItemLeft" align="right" valign="top"><a id="gafd51be129e3d547477caa66ba0c6bf66"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gafd51be129e3d547477caa66ba0c6bf66">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_MISO</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gafd51be129e3d547477caa66ba0c6bf66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_miso. <br /></td></tr>
<tr class="separator:gafd51be129e3d547477caa66ba0c6bf66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55ca1d04c27a976fa5941c416473b20b"><td class="memItemLeft" align="right" valign="top"><a id="ga55ca1d04c27a976fa5941c416473b20b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga55ca1d04c27a976fa5941c416473b20b">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_MOSI</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga55ca1d04c27a976fa5941c416473b20b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_mosi. <br /></td></tr>
<tr class="separator:ga55ca1d04c27a976fa5941c416473b20b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86eeebaf595ecbf4d449c74122dd8b42"><td class="memItemLeft" align="right" valign="top"><a id="ga86eeebaf595ecbf4d449c74122dd8b42"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga86eeebaf595ecbf4d449c74122dd8b42">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_M_SELECT0</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga86eeebaf595ecbf4d449c74122dd8b42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_select0. <br /></td></tr>
<tr class="separator:ga86eeebaf595ecbf4d449c74122dd8b42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4063871044d7a566b58b5b0955b56d55"><td class="memItemLeft" align="right" valign="top"><a id="ga4063871044d7a566b58b5b0955b56d55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga4063871044d7a566b58b5b0955b56d55">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_CLK</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga4063871044d7a566b58b5b0955b56d55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_clk. <br /></td></tr>
<tr class="separator:ga4063871044d7a566b58b5b0955b56d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b6f3b9a4229f16e16191644d7a021ec"><td class="memItemLeft" align="right" valign="top"><a id="ga2b6f3b9a4229f16e16191644d7a021ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga2b6f3b9a4229f16e16191644d7a021ec">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_MISO</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga2b6f3b9a4229f16e16191644d7a021ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_miso. <br /></td></tr>
<tr class="separator:ga2b6f3b9a4229f16e16191644d7a021ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8e3a1c1ca5ed736ce59dbf11547e6ce"><td class="memItemLeft" align="right" valign="top"><a id="gac8e3a1c1ca5ed736ce59dbf11547e6ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gac8e3a1c1ca5ed736ce59dbf11547e6ce">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_MOSI</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gac8e3a1c1ca5ed736ce59dbf11547e6ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_mosi. <br /></td></tr>
<tr class="separator:gac8e3a1c1ca5ed736ce59dbf11547e6ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9574bec687f52f612c85880c0285787c"><td class="memItemLeft" align="right" valign="top"><a id="ga9574bec687f52f612c85880c0285787c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga9574bec687f52f612c85880c0285787c">CYHAL_PIN_MAP_DRIVE_MODE_SCB_SPI_S_SELECT0</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga9574bec687f52f612c85880c0285787c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_select0. <br /></td></tr>
<tr class="separator:ga9574bec687f52f612c85880c0285787c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25dd33bcc5f3fba5b23fb4d5d056e476"><td class="memItemLeft" align="right" valign="top"><a id="ga25dd33bcc5f3fba5b23fb4d5d056e476"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga25dd33bcc5f3fba5b23fb4d5d056e476">CYHAL_PIN_MAP_DRIVE_MODE_SCB_UART_CTS</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga25dd33bcc5f3fba5b23fb4d5d056e476"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_cts. <br /></td></tr>
<tr class="separator:ga25dd33bcc5f3fba5b23fb4d5d056e476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bfa51d83fd3fd131ff45de5d68c5c9e"><td class="memItemLeft" align="right" valign="top"><a id="ga9bfa51d83fd3fd131ff45de5d68c5c9e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga9bfa51d83fd3fd131ff45de5d68c5c9e">CYHAL_PIN_MAP_DRIVE_MODE_SCB_UART_RTS</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga9bfa51d83fd3fd131ff45de5d68c5c9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_rts. <br /></td></tr>
<tr class="separator:ga9bfa51d83fd3fd131ff45de5d68c5c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e48d58c2a0ca7b205fa0868a41844c"><td class="memItemLeft" align="right" valign="top"><a id="ga54e48d58c2a0ca7b205fa0868a41844c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga54e48d58c2a0ca7b205fa0868a41844c">CYHAL_PIN_MAP_DRIVE_MODE_SCB_UART_RX</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga54e48d58c2a0ca7b205fa0868a41844c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_rx. <br /></td></tr>
<tr class="separator:ga54e48d58c2a0ca7b205fa0868a41844c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d6cd790e46fac220149ced8a6cf67d"><td class="memItemLeft" align="right" valign="top"><a id="ga90d6cd790e46fac220149ced8a6cf67d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga90d6cd790e46fac220149ced8a6cf67d">CYHAL_PIN_MAP_DRIVE_MODE_SCB_UART_TX</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga90d6cd790e46fac220149ced8a6cf67d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_tx. <br /></td></tr>
<tr class="separator:ga90d6cd790e46fac220149ced8a6cf67d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae412e083c2cc451e231e97921df65207"><td class="memItemLeft" align="right" valign="top"><a id="gae412e083c2cc451e231e97921df65207"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gae412e083c2cc451e231e97921df65207">CYHAL_PIN_MAP_DRIVE_MODE_TCPWM_LINE</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gae412e083c2cc451e231e97921df65207"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for tcpwm_line. <br /></td></tr>
<tr class="separator:gae412e083c2cc451e231e97921df65207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9cedd584a00657cbd6498e9ce1617ab"><td class="memItemLeft" align="right" valign="top"><a id="gaa9cedd584a00657cbd6498e9ce1617ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gaa9cedd584a00657cbd6498e9ce1617ab">CYHAL_PIN_MAP_DRIVE_MODE_TCPWM_TR_COMPARE_MATCH</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gaa9cedd584a00657cbd6498e9ce1617ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for tcpwm_tr_compare_match. <br /></td></tr>
<tr class="separator:gaa9cedd584a00657cbd6498e9ce1617ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fa96d027cccf8a49dfed175368f47aa"><td class="memItemLeft" align="right" valign="top"><a id="ga5fa96d027cccf8a49dfed175368f47aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga5fa96d027cccf8a49dfed175368f47aa">CYHAL_PIN_MAP_DRIVE_MODE_TCPWM_TR_IN</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga5fa96d027cccf8a49dfed175368f47aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for tcpwm_tr_in. <br /></td></tr>
<tr class="separator:ga5fa96d027cccf8a49dfed175368f47aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf841a080368e36f52d0262d175dc0111"><td class="memItemLeft" align="right" valign="top"><a id="gaf841a080368e36f52d0262d175dc0111"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gaf841a080368e36f52d0262d175dc0111">CYHAL_PIN_MAP_DRIVE_MODE_USB_DM</a>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:gaf841a080368e36f52d0262d175dc0111"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usb_dm. <br /></td></tr>
<tr class="separator:gaf841a080368e36f52d0262d175dc0111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26eed1acabb03585890a79ff6d35ad2e"><td class="memItemLeft" align="right" valign="top"><a id="ga26eed1acabb03585890a79ff6d35ad2e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga26eed1acabb03585890a79ff6d35ad2e">CYHAL_PIN_MAP_DRIVE_MODE_USB_DP</a>&#160;&#160;&#160;(CY_GPIO_DM_ANALOG)</td></tr>
<tr class="memdesc:ga26eed1acabb03585890a79ff6d35ad2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usb_dp. <br /></td></tr>
<tr class="separator:ga26eed1acabb03585890a79ff6d35ad2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20d3416154f312ca5b39e4b3a0e17906"><td class="memItemLeft" align="right" valign="top"><a id="ga20d3416154f312ca5b39e4b3a0e17906"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga20d3416154f312ca5b39e4b3a0e17906">CYHAL_PIN_MAP_DRIVE_MODE_USB_VBUS_DET</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga20d3416154f312ca5b39e4b3a0e17906"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usb_vbus_det. <br /></td></tr>
<tr class="separator:ga20d3416154f312ca5b39e4b3a0e17906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e235c45eca45d5f3aca38e59b04dae3"><td class="memItemLeft" align="right" valign="top"><a id="ga4e235c45eca45d5f3aca38e59b04dae3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga4e235c45eca45d5f3aca38e59b04dae3">CYHAL_PIN_MAP_DRIVE_MODE_USB_VBUS_VALID</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga4e235c45eca45d5f3aca38e59b04dae3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usb_vbus_valid. <br /></td></tr>
<tr class="separator:ga4e235c45eca45d5f3aca38e59b04dae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f584caabe27ebb419c001b05a250838"><td class="memItemLeft" align="right" valign="top"><a id="ga7f584caabe27ebb419c001b05a250838"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga7f584caabe27ebb419c001b05a250838">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_ADC_CMP_OUT_GPIO</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga7f584caabe27ebb419c001b05a250838"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_adc_cmp_out_gpio. <br /></td></tr>
<tr class="separator:ga7f584caabe27ebb419c001b05a250838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a8c5b404ea672c652cb4d7d81e8f45c"><td class="memItemLeft" align="right" valign="top"><a id="ga7a8c5b404ea672c652cb4d7d81e8f45c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga7a8c5b404ea672c652cb4d7d81e8f45c">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_AFC_TX_DATA</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga7a8c5b404ea672c652cb4d7d81e8f45c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_afc_tx_data. <br /></td></tr>
<tr class="separator:ga7a8c5b404ea672c652cb4d7d81e8f45c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dfba3dc0f1326171a2b6a2b2387b69a"><td class="memItemLeft" align="right" valign="top"><a id="ga4dfba3dc0f1326171a2b6a2b2387b69a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga4dfba3dc0f1326171a2b6a2b2387b69a">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_AFC_TX_DATA_EN</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga4dfba3dc0f1326171a2b6a2b2387b69a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_afc_tx_data_en. <br /></td></tr>
<tr class="separator:ga4dfba3dc0f1326171a2b6a2b2387b69a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga093a5ac9c0875a62cff22cd57bed7b55"><td class="memItemLeft" align="right" valign="top"><a id="ga093a5ac9c0875a62cff22cd57bed7b55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga093a5ac9c0875a62cff22cd57bed7b55">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_DDFT0</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga093a5ac9c0875a62cff22cd57bed7b55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_ddft0. <br /></td></tr>
<tr class="separator:ga093a5ac9c0875a62cff22cd57bed7b55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcf305ddd4b40d7408cc27bd1a2bb555"><td class="memItemLeft" align="right" valign="top"><a id="gabcf305ddd4b40d7408cc27bd1a2bb555"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gabcf305ddd4b40d7408cc27bd1a2bb555">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_DDFT1</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gabcf305ddd4b40d7408cc27bd1a2bb555"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_ddft1. <br /></td></tr>
<tr class="separator:gabcf305ddd4b40d7408cc27bd1a2bb555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa097c413d5217e968ac89eec17986760"><td class="memItemLeft" align="right" valign="top"><a id="gaa097c413d5217e968ac89eec17986760"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gaa097c413d5217e968ac89eec17986760">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_FAULT_GPIO0</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gaa097c413d5217e968ac89eec17986760"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_fault_gpio0. <br /></td></tr>
<tr class="separator:gaa097c413d5217e968ac89eec17986760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1360be22f8bec0ca166d5269a68d2cd"><td class="memItemLeft" align="right" valign="top"><a id="gaf1360be22f8bec0ca166d5269a68d2cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gaf1360be22f8bec0ca166d5269a68d2cd">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_FAULT_GPIO1</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gaf1360be22f8bec0ca166d5269a68d2cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_fault_gpio1. <br /></td></tr>
<tr class="separator:gaf1360be22f8bec0ca166d5269a68d2cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga048d2bdf5547a720e68303ae41d560d7"><td class="memItemLeft" align="right" valign="top"><a id="ga048d2bdf5547a720e68303ae41d560d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga048d2bdf5547a720e68303ae41d560d7">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_GPIO_DDFT0</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga048d2bdf5547a720e68303ae41d560d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_gpio_ddft0. <br /></td></tr>
<tr class="separator:ga048d2bdf5547a720e68303ae41d560d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee2c88a47b2513d84e993ca48a2ceb6f"><td class="memItemLeft" align="right" valign="top"><a id="gaee2c88a47b2513d84e993ca48a2ceb6f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gaee2c88a47b2513d84e993ca48a2ceb6f">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_GPIO_DDFT1</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gaee2c88a47b2513d84e993ca48a2ceb6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_gpio_ddft1. <br /></td></tr>
<tr class="separator:gaee2c88a47b2513d84e993ca48a2ceb6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a4127d6fbe1516f9cd6b9074789f637"><td class="memItemLeft" align="right" valign="top"><a id="ga2a4127d6fbe1516f9cd6b9074789f637"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga2a4127d6fbe1516f9cd6b9074789f637">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_HPD</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:ga2a4127d6fbe1516f9cd6b9074789f637"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_hpd. <br /></td></tr>
<tr class="separator:ga2a4127d6fbe1516f9cd6b9074789f637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga434fe9691e608b207e948699d9c75158"><td class="memItemLeft" align="right" valign="top"><a id="ga434fe9691e608b207e948699d9c75158"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga434fe9691e608b207e948699d9c75158">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_PAD_USBPHY_DM_BCH_DET</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga434fe9691e608b207e948699d9c75158"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_pad_usbphy_dm_bch_det. <br /></td></tr>
<tr class="separator:ga434fe9691e608b207e948699d9c75158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c74a8c4a6cab328287925fbc71f7c9b"><td class="memItemLeft" align="right" valign="top"><a id="ga6c74a8c4a6cab328287925fbc71f7c9b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga6c74a8c4a6cab328287925fbc71f7c9b">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_PAD_USBPHY_DP_BCH_DET</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga6c74a8c4a6cab328287925fbc71f7c9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_pad_usbphy_dp_bch_det. <br /></td></tr>
<tr class="separator:ga6c74a8c4a6cab328287925fbc71f7c9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeea3d451cb2959929331d29dcd5cfa54"><td class="memItemLeft" align="right" valign="top"><a id="gaeea3d451cb2959929331d29dcd5cfa54"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gaeea3d451cb2959929331d29dcd5cfa54">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_SBU_DBG1</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gaeea3d451cb2959929331d29dcd5cfa54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_sbu_dbg1. <br /></td></tr>
<tr class="separator:gaeea3d451cb2959929331d29dcd5cfa54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02fd11424c24177f6479b9e2532447a6"><td class="memItemLeft" align="right" valign="top"><a id="ga02fd11424c24177f6479b9e2532447a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga02fd11424c24177f6479b9e2532447a6">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_SBU_DBG2</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga02fd11424c24177f6479b9e2532447a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_sbu_dbg2. <br /></td></tr>
<tr class="separator:ga02fd11424c24177f6479b9e2532447a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa806e30119dcbac079cba586386e8526"><td class="memItemLeft" align="right" valign="top"><a id="gaa806e30119dcbac079cba586386e8526"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gaa806e30119dcbac079cba586386e8526">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_SBU_IO1</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gaa806e30119dcbac079cba586386e8526"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_sbu_io1. <br /></td></tr>
<tr class="separator:gaa806e30119dcbac079cba586386e8526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d1af6a6ff7fde0a18e2d53c950b1be5"><td class="memItemLeft" align="right" valign="top"><a id="ga5d1af6a6ff7fde0a18e2d53c950b1be5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga5d1af6a6ff7fde0a18e2d53c950b1be5">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_SBU_IO2</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga5d1af6a6ff7fde0a18e2d53c950b1be5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_sbu_io2. <br /></td></tr>
<tr class="separator:ga5d1af6a6ff7fde0a18e2d53c950b1be5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1995ffa73a72e34337cd0a910fabe68"><td class="memItemLeft" align="right" valign="top"><a id="gae1995ffa73a72e34337cd0a910fabe68"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gae1995ffa73a72e34337cd0a910fabe68">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_SBU_LSRX</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gae1995ffa73a72e34337cd0a910fabe68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_sbu_lsrx. <br /></td></tr>
<tr class="separator:gae1995ffa73a72e34337cd0a910fabe68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5152ea41e764126aa25102b8174fae0c"><td class="memItemLeft" align="right" valign="top"><a id="ga5152ea41e764126aa25102b8174fae0c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga5152ea41e764126aa25102b8174fae0c">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_SBU_LSTX</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga5152ea41e764126aa25102b8174fae0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_sbu_lstx. <br /></td></tr>
<tr class="separator:ga5152ea41e764126aa25102b8174fae0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace2ae55b744404484d9afd0f3bb4a4ce"><td class="memItemLeft" align="right" valign="top"><a id="gace2ae55b744404484d9afd0f3bb4a4ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gace2ae55b744404484d9afd0f3bb4a4ce">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_SWAPT_IN</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:gace2ae55b744404484d9afd0f3bb4a4ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_swapt_in. <br /></td></tr>
<tr class="separator:gace2ae55b744404484d9afd0f3bb4a4ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8d41f4c4a80b6736e52a2c95acac140"><td class="memItemLeft" align="right" valign="top"><a id="gaa8d41f4c4a80b6736e52a2c95acac140"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gaa8d41f4c4a80b6736e52a2c95acac140">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_SWAPT_OUT</a>&#160;&#160;&#160;(CY_GPIO_DM_STRONG_IN_OFF)</td></tr>
<tr class="memdesc:gaa8d41f4c4a80b6736e52a2c95acac140"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_swapt_out. <br /></td></tr>
<tr class="separator:gaa8d41f4c4a80b6736e52a2c95acac140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8563e1e1c360a9616f654c75f3f524fd"><td class="memItemLeft" align="right" valign="top"><a id="ga8563e1e1c360a9616f654c75f3f524fd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga8563e1e1c360a9616f654c75f3f524fd">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_TX_DATA</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga8563e1e1c360a9616f654c75f3f524fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_tx_data. <br /></td></tr>
<tr class="separator:ga8563e1e1c360a9616f654c75f3f524fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d7569f1d242d166dd704304a4d1a66f"><td class="memItemLeft" align="right" valign="top"><a id="ga5d7569f1d242d166dd704304a4d1a66f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga5d7569f1d242d166dd704304a4d1a66f">CYHAL_PIN_MAP_DRIVE_MODE_USBPD_TX_DATA_EN</a>&#160;&#160;&#160;(CY_GPIO_DM_HIGHZ)</td></tr>
<tr class="memdesc:ga5d7569f1d242d166dd704304a4d1a66f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for usbpd_tx_data_en. <br /></td></tr>
<tr class="separator:ga5d7569f1d242d166dd704304a4d1a66f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gad4dff3f6f80ae17bab29475da027cc69"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga7596ad49f8eb2e06515597314e67d0a6">cyhal_gpio_pmg1s3_97_bga_cypm1322_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gad4dff3f6f80ae17bab29475da027cc69">cyhal_gpio_t</a></td></tr>
<tr class="memdesc:gad4dff3f6f80ae17bab29475da027cc69"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create generic name for the series/package specific type.  <a href="#gad4dff3f6f80ae17bab29475da027cc69">More...</a><br /></td></tr>
<tr class="separator:gad4dff3f6f80ae17bab29475da027cc69"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga7596ad49f8eb2e06515597314e67d0a6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga7596ad49f8eb2e06515597314e67d0a6">cyhal_gpio_pmg1s3_97_bga_cypm1322_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6a3dbd1016ea99d087d747530418b89a01">NC</a> = 0xFF, 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6a23d505c049c81443b12e53d5b00b1be9">P0_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6a8c239764fe5c947cad341b176d49eb73">P0_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6a950df72443b521531bc3be8f4058fd85">P0_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6a7dd012609401076ec68c99a41fcf12bc">P0_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 3), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6a8f9331cecf3c8f1bf81bc66386c8b4c1">P0_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 4), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6aad04d2399d62b5af8c88438d56ddf99b">P0_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 5), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6a5429399e7b50e30b878487fc4512a1c8">P0_6</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 6), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6aaf1c1253218cc9dfaab2fa56dd51613a">P0_7</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 7), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6aa25f499b57adc3dae9ca1a877f47f2af">P1_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6ab0d32687fab06c4263f65b6741adf308">P1_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6a12c69ba58f68ac9252a9e84170e354c7">P1_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6ac964ac363209c16f9e842d139f1821df">P1_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 3), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6a2712fb6be5ef97fd9f5a9b42baaf5f05">P1_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 4), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6adb0a4a23b91349a0f85a26ee16c2299c">P1_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 5), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6a1c09e634fa0f157f766022d25ea2860d">P1_6</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 6), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6aeeaaeb6232b5bd27b3d18c1699737e31">P2_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6a33daef487e90b1d8ee897624249d060e">P2_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6a10b4a9ccdcdec6c07ceedf09708bed1a">P2_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6ae1949ab941c558f0c66b48e8463bbada">P2_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 3), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6aa1814d6db2865c42fb3c7fc7688ab5c5">P2_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 4), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6a40df3c1aee5d74c3877d7b8d8bccb69e">P2_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 5), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6af7da371a007188db645f365f367a10a8">P2_6</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 6), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6a583cbcc11d71b44face70c1fadefc9c0">P2_7</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 7), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6a2a52d7696dc09e50106e86c3c5d17553">P3_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6aecc7f0ac8642bc54d5263aa885d41908">P3_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6acd157ea5f39d394d92881bdfc3289dab">P3_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6a54a63837a8bb026bd112b886ca8dc47d">P3_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 3), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6a2870e8226d9447a9d9cc1788ae88dbb7">P3_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 4), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6a2269bac40e13cb61f09fdb588507da82">P3_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 5), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6afd215d1efb45e70398433193f49c307c">P3_6</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 6), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6a526941c3135107781ce25d01b016b23e">P3_7</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 7), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6ab85e0c3af8cd4b57398754081786a201">P4_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_4, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6abd2abcc9f0b2483ad5a64032a1edf2f4">P4_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_4, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6a702f0443ac82eec7db778039597602de">P5_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_5, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6a6e81efad69a0ea034651af008bd857b9">P5_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_5, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6a48fead26a455d15e627a59f49e735ed6">P5_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_5, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6ac4e840a9752ddcf910485a9ad3bda6c3">P5_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_5, 3), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6a3f2896cca74b9552337ba66e54412050">P5_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_5, 4), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6a8ab80e76a8624109b9b303f2d2c3645d">P5_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_5, 5), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6a651caedfece9cfdc1054b06bdb19ef5c">P6_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_6, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6a3e0cb355dfc40a09ddbcb3e2a646e186">P6_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_6, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6a314f040c789cfa222f71ac693d4634b3">P6_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_6, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6ab8284593b459e295b454e59c33e16325">P6_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_6, 3), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6a5501c381b48783a8f77a78093edc1549">P7_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6a9818bf8780ec2ee3c063663dc227b339">P7_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6a2b42f6ebe228e231b10f05e2b9516000">P7_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6a29c9b6fc101ca6d6ac8873965b27b0fa">P7_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 3), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6a454e0bdb032f2516d74385200861d9de">P7_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 4), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6afb35b2a17d84e108de6082476744da35">P7_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 5), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6a7d6ddc3a9879cd1388d2519e3ac7f248">P7_6</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 6), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6a91f4d44fb984bb1c20f9a34af8015642">USBDP</a> = CYHAL_GET_GPIO(CYHAL_PORT_8, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6a4ce5d83730a8b57610cdffe18cd54eff">USBDM</a> = CYHAL_GET_GPIO(CYHAL_PORT_8, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gga7596ad49f8eb2e06515597314e67d0a6ad583b30d3419aabb62073ffc625f75c9">VSSIO_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_8, 2)
<br />
 }</td></tr>
<tr class="memdesc:ga7596ad49f8eb2e06515597314e67d0a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definitions for all of the pins that are bonded out on in the 97-BGA-CYPM1322 package for the PMG1S3 series.  <a href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga7596ad49f8eb2e06515597314e67d0a6">More...</a><br /></td></tr>
<tr class="separator:ga7596ad49f8eb2e06515597314e67d0a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga0feb64e065d6caaab11b048a1136e7ea"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga0feb64e065d6caaab11b048a1136e7ea">cyhal_pin_map_lpcomp_dsi_comp</a> [2]</td></tr>
<tr class="memdesc:ga0feb64e065d6caaab11b048a1136e7ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the lpcomp_dsi_comp signal.  <a href="#ga0feb64e065d6caaab11b048a1136e7ea">More...</a><br /></td></tr>
<tr class="separator:ga0feb64e065d6caaab11b048a1136e7ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a9867472e2b3ff245eaed06a736836e"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga7a9867472e2b3ff245eaed06a736836e">cyhal_pin_map_lpcomp_inn_comp</a> [2]</td></tr>
<tr class="memdesc:ga7a9867472e2b3ff245eaed06a736836e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the lpcomp_inn_comp signal.  <a href="#ga7a9867472e2b3ff245eaed06a736836e">More...</a><br /></td></tr>
<tr class="separator:ga7a9867472e2b3ff245eaed06a736836e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8cc77365deff1072796431c5a4dc299"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gad8cc77365deff1072796431c5a4dc299">cyhal_pin_map_lpcomp_inp_comp</a> [2]</td></tr>
<tr class="memdesc:gad8cc77365deff1072796431c5a4dc299"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the lpcomp_inp_comp signal.  <a href="#gad8cc77365deff1072796431c5a4dc299">More...</a><br /></td></tr>
<tr class="separator:gad8cc77365deff1072796431c5a4dc299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b4e982a6ea50d02eb3f9b93e99124f8"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga1b4e982a6ea50d02eb3f9b93e99124f8">cyhal_pin_map_opamp_dsi_ctb_cmp</a> [2]</td></tr>
<tr class="memdesc:ga1b4e982a6ea50d02eb3f9b93e99124f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the opamp_dsi_ctb_cmp signal.  <a href="#ga1b4e982a6ea50d02eb3f9b93e99124f8">More...</a><br /></td></tr>
<tr class="separator:ga1b4e982a6ea50d02eb3f9b93e99124f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad911ae2ea7a6a6b6947f21a3e6fad5c4"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gad911ae2ea7a6a6b6947f21a3e6fad5c4">cyhal_pin_map_opamp_out_10x</a> [2]</td></tr>
<tr class="memdesc:gad911ae2ea7a6a6b6947f21a3e6fad5c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the opamp_out_10x signal.  <a href="#gad911ae2ea7a6a6b6947f21a3e6fad5c4">More...</a><br /></td></tr>
<tr class="separator:gad911ae2ea7a6a6b6947f21a3e6fad5c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58d16a7a62d2ca5c50a84e0af455d7bc"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga58d16a7a62d2ca5c50a84e0af455d7bc">cyhal_pin_map_opamp_vin_m</a> [2]</td></tr>
<tr class="memdesc:ga58d16a7a62d2ca5c50a84e0af455d7bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the opamp_vin_m signal.  <a href="#ga58d16a7a62d2ca5c50a84e0af455d7bc">More...</a><br /></td></tr>
<tr class="separator:ga58d16a7a62d2ca5c50a84e0af455d7bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf7d92e7cfce17305ee7ceaa7e6eb3ed"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gabf7d92e7cfce17305ee7ceaa7e6eb3ed">cyhal_pin_map_opamp_vin_p0</a> [2]</td></tr>
<tr class="memdesc:gabf7d92e7cfce17305ee7ceaa7e6eb3ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the opamp_vin_p0 signal.  <a href="#gabf7d92e7cfce17305ee7ceaa7e6eb3ed">More...</a><br /></td></tr>
<tr class="separator:gabf7d92e7cfce17305ee7ceaa7e6eb3ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8b54e4f7f506c0a28b84b6715f93c3a"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gaa8b54e4f7f506c0a28b84b6715f93c3a">cyhal_pin_map_opamp_vin_p1</a> [2]</td></tr>
<tr class="memdesc:gaa8b54e4f7f506c0a28b84b6715f93c3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the opamp_vin_p1 signal.  <a href="#gaa8b54e4f7f506c0a28b84b6715f93c3a">More...</a><br /></td></tr>
<tr class="separator:gaa8b54e4f7f506c0a28b84b6715f93c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e153e5159585c8724fa12c9718b4769"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga0e153e5159585c8724fa12c9718b4769">cyhal_pin_map_pass_dsi_sar_data</a> [12]</td></tr>
<tr class="memdesc:ga0e153e5159585c8724fa12c9718b4769"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pass_dsi_sar_data signal.  <a href="#ga0e153e5159585c8724fa12c9718b4769">More...</a><br /></td></tr>
<tr class="separator:ga0e153e5159585c8724fa12c9718b4769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd903b95b4eed21d30898da4baea44d9"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gabd903b95b4eed21d30898da4baea44d9">cyhal_pin_map_pass_dsi_sar_data_valid</a> [1]</td></tr>
<tr class="memdesc:gabd903b95b4eed21d30898da4baea44d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pass_dsi_sar_data_valid signal.  <a href="#gabd903b95b4eed21d30898da4baea44d9">More...</a><br /></td></tr>
<tr class="separator:gabd903b95b4eed21d30898da4baea44d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97b9cf27b1cbaaeca17ccd16ef21518d"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga97b9cf27b1cbaaeca17ccd16ef21518d">cyhal_pin_map_pass_dsi_sar_sample_done</a> [1]</td></tr>
<tr class="memdesc:ga97b9cf27b1cbaaeca17ccd16ef21518d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pass_dsi_sar_sample_done signal.  <a href="#ga97b9cf27b1cbaaeca17ccd16ef21518d">More...</a><br /></td></tr>
<tr class="separator:ga97b9cf27b1cbaaeca17ccd16ef21518d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga245995cb76a520efb59b2b065fac9024"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga245995cb76a520efb59b2b065fac9024">cyhal_pin_map_pass_sar_ext_vref0</a> [1]</td></tr>
<tr class="memdesc:ga245995cb76a520efb59b2b065fac9024"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pass_sar_ext_vref0 signal.  <a href="#ga245995cb76a520efb59b2b065fac9024">More...</a><br /></td></tr>
<tr class="separator:ga245995cb76a520efb59b2b065fac9024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c30cf5574cabff4f5a8b5eb1be04808"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga9c30cf5574cabff4f5a8b5eb1be04808">cyhal_pin_map_pass_sar_ext_vref1</a> [1]</td></tr>
<tr class="memdesc:ga9c30cf5574cabff4f5a8b5eb1be04808"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pass_sar_ext_vref1 signal.  <a href="#ga9c30cf5574cabff4f5a8b5eb1be04808">More...</a><br /></td></tr>
<tr class="separator:ga9c30cf5574cabff4f5a8b5eb1be04808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49f75cc704e19414402efdd2fe170495"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga49f75cc704e19414402efdd2fe170495">cyhal_pin_map_pass_sarmux_pads</a> [8]</td></tr>
<tr class="memdesc:ga49f75cc704e19414402efdd2fe170495"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pass_sarmux_pads signal.  <a href="#ga49f75cc704e19414402efdd2fe170495">More...</a><br /></td></tr>
<tr class="separator:ga49f75cc704e19414402efdd2fe170495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e0da8b15a5003e27a793300744799c3"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga2e0da8b15a5003e27a793300744799c3">cyhal_pin_map_pass_tr_sar_out</a> [1]</td></tr>
<tr class="memdesc:ga2e0da8b15a5003e27a793300744799c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pass_tr_sar_out signal.  <a href="#ga2e0da8b15a5003e27a793300744799c3">More...</a><br /></td></tr>
<tr class="separator:ga2e0da8b15a5003e27a793300744799c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadab875b1ea2856f798df659fce671c12"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gadab875b1ea2856f798df659fce671c12">cyhal_pin_map_scb_i2c_scl</a> [8]</td></tr>
<tr class="memdesc:gadab875b1ea2856f798df659fce671c12"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_i2c_scl signal.  <a href="#gadab875b1ea2856f798df659fce671c12">More...</a><br /></td></tr>
<tr class="separator:gadab875b1ea2856f798df659fce671c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14e1c101cc39c665742a4204276024c2"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga14e1c101cc39c665742a4204276024c2">cyhal_pin_map_scb_i2c_sda</a> [8]</td></tr>
<tr class="memdesc:ga14e1c101cc39c665742a4204276024c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_i2c_sda signal.  <a href="#ga14e1c101cc39c665742a4204276024c2">More...</a><br /></td></tr>
<tr class="separator:ga14e1c101cc39c665742a4204276024c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e65ff836100f2dd7bfdd50e3d169492"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga1e65ff836100f2dd7bfdd50e3d169492">cyhal_pin_map_scb_spi_m_clk</a> [8]</td></tr>
<tr class="memdesc:ga1e65ff836100f2dd7bfdd50e3d169492"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_clk signal.  <a href="#ga1e65ff836100f2dd7bfdd50e3d169492">More...</a><br /></td></tr>
<tr class="separator:ga1e65ff836100f2dd7bfdd50e3d169492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8893626820c065205d9847082e41416"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gac8893626820c065205d9847082e41416">cyhal_pin_map_scb_spi_m_miso</a> [8]</td></tr>
<tr class="memdesc:gac8893626820c065205d9847082e41416"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_miso signal.  <a href="#gac8893626820c065205d9847082e41416">More...</a><br /></td></tr>
<tr class="separator:gac8893626820c065205d9847082e41416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54fb88fc8ad6956e7bc00e5718e53e39"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga54fb88fc8ad6956e7bc00e5718e53e39">cyhal_pin_map_scb_spi_m_mosi</a> [8]</td></tr>
<tr class="memdesc:ga54fb88fc8ad6956e7bc00e5718e53e39"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_mosi signal.  <a href="#ga54fb88fc8ad6956e7bc00e5718e53e39">More...</a><br /></td></tr>
<tr class="separator:ga54fb88fc8ad6956e7bc00e5718e53e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga441b1168fb6efa66360b92e9e5607c9e"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga441b1168fb6efa66360b92e9e5607c9e">cyhal_pin_map_scb_spi_m_select0</a> [8]</td></tr>
<tr class="memdesc:ga441b1168fb6efa66360b92e9e5607c9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_select0 signal.  <a href="#ga441b1168fb6efa66360b92e9e5607c9e">More...</a><br /></td></tr>
<tr class="separator:ga441b1168fb6efa66360b92e9e5607c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae992a512d6f3c995fe4aaee830846d46"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gae992a512d6f3c995fe4aaee830846d46">cyhal_pin_map_scb_spi_s_clk</a> [8]</td></tr>
<tr class="memdesc:gae992a512d6f3c995fe4aaee830846d46"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_clk signal.  <a href="#gae992a512d6f3c995fe4aaee830846d46">More...</a><br /></td></tr>
<tr class="separator:gae992a512d6f3c995fe4aaee830846d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f095b745603ea9442e396d9625e74c9"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga6f095b745603ea9442e396d9625e74c9">cyhal_pin_map_scb_spi_s_miso</a> [8]</td></tr>
<tr class="memdesc:ga6f095b745603ea9442e396d9625e74c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_miso signal.  <a href="#ga6f095b745603ea9442e396d9625e74c9">More...</a><br /></td></tr>
<tr class="separator:ga6f095b745603ea9442e396d9625e74c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf66548e32f27564cce52c9aaefd07518"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gaf66548e32f27564cce52c9aaefd07518">cyhal_pin_map_scb_spi_s_mosi</a> [8]</td></tr>
<tr class="memdesc:gaf66548e32f27564cce52c9aaefd07518"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_mosi signal.  <a href="#gaf66548e32f27564cce52c9aaefd07518">More...</a><br /></td></tr>
<tr class="separator:gaf66548e32f27564cce52c9aaefd07518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20b810ee598a528bb9b042d6a9c23b92"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga20b810ee598a528bb9b042d6a9c23b92">cyhal_pin_map_scb_spi_s_select0</a> [8]</td></tr>
<tr class="memdesc:ga20b810ee598a528bb9b042d6a9c23b92"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_select0 signal.  <a href="#ga20b810ee598a528bb9b042d6a9c23b92">More...</a><br /></td></tr>
<tr class="separator:ga20b810ee598a528bb9b042d6a9c23b92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga615b9cbf768f41965d75824f03d7813d"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga615b9cbf768f41965d75824f03d7813d">cyhal_pin_map_scb_uart_cts</a> [8]</td></tr>
<tr class="memdesc:ga615b9cbf768f41965d75824f03d7813d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_cts signal.  <a href="#ga615b9cbf768f41965d75824f03d7813d">More...</a><br /></td></tr>
<tr class="separator:ga615b9cbf768f41965d75824f03d7813d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga226508246637c6780df9006e758c439f"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga226508246637c6780df9006e758c439f">cyhal_pin_map_scb_uart_rts</a> [8]</td></tr>
<tr class="memdesc:ga226508246637c6780df9006e758c439f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_rts signal.  <a href="#ga226508246637c6780df9006e758c439f">More...</a><br /></td></tr>
<tr class="separator:ga226508246637c6780df9006e758c439f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5098be3181018fab7099f46ac1640b16"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga5098be3181018fab7099f46ac1640b16">cyhal_pin_map_scb_uart_rx</a> [8]</td></tr>
<tr class="memdesc:ga5098be3181018fab7099f46ac1640b16"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_rx signal.  <a href="#ga5098be3181018fab7099f46ac1640b16">More...</a><br /></td></tr>
<tr class="separator:ga5098be3181018fab7099f46ac1640b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9b6476bdb3876db143ac73b79740acb"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gab9b6476bdb3876db143ac73b79740acb">cyhal_pin_map_scb_uart_tx</a> [8]</td></tr>
<tr class="memdesc:gab9b6476bdb3876db143ac73b79740acb"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_tx signal.  <a href="#gab9b6476bdb3876db143ac73b79740acb">More...</a><br /></td></tr>
<tr class="separator:gab9b6476bdb3876db143ac73b79740acb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cc9439466e8d889dafbba8370394fc5"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga1cc9439466e8d889dafbba8370394fc5">cyhal_pin_map_tcpwm_line</a> [8]</td></tr>
<tr class="memdesc:ga1cc9439466e8d889dafbba8370394fc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the tcpwm_line signal.  <a href="#ga1cc9439466e8d889dafbba8370394fc5">More...</a><br /></td></tr>
<tr class="separator:ga1cc9439466e8d889dafbba8370394fc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70a328a8e41e22b77bc0120b60235068"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga70a328a8e41e22b77bc0120b60235068">cyhal_pin_map_tcpwm_tr_compare_match</a> [8]</td></tr>
<tr class="memdesc:ga70a328a8e41e22b77bc0120b60235068"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the tcpwm_tr_compare_match signal.  <a href="#ga70a328a8e41e22b77bc0120b60235068">More...</a><br /></td></tr>
<tr class="separator:ga70a328a8e41e22b77bc0120b60235068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bbcc49f5fcf3da6cd29546cc5cec0c7"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga5bbcc49f5fcf3da6cd29546cc5cec0c7">cyhal_pin_map_tcpwm_tr_in</a> [8]</td></tr>
<tr class="memdesc:ga5bbcc49f5fcf3da6cd29546cc5cec0c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the tcpwm_tr_in signal.  <a href="#ga5bbcc49f5fcf3da6cd29546cc5cec0c7">More...</a><br /></td></tr>
<tr class="separator:ga5bbcc49f5fcf3da6cd29546cc5cec0c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b51213042c0439ae53cd151565b740a"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga6b51213042c0439ae53cd151565b740a">cyhal_pin_map_usb_dm</a> [1]</td></tr>
<tr class="memdesc:ga6b51213042c0439ae53cd151565b740a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usb_dm signal.  <a href="#ga6b51213042c0439ae53cd151565b740a">More...</a><br /></td></tr>
<tr class="separator:ga6b51213042c0439ae53cd151565b740a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33342b73030a96f71197e2e9749768a8"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga33342b73030a96f71197e2e9749768a8">cyhal_pin_map_usb_dp</a> [1]</td></tr>
<tr class="memdesc:ga33342b73030a96f71197e2e9749768a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usb_dp signal.  <a href="#ga33342b73030a96f71197e2e9749768a8">More...</a><br /></td></tr>
<tr class="separator:ga33342b73030a96f71197e2e9749768a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe68f36c6d1f83e57906e39b0f5e98c2"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gafe68f36c6d1f83e57906e39b0f5e98c2">cyhal_pin_map_usb_vbus_det</a> [1]</td></tr>
<tr class="memdesc:gafe68f36c6d1f83e57906e39b0f5e98c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usb_vbus_det signal.  <a href="#gafe68f36c6d1f83e57906e39b0f5e98c2">More...</a><br /></td></tr>
<tr class="separator:gafe68f36c6d1f83e57906e39b0f5e98c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15c7c4e44a0a85f7edcfbc6c4d13cbc1"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga15c7c4e44a0a85f7edcfbc6c4d13cbc1">cyhal_pin_map_usb_vbus_valid</a> [1]</td></tr>
<tr class="memdesc:ga15c7c4e44a0a85f7edcfbc6c4d13cbc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usb_vbus_valid signal.  <a href="#ga15c7c4e44a0a85f7edcfbc6c4d13cbc1">More...</a><br /></td></tr>
<tr class="separator:ga15c7c4e44a0a85f7edcfbc6c4d13cbc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d75f53bd195e25797ae27f9bb6e8508"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga7d75f53bd195e25797ae27f9bb6e8508">cyhal_pin_map_usbpd_adc_cmp_out_gpio</a> [2]</td></tr>
<tr class="memdesc:ga7d75f53bd195e25797ae27f9bb6e8508"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_adc_cmp_out_gpio signal.  <a href="#ga7d75f53bd195e25797ae27f9bb6e8508">More...</a><br /></td></tr>
<tr class="separator:ga7d75f53bd195e25797ae27f9bb6e8508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4815acd69c59cfbf9ff57a839073d1e7"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga4815acd69c59cfbf9ff57a839073d1e7">cyhal_pin_map_usbpd_afc_tx_data</a> [2]</td></tr>
<tr class="memdesc:ga4815acd69c59cfbf9ff57a839073d1e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_afc_tx_data signal.  <a href="#ga4815acd69c59cfbf9ff57a839073d1e7">More...</a><br /></td></tr>
<tr class="separator:ga4815acd69c59cfbf9ff57a839073d1e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae676ad62d146cfdf78df36745b8030d5"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gae676ad62d146cfdf78df36745b8030d5">cyhal_pin_map_usbpd_afc_tx_data_en</a> [2]</td></tr>
<tr class="memdesc:gae676ad62d146cfdf78df36745b8030d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_afc_tx_data_en signal.  <a href="#gae676ad62d146cfdf78df36745b8030d5">More...</a><br /></td></tr>
<tr class="separator:gae676ad62d146cfdf78df36745b8030d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51d214174b8342fda8c2b0282a062d0c"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga51d214174b8342fda8c2b0282a062d0c">cyhal_pin_map_usbpd_ddft0</a> [2]</td></tr>
<tr class="memdesc:ga51d214174b8342fda8c2b0282a062d0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_ddft0 signal.  <a href="#ga51d214174b8342fda8c2b0282a062d0c">More...</a><br /></td></tr>
<tr class="separator:ga51d214174b8342fda8c2b0282a062d0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a0c2c272f3a2bca46d1b8ea0aa92e5e"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga8a0c2c272f3a2bca46d1b8ea0aa92e5e">cyhal_pin_map_usbpd_ddft1</a> [2]</td></tr>
<tr class="memdesc:ga8a0c2c272f3a2bca46d1b8ea0aa92e5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_ddft1 signal.  <a href="#ga8a0c2c272f3a2bca46d1b8ea0aa92e5e">More...</a><br /></td></tr>
<tr class="separator:ga8a0c2c272f3a2bca46d1b8ea0aa92e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c114bc893ddcd1466fefc2222440c7b"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga1c114bc893ddcd1466fefc2222440c7b">cyhal_pin_map_usbpd_fault_gpio0</a> [2]</td></tr>
<tr class="memdesc:ga1c114bc893ddcd1466fefc2222440c7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_fault_gpio0 signal.  <a href="#ga1c114bc893ddcd1466fefc2222440c7b">More...</a><br /></td></tr>
<tr class="separator:ga1c114bc893ddcd1466fefc2222440c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f0663f2faf02ebd009692153288f8a0"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga0f0663f2faf02ebd009692153288f8a0">cyhal_pin_map_usbpd_fault_gpio1</a> [2]</td></tr>
<tr class="memdesc:ga0f0663f2faf02ebd009692153288f8a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_fault_gpio1 signal.  <a href="#ga0f0663f2faf02ebd009692153288f8a0">More...</a><br /></td></tr>
<tr class="separator:ga0f0663f2faf02ebd009692153288f8a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70c1192757cb4d82540f33818c7876c6"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga70c1192757cb4d82540f33818c7876c6">cyhal_pin_map_usbpd_gpio_ddft0</a> [2]</td></tr>
<tr class="memdesc:ga70c1192757cb4d82540f33818c7876c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_gpio_ddft0 signal.  <a href="#ga70c1192757cb4d82540f33818c7876c6">More...</a><br /></td></tr>
<tr class="separator:ga70c1192757cb4d82540f33818c7876c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8afe38bac66f672eb705f841b1b738b"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gaa8afe38bac66f672eb705f841b1b738b">cyhal_pin_map_usbpd_gpio_ddft1</a> [2]</td></tr>
<tr class="memdesc:gaa8afe38bac66f672eb705f841b1b738b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_gpio_ddft1 signal.  <a href="#gaa8afe38bac66f672eb705f841b1b738b">More...</a><br /></td></tr>
<tr class="separator:gaa8afe38bac66f672eb705f841b1b738b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6dd8a635a885fa00e122ac09ce0d2e1"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gab6dd8a635a885fa00e122ac09ce0d2e1">cyhal_pin_map_usbpd_hpd</a> [2]</td></tr>
<tr class="memdesc:gab6dd8a635a885fa00e122ac09ce0d2e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_hpd signal.  <a href="#gab6dd8a635a885fa00e122ac09ce0d2e1">More...</a><br /></td></tr>
<tr class="separator:gab6dd8a635a885fa00e122ac09ce0d2e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22d9f1d1b2bb26f54b5f039c389fdead"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga22d9f1d1b2bb26f54b5f039c389fdead">cyhal_pin_map_usbpd_pad_usbphy_dm_bch_det</a> [1]</td></tr>
<tr class="memdesc:ga22d9f1d1b2bb26f54b5f039c389fdead"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_pad_usbphy_dm_bch_det signal.  <a href="#ga22d9f1d1b2bb26f54b5f039c389fdead">More...</a><br /></td></tr>
<tr class="separator:ga22d9f1d1b2bb26f54b5f039c389fdead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0308278b6d3e69eb0bfaea2205d3108"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gae0308278b6d3e69eb0bfaea2205d3108">cyhal_pin_map_usbpd_pad_usbphy_dp_bch_det</a> [1]</td></tr>
<tr class="memdesc:gae0308278b6d3e69eb0bfaea2205d3108"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_pad_usbphy_dp_bch_det signal.  <a href="#gae0308278b6d3e69eb0bfaea2205d3108">More...</a><br /></td></tr>
<tr class="separator:gae0308278b6d3e69eb0bfaea2205d3108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ea34add408701a79f14ecdc624179b4"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga3ea34add408701a79f14ecdc624179b4">cyhal_pin_map_usbpd_sbu_dbg1</a> [2]</td></tr>
<tr class="memdesc:ga3ea34add408701a79f14ecdc624179b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_sbu_dbg1 signal.  <a href="#ga3ea34add408701a79f14ecdc624179b4">More...</a><br /></td></tr>
<tr class="separator:ga3ea34add408701a79f14ecdc624179b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabfe2d7788c562057dab16bcead96789"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gaabfe2d7788c562057dab16bcead96789">cyhal_pin_map_usbpd_sbu_dbg2</a> [2]</td></tr>
<tr class="memdesc:gaabfe2d7788c562057dab16bcead96789"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_sbu_dbg2 signal.  <a href="#gaabfe2d7788c562057dab16bcead96789">More...</a><br /></td></tr>
<tr class="separator:gaabfe2d7788c562057dab16bcead96789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac9eac56c08c355798e02970c7c7b234"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gaac9eac56c08c355798e02970c7c7b234">cyhal_pin_map_usbpd_sbu_io1</a> [2]</td></tr>
<tr class="memdesc:gaac9eac56c08c355798e02970c7c7b234"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_sbu_io1 signal.  <a href="#gaac9eac56c08c355798e02970c7c7b234">More...</a><br /></td></tr>
<tr class="separator:gaac9eac56c08c355798e02970c7c7b234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga841b4991e0240ec03abef0e11c8aad5a"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga841b4991e0240ec03abef0e11c8aad5a">cyhal_pin_map_usbpd_sbu_io2</a> [2]</td></tr>
<tr class="memdesc:ga841b4991e0240ec03abef0e11c8aad5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_sbu_io2 signal.  <a href="#ga841b4991e0240ec03abef0e11c8aad5a">More...</a><br /></td></tr>
<tr class="separator:ga841b4991e0240ec03abef0e11c8aad5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aa0bac3a89abdb486b47f170d06308a"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga2aa0bac3a89abdb486b47f170d06308a">cyhal_pin_map_usbpd_sbu_lsrx</a> [2]</td></tr>
<tr class="memdesc:ga2aa0bac3a89abdb486b47f170d06308a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_sbu_lsrx signal.  <a href="#ga2aa0bac3a89abdb486b47f170d06308a">More...</a><br /></td></tr>
<tr class="separator:ga2aa0bac3a89abdb486b47f170d06308a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ef8e812710a94f0d91035379751d7f1"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga7ef8e812710a94f0d91035379751d7f1">cyhal_pin_map_usbpd_sbu_lstx</a> [2]</td></tr>
<tr class="memdesc:ga7ef8e812710a94f0d91035379751d7f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_sbu_lstx signal.  <a href="#ga7ef8e812710a94f0d91035379751d7f1">More...</a><br /></td></tr>
<tr class="separator:ga7ef8e812710a94f0d91035379751d7f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82a2ca025449fbd90e73a515b04fa5f9"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga82a2ca025449fbd90e73a515b04fa5f9">cyhal_pin_map_usbpd_swapt_in</a> [2]</td></tr>
<tr class="memdesc:ga82a2ca025449fbd90e73a515b04fa5f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_swapt_in signal.  <a href="#ga82a2ca025449fbd90e73a515b04fa5f9">More...</a><br /></td></tr>
<tr class="separator:ga82a2ca025449fbd90e73a515b04fa5f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga348a6dec95efd69611c4f742d6688daf"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga348a6dec95efd69611c4f742d6688daf">cyhal_pin_map_usbpd_swapt_out</a> [4]</td></tr>
<tr class="memdesc:ga348a6dec95efd69611c4f742d6688daf"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_swapt_out signal.  <a href="#ga348a6dec95efd69611c4f742d6688daf">More...</a><br /></td></tr>
<tr class="separator:ga348a6dec95efd69611c4f742d6688daf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d2c9ebab7a1542ef60723ccd9084ceb"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga1d2c9ebab7a1542ef60723ccd9084ceb">cyhal_pin_map_usbpd_tx_data</a> [2]</td></tr>
<tr class="memdesc:ga1d2c9ebab7a1542ef60723ccd9084ceb"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_tx_data signal.  <a href="#ga1d2c9ebab7a1542ef60723ccd9084ceb">More...</a><br /></td></tr>
<tr class="separator:ga1d2c9ebab7a1542ef60723ccd9084ceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1d9e6b18e3eef9b861775727218bd94"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#gac1d9e6b18e3eef9b861775727218bd94">cyhal_pin_map_usbpd_tx_data_en</a> [2]</td></tr>
<tr class="memdesc:gac1d9e6b18e3eef9b861775727218bd94"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the usbpd_tx_data_en signal.  <a href="#gac1d9e6b18e3eef9b861775727218bd94">More...</a><br /></td></tr>
<tr class="separator:gac1d9e6b18e3eef9b861775727218bd94"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="structcyhal__resource__pin__mapping__t" id="structcyhal__resource__pin__mapping__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structcyhal__resource__pin__mapping__t">&#9670;&nbsp;</a></span>cyhal_resource_pin_mapping_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cyhal_resource_pin_mapping_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a4fa13cb0d2ae96aeeb50c0c0c63e3b91"></a>uint8_t</td>
<td class="fieldname">
block_num</td>
<td class="fielddoc">
The block number of the resource with this connection. </td></tr>
<tr><td class="fieldtype">
<a id="a023ce9599d5a2fe07f82dd3cf5a7570b"></a>uint8_t</td>
<td class="fieldname">
channel_num</td>
<td class="fielddoc">
The channel number of the block with this connection. </td></tr>
<tr><td class="fieldtype">
<a id="a61f6033fdaae54a06ac8e63656b2a37a"></a><a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#ga304a565dc0d34e417918b505c5f70cb3">cyhal_gpio_t</a></td>
<td class="fieldname">
pin</td>
<td class="fielddoc">
The GPIO pin the connection is with. </td></tr>
<tr><td class="fieldtype">
<a id="ad4514be01ab83c7248c320b3232145c1"></a>en_hsiom_sel_t</td>
<td class="fieldname">
hsiom</td>
<td class="fielddoc">
The HSIOM configuration value. </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="gad4dff3f6f80ae17bab29475da027cc69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4dff3f6f80ae17bab29475da027cc69">&#9670;&nbsp;</a></span>cyhal_gpio_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga7596ad49f8eb2e06515597314e67d0a6">cyhal_gpio_pmg1s3_97_bga_cypm1322_t</a> <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#ga304a565dc0d34e417918b505c5f70cb3">cyhal_gpio_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Create generic name for the series/package specific type. </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga7596ad49f8eb2e06515597314e67d0a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7596ad49f8eb2e06515597314e67d0a6">&#9670;&nbsp;</a></span>cyhal_gpio_pmg1s3_97_bga_cypm1322_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__hal__impl__pin__package__pmg1s3__97__bga__cypm1322.html#ga7596ad49f8eb2e06515597314e67d0a6">cyhal_gpio_pmg1s3_97_bga_cypm1322_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definitions for all of the pins that are bonded out on in the 97-BGA-CYPM1322 package for the PMG1S3 series. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6a3dbd1016ea99d087d747530418b89a01"></a>NC&#160;</td><td class="fielddoc"><p>No Connect/Invalid Pin. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6a23d505c049c81443b12e53d5b00b1be9"></a>P0_0&#160;</td><td class="fielddoc"><p>Port 0 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6a8c239764fe5c947cad341b176d49eb73"></a>P0_1&#160;</td><td class="fielddoc"><p>Port 0 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6a950df72443b521531bc3be8f4058fd85"></a>P0_2&#160;</td><td class="fielddoc"><p>Port 0 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6a7dd012609401076ec68c99a41fcf12bc"></a>P0_3&#160;</td><td class="fielddoc"><p>Port 0 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6a8f9331cecf3c8f1bf81bc66386c8b4c1"></a>P0_4&#160;</td><td class="fielddoc"><p>Port 0 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6aad04d2399d62b5af8c88438d56ddf99b"></a>P0_5&#160;</td><td class="fielddoc"><p>Port 0 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6a5429399e7b50e30b878487fc4512a1c8"></a>P0_6&#160;</td><td class="fielddoc"><p>Port 0 Pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6aaf1c1253218cc9dfaab2fa56dd51613a"></a>P0_7&#160;</td><td class="fielddoc"><p>Port 0 Pin 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6aa25f499b57adc3dae9ca1a877f47f2af"></a>P1_0&#160;</td><td class="fielddoc"><p>Port 1 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6ab0d32687fab06c4263f65b6741adf308"></a>P1_1&#160;</td><td class="fielddoc"><p>Port 1 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6a12c69ba58f68ac9252a9e84170e354c7"></a>P1_2&#160;</td><td class="fielddoc"><p>Port 1 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6ac964ac363209c16f9e842d139f1821df"></a>P1_3&#160;</td><td class="fielddoc"><p>Port 1 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6a2712fb6be5ef97fd9f5a9b42baaf5f05"></a>P1_4&#160;</td><td class="fielddoc"><p>Port 1 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6adb0a4a23b91349a0f85a26ee16c2299c"></a>P1_5&#160;</td><td class="fielddoc"><p>Port 1 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6a1c09e634fa0f157f766022d25ea2860d"></a>P1_6&#160;</td><td class="fielddoc"><p>Port 1 Pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6aeeaaeb6232b5bd27b3d18c1699737e31"></a>P2_0&#160;</td><td class="fielddoc"><p>Port 2 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6a33daef487e90b1d8ee897624249d060e"></a>P2_1&#160;</td><td class="fielddoc"><p>Port 2 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6a10b4a9ccdcdec6c07ceedf09708bed1a"></a>P2_2&#160;</td><td class="fielddoc"><p>Port 2 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6ae1949ab941c558f0c66b48e8463bbada"></a>P2_3&#160;</td><td class="fielddoc"><p>Port 2 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6aa1814d6db2865c42fb3c7fc7688ab5c5"></a>P2_4&#160;</td><td class="fielddoc"><p>Port 2 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6a40df3c1aee5d74c3877d7b8d8bccb69e"></a>P2_5&#160;</td><td class="fielddoc"><p>Port 2 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6af7da371a007188db645f365f367a10a8"></a>P2_6&#160;</td><td class="fielddoc"><p>Port 2 Pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6a583cbcc11d71b44face70c1fadefc9c0"></a>P2_7&#160;</td><td class="fielddoc"><p>Port 2 Pin 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6a2a52d7696dc09e50106e86c3c5d17553"></a>P3_0&#160;</td><td class="fielddoc"><p>Port 3 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6aecc7f0ac8642bc54d5263aa885d41908"></a>P3_1&#160;</td><td class="fielddoc"><p>Port 3 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6acd157ea5f39d394d92881bdfc3289dab"></a>P3_2&#160;</td><td class="fielddoc"><p>Port 3 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6a54a63837a8bb026bd112b886ca8dc47d"></a>P3_3&#160;</td><td class="fielddoc"><p>Port 3 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6a2870e8226d9447a9d9cc1788ae88dbb7"></a>P3_4&#160;</td><td class="fielddoc"><p>Port 3 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6a2269bac40e13cb61f09fdb588507da82"></a>P3_5&#160;</td><td class="fielddoc"><p>Port 3 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6afd215d1efb45e70398433193f49c307c"></a>P3_6&#160;</td><td class="fielddoc"><p>Port 3 Pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6a526941c3135107781ce25d01b016b23e"></a>P3_7&#160;</td><td class="fielddoc"><p>Port 3 Pin 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6ab85e0c3af8cd4b57398754081786a201"></a>P4_0&#160;</td><td class="fielddoc"><p>Port 4 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6abd2abcc9f0b2483ad5a64032a1edf2f4"></a>P4_1&#160;</td><td class="fielddoc"><p>Port 4 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6a702f0443ac82eec7db778039597602de"></a>P5_0&#160;</td><td class="fielddoc"><p>Port 5 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6a6e81efad69a0ea034651af008bd857b9"></a>P5_1&#160;</td><td class="fielddoc"><p>Port 5 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6a48fead26a455d15e627a59f49e735ed6"></a>P5_2&#160;</td><td class="fielddoc"><p>Port 5 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6ac4e840a9752ddcf910485a9ad3bda6c3"></a>P5_3&#160;</td><td class="fielddoc"><p>Port 5 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6a3f2896cca74b9552337ba66e54412050"></a>P5_4&#160;</td><td class="fielddoc"><p>Port 5 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6a8ab80e76a8624109b9b303f2d2c3645d"></a>P5_5&#160;</td><td class="fielddoc"><p>Port 5 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6a651caedfece9cfdc1054b06bdb19ef5c"></a>P6_0&#160;</td><td class="fielddoc"><p>Port 6 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6a3e0cb355dfc40a09ddbcb3e2a646e186"></a>P6_1&#160;</td><td class="fielddoc"><p>Port 6 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6a314f040c789cfa222f71ac693d4634b3"></a>P6_2&#160;</td><td class="fielddoc"><p>Port 6 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6ab8284593b459e295b454e59c33e16325"></a>P6_3&#160;</td><td class="fielddoc"><p>Port 6 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6a5501c381b48783a8f77a78093edc1549"></a>P7_0&#160;</td><td class="fielddoc"><p>Port 7 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6a9818bf8780ec2ee3c063663dc227b339"></a>P7_1&#160;</td><td class="fielddoc"><p>Port 7 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6a2b42f6ebe228e231b10f05e2b9516000"></a>P7_2&#160;</td><td class="fielddoc"><p>Port 7 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6a29c9b6fc101ca6d6ac8873965b27b0fa"></a>P7_3&#160;</td><td class="fielddoc"><p>Port 7 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6a454e0bdb032f2516d74385200861d9de"></a>P7_4&#160;</td><td class="fielddoc"><p>Port 7 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6afb35b2a17d84e108de6082476744da35"></a>P7_5&#160;</td><td class="fielddoc"><p>Port 7 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6a7d6ddc3a9879cd1388d2519e3ac7f248"></a>P7_6&#160;</td><td class="fielddoc"><p>Port 7 Pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6a91f4d44fb984bb1c20f9a34af8015642"></a>USBDP&#160;</td><td class="fielddoc"><p>Port 8 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6a4ce5d83730a8b57610cdffe18cd54eff"></a>USBDM&#160;</td><td class="fielddoc"><p>Port 8 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7596ad49f8eb2e06515597314e67d0a6ad583b30d3419aabb62073ffc625f75c9"></a>VSSIO_5&#160;</td><td class="fielddoc"><p>Port 8 Pin 2. </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="ga0feb64e065d6caaab11b048a1136e7ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0feb64e065d6caaab11b048a1136e7ea">&#9670;&nbsp;</a></span>cyhal_pin_map_lpcomp_dsi_comp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_lpcomp_dsi_comp[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the lpcomp_dsi_comp signal. </p>

</div>
</div>
<a id="ga7a9867472e2b3ff245eaed06a736836e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a9867472e2b3ff245eaed06a736836e">&#9670;&nbsp;</a></span>cyhal_pin_map_lpcomp_inn_comp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_lpcomp_inn_comp[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the lpcomp_inn_comp signal. </p>

</div>
</div>
<a id="gad8cc77365deff1072796431c5a4dc299"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8cc77365deff1072796431c5a4dc299">&#9670;&nbsp;</a></span>cyhal_pin_map_lpcomp_inp_comp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_lpcomp_inp_comp[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the lpcomp_inp_comp signal. </p>

</div>
</div>
<a id="ga1b4e982a6ea50d02eb3f9b93e99124f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b4e982a6ea50d02eb3f9b93e99124f8">&#9670;&nbsp;</a></span>cyhal_pin_map_opamp_dsi_ctb_cmp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_opamp_dsi_ctb_cmp[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the opamp_dsi_ctb_cmp signal. </p>

</div>
</div>
<a id="gad911ae2ea7a6a6b6947f21a3e6fad5c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad911ae2ea7a6a6b6947f21a3e6fad5c4">&#9670;&nbsp;</a></span>cyhal_pin_map_opamp_out_10x</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_opamp_out_10x[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the opamp_out_10x signal. </p>

</div>
</div>
<a id="ga58d16a7a62d2ca5c50a84e0af455d7bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58d16a7a62d2ca5c50a84e0af455d7bc">&#9670;&nbsp;</a></span>cyhal_pin_map_opamp_vin_m</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_opamp_vin_m[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the opamp_vin_m signal. </p>

</div>
</div>
<a id="gabf7d92e7cfce17305ee7ceaa7e6eb3ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf7d92e7cfce17305ee7ceaa7e6eb3ed">&#9670;&nbsp;</a></span>cyhal_pin_map_opamp_vin_p0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_opamp_vin_p0[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the opamp_vin_p0 signal. </p>

</div>
</div>
<a id="gaa8b54e4f7f506c0a28b84b6715f93c3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8b54e4f7f506c0a28b84b6715f93c3a">&#9670;&nbsp;</a></span>cyhal_pin_map_opamp_vin_p1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_opamp_vin_p1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the opamp_vin_p1 signal. </p>

</div>
</div>
<a id="ga0e153e5159585c8724fa12c9718b4769"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e153e5159585c8724fa12c9718b4769">&#9670;&nbsp;</a></span>cyhal_pin_map_pass_dsi_sar_data</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_pass_dsi_sar_data[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the pass_dsi_sar_data signal. </p>

</div>
</div>
<a id="gabd903b95b4eed21d30898da4baea44d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd903b95b4eed21d30898da4baea44d9">&#9670;&nbsp;</a></span>cyhal_pin_map_pass_dsi_sar_data_valid</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_pass_dsi_sar_data_valid[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the pass_dsi_sar_data_valid signal. </p>

</div>
</div>
<a id="ga97b9cf27b1cbaaeca17ccd16ef21518d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97b9cf27b1cbaaeca17ccd16ef21518d">&#9670;&nbsp;</a></span>cyhal_pin_map_pass_dsi_sar_sample_done</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_pass_dsi_sar_sample_done[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the pass_dsi_sar_sample_done signal. </p>

</div>
</div>
<a id="ga245995cb76a520efb59b2b065fac9024"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga245995cb76a520efb59b2b065fac9024">&#9670;&nbsp;</a></span>cyhal_pin_map_pass_sar_ext_vref0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_pass_sar_ext_vref0[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the pass_sar_ext_vref0 signal. </p>

</div>
</div>
<a id="ga9c30cf5574cabff4f5a8b5eb1be04808"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c30cf5574cabff4f5a8b5eb1be04808">&#9670;&nbsp;</a></span>cyhal_pin_map_pass_sar_ext_vref1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_pass_sar_ext_vref1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the pass_sar_ext_vref1 signal. </p>

</div>
</div>
<a id="ga49f75cc704e19414402efdd2fe170495"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49f75cc704e19414402efdd2fe170495">&#9670;&nbsp;</a></span>cyhal_pin_map_pass_sarmux_pads</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_pass_sarmux_pads[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the pass_sarmux_pads signal. </p>

</div>
</div>
<a id="ga2e0da8b15a5003e27a793300744799c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e0da8b15a5003e27a793300744799c3">&#9670;&nbsp;</a></span>cyhal_pin_map_pass_tr_sar_out</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_pass_tr_sar_out[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the pass_tr_sar_out signal. </p>

</div>
</div>
<a id="gadab875b1ea2856f798df659fce671c12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadab875b1ea2856f798df659fce671c12">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_i2c_scl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_i2c_scl[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_i2c_scl signal. </p>

</div>
</div>
<a id="ga14e1c101cc39c665742a4204276024c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14e1c101cc39c665742a4204276024c2">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_i2c_sda</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_i2c_sda[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_i2c_sda signal. </p>

</div>
</div>
<a id="ga1e65ff836100f2dd7bfdd50e3d169492"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e65ff836100f2dd7bfdd50e3d169492">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_clk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_clk[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_clk signal. </p>

</div>
</div>
<a id="gac8893626820c065205d9847082e41416"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8893626820c065205d9847082e41416">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_miso</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_miso[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_miso signal. </p>

</div>
</div>
<a id="ga54fb88fc8ad6956e7bc00e5718e53e39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54fb88fc8ad6956e7bc00e5718e53e39">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_mosi</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_mosi[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_mosi signal. </p>

</div>
</div>
<a id="ga441b1168fb6efa66360b92e9e5607c9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga441b1168fb6efa66360b92e9e5607c9e">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_select0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_select0[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_select0 signal. </p>

</div>
</div>
<a id="gae992a512d6f3c995fe4aaee830846d46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae992a512d6f3c995fe4aaee830846d46">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_clk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_clk[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_clk signal. </p>

</div>
</div>
<a id="ga6f095b745603ea9442e396d9625e74c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f095b745603ea9442e396d9625e74c9">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_miso</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_miso[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_miso signal. </p>

</div>
</div>
<a id="gaf66548e32f27564cce52c9aaefd07518"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf66548e32f27564cce52c9aaefd07518">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_mosi</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_mosi[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_mosi signal. </p>

</div>
</div>
<a id="ga20b810ee598a528bb9b042d6a9c23b92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20b810ee598a528bb9b042d6a9c23b92">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_select0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_select0[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_select0 signal. </p>

</div>
</div>
<a id="ga615b9cbf768f41965d75824f03d7813d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga615b9cbf768f41965d75824f03d7813d">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_uart_cts</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_uart_cts[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_uart_cts signal. </p>

</div>
</div>
<a id="ga226508246637c6780df9006e758c439f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga226508246637c6780df9006e758c439f">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_uart_rts</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_uart_rts[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_uart_rts signal. </p>

</div>
</div>
<a id="ga5098be3181018fab7099f46ac1640b16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5098be3181018fab7099f46ac1640b16">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_uart_rx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_uart_rx[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_uart_rx signal. </p>

</div>
</div>
<a id="gab9b6476bdb3876db143ac73b79740acb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9b6476bdb3876db143ac73b79740acb">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_uart_tx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_uart_tx[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_uart_tx signal. </p>

</div>
</div>
<a id="ga1cc9439466e8d889dafbba8370394fc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cc9439466e8d889dafbba8370394fc5">&#9670;&nbsp;</a></span>cyhal_pin_map_tcpwm_line</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_tcpwm_line[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the tcpwm_line signal. </p>

</div>
</div>
<a id="ga70a328a8e41e22b77bc0120b60235068"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70a328a8e41e22b77bc0120b60235068">&#9670;&nbsp;</a></span>cyhal_pin_map_tcpwm_tr_compare_match</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_tcpwm_tr_compare_match[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the tcpwm_tr_compare_match signal. </p>

</div>
</div>
<a id="ga5bbcc49f5fcf3da6cd29546cc5cec0c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bbcc49f5fcf3da6cd29546cc5cec0c7">&#9670;&nbsp;</a></span>cyhal_pin_map_tcpwm_tr_in</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_tcpwm_tr_in[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the tcpwm_tr_in signal. </p>

</div>
</div>
<a id="ga6b51213042c0439ae53cd151565b740a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b51213042c0439ae53cd151565b740a">&#9670;&nbsp;</a></span>cyhal_pin_map_usb_dm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usb_dm[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usb_dm signal. </p>

</div>
</div>
<a id="ga33342b73030a96f71197e2e9749768a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33342b73030a96f71197e2e9749768a8">&#9670;&nbsp;</a></span>cyhal_pin_map_usb_dp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usb_dp[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usb_dp signal. </p>

</div>
</div>
<a id="gafe68f36c6d1f83e57906e39b0f5e98c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe68f36c6d1f83e57906e39b0f5e98c2">&#9670;&nbsp;</a></span>cyhal_pin_map_usb_vbus_det</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usb_vbus_det[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usb_vbus_det signal. </p>

</div>
</div>
<a id="ga15c7c4e44a0a85f7edcfbc6c4d13cbc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15c7c4e44a0a85f7edcfbc6c4d13cbc1">&#9670;&nbsp;</a></span>cyhal_pin_map_usb_vbus_valid</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usb_vbus_valid[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usb_vbus_valid signal. </p>

</div>
</div>
<a id="ga7d75f53bd195e25797ae27f9bb6e8508"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d75f53bd195e25797ae27f9bb6e8508">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_adc_cmp_out_gpio</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_adc_cmp_out_gpio[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_adc_cmp_out_gpio signal. </p>

</div>
</div>
<a id="ga4815acd69c59cfbf9ff57a839073d1e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4815acd69c59cfbf9ff57a839073d1e7">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_afc_tx_data</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_afc_tx_data[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_afc_tx_data signal. </p>

</div>
</div>
<a id="gae676ad62d146cfdf78df36745b8030d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae676ad62d146cfdf78df36745b8030d5">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_afc_tx_data_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_afc_tx_data_en[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_afc_tx_data_en signal. </p>

</div>
</div>
<a id="ga51d214174b8342fda8c2b0282a062d0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51d214174b8342fda8c2b0282a062d0c">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_ddft0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_ddft0[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_ddft0 signal. </p>

</div>
</div>
<a id="ga8a0c2c272f3a2bca46d1b8ea0aa92e5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a0c2c272f3a2bca46d1b8ea0aa92e5e">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_ddft1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_ddft1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_ddft1 signal. </p>

</div>
</div>
<a id="ga1c114bc893ddcd1466fefc2222440c7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c114bc893ddcd1466fefc2222440c7b">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_fault_gpio0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_fault_gpio0[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_fault_gpio0 signal. </p>

</div>
</div>
<a id="ga0f0663f2faf02ebd009692153288f8a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f0663f2faf02ebd009692153288f8a0">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_fault_gpio1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_fault_gpio1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_fault_gpio1 signal. </p>

</div>
</div>
<a id="ga70c1192757cb4d82540f33818c7876c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70c1192757cb4d82540f33818c7876c6">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_gpio_ddft0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_gpio_ddft0[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_gpio_ddft0 signal. </p>

</div>
</div>
<a id="gaa8afe38bac66f672eb705f841b1b738b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8afe38bac66f672eb705f841b1b738b">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_gpio_ddft1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_gpio_ddft1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_gpio_ddft1 signal. </p>

</div>
</div>
<a id="gab6dd8a635a885fa00e122ac09ce0d2e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6dd8a635a885fa00e122ac09ce0d2e1">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_hpd</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_hpd[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_hpd signal. </p>

</div>
</div>
<a id="ga22d9f1d1b2bb26f54b5f039c389fdead"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22d9f1d1b2bb26f54b5f039c389fdead">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_pad_usbphy_dm_bch_det</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_pad_usbphy_dm_bch_det[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_pad_usbphy_dm_bch_det signal. </p>

</div>
</div>
<a id="gae0308278b6d3e69eb0bfaea2205d3108"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0308278b6d3e69eb0bfaea2205d3108">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_pad_usbphy_dp_bch_det</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_pad_usbphy_dp_bch_det[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_pad_usbphy_dp_bch_det signal. </p>

</div>
</div>
<a id="ga3ea34add408701a79f14ecdc624179b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ea34add408701a79f14ecdc624179b4">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_sbu_dbg1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_sbu_dbg1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_sbu_dbg1 signal. </p>

</div>
</div>
<a id="gaabfe2d7788c562057dab16bcead96789"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabfe2d7788c562057dab16bcead96789">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_sbu_dbg2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_sbu_dbg2[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_sbu_dbg2 signal. </p>

</div>
</div>
<a id="gaac9eac56c08c355798e02970c7c7b234"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac9eac56c08c355798e02970c7c7b234">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_sbu_io1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_sbu_io1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_sbu_io1 signal. </p>

</div>
</div>
<a id="ga841b4991e0240ec03abef0e11c8aad5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga841b4991e0240ec03abef0e11c8aad5a">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_sbu_io2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_sbu_io2[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_sbu_io2 signal. </p>

</div>
</div>
<a id="ga2aa0bac3a89abdb486b47f170d06308a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2aa0bac3a89abdb486b47f170d06308a">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_sbu_lsrx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_sbu_lsrx[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_sbu_lsrx signal. </p>

</div>
</div>
<a id="ga7ef8e812710a94f0d91035379751d7f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ef8e812710a94f0d91035379751d7f1">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_sbu_lstx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_sbu_lstx[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_sbu_lstx signal. </p>

</div>
</div>
<a id="ga82a2ca025449fbd90e73a515b04fa5f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82a2ca025449fbd90e73a515b04fa5f9">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_swapt_in</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_swapt_in[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_swapt_in signal. </p>

</div>
</div>
<a id="ga348a6dec95efd69611c4f742d6688daf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga348a6dec95efd69611c4f742d6688daf">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_swapt_out</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_swapt_out[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_swapt_out signal. </p>

</div>
</div>
<a id="ga1d2c9ebab7a1542ef60723ccd9084ceb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d2c9ebab7a1542ef60723ccd9084ceb">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_tx_data</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_tx_data[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_tx_data signal. </p>

</div>
</div>
<a id="gac1d9e6b18e3eef9b861775727218bd94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1d9e6b18e3eef9b861775727218bd94">&#9670;&nbsp;</a></span>cyhal_pin_map_usbpd_tx_data_en</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__ccg7d__68__qfn.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_usbpd_tx_data_en[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the usbpd_tx_data_en signal. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>Hardware Abstraction Layer (HAL)</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
