
ubuntu-preinstalled/nc.openbsd:     file format elf32-littlearm


Disassembly of section .init:

00000fb4 <.init>:
 fb4:	push	{r3, lr}
 fb8:	bl	21d4 <__snprintf_chk@plt+0xee8>
 fbc:	pop	{r3, pc}

Disassembly of section .plt:

00000fc0 <strcmp@plt-0x14>:
     fc0:	push	{lr}		; (str lr, [sp, #-4]!)
     fc4:	ldr	lr, [pc, #4]	; fd0 <strcmp@plt-0x4>
     fc8:	add	lr, pc, lr
     fcc:	ldr	pc, [lr, #8]!
     fd0:	andeq	r4, r1, r8, ror lr

00000fd4 <strcmp@plt>:
     fd4:	add	ip, pc, #0, 12
     fd8:	add	ip, ip, #20, 20	; 0x14000
     fdc:	ldr	pc, [ip, #3704]!	; 0xe78

00000fe0 <__cxa_finalize@plt>:
     fe0:	add	ip, pc, #0, 12
     fe4:	add	ip, ip, #20, 20	; 0x14000
     fe8:	ldr	pc, [ip, #3696]!	; 0xe70

00000fec <strtol@plt>:
     fec:	add	ip, pc, #0, 12
     ff0:	add	ip, ip, #20, 20	; 0x14000
     ff4:	ldr	pc, [ip, #3688]!	; 0xe68

00000ff8 <setsockopt@plt>:
     ff8:	add	ip, pc, #0, 12
     ffc:	add	ip, ip, #20, 20	; 0x14000
    1000:	ldr	pc, [ip, #3680]!	; 0xe60

00001004 <strcspn@plt>:
    1004:	add	ip, pc, #0, 12
    1008:	add	ip, ip, #20, 20	; 0x14000
    100c:	ldr	pc, [ip, #3672]!	; 0xe58

00001010 <read@plt>:
    1010:	add	ip, pc, #0, 12
    1014:	add	ip, ip, #20, 20	; 0x14000
    1018:	ldr	pc, [ip, #3664]!	; 0xe50

0000101c <memmove@plt>:
    101c:	add	ip, pc, #0, 12
    1020:	add	ip, ip, #20, 20	; 0x14000
    1024:	ldr	pc, [ip, #3656]!	; 0xe48

00001028 <__b64_ntop@plt>:
    1028:	add	ip, pc, #0, 12
    102c:	add	ip, ip, #20, 20	; 0x14000
    1030:	ldr	pc, [ip, #3648]!	; 0xe40

00001034 <gai_strerror@plt>:
    1034:	add	ip, pc, #0, 12
    1038:	add	ip, ip, #20, 20	; 0x14000
    103c:	ldr	pc, [ip, #3640]!	; 0xe38

00001040 <strtonum@plt>:
    1040:	add	ip, pc, #0, 12
    1044:	add	ip, ip, #20, 20	; 0x14000
    1048:	ldr	pc, [ip, #3632]!	; 0xe30

0000104c <memcpy@plt>:
    104c:	add	ip, pc, #0, 12
    1050:	add	ip, ip, #20, 20	; 0x14000
    1054:	ldr	pc, [ip, #3624]!	; 0xe28

00001058 <signal@plt>:
    1058:	add	ip, pc, #0, 12
    105c:	add	ip, ip, #20, 20	; 0x14000
    1060:	ldr	pc, [ip, #3616]!	; 0xe20

00001064 <sendmsg@plt>:
    1064:	add	ip, pc, #0, 12
    1068:	add	ip, ip, #20, 20	; 0x14000
    106c:	ldr	pc, [ip, #3608]!	; 0xe18

00001070 <select@plt>:
    1070:	add	ip, pc, #0, 12
    1074:	add	ip, ip, #20, 20	; 0x14000
    1078:	ldr	pc, [ip, #3600]!	; 0xe10

0000107c <sleep@plt>:
    107c:	add	ip, pc, #0, 12
    1080:	add	ip, ip, #20, 20	; 0x14000
    1084:	ldr	pc, [ip, #3592]!	; 0xe08

00001088 <recvfrom@plt>:
    1088:	add	ip, pc, #0, 12
    108c:	add	ip, ip, #20, 20	; 0x14000
    1090:	ldr	pc, [ip, #3584]!	; 0xe00

00001094 <strdup@plt>:
    1094:	add	ip, pc, #0, 12
    1098:	add	ip, ip, #20, 20	; 0x14000
    109c:	ldr	pc, [ip, #3576]!	; 0xdf8

000010a0 <__stack_chk_fail@plt>:
    10a0:	add	ip, pc, #0, 12
    10a4:	add	ip, ip, #20, 20	; 0x14000
    10a8:	ldr	pc, [ip, #3568]!	; 0xdf0

000010ac <alarm@plt>:
    10ac:	add	ip, pc, #0, 12
    10b0:	add	ip, ip, #20, 20	; 0x14000
    10b4:	ldr	pc, [ip, #3560]!	; 0xde8

000010b8 <accept4@plt>:
    10b8:	add	ip, pc, #0, 12
    10bc:	add	ip, ip, #20, 20	; 0x14000
    10c0:	ldr	pc, [ip, #3552]!	; 0xde0

000010c4 <unlink@plt>:
    10c4:	add	ip, pc, #0, 12
    10c8:	add	ip, ip, #20, 20	; 0x14000
    10cc:	ldr	pc, [ip, #3544]!	; 0xdd8

000010d0 <__fdelt_chk@plt>:
    10d0:	add	ip, pc, #0, 12
    10d4:	add	ip, ip, #20, 20	; 0x14000
    10d8:	ldr	pc, [ip, #3536]!	; 0xdd0

000010dc <strcasecmp@plt>:
    10dc:	add	ip, pc, #0, 12
    10e0:	add	ip, ip, #20, 20	; 0x14000
    10e4:	ldr	pc, [ip, #3528]!	; 0xdc8

000010e8 <err@plt>:
    10e8:	add	ip, pc, #0, 12
    10ec:	add	ip, ip, #20, 20	; 0x14000
    10f0:	ldr	pc, [ip, #3520]!	; 0xdc0

000010f4 <poll@plt>:
    10f4:	add	ip, pc, #0, 12
    10f8:	add	ip, ip, #20, 20	; 0x14000
    10fc:	ldr	pc, [ip, #3512]!	; 0xdb8

00001100 <__memcpy_chk@plt>:
    1100:	add	ip, pc, #0, 12
    1104:	add	ip, ip, #20, 20	; 0x14000
    1108:	ldr	pc, [ip, #3504]!	; 0xdb0

0000110c <fwrite@plt>:
    110c:	add	ip, pc, #0, 12
    1110:	add	ip, ip, #20, 20	; 0x14000
    1114:	ldr	pc, [ip, #3496]!	; 0xda8

00001118 <getsockopt@plt>:
    1118:	add	ip, pc, #0, 12
    111c:	add	ip, ip, #20, 20	; 0x14000
    1120:	ldr	pc, [ip, #3488]!	; 0xda0

00001124 <readpassphrase@plt>:
    1124:	add	ip, pc, #0, 12
    1128:	add	ip, ip, #20, 20	; 0x14000
    112c:	ldr	pc, [ip, #3480]!	; 0xd98

00001130 <__asprintf_chk@plt>:
    1130:	add	ip, pc, #0, 12
    1134:	add	ip, ip, #20, 20	; 0x14000
    1138:	ldr	pc, [ip, #3472]!	; 0xd90

0000113c <__libc_start_main@plt>:
    113c:	add	ip, pc, #0, 12
    1140:	add	ip, ip, #20, 20	; 0x14000
    1144:	ldr	pc, [ip, #3464]!	; 0xd88

00001148 <strerror@plt>:
    1148:	add	ip, pc, #0, 12
    114c:	add	ip, ip, #20, 20	; 0x14000
    1150:	ldr	pc, [ip, #3456]!	; 0xd80

00001154 <__gmon_start__@plt>:
    1154:	add	ip, pc, #0, 12
    1158:	add	ip, ip, #20, 20	; 0x14000
    115c:	ldr	pc, [ip, #3448]!	; 0xd78

00001160 <__ctype_b_loc@plt>:
    1160:	add	ip, pc, #0, 12
    1164:	add	ip, ip, #20, 20	; 0x14000
    1168:	ldr	pc, [ip, #3440]!	; 0xd70

0000116c <exit@plt>:
    116c:	add	ip, pc, #0, 12
    1170:	add	ip, ip, #20, 20	; 0x14000
    1174:	ldr	pc, [ip, #3432]!	; 0xd68

00001178 <strlcpy@plt>:
    1178:	add	ip, pc, #0, 12
    117c:	add	ip, ip, #20, 20	; 0x14000
    1180:	ldr	pc, [ip, #3424]!	; 0xd60

00001184 <strlen@plt>:
    1184:	add	ip, pc, #0, 12
    1188:	add	ip, ip, #20, 20	; 0x14000
    118c:	ldr	pc, [ip, #3416]!	; 0xd58

00001190 <strchr@plt>:
    1190:	add	ip, pc, #0, 12
    1194:	add	ip, ip, #20, 20	; 0x14000
    1198:	ldr	pc, [ip, #3408]!	; 0xd50

0000119c <getopt@plt>:
    119c:	add	ip, pc, #0, 12
    11a0:	add	ip, ip, #20, 20	; 0x14000
    11a4:	ldr	pc, [ip, #3400]!	; 0xd48

000011a8 <mkstemp@plt>:
    11a8:	add	ip, pc, #0, 12
    11ac:	add	ip, ip, #20, 20	; 0x14000
    11b0:	ldr	pc, [ip, #3392]!	; 0xd40

000011b4 <__errno_location@plt>:
    11b4:	add	ip, pc, #0, 12
    11b8:	add	ip, ip, #20, 20	; 0x14000
    11bc:	ldr	pc, [ip, #3384]!	; 0xd38

000011c0 <getservbyname@plt>:
    11c0:	add	ip, pc, #0, 12
    11c4:	add	ip, ip, #20, 20	; 0x14000
    11c8:	ldr	pc, [ip, #3376]!	; 0xd30

000011cc <bind@plt>:
    11cc:	add	ip, pc, #0, 12
    11d0:	add	ip, ip, #20, 20	; 0x14000
    11d4:	ldr	pc, [ip, #3368]!	; 0xd28

000011d8 <fcntl@plt>:
    11d8:	add	ip, pc, #0, 12
    11dc:	add	ip, ip, #20, 20	; 0x14000
    11e0:	ldr	pc, [ip, #3360]!	; 0xd20

000011e4 <getservbyport@plt>:
    11e4:	add	ip, pc, #0, 12
    11e8:	add	ip, ip, #20, 20	; 0x14000
    11ec:	ldr	pc, [ip, #3352]!	; 0xd18

000011f0 <memset@plt>:
    11f0:	add	ip, pc, #0, 12
    11f4:	add	ip, ip, #20, 20	; 0x14000
    11f8:	ldr	pc, [ip, #3344]!	; 0xd10

000011fc <write@plt>:
    11fc:	add	ip, pc, #0, 12
    1200:	add	ip, ip, #20, 20	; 0x14000
    1204:	ldr	pc, [ip, #3336]!	; 0xd08

00001208 <__fprintf_chk@plt>:
    1208:	add	ip, pc, #0, 12
    120c:	add	ip, ip, #20, 20	; 0x14000
    1210:	ldr	pc, [ip, #3328]!	; 0xd00

00001214 <memchr@plt>:
    1214:	add	ip, pc, #0, 12
    1218:	add	ip, ip, #20, 20	; 0x14000
    121c:	ldr	pc, [ip, #3320]!	; 0xcf8

00001220 <shutdown@plt>:
    1220:	add	ip, pc, #0, 12
    1224:	add	ip, ip, #20, 20	; 0x14000
    1228:	ldr	pc, [ip, #3312]!	; 0xcf0

0000122c <errx@plt>:
    122c:	add	ip, pc, #0, 12
    1230:	add	ip, ip, #20, 20	; 0x14000
    1234:	ldr	pc, [ip, #3304]!	; 0xce8

00001238 <getnameinfo@plt>:
    1238:	add	ip, pc, #0, 12
    123c:	add	ip, ip, #20, 20	; 0x14000
    1240:	ldr	pc, [ip, #3296]!	; 0xce0

00001244 <__explicit_bzero_chk@plt>:
    1244:	add	ip, pc, #0, 12
    1248:	add	ip, ip, #20, 20	; 0x14000
    124c:	ldr	pc, [ip, #3288]!	; 0xcd8

00001250 <strrchr@plt>:
    1250:	add	ip, pc, #0, 12
    1254:	add	ip, ip, #20, 20	; 0x14000
    1258:	ldr	pc, [ip, #3280]!	; 0xcd0

0000125c <listen@plt>:
    125c:	add	ip, pc, #0, 12
    1260:	add	ip, ip, #20, 20	; 0x14000
    1264:	ldr	pc, [ip, #3272]!	; 0xcc8

00001268 <warn@plt>:
    1268:	add	ip, pc, #0, 12
    126c:	add	ip, ip, #20, 20	; 0x14000
    1270:	ldr	pc, [ip, #3264]!	; 0xcc0

00001274 <getsockname@plt>:
    1274:	add	ip, pc, #0, 12
    1278:	add	ip, ip, #20, 20	; 0x14000
    127c:	ldr	pc, [ip, #3256]!	; 0xcb8

00001280 <freeaddrinfo@plt>:
    1280:	add	ip, pc, #0, 12
    1284:	add	ip, ip, #20, 20	; 0x14000
    1288:	ldr	pc, [ip, #3248]!	; 0xcb0

0000128c <getaddrinfo@plt>:
    128c:	add	ip, pc, #0, 12
    1290:	add	ip, ip, #20, 20	; 0x14000
    1294:	ldr	pc, [ip, #3240]!	; 0xca8

00001298 <socket@plt>:
    1298:	add	ip, pc, #0, 12
    129c:	add	ip, ip, #20, 20	; 0x14000
    12a0:	ldr	pc, [ip, #3232]!	; 0xca0

000012a4 <arc4random_uniform@plt>:
    12a4:	add	ip, pc, #0, 12
    12a8:	add	ip, ip, #20, 20	; 0x14000
    12ac:	ldr	pc, [ip, #3224]!	; 0xc98

000012b0 <isatty@plt>:
    12b0:	add	ip, pc, #0, 12
    12b4:	add	ip, ip, #20, 20	; 0x14000
    12b8:	ldr	pc, [ip, #3216]!	; 0xc90

000012bc <strncmp@plt>:
    12bc:	add	ip, pc, #0, 12
    12c0:	add	ip, ip, #20, 20	; 0x14000
    12c4:	ldr	pc, [ip, #3208]!	; 0xc88

000012c8 <abort@plt>:
    12c8:	add	ip, pc, #0, 12
    12cc:	add	ip, ip, #20, 20	; 0x14000
    12d0:	ldr	pc, [ip, #3200]!	; 0xc80

000012d4 <close@plt>:
    12d4:	add	ip, pc, #0, 12
    12d8:	add	ip, ip, #20, 20	; 0x14000
    12dc:	ldr	pc, [ip, #3192]!	; 0xc78

000012e0 <connect@plt>:
    12e0:	add	ip, pc, #0, 12
    12e4:	add	ip, ip, #20, 20	; 0x14000
    12e8:	ldr	pc, [ip, #3184]!	; 0xc70

000012ec <__snprintf_chk@plt>:
    12ec:	add	ip, pc, #0, 12
    12f0:	add	ip, ip, #20, 20	; 0x14000
    12f4:	ldr	pc, [ip, #3176]!	; 0xc68

Disassembly of section .text:

000012f8 <.text>:
    12f8:	svcmi	0x00f0e92d
    12fc:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
    1300:	strmi	r8, [lr], -r2, lsl #22
    1304:	blcs	fe63f688 <__snprintf_chk@plt+0xfe63e39c>
    1308:			; <UNDEFINED> instruction: 0xf8df200d
    130c:			; <UNDEFINED> instruction: 0x2101bb98
    1310:	blcc	fe53f694 <__snprintf_chk@plt+0xfe53e3a8>
    1314:	ldrbtmi	r4, [fp], #1146	; 0x47a
    1318:	stclne	6, cr15, [ip, #692]	; 0x2b4
    131c:	blmi	fe33f6a0 <__snprintf_chk@plt+0xfe33e3b4>
    1320:	streq	pc, [r8, -fp, lsl #2]
    1324:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
    1328:			; <UNDEFINED> instruction: 0xf8cd681b
    132c:			; <UNDEFINED> instruction: 0xf04f39c4
    1330:			; <UNDEFINED> instruction: 0xf7ff0300
    1334:	movwcs	lr, #3730	; 0xe92
    1338:	movwcs	r9, #21268	; 0x5314
    133c:			; <UNDEFINED> instruction: 0xf8df9316
    1340:			; <UNDEFINED> instruction: 0x46312b70
    1344:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    1348:	svc	0x0028f7ff
    134c:			; <UNDEFINED> instruction: 0xf0001c43
    1350:	ldmdacc	r4!, {r0, r2, r3, r4, r5, r6, r9, pc}
    1354:	vadd.i8	q1, q0, q3
    1358:	ldm	pc, {r1, r4, r6, r7, pc}^	; <UNPREDICTABLE>
    135c:	sbceq	pc, sl, r0, lsl r0	; <UNPREDICTABLE>
    1360:	ldrdeq	r0, [r4], #0
    1364:	ldrsbeq	r0, [r0], #0
    1368:	ldrsbeq	r0, [r0], #0
    136c:	ldrsbeq	r0, [r0], #0
    1370:	ldrsbeq	r0, [r0], #0
    1374:	ldrsbeq	r0, [r0], #0
    1378:	ldrsbeq	r0, [r0], #0
    137c:	ldrhteq	r0, [r8], lr
    1380:	ldrsbteq	r0, [r2], r0
    1384:	ldrsbeq	r0, [r0], #0
    1388:	sbcseq	r0, r0, lr, lsl #1
    138c:	ldrsbeq	r0, [r0], #0
    1390:	rsbeq	r0, r7, sp, rrx
    1394:	subeq	r0, sl, #805306373	; 0x30000005
    1398:	ldrsbeq	r0, [r0], #0
    139c:	mvneq	r0, r7, lsr r2
    13a0:	strbeq	r0, [sp], -r7, ror #3
    13a4:			; <UNDEFINED> instruction: 0x01a401c3
    13a8:	ldrsbeq	r0, [lr, r0]
    13ac:	ldrsbeq	r0, [r0], #0
    13b0:	ldrsbeq	r0, [r0], #0
    13b4:	ldrsbeq	r0, [r0], #0
    13b8:	ldrsbeq	r0, [r8, r0]
    13bc:	ldrsbeq	r0, [r2, r0]
    13c0:	ldrsbeq	r0, [r0], #0
    13c4:			; <UNDEFINED> instruction: 0x065200d0
    13c8:	sbcseq	r0, r0, lr, ror #2
    13cc:	cmneq	r2, r8, ror #2
    13d0:	teqeq	fp, r1, asr #2
    13d4:	ldrsbeq	r0, [r2, -r0]!	; <UNPREDICTABLE>
    13d8:			; <UNDEFINED> instruction: 0x012c0047
    13dc:	tsteq	sp, r3, lsr #2
    13e0:	tsteq	r1, r7, lsl r1
    13e4:	sbcseq	r0, sl, sp, ror #1
    13e8:	ldrsbeq	r0, [r4], #0
    13ec:	bgt	ff13f770 <__snprintf_chk@plt+0xff13e484>
    13f0:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    13f4:	andmi	pc, r0, pc, rrx
    13f8:			; <UNDEFINED> instruction: 0xf04f2100
    13fc:			; <UNDEFINED> instruction: 0xf04f4200
    1400:			; <UNDEFINED> instruction: 0xf85433ff
    1404:			; <UNDEFINED> instruction: 0xf8cd900c
    1408:	stmib	sp, {r3, pc}^
    140c:			; <UNDEFINED> instruction: 0xf8d90100
    1410:			; <UNDEFINED> instruction: 0xf7ff0000
    1414:			; <UNDEFINED> instruction: 0xf8dfee16
    1418:			; <UNDEFINED> instruction: 0xf8d83aa0
    141c:	ldrbtmi	r2, [fp], #-0
    1420:	bcs	19588 <__snprintf_chk@plt+0x1829c>
    1424:	ldrbthi	pc, [r5], -r0, asr #32	; <UNPREDICTABLE>
    1428:	blle	fe20b430 <__snprintf_chk@plt+0xfe20a144>
    142c:	bcc	fe33f7b0 <__snprintf_chk@plt+0xfe33e4c4>
    1430:	stmiapl	r3!, {r0, r9, sp}^
    1434:	usada8	r2, sl, r0, r6
    1438:	bne	1e3f7bc <__snprintf_chk@plt+0x1e3e4d0>
    143c:	beq	1b3d878 <__snprintf_chk@plt+0x1b3c58c>
    1440:	movwcs	r2, #512	; 0x200
    1444:	ldmeq	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    1448:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    144c:			; <UNDEFINED> instruction: 0xf8cd5861
    1450:	stmib	sp, {r3, sp, pc}^
    1454:	stmdavs	r8, {r8, fp, pc}
    1458:	ldcl	7, cr15, [r2, #1020]!	; 0x3fc
    145c:	bcc	183f7e0 <__snprintf_chk@plt+0x183e4f4>
    1460:	ldrdcs	pc, [r0], -sl
    1464:	sbcsvs	r4, r8, fp, ror r4
    1468:			; <UNDEFINED> instruction: 0xf43f2a00
    146c:			; <UNDEFINED> instruction: 0xf8dfaf68
    1470:	andcs	r1, r1, r4, asr sl
    1474:			; <UNDEFINED> instruction: 0xf7ff4479
    1478:			; <UNDEFINED> instruction: 0xf8dfeeda
    147c:			; <UNDEFINED> instruction: 0xf10dca38
    1480:			; <UNDEFINED> instruction: 0xf04f086c
    1484:	smlabbcs	r0, r0, r0, r4
    1488:	movwcs	r2, #513	; 0x201
    148c:	andls	pc, ip, r4, asr r8	; <UNPREDICTABLE>
    1490:	andhi	pc, r8, sp, asr #17
    1494:	smlabteq	r0, sp, r9, lr
    1498:	ldrdeq	pc, [r0], -r9
    149c:	ldcl	7, cr15, [r0, #1020]	; 0x3fc
    14a0:	bcc	93f824 <__snprintf_chk@plt+0x93e538>
    14a4:	ldrdcs	pc, [r0], -r8
    14a8:	andsvs	r5, r8, r3, ror #17
    14ac:			; <UNDEFINED> instruction: 0xf43f2a00
    14b0:			; <UNDEFINED> instruction: 0xf8dfaf46
    14b4:	andcs	r1, r1, r8, lsl sl
    14b8:	ldrdcc	pc, [r0], -r9
    14bc:			; <UNDEFINED> instruction: 0xf7ff4479
    14c0:			; <UNDEFINED> instruction: 0xf8dfeeb6
    14c4:	andcs	r3, r1, #12, 20	; 0xc000
    14c8:	andsvs	r5, sl, r3, ror #17
    14cc:			; <UNDEFINED> instruction: 0xf8dfe737
    14d0:	andcs	r3, r1, #4, 20	; 0x4000
    14d4:	andsvs	r5, sl, r3, ror #17
    14d8:			; <UNDEFINED> instruction: 0xf8dfe731
    14dc:	andcs	r3, r1, #252, 18	; 0x3f0000
    14e0:	andsvs	r4, sl, fp, ror r4
    14e4:			; <UNDEFINED> instruction: 0xf8dfe72b
    14e8:	andcs	r3, sl, #244, 18	; 0x3d0000
    14ec:	subsvs	r4, sl, fp, ror r4
    14f0:			; <UNDEFINED> instruction: 0xf8dfe725
    14f4:	andcs	r3, r2, #236, 18	; 0x3b0000
    14f8:	subsvs	r4, sl, fp, ror r4
    14fc:	andcs	lr, r1, pc, lsl r7
    1500:			; <UNDEFINED> instruction: 0xf9ecf002
    1504:			; <UNDEFINED> instruction: 0xf8dfe71b
    1508:	andcs	r3, r1, #220, 18	; 0x370000
    150c:	andsvs	r5, sl, r3, ror #17
    1510:			; <UNDEFINED> instruction: 0xf8dfe715
    1514:	ldrdcs	r2, [r1, -r4]
    1518:	ldmibcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    151c:	andsvs	r5, r1, r2, lsr #17
    1520:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    1524:	ldc	7, cr15, [r6, #1020]!	; 0x3fc
    1528:	stmdacs	r0, {r2, r4, ip, pc}
    152c:	svcge	0x0007f47f
    1530:	andcs	r2, r1, r0, lsl #2
    1534:	ldcl	7, cr15, [r8, #1020]	; 0x3fc
    1538:	ldmdbne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    153c:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    1540:	movwcs	r2, #512	; 0x200
    1544:	addsmi	pc, fp, ip, asr #4
    1548:	eoreq	pc, r0, r0, asr #5
    154c:	andls	pc, r1, r4, asr r8	; <UNPREDICTABLE>
    1550:			; <UNDEFINED> instruction: 0xf8cd2100
    1554:	stmib	sp, {r3, pc}^
    1558:			; <UNDEFINED> instruction: 0xf8d90100
    155c:			; <UNDEFINED> instruction: 0xf7ff0000
    1560:			; <UNDEFINED> instruction: 0xf8dfed70
    1564:			; <UNDEFINED> instruction: 0xf8d81988
    1568:	ldrbtmi	r2, [r9], #-0
    156c:	bcs	19594 <__snprintf_chk@plt+0x182a8>
    1570:	ldrbhi	pc, [r6, #64]	; 0x40	; <UNPREDICTABLE>
    1574:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    1578:			; <UNDEFINED> instruction: 0xf000fb03
    157c:	ldrb	r6, [lr], r8
    1580:	stmdbcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1584:	stmiapl	r3!, {r0, r9, sp}^
    1588:			; <UNDEFINED> instruction: 0xe6d8601a
    158c:	stmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1590:	stmiapl	r3!, {r0, r9, sp}^
    1594:			; <UNDEFINED> instruction: 0xe6d2601a
    1598:	ldmdbcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    159c:	stmiapl	r3!, {r0, r9, sp}^
    15a0:			; <UNDEFINED> instruction: 0xe6cc601a
    15a4:	stmdbcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    15a8:	ldmdbcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    15ac:	stmiapl	r3!, {r1, r5, r7, fp, ip, lr}^
    15b0:	andsvs	r6, sl, r2, lsl r8
    15b4:			; <UNDEFINED> instruction: 0xf8dfe6c3
    15b8:	andcs	r3, r1, #72, 18	; 0x120000
    15bc:	andsvs	r5, sl, r3, ror #17
    15c0:			; <UNDEFINED> instruction: 0xf8dfe6bd
    15c4:			; <UNDEFINED> instruction: 0xf8df28f0
    15c8:	stmiapl	r2!, {r2, r3, r4, r5, r8, fp, ip, sp}
    15cc:	ldmdavs	r2, {r0, r1, r5, r6, r7, fp, ip, lr}
    15d0:	ssat	r6, #21, sl
    15d4:	ldmdbcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    15d8:	stmiapl	r3!, {r0, r9, sp}^
    15dc:	ssat	r6, #15, sl
    15e0:	ldmne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    15e4:	beq	1b3da20 <__snprintf_chk@plt+0x1b3c734>
    15e8:	movwcs	r2, #512	; 0x200
    15ec:	ldmeq	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    15f0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    15f4:			; <UNDEFINED> instruction: 0xf8cd5861
    15f8:	stmib	sp, {r3, sp, pc}^
    15fc:	stmdavs	r8, {r8, fp, pc}
    1600:	ldc	7, cr15, [lr, #-1020]	; 0xfffffc04
    1604:	stmdbcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1608:	ldrdcs	pc, [r0], -sl
    160c:	tstvs	r8, fp, ror r4
    1610:			; <UNDEFINED> instruction: 0xf43f2a00
    1614:			; <UNDEFINED> instruction: 0xf8dfae94
    1618:	strdcs	r1, [r1], -r8
    161c:			; <UNDEFINED> instruction: 0xf7ff4479
    1620:			; <UNDEFINED> instruction: 0xf8dfee06
    1624:	andcs	r3, r1, #240, 16	; 0xf00000
    1628:	andsvs	r5, sl, r3, ror #17
    162c:			; <UNDEFINED> instruction: 0xf8dfe687
    1630:	andcs	r3, r1, #232, 16	; 0xe80000
    1634:	andsvs	r5, sl, r3, ror #17
    1638:			; <UNDEFINED> instruction: 0xf8dfe681
    163c:			; <UNDEFINED> instruction: 0xf10dc878
    1640:			; <UNDEFINED> instruction: 0xf04f086c
    1644:	strdcs	r3, [r0, -pc]
    1648:	movwcs	r2, #512	; 0x200
    164c:	andls	pc, ip, r4, asr r8	; <UNPREDICTABLE>
    1650:	andhi	pc, r8, sp, asr #17
    1654:	smlabteq	r0, sp, r9, lr
    1658:	ldrdeq	pc, [r0], -r9
    165c:	ldcl	7, cr15, [r0], #1020	; 0x3fc
    1660:	ldmcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1664:	ldrdcs	pc, [r0], -r8
    1668:	andsvs	r5, r8, r3, ror #17
    166c:			; <UNDEFINED> instruction: 0xf43f2a00
    1670:			; <UNDEFINED> instruction: 0xf8dfae66
    1674:	andcs	r1, r1, ip, lsr #17
    1678:	ldrdcc	pc, [r0], -r9
    167c:			; <UNDEFINED> instruction: 0xf7ff4479
    1680:			; <UNDEFINED> instruction: 0xf8dfedd6
    1684:	andcs	r3, r1, #160, 16	; 0xa00000
    1688:	andsvs	r5, sl, r3, ror #17
    168c:			; <UNDEFINED> instruction: 0xf8dfe657
    1690:	andcs	r3, r1, #152, 16	; 0x980000
    1694:	andsvs	r5, sl, r3, ror #17
    1698:			; <UNDEFINED> instruction: 0xf8dfe651
    169c:	andcs	r3, r1, #144, 16	; 0x900000
    16a0:	andsvs	r5, sl, r3, ror #17
    16a4:			; <UNDEFINED> instruction: 0xf8dfe64b
    16a8:			; <UNDEFINED> instruction: 0xf8df380c
    16ac:	stmiapl	r3!, {r2, r7, fp, ip}^
    16b0:			; <UNDEFINED> instruction: 0xf8d34479
    16b4:	strbmi	r8, [r0], -r0
    16b8:	ldc	7, cr15, [r0, #-1020]	; 0xfffffc04
    16bc:			; <UNDEFINED> instruction: 0xf0002800
    16c0:			; <UNDEFINED> instruction: 0xf89880e4
    16c4:	blcs	d0d6cc <__snprintf_chk@plt+0xd0c3e0>
    16c8:	tsthi	r9, r0	; <UNPREDICTABLE>
    16cc:	stmdane	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    16d0:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    16d4:	ldcl	7, cr15, [lr], #-1020	; 0xfffffc04
    16d8:			; <UNDEFINED> instruction: 0xf0402800
    16dc:	movwcs	r8, #21781	; 0x5515
    16e0:			; <UNDEFINED> instruction: 0xe62c9316
    16e4:			; <UNDEFINED> instruction: 0xc7ccf8df
    16e8:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    16ec:	andmi	pc, r0, pc, rrx
    16f0:	andcs	r2, r1, #0, 2
    16f4:			; <UNDEFINED> instruction: 0xf8542300
    16f8:			; <UNDEFINED> instruction: 0xf8cd900c
    16fc:	stmib	sp, {r3, pc}^
    1700:			; <UNDEFINED> instruction: 0xf8d90100
    1704:			; <UNDEFINED> instruction: 0xf7ff0000
    1708:			; <UNDEFINED> instruction: 0xf8dfec9c
    170c:			; <UNDEFINED> instruction: 0xf8d8382c
    1710:	stmiapl	r3!, {sp}^
    1714:	bcs	1977c <__snprintf_chk@plt+0x18490>
    1718:	mrcge	4, 0, APSR_nzcv, cr1, cr15, {1}
    171c:	ldmdane	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1720:			; <UNDEFINED> instruction: 0xf8d92001
    1724:	ldrbtmi	r3, [r9], #-0
    1728:	stc	7, cr15, [r0, #1020]	; 0x3fc
    172c:	ldmdacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1730:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1734:			; <UNDEFINED> instruction: 0xe602605a
    1738:	stmdbeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    173c:	beq	3d880 <__snprintf_chk@plt+0x3c594>
    1740:	andge	pc, r0, r9, asr #17
    1744:	ldc	7, cr15, [r6, #-1020]!	; 0xfffffc04
    1748:			; <UNDEFINED> instruction: 0x3768f8df
    174c:			; <UNDEFINED> instruction: 0xf8c04639
    1750:	strmi	sl, [r0], r0
    1754:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    1758:			; <UNDEFINED> instruction: 0xf0019312
    175c:	andsls	pc, r3, pc, lsl pc	; <UNPREDICTABLE>
    1760:			; <UNDEFINED> instruction: 0xf47f2800
    1764:	bls	4acf1c <__snprintf_chk@plt+0x4abc30>
    1768:	ldrdge	pc, [r0], -r2
    176c:			; <UNDEFINED> instruction: 0xf7ff4650
    1770:	stmdacs	r1, {r1, r3, r8, sl, fp, sp, lr, pc}
    1774:			; <UNDEFINED> instruction: 0xf89ad905
    1778:	ldmdbls	r3, {sp}
    177c:			; <UNDEFINED> instruction: 0xf0002a30
    1780:	rscscs	r8, pc, #-2080374783	; 0x84000001
    1784:	ldrbmi	r2, [r0], -r0, lsl #6
    1788:	movwcs	lr, #2509	; 0x9cd
    178c:	andls	pc, r8, sp, asr #17
    1790:	andcs	r2, r0, #0, 6
    1794:	mrrc	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    1798:	sbfxcc	pc, pc, #17, #9
    179c:	addsvs	r4, r8, fp, ror r4
    17a0:	sbfxcc	pc, pc, #17, #5
    17a4:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    17a8:	stmdale	r7, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp}
    17ac:	ldrdcc	pc, [r0], -r9
    17b0:			; <UNDEFINED> instruction: 0xf8d8b923
    17b4:	blcs	d7bc <__snprintf_chk@plt+0xc4d0>
    17b8:	cfstrdge	mvd15, [r1, #252]	; 0xfc
    17bc:	andcs	r9, r1, r2, lsl fp
    17c0:			; <UNDEFINED> instruction: 0x1788f8df
    17c4:	ldrbtmi	r6, [r9], #-2074	; 0xfffff7e6
    17c8:	ldc	7, cr15, [r0, #-1020]!	; 0xfffffc04
    17cc:			; <UNDEFINED> instruction: 0x1780f8df
    17d0:			; <UNDEFINED> instruction: 0xf8df2302
    17d4:	subscs	r0, r0, #128, 14	; 0x2000000
    17d8:	ldrbtmi	r5, [r8], #-2145	; 0xfffff79f
    17dc:	stc	7, cr15, [r2], #1020	; 0x3fc
    17e0:			; <UNDEFINED> instruction: 0xf0002800
    17e4:			; <UNDEFINED> instruction: 0xf8df8469
    17e8:	andcs	r3, r1, #112, 14	; 0x1c00000
    17ec:	andsvs	r5, sl, r3, ror #17
    17f0:			; <UNDEFINED> instruction: 0xf8dfe5a5
    17f4:			; <UNDEFINED> instruction: 0xf8df26c0
    17f8:	stmiapl	r2!, {r2, r5, r6, r8, r9, sl, ip, sp}
    17fc:	ldmdavs	r2, {r0, r1, r5, r6, r7, fp, ip, lr}
    1800:	ldr	r6, [ip, #26]
    1804:	ssatgt	pc, #13, pc, asr #17	; <UNPREDICTABLE>
    1808:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    180c:	addmi	pc, r0, pc, asr #32
    1810:	andcs	r2, r1, #0, 2
    1814:			; <UNDEFINED> instruction: 0xf8542300
    1818:			; <UNDEFINED> instruction: 0xf8cd900c
    181c:	stmib	sp, {r3, pc}^
    1820:			; <UNDEFINED> instruction: 0xf8d90100
    1824:			; <UNDEFINED> instruction: 0xf7ff0000
    1828:			; <UNDEFINED> instruction: 0xf8dfec0c
    182c:			; <UNDEFINED> instruction: 0xf8d83734
    1830:	stmiapl	r3!, {sp}^
    1834:	bcs	1989c <__snprintf_chk@plt+0x185b0>
    1838:	cfstrsge	mvf15, [r1, #252]	; 0xfc
    183c:			; <UNDEFINED> instruction: 0x1724f8df
    1840:			; <UNDEFINED> instruction: 0xf8d92001
    1844:	ldrbtmi	r3, [r9], #-0
    1848:	ldcl	7, cr15, [r0], #1020	; 0x3fc
    184c:			; <UNDEFINED> instruction: 0x3718f8df
    1850:			; <UNDEFINED> instruction: 0xf8d358e3
    1854:	bl	fed6585c <__snprintf_chk@plt+0xfed64570>
    1858:	tstle	sl, r9, lsl #10
    185c:	ssatcc	pc, #21, pc, asr #17	; <UNPREDICTABLE>
    1860:	ldmdavs	fp!, {r0, r1, r2, r5, r6, r7, fp, ip, lr}
    1864:			; <UNDEFINED> instruction: 0xf0402b00
    1868:	andcs	r8, r1, sl, asr #4
    186c:			; <UNDEFINED> instruction: 0xf836f002
    1870:	usatcc	pc, #24, pc, asr #17	; <UNPREDICTABLE>
    1874:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1878:			; <UNDEFINED> instruction: 0xf0002b01
    187c:			; <UNDEFINED> instruction: 0xf8df8303
    1880:	strdcs	r1, [r1], -r0
    1884:			; <UNDEFINED> instruction: 0xf7ff4479
    1888:			; <UNDEFINED> instruction: 0xf04fecd2
    188c:	tstls	r6, #-67108861	; 0xfc000003
    1890:	cfstr32cs	mvfx14, [r1, #-340]	; 0xfffffeac
    1894:	stmeq	r9, {r1, r2, r8, r9, fp, sp, lr, pc}
    1898:			; <UNDEFINED> instruction: 0xf8dfd139
    189c:	stmiapl	r3!, {r3, r5, r6, r9, sl, ip, sp}^
    18a0:	stccs	8, cr6, [r0, #-116]	; 0xffffff8c
    18a4:			; <UNDEFINED> instruction: 0xf8dfd1e1
    18a8:			; <UNDEFINED> instruction: 0xf8df2654
    18ac:	stmiapl	r2!, {r3, r6, r7, r9, sl, ip, sp}
    18b0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    18b4:	ldrdlt	pc, [r0], -r2
    18b8:	svceq	0x0000f1bb
    18bc:			; <UNDEFINED> instruction: 0x83a3f000
    18c0:	bicsle	r2, r2, r1, lsl #22
    18c4:			; <UNDEFINED> instruction: 0x362cf8df
    18c8:	andhi	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    18cc:	ldrdcc	pc, [r0], -r8
    18d0:	sbcle	r2, sl, r0, lsl #22
    18d4:			; <UNDEFINED> instruction: 0x363cf8df
    18d8:	ldmdavs	fp!, {r0, r1, r2, r5, r6, r7, fp, ip, lr}
    18dc:	bicle	r2, r4, r0, lsl #22
    18e0:			; <UNDEFINED> instruction: 0x3648f8df
    18e4:	eorlt	pc, r9, r6, asr r8	; <UNPREDICTABLE>
    18e8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    18ec:			; <UNDEFINED> instruction: 0xf0002b00
    18f0:			; <UNDEFINED> instruction: 0xf8df81ef
    18f4:	andcs	r1, r1, r4, lsl #13
    18f8:			; <UNDEFINED> instruction: 0xf7ff4479
    18fc:			; <UNDEFINED> instruction: 0xf898ec98
    1900:	blcs	d90c <__snprintf_chk@plt+0xc620>
    1904:	mcrge	4, 7, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
    1908:	tstls	r6, #4, 6	; 0x10000000
    190c:	cfstr32le	mvfx14, [ip, #92]!	; 0x5c
    1910:			; <UNDEFINED> instruction: 0x3600f8df
    1914:	ldmdavs	fp!, {r0, r1, r2, r5, r6, r7, fp, ip, lr}
    1918:			; <UNDEFINED> instruction: 0xf8dfb14b
    191c:	stmiapl	r3!, {r3, r5, r6, r7, r8, sl, ip, sp}^
    1920:	blcs	1b994 <__snprintf_chk@plt+0x1a6a8>
    1924:	addshi	pc, sl, #0
    1928:			; <UNDEFINED> instruction: 0xf0012001
    192c:			; <UNDEFINED> instruction: 0xf856ffd7
    1930:			; <UNDEFINED> instruction: 0xf108b029
    1934:			; <UNDEFINED> instruction: 0xf8df0504
    1938:	ldrbtmi	r3, [fp], #-1604	; 0xfffff9bc
    193c:	mcrcs	8, 0, r6, cr1, cr14, {2}
    1940:			; <UNDEFINED> instruction: 0x81bcf000
    1944:	blcs	1b9f8 <__snprintf_chk@plt+0x1a70c>
    1948:	ldmdavs	fp!, {r0, r3, r4, r7, ip, lr, pc}
    194c:			; <UNDEFINED> instruction: 0xf0002b00
    1950:			; <UNDEFINED> instruction: 0xf8df8184
    1954:	stmiapl	r2!, {r4, r7, r8, sl, sp}
    1958:	bcs	1b9a8 <__snprintf_chk@plt+0x1a6bc>
    195c:	bichi	pc, pc, #64	; 0x40
    1960:			; <UNDEFINED> instruction: 0xf0002e01
    1964:			; <UNDEFINED> instruction: 0xf8df8190
    1968:	ldrbtmi	r3, [fp], #-1560	; 0xfffff9e8
    196c:	mcrcs	8, 0, r6, cr1, cr14, {2}
    1970:	blge	7359f4 <__snprintf_chk@plt+0x734708>
    1974:	tstcs	r0, r0, lsr #4
    1978:			; <UNDEFINED> instruction: 0x46189312
    197c:			; <UNDEFINED> instruction: 0xf7ff4698
    1980:			; <UNDEFINED> instruction: 0xf8dfec38
    1984:			; <UNDEFINED> instruction: 0x46423570
    1988:	andvs	pc, r4, r8, asr #17
    198c:	andhi	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    1990:	ldrdcc	pc, [r0], -r8
    1994:			; <UNDEFINED> instruction: 0xf0002b00
    1998:	movwcs	r8, #8633	; 0x21b9
    199c:	tstcs	r1, #147	; 0x93
    19a0:			; <UNDEFINED> instruction: 0xf8df60d3
    19a4:	stmiapl	r3!, {r2, r5, r6, r8, sl, ip, sp}^
    19a8:	tstlt	r3, fp, lsl r8
    19ac:	movwcs	r9, #18962	; 0x4a12
    19b0:			; <UNDEFINED> instruction: 0xf8df6013
    19b4:			; <UNDEFINED> instruction: 0xf8543534
    19b8:			; <UNDEFINED> instruction: 0xf8d99003
    19bc:	stmdbcs	r0, {ip}
    19c0:	msrhi	CPSR_sc, r0
    19c4:	strcc	pc, [ip, #-2271]!	; 0xfffff721
    19c8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    19cc:			; <UNDEFINED> instruction: 0xf0402b00
    19d0:			; <UNDEFINED> instruction: 0xf8df838c
    19d4:	stmiapl	r3!, {r3, r4, r6, r8, sl, ip, sp}^
    19d8:	blcs	1ba4c <__snprintf_chk@plt+0x1a760>
    19dc:	orrhi	pc, sl, #64	; 0x40
    19e0:	svccs	0x0000683f
    19e4:	msrhi	SPSR_fsc, #64	; 0x40
    19e8:			; <UNDEFINED> instruction: 0xf0002e01
    19ec:			; <UNDEFINED> instruction: 0xf8df836f
    19f0:	stmiapl	r3!, {r2, r3, r8, sl, ip, sp}^
    19f4:	tstls	r7, #1769472	; 0x1b0000
    19f8:			; <UNDEFINED> instruction: 0xf0402b00
    19fc:	blls	5227b4 <__snprintf_chk@plt+0x5214c8>
    1a00:	blcs	16dfa74 <__snprintf_chk@plt+0x16de788>
    1a04:	rschi	pc, r0, #0
    1a08:	teqcs	sl, r4, lsl r8
    1a0c:	stc	7, cr15, [r0], #-1020	; 0xfffffc04
    1a10:	tstlt	r0, r7, lsl r0
    1a14:	blvc	7fa1c <__snprintf_chk@plt+0x7e730>
    1a18:	blge	925a7c <__snprintf_chk@plt+0x924790>
    1a1c:	tstcs	r0, r0, lsr #4
    1a20:			; <UNDEFINED> instruction: 0xf7ff4618
    1a24:			; <UNDEFINED> instruction: 0xf8dfebe6
    1a28:	smlattcs	r6, r0, r4, r2
    1a2c:	subvs	r4, r6, r3, lsl #12
    1a30:	stmib	r3, {r0, sp}^
    1a34:	stmiapl	r2!, {r1, r8}
    1a38:	tstlt	sl, r2, lsl r8
    1a3c:	andsvs	r2, sl, r4, lsl #4
    1a40:			; <UNDEFINED> instruction: 0xf0014628
    1a44:			; <UNDEFINED> instruction: 0xf8dff8b9
    1a48:	stmiapl	r7!, {r2, r3, r4, r5, r8, sl, ip, sp}^
    1a4c:	ldrdge	pc, [r0], -r7
    1a50:	svceq	0x0000f1ba
    1a54:	rscshi	pc, r7, #0
    1a58:	tstls	r2, #28, 22	; 0x7000
    1a5c:	tstls	r3, #30720	; 0x7800
    1a60:	strcc	pc, [r4, #-2271]!	; 0xfffff721
    1a64:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1a68:	mcr	4, 0, r4, cr8, cr11, {3}
    1a6c:			; <UNDEFINED> instruction: 0xf8df3a10
    1a70:	ldrbtmi	r3, [fp], #-1308	; 0xfffffae4
    1a74:			; <UNDEFINED> instruction: 0xf8df9319
    1a78:	ldrbtmi	r3, [fp], #-1304	; 0xfffffae8
    1a7c:			; <UNDEFINED> instruction: 0xf8d99318
    1a80:	blcs	da88 <__snprintf_chk@plt+0xc79c>
    1a84:			; <UNDEFINED> instruction: 0xf8dfd079
    1a88:	cfstrsge	mvf3, [r8, #-848]	; 0xfffffcb0
    1a8c:	mcrge	5, 1, r9, cr4, cr5, {0}
    1a90:	ldrd	pc, [ip], #-141	; 0xffffff73
    1a94:	andgt	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    1a98:			; <UNDEFINED> instruction: 0xf8dcce0f
    1a9c:	strbtmi	r5, [ip], r0
    1aa0:	cfldr32ls	mvfx9, [r6, #-68]	; 0xffffffbc
    1aa4:	cfldr32ls	mvfx9, [r5, #-64]	; 0xffffffc0
    1aa8:	ldm	r6, {r0, r1, r2, r3, r8, sl, lr, pc}
    1aac:	stm	r5, {r0, r1, r2, r3}
    1ab0:	ldcls	0, cr0, [r7, #-60]	; 0xffffffc4
    1ab4:			; <UNDEFINED> instruction: 0x000fe8be
    1ab8:	cfldr32ls	mvfx9, [r4, #-28]	; 0xffffffe4
    1abc:	stmia	ip!, {r1, r2, r8, sl, ip, pc}
    1ac0:	ldm	lr, {r0, r1, r2, r3}
    1ac4:	stm	ip, {r0, r1}
    1ac8:	ldrbmi	r0, [r1], -r3
    1acc:			; <UNDEFINED> instruction: 0x46589b12
    1ad0:			; <UNDEFINED> instruction: 0xf002cb0c
    1ad4:			; <UNDEFINED> instruction: 0x4606f811
    1ad8:	subsle	r1, pc, r1, ror ip	; <UNPREDICTABLE>
    1adc:	ldrcc	pc, [r0], #-2271	; 0xfffff721
    1ae0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    1ae4:			; <UNDEFINED> instruction: 0xf8dfb323
    1ae8:	stmiapl	r5!, {r2, r3, sl, ip, sp}^
    1aec:	blcs	1bba0 <__snprintf_chk@plt+0x1a8b4>
    1af0:			; <UNDEFINED> instruction: 0xf8dfd16b
    1af4:	stmiapl	r3!, {r3, r4, r5, sl, ip, sp}^
    1af8:	blcs	1bb6c <__snprintf_chk@plt+0x1a880>
    1afc:	addhi	pc, r4, r0, asr #32
    1b00:	ldrpl	pc, [r0], #2271	; 0x8df
    1b04:			; <UNDEFINED> instruction: 0xf8df447d
    1b08:	ldmdavs	sl!, {sl, ip, sp}
    1b0c:	ldmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
    1b10:	rsble	r2, r6, r0, lsl #18
    1b14:	strcc	pc, [r0], #2271	; 0x8df
    1b18:	stmiapl	r3!, {r3, r4, r8, fp, ip, pc}^
    1b1c:	stmib	sp, {r3, r4, fp, sp, lr}^
    1b20:	ldrbmi	r5, [fp], -r1, lsl #2
    1b24:	mrscs	r9, R9_usr
    1b28:	bcs	43d390 <__snprintf_chk@plt+0x43c0a4>
    1b2c:	bl	1b3fb30 <__snprintf_chk@plt+0x1b3e844>
    1b30:	stmiapl	r3!, {r0, r1, r2, r5, r6, r7, r8, r9, fp, lr}^
    1b34:	blcs	1bba8 <__snprintf_chk@plt+0x1a8bc>
    1b38:	addshi	pc, lr, #64	; 0x40
    1b3c:	stmiapl	r2!, {r0, r3, r5, r6, r7, r9, fp, lr}
    1b40:	ldrdhi	pc, [r0], -r2
    1b44:	svceq	0x0000f1b8
    1b48:	ldmdavs	sl!, {r0, r1, r2, r3, r5, ip, lr, pc}^
    1b4c:	teqle	sl, r0, lsl #20
    1b50:			; <UNDEFINED> instruction: 0xf0401c72
    1b54:			; <UNDEFINED> instruction: 0xf8df8092
    1b58:	bmi	ff4c6c70 <__snprintf_chk@plt+0xff4c5984>
    1b5c:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    1b60:			; <UNDEFINED> instruction: 0xf8dd6811
    1b64:	subsmi	r2, r1, r4, asr #19
    1b68:	adchi	pc, r4, #64	; 0x40
    1b6c:			; <UNDEFINED> instruction: 0xf60d4618
    1b70:	ldc	13, cr1, [sp], #816	; 0x330
    1b74:	pop	{r1, r8, r9, fp, pc}
    1b78:	mrcls	15, 0, r8, cr3, cr0, {7}
    1b7c:	cfmadd32gt	mvax3, mvfx4, mvfx15, mvfx13
    1b80:	ldm	r6, {r0, r1, r2, r3, r8, sl, lr, pc}
    1b84:	blls	481b98 <__snprintf_chk@plt+0x4808ac>
    1b88:	stm	r5, {r2, r3, r8, r9, fp, lr, pc}
    1b8c:	ldrbmi	r0, [r1], -r3
    1b90:			; <UNDEFINED> instruction: 0xf0014658
    1b94:			; <UNDEFINED> instruction: 0x4606fa75
    1b98:	orrsle	r1, pc, r1, ror ip	; <UNPREDICTABLE>
    1b9c:	ldrdge	pc, [r4], -r7
    1ba0:	svceq	0x0000f1ba
    1ba4:	strbmi	sp, [r3], -sp, lsl #2
    1ba8:			; <UNDEFINED> instruction: 0x4630e7d5
    1bac:	stc2l	0, cr15, [r2, #-0]
    1bb0:	blcs	1bda4 <__snprintf_chk@plt+0x1aab8>
    1bb4:	andshi	pc, ip, #0
    1bb8:			; <UNDEFINED> instruction: 0xf7ff4630
    1bbc:			; <UNDEFINED> instruction: 0xf8d7eb8c
    1bc0:	strcc	sl, [r4, -r4]
    1bc4:			; <UNDEFINED> instruction: 0x4698e75b
    1bc8:			; <UNDEFINED> instruction: 0x4630e7f6
    1bcc:			; <UNDEFINED> instruction: 0xf8c2f001
    1bd0:			; <UNDEFINED> instruction: 0xf0003001
    1bd4:	stmdavs	fp!, {r1, r5, r6, r8, pc}
    1bd8:	ldrbtmi	r4, [sp], #-3569	; 0xfffff20f
    1bdc:	orrsle	r2, r2, r0, lsl #22
    1be0:	ldrmi	lr, [r0], -r7, lsl #15
    1be4:			; <UNDEFINED> instruction: 0xf7ff220a
    1be8:	strtmi	lr, [r9], -r2, lsl #20
    1bec:	addlt	fp, r0, #64, 20	; 0x40000
    1bf0:	b	ffe3fbf4 <__snprintf_chk@plt+0xffe3e908>
    1bf4:	ldmdavs	sl!, {r3, r5, r6, r7, r8, fp, lr}
    1bf8:	strmi	r5, [r3], -r1, ror #16
    1bfc:	blcs	1bc24 <__snprintf_chk@plt+0x1a938>
    1c00:	mvnshi	pc, r0
    1c04:	usada8	sl, r9, r8, r6
    1c08:	ldrbtmi	r4, [sp], #-3558	; 0xfffff21a
    1c0c:	ldmdavs	fp!, {r0, r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    1c10:	cmnle	r5, r0, lsl #22
    1c14:			; <UNDEFINED> instruction: 0xf0402e01
    1c18:	ldrbmi	r8, [r8], -r6, asr #4
    1c1c:			; <UNDEFINED> instruction: 0xf0019312
    1c20:	cdpne	13, 0, cr15, cr5, cr11, {4}
    1c24:	andhi	pc, r8, #64, 6
    1c28:	blls	4946e8 <__snprintf_chk@plt+0x4933fc>
    1c2c:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    1c30:			; <UNDEFINED> instruction: 0xf0002a00
    1c34:			; <UNDEFINED> instruction: 0x462881fd
    1c38:			; <UNDEFINED> instruction: 0xf7ff9312
    1c3c:	blls	4bc974 <__snprintf_chk@plt+0x4bb688>
    1c40:	stmiapl	r2!, {r2, r3, r5, r7, r9, fp, lr}
    1c44:	bcs	1bc94 <__snprintf_chk@plt+0x1a9a8>
    1c48:	bmi	ff5f5e64 <__snprintf_chk@plt+0xff5f4b78>
    1c4c:	stmiapl	r2!, {r1, r4, r8, r9, ip, pc}
    1c50:			; <UNDEFINED> instruction: 0xf7ff6810
    1c54:	blls	4bc53c <__snprintf_chk@plt+0x4bb250>
    1c58:	blmi	febfba54 <__snprintf_chk@plt+0xfebfa768>
    1c5c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    1c60:			; <UNDEFINED> instruction: 0xf43f2b00
    1c64:	ldmibmi	r1, {r0, r2, r3, r4, r5, r6, r9, sl, fp, sp, pc}^
    1c68:	ldrbtmi	r2, [r9], #-1
    1c6c:	b	ff7bfc70 <__snprintf_chk@plt+0xff7be984>
    1c70:	tstls	r2, #48, 12	; 0x3000000
    1c74:	bl	bbfc78 <__snprintf_chk@plt+0xbbe98c>
    1c78:			; <UNDEFINED> instruction: 0x46309b12
    1c7c:			; <UNDEFINED> instruction: 0xf7ff9312
    1c80:	blls	4bc930 <__snprintf_chk@plt+0x4bb644>
    1c84:	bmi	fe4bba28 <__snprintf_chk@plt+0xfe4ba73c>
    1c88:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    1c8c:			; <UNDEFINED> instruction: 0xf0402a00
    1c90:	bmi	fe6224c8 <__snprintf_chk@plt+0xfe6211dc>
    1c94:	andhi	pc, r2, r4, asr r8	; <UNPREDICTABLE>
    1c98:	ldrdcs	pc, [r0], -r8
    1c9c:			; <UNDEFINED> instruction: 0xf43f2a00
    1ca0:	blcs	2d630 <__snprintf_chk@plt+0x2c344>
    1ca4:	mrcge	4, 2, APSR_nzcv, cr15, cr15, {3}
    1ca8:	stmiapl	r3!, {r2, r4, r7, r8, r9, fp, lr}^
    1cac:	blcs	1bd20 <__snprintf_chk@plt+0x1aa34>
    1cb0:	bichi	pc, fp, r0
    1cb4:	stmiapl	r2!, {r2, r3, r4, r5, r7, r9, fp, lr}
    1cb8:			; <UNDEFINED> instruction: 0xe6546013
    1cbc:	stmiapl	r3!, {r0, r1, r3, r4, r7, r8, r9, fp, lr}^
    1cc0:	blcs	1bd34 <__snprintf_chk@plt+0x1aa48>
    1cc4:	mrcge	4, 0, APSR_nzcv, cr5, cr15, {3}
    1cc8:	blcs	1bd7c <__snprintf_chk@plt+0x1aa90>
    1ccc:	mvnhi	pc, r0, asr #32
    1cd0:	svceq	0x0000f1bb
    1cd4:	sbcshi	pc, ip, r0
    1cd8:	strcs	r4, [r1], -lr, lsl #23
    1cdc:	ldrt	r5, [r4], -r7, ror #17
    1ce0:	tstle	pc, r1, lsl #28
    1ce4:	ldrbmi	r4, [r8], -r3, lsl #23
    1ce8:	andhi	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    1cec:	ldrdcc	pc, [r0], -r8
    1cf0:			; <UNDEFINED> instruction: 0xf0002b00
    1cf4:			; <UNDEFINED> instruction: 0xf00180bd
    1cf8:	strmi	pc, [r6], -fp, lsr #25
    1cfc:	bmi	1ff9d88 <__snprintf_chk@plt+0x1ff8a9c>
    1d00:	stmiapl	r2!, {r7, r8, r9, fp, lr}
    1d04:			; <UNDEFINED> instruction: 0xf8d258e5
    1d08:	ldr	fp, [r4], -r0
    1d0c:	stmiapl	r3!, {r0, r1, r2, r7, r8, r9, fp, lr}^
    1d10:	blcs	1bd84 <__snprintf_chk@plt+0x1aa98>
    1d14:	adcshi	pc, r0, r0
    1d18:	movwcs	r9, #27154	; 0x6a12
    1d1c:			; <UNDEFINED> instruction: 0x23216093
    1d20:			; <UNDEFINED> instruction: 0xe63e60d3
    1d24:	uqadd16mi	sl, lr, lr
    1d28:	strgt	ip, [pc], -pc, lsl #30
    1d2c:	ldm	r7, {r2, r3, r4, r8, r9, fp, sp, pc}
    1d30:	blgt	301d44 <__snprintf_chk@plt+0x300a58>
    1d34:	andeq	lr, r3, r6, lsl #17
    1d38:	stmdavs	r9!, {r3, r4, r6, r9, sl, lr}
    1d3c:	blx	1b3dd4a <__snprintf_chk@plt+0x1b3ca5e>
    1d40:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx6
    1d44:	blge	ffd3f948 <__snprintf_chk@plt+0xffd3e65c>
    1d48:			; <UNDEFINED> instruction: 0xf8df4b6a
    1d4c:			; <UNDEFINED> instruction: 0xf8dfa264
    1d50:			; <UNDEFINED> instruction: 0xf8549264
    1d54:	ldrbtmi	r8, [sl], #3
    1d58:	ldrbtmi	r4, [r9], #2967	; 0xb97
    1d5c:	mcr	4, 0, r4, cr8, cr11, {3}
    1d60:	eor	r3, pc, r0, lsl sl	; <UNPREDICTABLE>
    1d64:	stmiapl	r3!, {r2, r3, r5, r6, r8, r9, fp, lr}^
    1d68:	stmiblt	fp!, {r0, r1, r3, r4, fp, sp, lr}^
    1d6c:			; <UNDEFINED> instruction: 0xf04fad1a
    1d70:	strls	r0, [r1, #-3200]	; 0xfffff380
    1d74:	ldmdbge	r1!, {r2, r3, r6, r8, r9, sl, fp, sp, pc}^
    1d78:	movwcs	r9, #9984	; 0x2700
    1d7c:	andvs	pc, r0, #1325400064	; 0x4f000000
    1d80:			; <UNDEFINED> instruction: 0xf8c54630
    1d84:			; <UNDEFINED> instruction: 0xf7ffc000
    1d88:	andcc	lr, r1, r0, lsl #19
    1d8c:			; <UNDEFINED> instruction: 0x81a8f000
    1d90:	ldrtmi	r6, [r9], -sl, lsr #16
    1d94:			; <UNDEFINED> instruction: 0xf7ff4630
    1d98:	andcc	lr, r1, r4, lsr #21
    1d9c:	blmi	1535ebc <__snprintf_chk@plt+0x1534bd0>
    1da0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    1da4:	cmple	r6, r0, lsl #22
    1da8:			; <UNDEFINED> instruction: 0xf0004630
    1dac:	blmi	fe100ec0 <__snprintf_chk@plt+0xfe0ffbd4>
    1db0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1db4:	eorle	r2, lr, r1, lsl #22
    1db8:	stmiapl	r3!, {r0, r1, r2, r4, r6, r8, r9, fp, lr}^
    1dbc:	blcs	1be30 <__snprintf_chk@plt+0x1ab44>
    1dc0:	svcge	0x0056f43f
    1dc4:	ldrdcc	pc, [r0], -r8
    1dc8:	bicle	r2, fp, r0, lsl #22
    1dcc:	stmdbge	ip!, {r1, r3, r4, r8, r9, sl, fp, sp, pc}
    1dd0:	movwvs	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    1dd4:			; <UNDEFINED> instruction: 0x463a4630
    1dd8:	tstls	r2, r0, lsl #11
    1ddc:			; <UNDEFINED> instruction: 0xf7ff603d
    1de0:	ldmdbls	r2, {r2, r3, r5, r6, r8, fp, sp, lr, pc}
    1de4:	stclne	6, cr4, [r8], #-20	; 0xffffffec
    1de8:	mrshi	pc, (UNDEF: 65)	; <UNPREDICTABLE>
    1dec:	stmiapl	r3!, {r6, r8, r9, fp, lr}^
    1df0:	cmplt	fp, fp, lsl r8
    1df4:	ldrdcc	pc, [r4], -sl
    1df8:	ldmdavs	sl!, {r3, r6, r9, sl, lr}
    1dfc:	svclt	0x000c2b01
    1e00:	movwcs	r4, #1627	; 0x65b
    1e04:	stc2	0, cr15, [r6], {1}
    1e08:			; <UNDEFINED> instruction: 0xf0004628
    1e0c:			; <UNDEFINED> instruction: 0x4628fc13
    1e10:	b	183fe14 <__snprintf_chk@plt+0x183eb28>
    1e14:			; <UNDEFINED> instruction: 0xf8d8e7cb
    1e18:	blcs	de20 <__snprintf_chk@plt+0xcb34>
    1e1c:	andcs	sp, r0, #204	; 0xcc
    1e20:			; <UNDEFINED> instruction: 0x46114630
    1e24:	b	173fe28 <__snprintf_chk@plt+0x173eb3c>
    1e28:	bicle	r3, r5, r1
    1e2c:	andcs	r4, r1, r4, ror #18
    1e30:			; <UNDEFINED> instruction: 0xf7ff4479
    1e34:			; <UNDEFINED> instruction: 0xee18e95a
    1e38:			; <UNDEFINED> instruction: 0x46390a10
    1e3c:			; <UNDEFINED> instruction: 0xf000682a
    1e40:	ldr	pc, [r1, pc, lsl #21]!
    1e44:	mulcs	r1, sl, r8
    1e48:			; <UNDEFINED> instruction: 0xf47f2a78
    1e4c:			; <UNDEFINED> instruction: 0x4650ac9a
    1e50:			; <UNDEFINED> instruction: 0xf7ff2210
    1e54:			; <UNDEFINED> instruction: 0xf8cbe8cc
    1e58:	strt	r0, [r1], #8
    1e5c:	stmiapl	r3!, {r0, r1, r2, r5, r8, r9, fp, lr}^
    1e60:	blcs	1bed4 <__snprintf_chk@plt+0x1abe8>
    1e64:	cfstrdge	mvd15, [r0, #-508]!	; 0xfffffe04
    1e68:			; <UNDEFINED> instruction: 0xf47f2d02
    1e6c:	ldrb	sl, [lr, #-3421]	; 0xfffff2a3
    1e70:	stc2l	0, cr15, [r0], #4
    1e74:	strb	r4, [r4, -r6, lsl #12]!
    1e78:	movwcs	r9, #6674	; 0x1a12
    1e7c:	movwcs	r6, #24723	; 0x6093
    1e80:	str	r6, [lr, #211]	; 0xd3
    1e84:	stmiapl	r3!, {r0, r3, r5, r8, r9, fp, lr}^
    1e88:	blcs	1befc <__snprintf_chk@plt+0x1ac10>
    1e8c:	cfldrsge	mvf15, [r1, #-508]!	; 0xfffffe04
    1e90:	andcs	r4, r1, ip, asr #18
    1e94:			; <UNDEFINED> instruction: 0xf7ff4479
    1e98:			; <UNDEFINED> instruction: 0xf04fe9ca
    1e9c:	str	r0, [r7], r1, lsl #16
    1ea0:	andeq	r4, r1, r0, lsr fp
    1ea4:	andeq	r4, r1, lr, ror #25
    1ea8:	andeq	r0, r0, r4, lsr r1
    1eac:	andeq	r4, r1, lr, lsl fp
    1eb0:	andeq	r3, r0, sl, asr #22
    1eb4:	andeq	r0, r0, ip, lsr #3
    1eb8:	andeq	r4, r1, r6, ror #23
    1ebc:	muleq	r0, r4, r1
    1ec0:	andeq	r4, r1, r0, lsr #23
    1ec4:	andeq	r3, r0, ip, lsl #18
    1ec8:	andeq	r0, r0, r0, asr r1
    1ecc:	andeq	r3, r0, ip, asr #18
    1ed0:	andeq	r0, r0, r8, asr #2
    1ed4:	andeq	r0, r0, ip, asr r1
    1ed8:	andeq	r4, r1, r8, lsr #24
    1edc:	andeq	r4, r1, ip, lsl ip
    1ee0:	andeq	r4, r1, r0, lsl ip
    1ee4:	andeq	r0, r0, r0, lsr r1
    1ee8:	andeq	r0, r0, ip, lsr #2
    1eec:	muleq	r1, sl, sl
    1ef0:	andeq	r0, r0, r4, ror r1
    1ef4:	andeq	r0, r0, r8, lsr #2
    1ef8:	andeq	r0, r0, r4, ror #2
    1efc:	andeq	r0, r0, r8, lsr r1
    1f00:	andeq	r0, r0, r0, lsr #3
    1f04:	andeq	r0, r0, r8, asr r1
    1f08:	muleq	r0, r0, r1
    1f0c:	strdeq	r4, [r1], -r8
    1f10:	andeq	r3, r0, r0, ror r7
    1f14:			; <UNDEFINED> instruction: 0x000001b4
    1f18:	andeq	r0, r0, r4, asr #2
    1f1c:	andeq	r0, r0, r0, asr #2
    1f20:	strdeq	r3, [r0], -r4
    1f24:	andeq	r0, r0, r8, lsl #3
    1f28:	muleq	r0, r8, r1
    1f2c:			; <UNDEFINED> instruction: 0x000001b0
    1f30:	muleq	r0, ip, r6
    1f34:	andeq	r3, r0, r2, lsl #25
    1f38:	andeq	r0, r0, r0, ror r1
    1f3c:			; <UNDEFINED> instruction: 0x000036ba
    1f40:	ldrdeq	r4, [r1], -r6
    1f44:	andeq	r4, r1, r8, ror #16
    1f48:	andeq	r4, r1, r0, ror #16
    1f4c:			; <UNDEFINED> instruction: 0x000036b2
    1f50:	andeq	r0, r0, r8, lsr #3
    1f54:	andeq	r3, r0, r2, ror #12
    1f58:	muleq	r0, ip, r1
    1f5c:	andeq	r0, r0, ip, lsr r1
    1f60:	andeq	r0, r0, r4, lsl #3
    1f64:	ldrdeq	r3, [r0], -lr
    1f68:	andeq	r0, r0, ip, asr #2
    1f6c:	muleq	r1, r4, r8
    1f70:	andeq	r3, r0, r8, asr r6
    1f74:	andeq	r4, r1, r8, asr r8
    1f78:	andeq	r3, r0, ip, asr #11
    1f7c:	andeq	r4, r1, lr, asr #15
    1f80:	muleq	r1, lr, r7
    1f84:	andeq	r0, r0, ip, ror #2
    1f88:	andeq	r3, r0, r0, lsr r6
    1f8c:	ldrdeq	r3, [r0], -r6
    1f90:	andeq	r3, r0, lr, asr #5
    1f94:	andeq	r2, r0, r4, asr #17
    1f98:	andeq	r0, r0, r0, ror #2
    1f9c:	andeq	r4, r1, r8, ror #5
    1fa0:	andeq	r2, r0, r2, ror #15
    1fa4:			; <UNDEFINED> instruction: 0x000027b6
    1fa8:	andeq	r0, r0, ip, ror r1
    1fac:	andeq	r3, r0, lr, asr #5
    1fb0:			; <UNDEFINED> instruction: 0x000143b2
    1fb4:	andeq	r3, r0, r2, lsr #6
    1fb8:	andeq	r3, r0, r0, lsr #6
    1fbc:	andeq	r4, r1, r8, asr r3
    1fc0:	andeq	r2, r0, ip, lsl pc
    1fc4:	andeq	r3, r0, ip, asr r0
    1fc8:	cmpcs	sp, r4, lsl fp
    1fcc:	tstls	r4, #67108864	; 0x4000000
    1fd0:			; <UNDEFINED> instruction: 0xf7ff4618
    1fd4:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, fp, sp, lr, pc}
    1fd8:	bls	5f6138 <__snprintf_chk@plt+0x5f4e4c>
    1fdc:	andvc	r7, r2, r3, asr #16
    1fe0:			; <UNDEFINED> instruction: 0xf43f2b00
    1fe4:	blcs	ead454 <__snprintf_chk@plt+0xeac168>
    1fe8:	stfned	f5, [r3], {73}	; 0x49
    1fec:	ldr	r9, [r4, #-791]	; 0xfffffce9
    1ff0:	strb	r4, [r2], -r3, asr #12
    1ff4:	ldr	r9, [r2, #2329]	; 0x919
    1ff8:	andcs	r4, r1, sp, asr #18
    1ffc:			; <UNDEFINED> instruction: 0xf7ff4479
    2000:			; <UNDEFINED> instruction: 0xf001e916
    2004:	blcs	81110 <__snprintf_chk@plt+0x7fe24>
    2008:	cfstrdge	mvd15, [sl], #-252	; 0xffffff04
    200c:	stmiapl	r7!, {r0, r3, r6, r8, r9, fp, lr}^
    2010:	blcs	1c104 <__snprintf_chk@plt+0x1ae18>
    2014:	cfldrsge	mvf15, [r3], #-252	; 0xffffff04
    2018:	eorcc	pc, r9, r6, asr r8	; <UNPREDICTABLE>
    201c:			; <UNDEFINED> instruction: 0xf43f2b00
    2020:	blmi	116d0e0 <__snprintf_chk@plt+0x116bdf4>
    2024:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    2028:	cmnle	r8, r0, lsl #22
    202c:	ldr	r4, [sl], #1605	; 0x645
    2030:	blx	3e03a <__snprintf_chk@plt+0x3cd4e>
    2034:	ldrb	r9, [lr, #2834]!	; 0xb12
    2038:	ldrbmi	r4, [r9], -r0, asr #16
    203c:			; <UNDEFINED> instruction: 0xf7ff4478
    2040:			; <UNDEFINED> instruction: 0x4633e914
    2044:	movwcs	lr, #5628	; 0x15fc
    2048:			; <UNDEFINED> instruction: 0xf50de585
    204c:	ldmdbmi	ip!, {r3, r4, r6, r7, fp, ip, sp, lr}
    2050:	ldrbtmi	r2, [r9], #-531	; 0xfffffded
    2054:			; <UNDEFINED> instruction: 0xf7ff4640
    2058:			; <UNDEFINED> instruction: 0x4640e890
    205c:	stmia	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2060:	andsle	r3, fp, r1
    2064:	stmiapl	r3!, {r0, r1, r2, r4, r5, r8, r9, fp, lr}^
    2068:	andhi	pc, r0, r3, asr #17
    206c:	ldmdbmi	r6!, {r0, r1, r3, r4, r5, r6, sl, sp, lr, pc}
    2070:	ldrbtmi	r2, [r9], #-1
    2074:	ldmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2078:			; <UNDEFINED> instruction: 0xf0004630
    207c:	ldmdbmi	r3!, {r0, r2, r4, r6, r7, sl, fp, ip, sp, lr, pc}
    2080:	ldrbtmi	r2, [r9], #-1
    2084:	ldm	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2088:	andcs	r4, r1, r1, lsr r9
    208c:			; <UNDEFINED> instruction: 0xf7ff4479
    2090:	ldmdbmi	r0!, {r1, r2, r3, r6, r7, fp, sp, lr, pc}
    2094:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2098:	stmia	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    209c:	ldrtmi	r4, [r0], -lr, lsr #18
    20a0:			; <UNDEFINED> instruction: 0xf7ff4479
    20a4:	tstls	r7, #2228224	; 0x220000
    20a8:	stmdbmi	ip!, {r1, r3, r6, r7, sl, sp, lr, pc}
    20ac:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    20b0:	ldm	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    20b4:	svc	0x00f4f7fe
    20b8:	andcs	r4, r1, r9, lsr #18
    20bc:			; <UNDEFINED> instruction: 0xf7ff4479
    20c0:	stmdbmi	r8!, {r1, r2, r4, r5, r7, fp, sp, lr, pc}
    20c4:	ldrbtmi	r2, [r9], #-1
    20c8:	ldm	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    20cc:	ldrtmi	r4, [r0], -r6, lsr #18
    20d0:			; <UNDEFINED> instruction: 0xf7ff4479
    20d4:	stmdbmi	r5!, {r2, r3, r5, r7, fp, sp, lr, pc}
    20d8:	ldrbtmi	r2, [r9], #-1
    20dc:	stmia	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    20e0:	andcs	r4, r1, r3, lsr #18
    20e4:			; <UNDEFINED> instruction: 0xf7ff4479
    20e8:	stmdbmi	r2!, {fp, sp, lr, pc}
    20ec:	ldrbtmi	r2, [r9], #-1
    20f0:	ldm	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    20f4:	andcs	r4, r1, r0, lsr #18
    20f8:			; <UNDEFINED> instruction: 0xf7ff4479
    20fc:	ldmdbmi	pc, {r3, r4, r7, fp, sp, lr, pc}	; <UNPREDICTABLE>
    2100:	ldrbtmi	r2, [r9], #-1
    2104:	ldm	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2108:	andcs	r4, r1, sp, lsl r9
    210c:			; <UNDEFINED> instruction: 0xf7ff4479
    2110:	ldmdbmi	ip, {r1, r2, r3, r7, fp, sp, lr, pc}
    2114:			; <UNDEFINED> instruction: 0xf8d92001
    2118:	ldrbtmi	r3, [r9], #-0
    211c:	stm	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2120:	andcs	r4, r1, r9, lsl r9
    2124:	ldrdcc	pc, [r0], -r9
    2128:			; <UNDEFINED> instruction: 0xf7ff4479
    212c:	svclt	0x0000e880
    2130:			; <UNDEFINED> instruction: 0x00002db4
    2134:			; <UNDEFINED> instruction: 0x000001b4
    2138:	andeq	r0, r0, r0, lsr r1
    213c:	andeq	r2, r0, r0, lsr r4
    2140:	andeq	r2, r0, r2, lsl pc
    2144:	andeq	r0, r0, ip, ror r1
    2148:	andeq	r3, r0, lr, lsl r0
    214c:	andeq	r2, r0, lr, asr #31
    2150:	andeq	r2, r0, r0, lsr #31
    2154:	andeq	r2, r0, r2, ror lr
    2158:	ldrdeq	r2, [r0], -r8
    215c:	muleq	r0, lr, lr
    2160:	muleq	r0, r8, sp
    2164:	strdeq	r2, [r0], -sl
    2168:	andeq	r2, r0, ip, lsl #30
    216c:	andeq	r2, r0, r6, lsr #30
    2170:	andeq	r2, r0, ip, lsl #31
    2174:	muleq	r0, r2, lr
    2178:	andeq	r2, r0, r8, lsr #29
    217c:	andeq	r2, r0, lr, lsl lr
    2180:	andeq	r2, r0, r8, asr #24
    2184:	andeq	r2, r0, r2, lsl #25
    2188:	ldrdeq	r2, [r0], -r0
    218c:	bleq	3e2d0 <__snprintf_chk@plt+0x3cfe4>
    2190:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    2194:	strbtmi	fp, [sl], -r2, lsl #24
    2198:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    219c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    21a0:	ldrmi	sl, [sl], #776	; 0x308
    21a4:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    21a8:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    21ac:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    21b0:			; <UNDEFINED> instruction: 0xf85a4b06
    21b4:	stmdami	r6, {r0, r1, ip, sp}
    21b8:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    21bc:	svc	0x00bef7fe
    21c0:	stm	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    21c4:	andeq	r3, r1, r4, lsl #25
    21c8:	andeq	r0, r0, r8, lsl r1
    21cc:	andeq	r0, r0, r8, ror r1
    21d0:	andeq	r0, r0, ip, lsl #3
    21d4:	ldr	r3, [pc, #20]	; 21f0 <__snprintf_chk@plt+0xf04>
    21d8:	ldr	r2, [pc, #20]	; 21f4 <__snprintf_chk@plt+0xf08>
    21dc:	add	r3, pc, r3
    21e0:	ldr	r2, [r3, r2]
    21e4:	cmp	r2, #0
    21e8:	bxeq	lr
    21ec:	b	1154 <__gmon_start__@plt>
    21f0:	andeq	r3, r1, r4, ror #24
    21f4:	andeq	r0, r0, r8, ror #2
    21f8:	blmi	1d4218 <__snprintf_chk@plt+0x1d2f2c>
    21fc:	bmi	1d33e4 <__snprintf_chk@plt+0x1d20f8>
    2200:	addmi	r4, r3, #2063597568	; 0x7b000000
    2204:	andle	r4, r3, sl, ror r4
    2208:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    220c:	ldrmi	fp, [r8, -r3, lsl #2]
    2210:	svclt	0x00004770
    2214:	andeq	r3, r1, r8, lsl #30
    2218:	andeq	r3, r1, r4, lsl #30
    221c:	andeq	r3, r1, r0, asr #24
    2220:	andeq	r0, r0, r0, lsr #2
    2224:	stmdbmi	r9, {r3, fp, lr}
    2228:	bmi	253410 <__snprintf_chk@plt+0x252124>
    222c:	bne	253418 <__snprintf_chk@plt+0x25212c>
    2230:	svceq	0x00cb447a
    2234:			; <UNDEFINED> instruction: 0x01a1eb03
    2238:	andle	r1, r3, r9, asr #32
    223c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2240:	ldrmi	fp, [r8, -r3, lsl #2]
    2244:	svclt	0x00004770
    2248:	ldrdeq	r3, [r1], -ip
    224c:	ldrdeq	r3, [r1], -r8
    2250:	andeq	r3, r1, r4, lsl ip
    2254:	andeq	r0, r0, r4, lsr #3
    2258:	blmi	2af680 <__snprintf_chk@plt+0x2ae394>
    225c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    2260:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    2264:	blmi	270818 <__snprintf_chk@plt+0x26f52c>
    2268:	ldrdlt	r5, [r3, -r3]!
    226c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    2270:			; <UNDEFINED> instruction: 0xf7fe6818
    2274:			; <UNDEFINED> instruction: 0xf7ffeeb6
    2278:	blmi	1c217c <__snprintf_chk@plt+0x1c0e90>
    227c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2280:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    2284:	andeq	r3, r1, r6, lsr #29
    2288:	andeq	r3, r1, r4, ror #23
    228c:	andeq	r0, r0, ip, lsl r1
    2290:	muleq	r1, r2, sp
    2294:	andeq	r3, r1, r6, lsl #29
    2298:	svclt	0x0000e7c4
    229c:	strlt	r2, [r8, #-0]
    22a0:	svc	0x0064f7fe
    22a4:	blmi	a10ab4 <__snprintf_chk@plt+0xa0f7c8>
    22a8:	mvnsmi	lr, #737280	; 0xb4000
    22ac:	bmi	9c84e8 <__snprintf_chk@plt+0x9c71fc>
    22b0:	svcmi	0x002742a9
    22b4:	ldrbtmi	fp, [sl], #-131	; 0xffffff7d
    22b8:	ldmpl	r3, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    22bc:	movwls	r6, #6171	; 0x181b
    22c0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    22c4:			; <UNDEFINED> instruction: 0xf8dfd233
    22c8:	strmi	r8, [ip], -ip, lsl #1
    22cc:	strbtmi	r4, [r9], r6, lsl #12
    22d0:			; <UNDEFINED> instruction: 0x462344f8
    22d4:	blcs	80328 <__snprintf_chk@plt+0x7f03c>
    22d8:	svclt	0x00182aff
    22dc:			; <UNDEFINED> instruction: 0xd124461c
    22e0:			; <UNDEFINED> instruction: 0xf88d7863
    22e4:	ldclne	0, cr2, [sl, #-0]
    22e8:	bcs	6ee38 <__snprintf_chk@plt+0x6db4c>
    22ec:	mvnscs	fp, #156, 30	; 0x270
    22f0:	andcc	pc, r1, sp, lsl #17
    22f4:	movwcc	sp, #14600	; 0x3908
    22f8:	blcs	6ee6c <__snprintf_chk@plt+0x6db80>
    22fc:	strcc	fp, [r2], #-3976	; 0xfffff078
    2300:	mvnscs	sp, #1245184	; 0x130000
    2304:	andcc	pc, r1, sp, lsl #17
    2308:	mulgt	r2, r4, r8
    230c:	ldmdami	r2, {r0, r1, r8, r9, sp}
    2310:	ldrtmi	r4, [r1], -sl, asr #12
    2314:			; <UNDEFINED> instruction: 0xf88d441c
    2318:	ldmdapl	r8!, {r1, lr, pc}
    231c:	blx	ffe3e328 <__snprintf_chk@plt+0xffe3d03c>
    2320:	andle	r2, r2, r3, lsl #16
    2324:			; <UNDEFINED> instruction: 0xf7fe4640
    2328:	adcmi	lr, r5, #160, 30	; 0x280
    232c:	bmi	2f8678 <__snprintf_chk@plt+0x2f738c>
    2330:	ldrbtmi	r4, [sl], #-2821	; 0xfffff4fb
    2334:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2338:	subsmi	r9, sl, r1, lsl #22
    233c:	andlt	sp, r3, r2, lsl #2
    2340:	mvnshi	lr, #12386304	; 0xbd0000
    2344:	mcr	7, 5, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    2348:	andeq	r0, r0, r4, lsr r1
    234c:	andeq	r3, r1, lr, lsl #23
    2350:	andeq	r3, r1, ip, lsl #23
    2354:	strheq	r2, [r0], -r0
    2358:	andeq	r0, r0, r0, lsl #3
    235c:	andeq	r3, r1, r2, lsl fp
    2360:	mvnsmi	lr, sp, lsr #18
    2364:	cfstr32vs	mvfx15, [r7, #692]	; 0x2b4
    2368:	cdpge	12, 0, cr4, cr12, cr6, {1}
    236c:	strmi	r4, [ip], r6, lsr #22
    2370:	cfstrsmi	mvf4, [r6, #-496]!	; 0xfffffe10
    2374:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    2378:	stmiapl	r3!, {r0, r4, r9, sl, lr}^
    237c:	cfstrsmi	mvf4, [r4], #-500	; 0xfffffe0c
    2380:	ldmdavs	fp, {r0, r1, r2, r9, sl, lr}
    2384:	ldrtcc	pc, [r4], #-2253	; 0xfffff733	; <UNPREDICTABLE>
    2388:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    238c:	ldrtmi	r4, [r2], -r0, ror #12
    2390:	strtcs	r5, [r0], #-2347	; 0xfffff6d5
    2394:	ldmdavs	ip, {r0, sl, ip, pc}
    2398:	movwmi	pc, #4672	; 0x1240	; <UNPREDICTABLE>
    239c:	andhi	pc, r0, sp, asr #17
    23a0:	svclt	0x000c2c00
    23a4:	strcs	r2, [r3], #-1026	; 0xfffffbfe
    23a8:			; <UNDEFINED> instruction: 0xf7fe9402
    23ac:	cmnlt	r8, r6, asr #30
    23b0:	movwcc	r4, #46595	; 0xb603
    23b4:			; <UNDEFINED> instruction: 0xf7fed007
    23b8:	ldmdbmi	r6, {r1, r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}
    23bc:			; <UNDEFINED> instruction: 0x46024479
    23c0:			; <UNDEFINED> instruction: 0xf7fe2001
    23c4:	ldmdbmi	r4, {r2, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    23c8:	ldrbtmi	r2, [r9], #-1
    23cc:	mcr	7, 4, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    23d0:			; <UNDEFINED> instruction: 0x463b4812
    23d4:	tstcs	r1, r2, lsl sl
    23d8:	ldrbtmi	r5, [sl], #-2088	; 0xfffff7d8
    23dc:	stmdavs	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    23e0:			; <UNDEFINED> instruction: 0xf7fe6800
    23e4:	bmi	3fe034 <__snprintf_chk@plt+0x3fcd48>
    23e8:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    23ec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    23f0:	ldrtcc	pc, [r4], #-2269	; 0xfffff723	; <UNPREDICTABLE>
    23f4:	qaddle	r4, sl, r3
    23f8:	cfstr32vs	mvfx15, [r7, #52]	; 0x34
    23fc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2400:	mcr	7, 2, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    2404:	ldrdeq	r3, [r1], -r4
    2408:	andeq	r0, r0, r4, lsr r1
    240c:	andeq	r3, r1, r8, asr #21
    2410:	muleq	r0, r0, r1
    2414:	andeq	r1, r0, r0, ror #31
    2418:	andeq	r1, r0, r6, asr #31
    241c:	andeq	r0, r0, r0, ror #2
    2420:	ldrdeq	r1, [r0], -r2
    2424:	andeq	r3, r1, sl, asr sl
    2428:			; <UNDEFINED> instruction: 0xb129b918
    242c:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    2430:	stmdami	r4, {r4, r5, r6, r8, r9, sl, lr}
    2434:			; <UNDEFINED> instruction: 0x47704478
    2438:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    243c:	svclt	0x00004770
    2440:	muleq	r0, r2, pc	; <UNPREDICTABLE>
    2444:	andeq	r1, r0, r8, lsl #31
    2448:	andeq	r1, r0, lr, lsl #31
    244c:	addlt	fp, r8, r0, ror r5
    2450:	strmi	r4, [r6], -r5, lsr #24
    2454:	ldrbtmi	r4, [ip], #-2853	; 0xfffff4db
    2458:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    245c:			; <UNDEFINED> instruction: 0xf04f9307
    2460:			; <UNDEFINED> instruction: 0xf7fe0300
    2464:			; <UNDEFINED> instruction: 0x4604ef3e
    2468:			; <UNDEFINED> instruction: 0xf7feb128
    246c:	stmdavs	r3, {r2, r5, r7, r9, sl, fp, sp, lr, pc}
    2470:	blcs	1cd3c8c <__snprintf_chk@plt+0x1cd29a0>
    2474:	bmi	7b64a4 <__snprintf_chk@plt+0x7b51b8>
    2478:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    247c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2480:	subsmi	r9, sl, r7, lsl #22
    2484:	strtmi	sp, [r0], -r8, lsr #2
    2488:	ldcllt	0, cr11, [r0, #-32]!	; 0xffffffe0
    248c:	stmdage	r5, {r0, r3, r4, r8, r9, fp, lr}
    2490:	strcs	r2, [r4], #-257	; 0xfffffeff
    2494:			; <UNDEFINED> instruction: 0x9605447b
    2498:	andsmi	pc, r8, sp, lsr #17
    249c:			; <UNDEFINED> instruction: 0xf7fe681a
    24a0:	stmdacs	r1, {r1, r3, r5, r9, sl, fp, sp, lr, pc}
    24a4:	stmiblt	r8, {r0, r2, ip, lr, pc}^
    24a8:			; <UNDEFINED> instruction: 0xf04f236e
    24ac:	strdvs	r3, [fp], -pc	; <UNPREDICTABLE>
    24b0:	blge	fc43c <__snprintf_chk@plt+0xfb150>
    24b4:	strtmi	r4, [r2], -r1, lsl #12
    24b8:	ldrtmi	r9, [r0], -r0, lsl #6
    24bc:	strls	sl, [r3], #-2820	; 0xfffff4fc
    24c0:	mcr	7, 1, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    24c4:	stmdacs	r0, {r2, r9, sl, lr}
    24c8:	blls	136c24 <__snprintf_chk@plt+0x135938>
    24cc:	eorvs	r1, fp, ip, lsl lr
    24d0:	strcs	fp, [r1], #-3864	; 0xfffff0e8
    24d4:	strb	r4, [lr, r4, ror #4]
    24d8:	stcl	7, cr15, [r2, #1016]!	; 0x3f8
    24dc:	andcs	r4, r1, r6, lsl #18
    24e0:			; <UNDEFINED> instruction: 0xf7fe4479
    24e4:	svclt	0x0000ee02
    24e8:	andeq	r3, r1, lr, ror #19
    24ec:	andeq	r0, r0, r4, lsr r1
    24f0:	andeq	r3, r1, sl, asr #19
    24f4:	andeq	r3, r1, r0, ror fp
    24f8:	andeq	r1, r0, ip, ror #29
    24fc:	mvnsmi	lr, #737280	; 0xb4000
    2500:			; <UNDEFINED> instruction: 0xf8df4616
    2504:	pkhtbmi	r9, r0, ip, asr #1
    2508:	ldmdavs	r4, {r0, r1, r2, r3, r9, sl, lr}
    250c:	blcs	138f8 <__snprintf_chk@plt+0x1260c>
    2510:			; <UNDEFINED> instruction: 0x4622d038
    2514:	ldrtmi	r2, [r8], -sl, lsl #2
    2518:			; <UNDEFINED> instruction: 0xf7fe461d
    251c:	orrlt	lr, r8, #124, 28	; 0x7c0
    2520:	blne	ff1151e8 <__snprintf_chk@plt+0xff113efc>
    2524:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2528:	suble	r2, r2, r0, lsl #22
    252c:	andle	r4, r4, r7, lsl #5
    2530:			; <UNDEFINED> instruction: 0xf813193b
    2534:	blcs	351540 <__snprintf_chk@plt+0x350254>
    2538:	stccs	0, cr13, [r0], {59}	; 0x3b
    253c:	streq	pc, [r2, #-79]	; 0xffffffb1
    2540:	stclne	12, cr13, [r3], #-140	; 0xffffff74
    2544:	stccs	0, cr13, [r0], {41}	; 0x29
    2548:	stccs	15, cr11, [r2, #-672]	; 0xfffffd60
    254c:	strcc	fp, [r1], #-3848	; 0xfffff0f8
    2550:	stccs	0, cr13, [r0], {49}	; 0x31
    2554:	stccs	13, cr13, [r2, #-76]	; 0xffffffb4
    2558:	stccs	0, cr13, [r0, #-180]	; 0xffffff4c
    255c:	blmi	8b9974 <__snprintf_chk@plt+0x8b8688>
    2560:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    2564:	bllt	fee1c5cc <__snprintf_chk@plt+0xfee1b2e0>
    2568:	blne	49c638 <__snprintf_chk@plt+0x49b34c>
    256c:	vstrle	s4, [r5, #-0]
    2570:			; <UNDEFINED> instruction: 0x46381939
    2574:	ldcl	7, cr15, [r2, #-1016]	; 0xfffffc08
    2578:	blne	49c648 <__snprintf_chk@plt+0x49b35c>
    257c:			; <UNDEFINED> instruction: 0x46206032
    2580:	mvnshi	lr, #12386304	; 0xbd0000
    2584:	cfstr32cs	mvfx2, [r0], {-0}
    2588:			; <UNDEFINED> instruction: 0x4622dddb
    258c:			; <UNDEFINED> instruction: 0x46404639
    2590:	mrc	7, 1, APSR_nzcv, cr4, cr14, {7}
    2594:	stclne	6, cr4, [r3], #-16
    2598:			; <UNDEFINED> instruction: 0xf7fed1d5
    259c:	stmdavs	r3, {r2, r3, r9, sl, fp, sp, lr, pc}
    25a0:	svclt	0x00182b04
    25a4:	svclt	0x00082b0b
    25a8:	streq	pc, [r1], #-111	; 0xffffff91
    25ac:	pop	{r5, r9, sl, lr}
    25b0:	strcc	r8, [r1], #-1016	; 0xfffffc08
    25b4:	stmdami	sp, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    25b8:	bmi	353ec4 <__snprintf_chk@plt+0x352bd8>
    25bc:			; <UNDEFINED> instruction: 0xf8592302
    25c0:	ldrbtmi	r0, [sl], #-0
    25c4:			; <UNDEFINED> instruction: 0xf9a4f001
    25c8:	sbcle	r2, r8, r2, lsl #16
    25cc:	strmi	r4, [r2], -r9, lsl #18
    25d0:	ldrbtmi	r2, [r9], #-1
    25d4:	stc	7, cr15, [r8, #1016]	; 0x3f8
    25d8:	ldcl	7, cr15, [r0, #-1016]	; 0xfffffc08
    25dc:	svclt	0x0000e7c4
    25e0:	andeq	r3, r1, r8, lsr r9
    25e4:	andeq	r3, r1, r4, ror #23
    25e8:	andeq	r0, r0, r0, asr #2
    25ec:	andeq	r0, r0, r0, lsl #3
    25f0:	andeq	r2, r0, lr, asr #29
    25f4:	andeq	r1, r0, r6, lsl #28
    25f8:			; <UNDEFINED> instruction: 0x4615b538
    25fc:	ldrmi	r6, [r1], #-2066	; 0xfffff7ee
    2600:	addmi	pc, r0, #813694976	; 0x30800000
    2604:	stc	7, cr15, [r4, #-1016]	; 0xfffffc08
    2608:	andcc	r4, r1, r4, lsl #12
    260c:	stccs	0, cr13, [r0], {6}
    2610:	svclt	0x00c24620
    2614:	ldmdbne	fp, {r0, r1, r3, r5, fp, sp, lr}
    2618:	ldclt	0, cr6, [r8, #-172]!	; 0xffffff54
    261c:	stcl	7, cr15, [sl, #1016]	; 0x3f8
    2620:	blcs	11c634 <__snprintf_chk@plt+0x11b348>
    2624:	blcs	2f228c <__snprintf_chk@plt+0x2f0fa0>
    2628:			; <UNDEFINED> instruction: 0xf06fbf08
    262c:	strtmi	r0, [r0], -r1, lsl #8
    2630:	svclt	0x0000bd38
    2634:	svcmi	0x00f0e92d
    2638:	stc	6, cr4, [sp, #-516]!	; 0xfffffdfc
    263c:	vstmiami	sl!, {d24}
    2640:	ldrbtmi	r4, [ip], #-2538	; 0xfffff616
    2644:			; <UNDEFINED> instruction: 0xf5ad4eea
    2648:	blmi	ffa95a50 <__snprintf_chk@plt+0xffa94764>
    264c:	stmdapl	r1!, {r0, r1, r2, r3, r7, ip, sp, pc}^
    2650:	andmi	pc, r0, #54525952	; 0x3400000
    2654:	stmdavs	r9, {r1, r2, r3, r8, sl, fp, sp, pc}
    2658:			; <UNDEFINED> instruction: 0xf04f6351
    265c:	ldrbtmi	r0, [lr], #-256	; 0xffffff00
    2660:	stmdb	r5, {r8, sp}^
    2664:	ldmpl	r3!, {r0, r1, r3, r8, ip}^
    2668:			; <UNDEFINED> instruction: 0xf8df3234
    266c:			; <UNDEFINED> instruction: 0xf1a5838c
    2670:	bmi	ff883708 <__snprintf_chk@plt+0xff88241c>
    2674:	ldrbtmi	r6, [r8], #2075	; 0x81b
    2678:	ldrbtmi	r4, [sl], #-4065	; 0xfffff01f
    267c:			; <UNDEFINED> instruction: 0xf8c41a5b
    2680:	ldrbtmi	r9, [pc], #-8	; 2688 <__snprintf_chk@plt+0x139c>
    2684:	bcs	43deac <__snprintf_chk@plt+0x43cbc0>
    2688:	movwcs	fp, #7960	; 0x1f18
    268c:	subsmi	r4, fp, #2097152	; 0x200000
    2690:			; <UNDEFINED> instruction: 0xf8452001
    2694:	adchi	r3, r0, r4, lsr #24
    2698:	lsrvs	r8, r0, #5
    269c:			; <UNDEFINED> instruction: 0xf8c481a1
    26a0:			; <UNDEFINED> instruction: 0x83a19010
    26a4:	movwcc	r4, #4115	; 0x1013
    26a8:	adchi	pc, ip, r0
    26ac:	stmibvs	r1!, {r0, r1, r5, r7, fp, sp, lr}
    26b0:	movwcc	r4, #4107	; 0x100b
    26b4:	adchi	pc, fp, r0
    26b8:	ldmpl	r3!, {r1, r4, r6, r7, r8, r9, fp, lr}^
    26bc:	tstlt	r3, fp, lsl r8
    26c0:			; <UNDEFINED> instruction: 0xf0003201
    26c4:	ldmdavs	sl!, {r0, r1, r2, r4, r6, r8, pc}
    26c8:	strtmi	r2, [r0], -r4, lsl #2
    26cc:	ldc	7, cr15, [r2, #-1016]	; 0xfffffc08
    26d0:			; <UNDEFINED> instruction: 0xf0001c43
    26d4:	stmdacs	r0, {r0, r7, r8, pc}
    26d8:	cmphi	r6, r0	; <UNPREDICTABLE>
    26dc:	strtmi	r1, [r3], -r9, lsr #30
    26e0:	rscscc	pc, pc, pc, asr #32
    26e4:			; <UNDEFINED> instruction: 0xf00288da
    26e8:	tstlt	r2, r8, lsr #4
    26ec:	movwcc	r6, #32792	; 0x8018
    26f0:			; <UNDEFINED> instruction: 0xd1f74299
    26f4:	ldrbeq	r8, [r9, r3, lsr #17]
    26f8:	stmiahi	r3!, {r0, r1, r2, r8, sl, ip, lr, pc}^
    26fc:	tsteq	r1, #3	; <UNPREDICTABLE>
    2700:	svclt	0x00042b10
    2704:	mvnscc	pc, #79	; 0x4f
    2708:	bhi	fe8da79c <__snprintf_chk@plt+0xfe8d94b0>
    270c:	strle	r0, [r7, #-2010]	; 0xfffff826
    2710:			; <UNDEFINED> instruction: 0xf0038ae3
    2714:	blcs	403360 <__snprintf_chk@plt+0x402074>
    2718:			; <UNDEFINED> instruction: 0xf04fbf04
    271c:	strdvs	r3, [r3, -pc]!
    2720:	ldrbeq	r8, [fp], r3, ror #19
    2724:	addhi	pc, r5, r0, asr #2
    2728:	ldmpl	r3!, {r0, r1, r2, r4, r5, r7, r8, r9, fp, lr}^
    272c:	blcs	1c7a0 <__snprintf_chk@plt+0x1b4b4>
    2730:	tsthi	fp, r0, asr #32	; <UNPREDICTABLE>
    2734:			; <UNDEFINED> instruction: 0xf04f8be2
    2738:	strdvs	r3, [r3], pc	; <UNPREDICTABLE>
    273c:			; <UNDEFINED> instruction: 0xf14006d0
    2740:			; <UNDEFINED> instruction: 0x61a38093
    2744:	stmdbvs	r0!, {r0, r1, r5, sp, lr}
    2748:	andle	r1, r2, r2, asr #24
    274c:			; <UNDEFINED> instruction: 0xf7fe2100
    2750:			; <UNDEFINED> instruction: 0xf04fed68
    2754:	strdvs	r3, [r3, -pc]!
    2758:	ldrbeq	r8, [fp, r3, ror #17]
    275c:			; <UNDEFINED> instruction: 0xf855d507
    2760:			; <UNDEFINED> instruction: 0xf1a53c28
    2764:			; <UNDEFINED> instruction: 0xf5b30b28
    2768:			; <UNDEFINED> instruction: 0xf0c04f80
    276c:	stmibhi	r3!, {r2, r3, r4, r6, r7, pc}^
    2770:	strle	r0, [r3, #-1880]!	; 0xfffff8a8
    2774:	stccc	8, cr15, [r8], #-340	; 0xfffffeac
    2778:	bleq	a3ee14 <__snprintf_chk@plt+0xa3db28>
    277c:			; <UNDEFINED> instruction: 0xf50db1f3
    2780:	teqcc	r4, r0, lsl #3
    2784:	ldrbmi	r4, [sl], -r1, lsr #23
    2788:	addgt	pc, r4, #14614528	; 0xdf0000
    278c:	ldmpl	r3!, {r5, r7, fp, sp, lr}^
    2790:			; <UNDEFINED> instruction: 0xf8dc44fc
    2794:	ldmdavs	fp, {lr, pc}
    2798:	movweq	lr, #14940	; 0x3a5c
    279c:	movwcs	fp, #7956	; 0x1f14
    27a0:			; <UNDEFINED> instruction: 0xf7ff2300
    27a4:			; <UNDEFINED> instruction: 0xf8dbfeab
    27a8:	marne	acc0, r3, r1
    27ac:	adcvs	fp, r0, r8, lsl #30
    27b0:			; <UNDEFINED> instruction: 0xf0402b00
    27b4:	strdhi	r8, [r3, fp]!
    27b8:	adchi	r2, r3, r1, lsl #6
    27bc:	ldrbeq	r8, [sl, r3, ror #21]
    27c0:			; <UNDEFINED> instruction: 0xf855d506
    27c4:			; <UNDEFINED> instruction: 0xf1a53c2c
    27c8:			; <UNDEFINED> instruction: 0xf5b30b2c
    27cc:	cmnle	r9, #128, 30	; 0x200
    27d0:	ldrbeq	r8, [sl, -r3, ror #23]
    27d4:			; <UNDEFINED> instruction: 0xf855d505
    27d8:			; <UNDEFINED> instruction: 0xf1a53c2c
    27dc:	blcs	5494 <__snprintf_chk@plt+0x41a8>
    27e0:	stmdavs	r3!, {r1, r2, r3, r6, r8, ip, lr, pc}
    27e4:	eorle	r1, lr, r9, asr ip
    27e8:	mrrcne	9, 2, r6, r1, cr2	; <UNPREDICTABLE>
    27ec:	svcge	0x005af47f
    27f0:	stcne	8, cr15, [ip], #-340	; 0xfffffeac
    27f4:			; <UNDEFINED> instruction: 0xf47f2900
    27f8:	andsmi	sl, r3, r5, asr pc
    27fc:	movwcc	r6, #4514	; 0x11a2
    2800:	svcge	0x0054f47f
    2804:	tstcc	fp, r5, asr r9
    2808:			; <UNDEFINED> instruction: 0xf47f430b
    280c:			; <UNDEFINED> instruction: 0xf8d8af4f
    2810:	blcs	e828 <__snprintf_chk@plt+0xd53c>
    2814:	adcshi	pc, r8, r0, asr #6
    2818:			; <UNDEFINED> instruction: 0xf7fe4648
    281c:	mrc	13, 0, lr, cr8, cr12, {2}
    2820:	andcs	r1, lr, r0, lsl sl
    2824:	ldc	7, cr15, [r8], {254}	; 0xfe
    2828:	ldrdeq	pc, [r4], -r8
    282c:	ldc	7, cr15, [lr], #-1016	; 0xfffffc08
    2830:	blhi	ff8bc55c <__snprintf_chk@plt+0xff8bb270>
    2834:	ldrbeq	r6, [r1], r3, lsr #17
    2838:	movwcc	sp, #5147	; 0x141b
    283c:	andsle	r6, r4, r2, lsr #19
    2840:	orrle	r3, r9, r1, lsl #4
    2844:			; <UNDEFINED> instruction: 0xf855e77f
    2848:	bcs	d8f0 <__snprintf_chk@plt+0xc604>
    284c:	stmiavs	r0!, {r2, r3, r6, r7, r8, ip, lr, pc}
    2850:	andle	r1, r5, r2, asr #24
    2854:	ldmpl	r2!, {r2, r3, r5, r6, r9, fp, lr}
    2858:	bcs	1c8a8 <__snprintf_chk@plt+0x1b5bc>
    285c:	adcshi	pc, r0, r0, asr #32
    2860:	rscscc	pc, pc, #79	; 0x4f
    2864:	ldr	r6, [pc, r2, lsr #1]!
    2868:			; <UNDEFINED> instruction: 0xf04f69a2
    286c:	strdvs	r3, [r3], -pc	; <UNPREDICTABLE>
    2870:			; <UNDEFINED> instruction: 0xf04fe7e6
    2874:	addsmi	r3, r3, #-268435441	; 0xf000000f
    2878:	svclt	0x000861a2
    287c:	strb	r6, [r2, -r3, lsr #32]!
    2880:	stmibvs	r0!, {r8, r9, sp}
    2884:	ldrbmi	r1, [sl], -r9, lsr #30
    2888:	mrc2	7, 1, pc, cr8, cr15, {7}
    288c:			; <UNDEFINED> instruction: 0xf8db1c43
    2890:	svclt	0x00083000
    2894:	blcs	1af1c <__snprintf_chk@plt+0x19c30>
    2898:	addhi	pc, sp, r0, asr #32
    289c:	movwcs	r8, #5027	; 0x13a3
    28a0:	ldr	r8, [lr, r3, lsr #5]
    28a4:	beq	13ef40 <__snprintf_chk@plt+0x13dc54>
    28a8:	ldrbmi	r6, [sl], -r0, lsr #18
    28ac:			; <UNDEFINED> instruction: 0xf7ff4651
    28b0:	mcrrne	14, 10, pc, r3, cr3	; <UNPREDICTABLE>
    28b4:			; <UNDEFINED> instruction: 0x6120bf08
    28b8:	ldmdblt	r0!, {r0, r1, r2, ip, lr, pc}
    28bc:	stmdbvs	r0!, {r0, r9, sl, lr}
    28c0:	stc	7, cr15, [lr], #1016	; 0x3f8
    28c4:	rscscc	pc, pc, #79	; 0x4f
    28c8:	bmi	149ad58 <__snprintf_chk@plt+0x1499a6c>
    28cc:	ldmdavs	r1, {r1, r4, r5, r7, fp, ip, lr}
    28d0:	vldrle.16	s4, [r0, #-0]	; <UNPREDICTABLE>
    28d4:	ldmpl	r0!, {r4, r6, r9, fp, lr}
    28d8:	andcc	r6, r1, #131072	; 0x20000
    28dc:	addsmi	r6, r1, #2
    28e0:	stmdbvs	r0!, {r0, r3, sl, fp, ip, lr, pc}
    28e4:	andle	r1, r2, r1, asr #24
    28e8:			; <UNDEFINED> instruction: 0xf7fe2100
    28ec:			; <UNDEFINED> instruction: 0xf04fec9a
    28f0:	strdvs	r3, [r2, -pc]!
    28f4:			; <UNDEFINED> instruction: 0xf8db6022
    28f8:	bcs	a900 <__snprintf_chk@plt+0x9614>
    28fc:	svcge	0x0068f43f
    2900:			; <UNDEFINED> instruction: 0xf5b24946
    2904:			; <UNDEFINED> instruction: 0xf04f4f80
    2908:	ldmdapl	r1!, {r2}^
    290c:	stmdavs	r9, {r5, r7, r8, r9, pc}
    2910:	andcs	sp, r0, fp, asr r1
    2914:	stmdbcs	r0, {r5, r7, r9, pc}
    2918:	svcge	0x005af43f
    291c:	ldrbmi	r6, [r1], -r0, lsr #18
    2920:	stc2l	7, cr15, [r0], {255}	; 0xff
    2924:			; <UNDEFINED> instruction: 0xf50de754
    2928:	stmdavs	r0!, {r7, r8, lr}
    292c:			; <UNDEFINED> instruction: 0x465a3134
    2930:			; <UNDEFINED> instruction: 0xf7ff9101
    2934:	stmdbls	r1, {r0, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    2938:	stmdacs	r1, {r0, ip, sp}
    293c:			; <UNDEFINED> instruction: 0xf04fbf9c
    2940:	strdvs	r3, [r3], -pc	; <UNPREDICTABLE>
    2944:	ldrdcc	pc, [r0], -fp
    2948:			; <UNDEFINED> instruction: 0xf43f2b00
    294c:			; <UNDEFINED> instruction: 0xf5b3af37
    2950:			; <UNDEFINED> instruction: 0xf04f4f80
    2954:			; <UNDEFINED> instruction: 0x81a20204
    2958:			; <UNDEFINED> instruction: 0x200ef9b4
    295c:	movwcs	sp, #257	; 0x101
    2960:	ldrbeq	r8, [r3, -r3, lsr #1]
    2964:	svcge	0x000ef53f
    2968:	stmiavs	r0!, {r3, r5, r8, r9, sl, sp, lr, pc}
    296c:			; <UNDEFINED> instruction: 0xf7fe2101
    2970:			; <UNDEFINED> instruction: 0xe6dfec58
    2974:	andcc	lr, fp, #1392640	; 0x154000
    2978:			; <UNDEFINED> instruction: 0xf47f4313
    297c:			; <UNDEFINED> instruction: 0xf8d8aea4
    2980:	blcs	e998 <__snprintf_chk@plt+0xd6ac>
    2984:	svcge	0x0048f73f
    2988:			; <UNDEFINED> instruction: 0xf50d4925
    298c:	bmi	5d3594 <__snprintf_chk@plt+0x5d22a8>
    2990:	ldrbtmi	r3, [r9], #-820	; 0xfffffccc
    2994:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    2998:	subsmi	r6, r1, sl, lsl r8
    299c:			; <UNDEFINED> instruction: 0xf50dd121
    29a0:	andlt	r4, pc, r0, lsl #26
    29a4:	blhi	bdca0 <__snprintf_chk@plt+0xbc9b4>
    29a8:	svchi	0x00f0e8bd
    29ac:	svcmi	0x0080f5b3
    29b0:	svcge	0x0004f4bf
    29b4:			; <UNDEFINED> instruction: 0xf5b3e700
    29b8:			; <UNDEFINED> instruction: 0xf4bf4f80
    29bc:			; <UNDEFINED> instruction: 0xe76eaf12
    29c0:			; <UNDEFINED> instruction: 0xf7fe2101
    29c4:	stmdavs	r3!, {r1, r2, r3, r5, sl, fp, sp, lr, pc}
    29c8:	stmdbcs	r0, {r1, r3, r6, r8, r9, sl, sp, lr, pc}
    29cc:	svcge	0x0000f43f
    29d0:	stmdbvs	r0!, {r1, r9, fp, sp}
    29d4:	ldrbt	sp, [fp], r3, lsr #17
    29d8:	andcs	r4, r1, r2, lsl r9
    29dc:			; <UNDEFINED> instruction: 0xf7fe4479
    29e0:			; <UNDEFINED> instruction: 0xf7feeb84
    29e4:	svclt	0x0000eb5e
    29e8:	andeq	r3, r1, r2, lsl #16
    29ec:	andeq	r0, r0, r4, lsr r1
    29f0:	andeq	r3, r1, r6, ror #15
    29f4:	andeq	r0, r0, r8, lsl #3
    29f8:	andeq	r3, r1, lr, lsl #19
    29fc:			; <UNDEFINED> instruction: 0xfffffc1f
    2a00:	andeq	r3, r1, r2, lsl #19
    2a04:			; <UNDEFINED> instruction: 0x000001b4
    2a08:	muleq	r0, r4, r1
    2a0c:	andeq	r0, r0, r0, asr #2
    2a10:	andeq	r3, r1, r8, ror r9
    2a14:	andeq	r0, r0, r0, ror r1
    2a18:	andeq	r0, r0, r4, asr r1
    2a1c:	andeq	r0, r0, r4, ror #2
    2a20:			; <UNDEFINED> instruction: 0x000134b2
    2a24:	andeq	r1, r0, r4, lsl sl
    2a28:	strmi	r4, [r4], -lr, lsr #20
    2a2c:	andcs	r4, r1, lr, lsr #22
    2a30:	strlt	r4, [r0, #-1146]	; 0xfffffb86
    2a34:	ldmpl	r3, {r0, r1, r4, r7, ip, sp, pc}^
    2a38:	tstls	r1, #1769472	; 0x1b0000
    2a3c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2a40:			; <UNDEFINED> instruction: 0xf88d2300
    2a44:			; <UNDEFINED> instruction: 0xf7fe3007
    2a48:			; <UNDEFINED> instruction: 0xb120ec34
    2a4c:	andcs	r4, r1, r7, lsr #18
    2a50:			; <UNDEFINED> instruction: 0xf7fe4479
    2a54:	vstrge	d14, [r6, #-944]	; 0xfffffc50
    2a58:	movwcs	sl, #7684	; 0x1e04
    2a5c:	tstcs	r0, sp, lsl #20
    2a60:	stmib	sp, {r1, r2, ip, pc}^
    2a64:	rsbvs	r3, r8, lr, lsl #6
    2a68:	stmib	sp, {r0, r1, r8, r9, ip, pc}^
    2a6c:	andcs	r2, r4, #-2147483646	; 0x80000002
    2a70:	movwls	r9, #17161	; 0x4309
    2a74:	movweq	pc, #28941	; 0x710d	; <UNPREDICTABLE>
    2a78:	movwls	r9, #9232	; 0x2410
    2a7c:			; <UNDEFINED> instruction: 0xf8adab02
    2a80:			; <UNDEFINED> instruction: 0x61a80016
    2a84:	movwls	r9, #33037	; 0x810d
    2a88:	andscs	pc, r4, sp, lsr #17
    2a8c:	strtmi	r2, [r9], -r0, lsl #4
    2a90:			; <UNDEFINED> instruction: 0xf7fe2001
    2a94:	mcrrne	10, 14, lr, r3, cr8
    2a98:	tstle	r2, r4, lsl #12
    2a9c:	bl	fe2c0a9c <__snprintf_chk@plt+0xfe2bf7b0>
    2aa0:	blcs	11cab4 <__snprintf_chk@plt+0x11b7c8>
    2aa4:	blcs	2f270c <__snprintf_chk@plt+0x2f1420>
    2aa8:			; <UNDEFINED> instruction: 0x4622d113
    2aac:	ldrtmi	r2, [r0], -r1, lsl #2
    2ab0:	bl	840ab0 <__snprintf_chk@plt+0x83f7c4>
    2ab4:	mvnle	r3, r1
    2ab8:	andcs	r4, r1, sp, lsl #18
    2abc:			; <UNDEFINED> instruction: 0xf7fe4479
    2ac0:	stmdacs	r1, {r2, r4, r8, r9, fp, sp, lr, pc}
    2ac4:	stmdbmi	fp, {r1, r3, ip, lr, pc}
    2ac8:	andcs	r4, r1, r2, lsl #12
    2acc:			; <UNDEFINED> instruction: 0xf7fe4479
    2ad0:	stmdbmi	r9, {r1, r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    2ad4:	ldrbtmi	r2, [r9], #-1
    2ad8:	bl	1c0ad8 <__snprintf_chk@plt+0x1bf7ec>
    2adc:			; <UNDEFINED> instruction: 0xf7fe2000
    2ae0:	svclt	0x0000eb46
    2ae4:	andeq	r3, r1, r4, lsl r4
    2ae8:	andeq	r0, r0, r4, lsr r1
    2aec:			; <UNDEFINED> instruction: 0x000019b0
    2af0:	andeq	r1, r0, r8, ror #18
    2af4:	andeq	r1, r0, r8, ror #18
    2af8:	andeq	r1, r0, r6, asr r9
    2afc:	stmdble	r1, {r1, r9, fp, sp}
    2b00:	bllt	ff440b04 <__snprintf_chk@plt+0xff43f818>
    2b04:	svclt	0x00004770
    2b08:	blmi	9553a0 <__snprintf_chk@plt+0x9540b4>
    2b0c:	push	{r1, r3, r4, r5, r6, sl, lr}
    2b10:	strdlt	r4, [r6], r0
    2b14:			; <UNDEFINED> instruction: 0x460458d3
    2b18:	movwls	r6, #22555	; 0x581b
    2b1c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2b20:			; <UNDEFINED> instruction: 0xf8dfbb41
    2b24:	ldrbtmi	r8, [r8], #128	; 0x80
    2b28:			; <UNDEFINED> instruction: 0xf64fab04
    2b2c:	movwls	r7, #9983	; 0x26ff
    2b30:	strtmi	r2, [r0], -r0, lsl #14
    2b34:	movwcs	r2, #513	; 0x201
    2b38:	strvs	lr, [r0, -sp, asr #19]
    2b3c:	b	fe040b3c <__snprintf_chk@plt+0xfe03f850>
    2b40:	cmnlt	r5, r4, lsl #26
    2b44:	bl	dc0b44 <__snprintf_chk@plt+0xdbf858>
    2b48:	blcs	59cb5c <__snprintf_chk@plt+0x59b870>
    2b4c:			; <UNDEFINED> instruction: 0x4641d11e
    2b50:			; <UNDEFINED> instruction: 0xf7fe4620
    2b54:	orrslt	lr, r8, r6, lsr fp
    2b58:	blt	101cd60 <__snprintf_chk@plt+0x101ba74>
    2b5c:	bmi	4af564 <__snprintf_chk@plt+0x4ae278>
    2b60:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
    2b64:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2b68:	subsmi	r9, sl, r5, lsl #22
    2b6c:	andlt	sp, r6, r6, lsl #2
    2b70:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2b74:	ldrsbthi	pc, [r4], -pc	; <UNPREDICTABLE>
    2b78:			; <UNDEFINED> instruction: 0xe7d544f8
    2b7c:	b	fe440b7c <__snprintf_chk@plt+0xfe43f890>
    2b80:	strtmi	r4, [r2], -fp, lsl #18
    2b84:	ldrbtmi	r2, [r9], #-1
    2b88:	bl	1440b88 <__snprintf_chk@plt+0x143f89c>
    2b8c:	strtmi	r4, [r3], -r9, lsl #18
    2b90:	andcs	r4, r1, sl, lsr #12
    2b94:			; <UNDEFINED> instruction: 0xf7fe4479
    2b98:	svclt	0x0000eb4a
    2b9c:	andeq	r3, r1, r8, lsr r3
    2ba0:	andeq	r0, r0, r4, lsr r1
    2ba4:	andeq	r1, r0, r2, lsr #17
    2ba8:	andeq	r3, r1, r2, ror #5
    2bac:	andeq	r1, r0, r4, asr #16
    2bb0:	andeq	r1, r0, sl, ror #17
    2bb4:	andeq	r1, r0, r8, asr #17
    2bb8:	svcmi	0x00f0e92d
    2bbc:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
    2bc0:	ldmdbmi	r8, {r1, r8, r9, fp, pc}^
    2bc4:	ldrbtmi	r4, [r9], #-2648	; 0xfffff5a8
    2bc8:	addlt	r4, r5, r8, asr fp
    2bcc:	stmpl	r8, {r0, r1, r8, ip, pc}
    2bd0:	stmiapl	sl, {r1, ip, pc}^
    2bd4:	ldmdavs	r2, {r0, r1, fp, sp, lr}
    2bd8:	bcs	310ac <__snprintf_chk@plt+0x2fdc0>
    2bdc:	addshi	pc, lr, r0
    2be0:	ldrdlt	pc, [ip, #-143]	; 0xffffff71
    2be4:	strd	r4, [r2], -fp
    2be8:	ldrdlt	pc, [r8, #-143]	; 0xffffff71
    2bec:	ldmdavs	r8!, {r0, r1, r3, r4, r5, r6, r7, sl, lr}
    2bf0:	rsbsle	r2, r6, r0, lsl #16
    2bf4:	strcs	r4, [r0], #-2640	; 0xfffff5b0
    2bf8:	ldrbtmi	r4, [sl], #-2896	; 0xfffff4b0
    2bfc:	ldrdls	pc, [r0, #-143]	; 0xffffff71
    2c00:	bcs	fe43e428 <__snprintf_chk@plt+0xfe43d13c>
    2c04:	ldrbtmi	r9, [r9], #2563	; 0xa03
    2c08:	movwls	r5, #6355	; 0x18d3
    2c0c:	ldrbtmi	r4, [fp], #-2893	; 0xfffff4b3
    2c10:	bcc	43e438 <__snprintf_chk@plt+0x43d14c>
    2c14:	stmvs	r3, {r0, r1, r2, r3, sp, lr, pc}
    2c18:	mufe	f2, f0, f1
    2c1c:			; <UNDEFINED> instruction: 0x46282a10
    2c20:	addslt	fp, fp, #372736	; 0x5b000
    2c24:	b	fe140c24 <__snprintf_chk@plt+0xfe13f938>
    2c28:	blle	accc30 <__snprintf_chk@plt+0xacb944>
    2c2c:			; <UNDEFINED> instruction: 0xf8573401
    2c30:	stmdacs	r0, {r2, r8, r9, sl, fp}
    2c34:			; <UNDEFINED> instruction: 0x4659d050
    2c38:	b	ff0c0c38 <__snprintf_chk@plt+0xff0bf94c>
    2c3c:	bl	e9848 <__snprintf_chk@plt+0xe855c>
    2c40:	strmi	r0, [r6], -r4, lsl #11
    2c44:	mvnle	r2, r0, lsl #16
    2c48:	b	fe2c0c48 <__snprintf_chk@plt+0xfe2bf95c>
    2c4c:	ldrdhi	pc, [r0], -r7
    2c50:	mulcs	r0, r8, r8
    2c54:			; <UNDEFINED> instruction: 0xf8336803
    2c58:	ldreq	r3, [fp, #-18]	; 0xffffffee
    2c5c:			; <UNDEFINED> instruction: 0x212dd504
    2c60:			; <UNDEFINED> instruction: 0xf7fe4640
    2c64:	ldmiblt	r0, {r1, r2, r4, r7, r9, fp, sp, lr, pc}
    2c68:	strbmi	r9, [r0], -r2, lsl #22
    2c6c:			; <UNDEFINED> instruction: 0xf7ff6819
    2c70:	cdp	15, 1, cr15, cr8, cr11, {2}
    2c74:			; <UNDEFINED> instruction: 0x21012a90
    2c78:	strtmi	r4, [r8], -r3, lsl #12
    2c7c:	b	1640c7c <__snprintf_chk@plt+0x163f990>
    2c80:	ble	ff4ccc88 <__snprintf_chk@plt+0xff4cb99c>
    2c84:	andcs	r4, r1, r0, lsr r9
    2c88:			; <UNDEFINED> instruction: 0xf7fe4479
    2c8c:			; <UNDEFINED> instruction: 0xf800ea2e
    2c90:	strcc	r6, [r1], #-2817	; 0xfffff4ff
    2c94:	ldmdavs	r1!, {r1, r9, sl, fp, ip, pc}
    2c98:			; <UNDEFINED> instruction: 0xff36f7ff
    2c9c:			; <UNDEFINED> instruction: 0x46806831
    2ca0:			; <UNDEFINED> instruction: 0xf7ff6838
    2ca4:	strmi	pc, [r0, #3889]	; 0xf31
    2ca8:			; <UNDEFINED> instruction: 0x46c2bfb6
    2cac:	strmi	r4, [r0], r2, lsl #13
    2cb0:	streq	lr, [sl], -r4, lsr #23
    2cb4:	bl	1bacd8 <__snprintf_chk@plt+0x1b99ec>
    2cb8:			; <UNDEFINED> instruction: 0xf10a040a
    2cbc:	ldrbmi	r0, [r0, #2561]	; 0xa01
    2cc0:	streq	pc, [r4, #-261]	; 0xfffffefb
    2cc4:			; <UNDEFINED> instruction: 0x4653dbb3
    2cc8:	tstcs	r1, sl, asr #12
    2ccc:			; <UNDEFINED> instruction: 0xf7fe4628
    2cd0:	andcc	lr, r1, r0, lsr sl
    2cd4:	ldrb	sp, [r5, pc, ror #3]
    2cd8:	bls	d5950 <__snprintf_chk@plt+0xd4664>
    2cdc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2ce0:	andlt	fp, r5, r3, lsr #18
    2ce4:	blhi	bdfe0 <__snprintf_chk@plt+0xbccf4>
    2ce8:	svchi	0x00f0e8bd
    2cec:	stccs	12, cr3, [r0], {1}
    2cf0:	stcls	13, cr13, [r1, #-988]	; 0xfffffc24
    2cf4:			; <UNDEFINED> instruction: 0xf7fe1c60
    2cf8:	adcmi	lr, r0, #876544	; 0xd6000
    2cfc:			; <UNDEFINED> instruction: 0xf855bf1f
    2d00:			; <UNDEFINED> instruction: 0xf8553024
    2d04:			; <UNDEFINED> instruction: 0xf8452020
    2d08:			; <UNDEFINED> instruction: 0xf8452024
    2d0c:	stccc	0, cr3, [r1], {32}
    2d10:	strdlt	sp, [r5], -r0
    2d14:	blhi	be010 <__snprintf_chk@plt+0xbcd24>
    2d18:	svchi	0x00f0e8bd
    2d1c:	ldrsbtlt	pc, [r0], -pc	; <UNPREDICTABLE>
    2d20:			; <UNDEFINED> instruction: 0xe76444fb
    2d24:	andeq	r3, r1, lr, ror r2
    2d28:	andeq	r0, r0, r8, lsr #2
    2d2c:			; <UNDEFINED> instruction: 0x000001b0
    2d30:	ldrdeq	r1, [r0], -ip
    2d34:	ldrdeq	r1, [r0], -r0
    2d38:	andeq	r1, r0, lr, lsl #17
    2d3c:	andeq	r0, r0, ip, ror #2
    2d40:	andeq	r1, r0, r2, lsl #17
    2d44:	andeq	r1, r0, sl, ror r8
    2d48:	andeq	r1, r0, r4, lsl #16
    2d4c:	andeq	r0, r0, r0, lsr #3
    2d50:	andeq	r1, r0, r8, lsr #13
    2d54:	andcs	r4, r1, #622592	; 0x98000
    2d58:	mvnsmi	lr, sp, lsr #18
    2d5c:	ldrbtmi	fp, [r9], #-130	; 0xffffff7e
    2d60:	tstls	r1, r5, lsl #12
    2d64:	b	12c0d64 <__snprintf_chk@plt+0x12bfa78>
    2d68:	stmdacs	r1, {r0, r8, fp, ip, pc}
    2d6c:			; <UNDEFINED> instruction: 0xf04fd005
    2d70:			; <UNDEFINED> instruction: 0x463036ff
    2d74:	pop	{r1, ip, sp, pc}
    2d78:			; <UNDEFINED> instruction: 0x460281f0
    2d7c:	strtmi	r4, [r8], -r6, lsl #12
    2d80:	b	f40d80 <__snprintf_chk@plt+0xf3fa94>
    2d84:	andle	r2, r4, r1, lsl #16
    2d88:	b	540d88 <__snprintf_chk@plt+0x53fa9c>
    2d8c:	blcs	1bdcda0 <__snprintf_chk@plt+0x1bdbab4>
    2d90:	blmi	63714c <__snprintf_chk@plt+0x635e60>
    2d94:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2d98:	eorle	r1, r6, sl, asr ip
    2d9c:	sbcspl	pc, r3, #68, 12	; 0x4400000
    2da0:	rsbeq	pc, r2, #268435468	; 0x1000000c
    2da4:	svcvc	0x007af5b3
    2da8:	strbvc	lr, [r3, pc, asr #20]!
    2dac:	andne	pc, r3, #133120	; 0x20800
    2db0:	strne	lr, [r2, r7, asr #23]!
    2db4:			; <UNDEFINED> instruction: 0xf8dfdbdd
    2db8:	strcs	r8, [r0], #-64	; 0xffffffc0
    2dbc:	strdcs	r4, [r1], -r8
    2dc0:			; <UNDEFINED> instruction: 0xf7fe4404
    2dc4:	andcs	lr, r1, #92, 18	; 0x170000
    2dc8:	strtmi	r4, [r8], -r1, asr #12
    2dcc:	b	5c0dcc <__snprintf_chk@plt+0x5bfae0>
    2dd0:	andle	r2, r4, r1, lsl #16
    2dd4:	stmib	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2dd8:	blcs	1bdcdec <__snprintf_chk@plt+0x1bdbb00>
    2ddc:	adcmi	sp, r7, #199	; 0xc7
    2de0:	ldrtmi	sp, [r0], -sp, ror #25
    2de4:	pop	{r1, ip, sp, pc}
    2de8:			; <UNDEFINED> instruction: 0x270381f0
    2dec:	svclt	0x0000e7e3
    2df0:	andeq	r1, r0, sl, lsr r7
    2df4:	andeq	r3, r1, r0, ror r2
    2df8:	ldrdeq	r1, [r0], -ip
    2dfc:	blmi	fe2d582c <__snprintf_chk@plt+0xfe2d4540>
    2e00:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2e04:	ldmpl	r3, {r0, r2, r3, r4, r5, r7, ip, sp, pc}^
    2e08:	sfmmi	f2, 4, [r9], {1}
    2e0c:	ldmdavs	fp, {r1, r2, r3, r9, sl, lr}
    2e10:			; <UNDEFINED> instruction: 0xf04f933b
    2e14:	blmi	fe1c3a1c <__snprintf_chk@plt+0xfe1c2730>
    2e18:	andls	r4, r4, #124, 8	; 0x7c000000
    2e1c:	strmi	r8, [r5], -pc, lsl #16
    2e20:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    2e24:	cmnle	r1, r0, lsl #22
    2e28:	stmiapl	r3!, {r0, r1, r7, r8, r9, fp, lr}^
    2e2c:	blcs	1cea0 <__snprintf_chk@plt+0x1bbb4>
    2e30:	blmi	fe0b7310 <__snprintf_chk@plt+0xfe0b6024>
    2e34:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    2e38:	cmnle	r1, r0, lsl #22
    2e3c:	ldrbtmi	r4, [fp], #-2944	; 0xfffff480
    2e40:	andcc	r6, r1, #10092544	; 0x9a0000
    2e44:	svccs	0x0002d004
    2e48:	sbcshi	pc, r2, r0
    2e4c:	rsbsle	r2, lr, sl, lsl #30
    2e50:	stmiapl	r3!, {r2, r3, r4, r5, r6, r8, r9, fp, lr}^
    2e54:	bcs	1cec4 <__snprintf_chk@plt+0x1bbd8>
    2e58:	blmi	1ef740c <__snprintf_chk@plt+0x1ef6120>
    2e5c:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
    2e60:	cmple	r8, r0, lsl #20
    2e64:	ldrbtmi	r4, [ip], #-3193	; 0xfffff387
    2e68:	movwcc	r6, #6371	; 0x18e3
    2e6c:	svccs	0x0002d00f
    2e70:	addshi	pc, lr, r0
    2e74:	rsbsle	r2, sl, sl, lsl #30
    2e78:	blmi	1b15854 <__snprintf_chk@plt+0x1b14568>
    2e7c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2e80:	blls	edcef0 <__snprintf_chk@plt+0xedbc04>
    2e84:			; <UNDEFINED> instruction: 0xf040405a
    2e88:	eorslt	r8, sp, r3, asr #1
    2e8c:	stmdbvs	r3!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    2e90:	rscsle	r3, r1, r1, lsl #6
    2e94:			; <UNDEFINED> instruction: 0xf0002f02
    2e98:	svccs	0x000a8099
    2e9c:	rsbs	sp, r5, ip, ror #3
    2ea0:	tstcs	r0, r8, asr r2
    2ea4:			; <UNDEFINED> instruction: 0xf7fea825
    2ea8:	blge	17d540 <__snprintf_chk@plt+0x17c254>
    2eac:	addcs	r4, r0, #51380224	; 0x3100000
    2eb0:	movwls	r4, #13848	; 0x3618
    2eb4:	stmia	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2eb8:	stmiapl	r6!, {r1, r2, r5, r6, r9, fp, lr}
    2ebc:			; <UNDEFINED> instruction: 0xf7fe4630
    2ec0:	ldrtmi	lr, [r1], -r2, ror #18
    2ec4:	stmdage	r7!, {r1, r9, sl, lr}
    2ec8:	addscs	pc, r6, sp, lsr #17
    2ecc:	ldmdb	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ed0:	blls	cb638 <__snprintf_chk@plt+0xca34c>
    2ed4:	andcs	r9, lr, #0, 2
    2ed8:	strtmi	r2, [r8], -r6, lsl #2
    2edc:	stm	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2ee0:			; <UNDEFINED> instruction: 0xd1a63001
    2ee4:	andcs	r2, r1, r0, lsl #2
    2ee8:	ldm	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2eec:	blge	114738 <__snprintf_chk@plt+0x11344c>
    2ef0:	andls	r2, r0, #4, 4	; 0x40000000
    2ef4:			; <UNDEFINED> instruction: 0xf7fe2206
    2ef8:	andcc	lr, r1, r0, lsl #17
    2efc:			; <UNDEFINED> instruction: 0xe7f1d194
    2f00:	movwcs	r2, #16897	; 0x4201
    2f04:	movwls	r4, #1553	; 0x611
    2f08:	blge	1147b0 <__snprintf_chk@plt+0x1134c4>
    2f0c:	ldmda	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2f10:	orrsle	r3, r3, r1
    2f14:	smlattcs	r4, r6, r7, lr
    2f18:	tstls	r0, r7, lsl #4
    2f1c:	tstcs	r1, r8, lsr #12
    2f20:	stmda	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2f24:	orrsle	r3, sp, r1
    2f28:	andcs	r4, r1, fp, asr #18
    2f2c:			; <UNDEFINED> instruction: 0xf7fe4479
    2f30:	ldrdcs	lr, [r4, -ip]
    2f34:	tstls	r0, r8, lsl #4
    2f38:	tstcs	r1, r8, lsr #12
    2f3c:	ldmda	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2f40:	orrle	r3, sl, r1
    2f44:	andcs	r4, r1, r5, asr #18
    2f48:			; <UNDEFINED> instruction: 0xf7fe4479
    2f4c:	smlabtcs	r4, lr, r8, lr
    2f50:	tstls	r0, r8, lsl #6
    2f54:			; <UNDEFINED> instruction: 0x21292243
    2f58:			; <UNDEFINED> instruction: 0xf7fe4628
    2f5c:	andcc	lr, r1, lr, asr #16
    2f60:	svcge	0x0076f47f
    2f64:	andcs	r4, r1, lr, lsr r9
    2f68:			; <UNDEFINED> instruction: 0xf7fe4479
    2f6c:	andcs	lr, r4, #12451840	; 0xbe0000
    2f70:	movweq	pc, #49412	; 0xc104	; <UNPREDICTABLE>
    2f74:			; <UNDEFINED> instruction: 0x21299200
    2f78:			; <UNDEFINED> instruction: 0x46282210
    2f7c:	ldmda	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2f80:	cmple	ip, r0, lsl #16
    2f84:	movwcc	r6, #6435	; 0x1923
    2f88:	svcge	0x0076f43f
    2f8c:	tstcs	r4, r5, lsr fp
    2f90:	tstls	r0, r8, lsr #12
    2f94:	subcs	r4, r9, #2063597568	; 0x7b000000
    2f98:			; <UNDEFINED> instruction: 0x21293310
    2f9c:	stmda	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2fa0:			; <UNDEFINED> instruction: 0xf43f2800
    2fa4:	ldmdbmi	r0!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, pc}
    2fa8:	ldrbtmi	r2, [r9], #-1
    2fac:	ldm	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2fb0:			; <UNDEFINED> instruction: 0xf1042104
    2fb4:	tstls	r0, ip, lsl #6
    2fb8:	tstcs	r0, sl, lsr r6
    2fbc:			; <UNDEFINED> instruction: 0xf7fe4628
    2fc0:	bllt	e3d038 <__snprintf_chk@plt+0xe3bd4c>
    2fc4:	movwcc	r6, #6435	; 0x1923
    2fc8:	svcge	0x0056f43f
    2fcc:	tstcs	r4, r7, lsr #22
    2fd0:	tstls	r0, r8, lsr #12
    2fd4:	andscs	r4, r5, #2063597568	; 0x7b000000
    2fd8:	tstcs	r0, r0, lsl r3
    2fdc:	stmda	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2fe0:			; <UNDEFINED> instruction: 0xf43f2800
    2fe4:	stmdbmi	r2!, {r0, r3, r6, r8, r9, sl, fp, sp, pc}
    2fe8:	ldrbtmi	r2, [r9], #-1
    2fec:	ldmda	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ff0:	movwcc	r2, #33028	; 0x8104
    2ff4:	andcs	r9, r1, #0, 2
    2ff8:	strtmi	r2, [r8], -r0, lsl #2
    2ffc:	svc	0x00fcf7fd
    3000:			; <UNDEFINED> instruction: 0xf47f3001
    3004:	ldmdbmi	fp, {r0, r2, r5, r8, r9, sl, fp, sp, pc}
    3008:	ldrbtmi	r2, [r9], #-1
    300c:	stmda	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3010:	stmda	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3014:	andcs	r4, r1, r8, lsl r9
    3018:			; <UNDEFINED> instruction: 0xf7fe4479
    301c:	ldmdbmi	r7, {r1, r2, r5, r6, fp, sp, lr, pc}
    3020:	ldrbtmi	r2, [r9], #-1
    3024:	stmda	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3028:	andeq	r3, r1, r4, asr #32
    302c:	andeq	r0, r0, r4, lsr r1
    3030:	andeq	r3, r1, ip, lsr #32
    3034:	muleq	r0, r8, r1
    3038:	muleq	r0, ip, r1
    303c:	andeq	r0, r0, ip, asr r1
    3040:	andeq	r3, r1, r6, asr #3
    3044:	andeq	r0, r0, r0, asr r1
    3048:	andeq	r0, r0, r4, lsl #3
    304c:	muleq	r1, lr, r1
    3050:	andeq	r2, r1, r8, asr #31
    3054:	andeq	r0, r0, r8, lsr #3
    3058:			; <UNDEFINED> instruction: 0x000015b0
    305c:	andeq	r1, r0, r8, ror r5
    3060:	andeq	r1, r0, r0, asr #10
    3064:	andeq	r3, r1, r0, ror r0
    3068:	andeq	r1, r0, r2, lsl #11
    306c:	andeq	r3, r1, r0, lsr r0
    3070:	andeq	r1, r0, r2, lsr r5
    3074:	muleq	r0, r2, r4
    3078:	andeq	r1, r0, r0, ror #9
    307c:	andeq	r1, r0, r2, ror #9
    3080:	push	{r1, r7, ip, sp, pc}
    3084:	vstr	FPSCR_nzcvqc, [sp, #-448]!	; 0xfffffe40
    3088:	vstrmi	d24, [lr, #16]
    308c:	ldrbtmi	r4, [sp], #-4046	; 0xfffff032
    3090:	beq	fe43e8b8 <__snprintf_chk@plt+0xfe43d5cc>
    3094:	mcr	0, 0, fp, cr9, cr1, {5}
    3098:			; <UNDEFINED> instruction: 0xac3e1a10
    309c:	stm	r4, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    30a0:	strtmi	r0, [r2], -ip
    30a4:	blge	1163d0 <__snprintf_chk@plt+0x1150e4>
    30a8:	stmdavs	r4!, {r2, r3, r5, r8, fp, ip, lr}
    30ac:			; <UNDEFINED> instruction: 0xf04f942f
    30b0:			; <UNDEFINED> instruction: 0xf7fe0400
    30b4:	stmdacs	r0, {r2, r3, r5, r6, r7, fp, sp, lr, pc}
    30b8:	msrhi	SPSR_fsxc, r0, asr #32
    30bc:	stccs	13, cr9, [r0, #-16]
    30c0:	cmphi	r1, r0	; <UNPREDICTABLE>
    30c4:	blmi	ff0d5bd4 <__snprintf_chk@plt+0xff0d48e8>
    30c8:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    30cc:	cdp	3, 0, cr9, cr9, cr2, {0}
    30d0:			; <UNDEFINED> instruction: 0xf6442a90
    30d4:	vrsra.s64	<illegal reg q10.5>, <illegal reg q1.5>, #63
    30d8:	movwls	r0, #13154	; 0x3362
    30dc:	blcs	3b240 <__snprintf_chk@plt+0x39f54>
    30e0:	sbcshi	pc, r3, r0, asr #32
    30e4:	rscslt	pc, r0, #14614528	; 0xdf0000
    30e8:	blls	944dc <__snprintf_chk@plt+0x931f0>
    30ec:	mrscs	r2, R11_usr
    30f0:	ldmib	r5, {r5, r9, sl, lr}^
    30f4:			; <UNDEFINED> instruction: 0xf8d3a604
    30f8:			; <UNDEFINED> instruction: 0xf7fe9000
    30fc:	tstcs	r4, lr, ror #16
    3100:	strtmi	r4, [r0], -r0, lsl #13
    3104:	andvs	pc, r0, #72, 8	; 0x48000000
    3108:	stmda	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    310c:	vmlal.s8	q9, d0, d0
    3110:			; <UNDEFINED> instruction: 0xf1b9809c
    3114:	svclt	0x00d80f00
    3118:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    311c:	blls	fa550 <__snprintf_chk@plt+0xf9264>
    3120:	mrsls	r2, (UNDEF: 24)
    3124:	andcc	pc, r9, #134144	; 0x20c00
    3128:	mvnvc	lr, #323584	; 0x4f000
    312c:	ldmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    3130:			; <UNDEFINED> instruction: 0x13a2ebc3
    3134:	ldrbmi	r9, [r2], -r7, lsl #6
    3138:			; <UNDEFINED> instruction: 0x46204631
    313c:	ldm	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3140:	teqlt	r0, r5
    3144:	ldmda	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3148:	strmi	r6, [r6], -r3, lsl #16
    314c:			; <UNDEFINED> instruction: 0xf0002b73
    3150:	strbmi	r8, [r2], -r5, lsr #1
    3154:	strtmi	r2, [r0], -r4, lsl #2
    3158:	ldmda	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    315c:	blcs	29d78 <__snprintf_chk@plt+0x28a8c>
    3160:	blmi	fe7b7360 <__snprintf_chk@plt+0xfe7b6074>
    3164:			; <UNDEFINED> instruction: 0xf8d358fb
    3168:			; <UNDEFINED> instruction: 0xf7fe8000
    316c:	strmi	lr, [r6], -r4, lsr #16
    3170:	svceq	0x0000f1b8
    3174:	sbcshi	pc, r9, r0, asr #32
    3178:	ldrdhi	pc, [r0], -r6
    317c:			; <UNDEFINED> instruction: 0xf7fe4620
    3180:			; <UNDEFINED> instruction: 0xf8c6e8aa
    3184:	stmibvs	sp!, {pc}^
    3188:			; <UNDEFINED> instruction: 0xf0002d00
    318c:	ldmib	r5, {r3, r5, r6, r7, pc}^
    3190:	stmdavs	r8!, {r1, r9, ip}^
    3194:	tstvs	r0, r1, asr #8	; <UNPREDICTABLE>
    3198:	ldmda	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    319c:	strmi	r1, [r4], -r3, asr #24
    31a0:	bmi	fe3f756c <__snprintf_chk@plt+0xfe3f6280>
    31a4:	ldmpl	sl!, {r0, r1, r2, r3, r7, r8, r9, fp, lr}
    31a8:	ldmdavs	r6, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    31ac:	ldrdls	pc, [r0], -r3
    31b0:	eorsle	r2, sl, r0, lsl #28
    31b4:	eorcs	sl, r0, #7168	; 0x1c00
    31b8:	ldrmi	r2, [r8], -r0, lsl #2
    31bc:	ldmda	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    31c0:	bmi	fe25d36c <__snprintf_chk@plt+0xfe25c080>
    31c4:			; <UNDEFINED> instruction: 0xf8579108
    31c8:			; <UNDEFINED> instruction: 0xf8d88002
    31cc:	strmi	r2, [r3], -r0
    31d0:			; <UNDEFINED> instruction: 0xf04fb392
    31d4:	andscs	r0, r1, #512	; 0x200
    31d8:	andgt	lr, r9, #3358720	; 0x334000
    31dc:			; <UNDEFINED> instruction: 0x4630461a
    31e0:	strbmi	sl, [r9], -r6, lsl #22
    31e4:	strls	r2, [r7], -r1, lsl #12
    31e8:	ldmda	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    31ec:			; <UNDEFINED> instruction: 0xf0402800
    31f0:	blls	1a3500 <__snprintf_chk@plt+0x1a2214>
    31f4:	ldmib	r3, {r5, r9, sl, lr}^
    31f8:			; <UNDEFINED> instruction: 0xf7fd2104
    31fc:	andcc	lr, r1, r8, ror #31
    3200:	adcshi	pc, r4, r0
    3204:			; <UNDEFINED> instruction: 0xf7fe9806
    3208:	stmdbvs	r9!, {r2, r3, r4, r5, fp, sp, lr, pc}^
    320c:			; <UNDEFINED> instruction: 0xf7ff4620
    3210:	blmi	1dc29ec <__snprintf_chk@plt+0x1dc1700>
    3214:	ldrdcs	pc, [r0], -r8
    3218:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    321c:			; <UNDEFINED> instruction: 0xf43f2a00
    3220:			; <UNDEFINED> instruction: 0xf8dfaf5e
    3224:	ldrbtmi	fp, [fp], #460	; 0x1cc
    3228:			; <UNDEFINED> instruction: 0xf1b9e75f
    322c:	bicle	r0, r1, r0, lsl #30
    3230:			; <UNDEFINED> instruction: 0xf8574b6d
    3234:	strb	r8, [r8, r3]!
    3238:	ldmpl	sl!, {r2, r3, r5, r6, r9, fp, lr}
    323c:	movtlt	r6, #10258	; 0x2812
    3240:	eorcs	r2, r1, #6
    3244:	subeq	lr, r0, #3358720	; 0x334000
    3248:	stmdami	sl!, {r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    324c:			; <UNDEFINED> instruction: 0xf7fe4478
    3250:	ldrbmi	lr, [r2], -ip, lsl #16
    3254:			; <UNDEFINED> instruction: 0x46204631
    3258:	stmda	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    325c:	orrle	r2, r0, r0, lsl #16
    3260:	strtmi	r9, [r8], -r4, lsl #26
    3264:	stmda	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3268:	blmi	1615bfc <__snprintf_chk@plt+0x1614910>
    326c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3270:	blls	bdd2e0 <__snprintf_chk@plt+0xbdbff4>
    3274:			; <UNDEFINED> instruction: 0xf040405a
    3278:	strtmi	r8, [r0], -lr, lsl #1
    327c:	ldc	0, cr11, [sp], #196	; 0xc4
    3280:	pop	{r2, r8, r9, fp, pc}
    3284:	strdlt	r4, [r2], -r0
    3288:			; <UNDEFINED> instruction: 0xf8df4770
    328c:	ldrbtmi	fp, [fp], #368	; 0x170
    3290:	tstcs	r1, fp, lsr #14
    3294:	stmib	sp, {r1, r2, r9, sp}^
    3298:	ldr	r1, [pc, r9, lsl #4]
    329c:	stmdbge	lr!, {r1, r2, r3, r8, r9, fp, sp, pc}
    32a0:			; <UNDEFINED> instruction: 0xf8432200
    32a4:	addmi	r2, fp, #4, 30
    32a8:			; <UNDEFINED> instruction: 0x4620d1fb
    32ac:	beq	7f6c4 <__snprintf_chk@plt+0x7e3d8>
    32b0:	svc	0x000ef7fd
    32b4:	rsbmi	sl, r3, #48, 20	; 0x30000
    32b8:	bmi	43eae0 <__snprintf_chk@plt+0x43d7f4>
    32bc:	tsteq	pc, #3	; <UNPREDICTABLE>
    32c0:	addeq	lr, r0, r2, lsl #22
    32c4:	andseq	pc, pc, #4
    32c8:	subsmi	fp, sl, #88, 30	; 0x160
    32cc:			; <UNDEFINED> instruction: 0xf8502301
    32d0:	addsmi	r1, r3, r4, lsl #25
    32d4:	movwmi	sl, #47631	; 0xba0f
    32d8:	stccc	8, cr15, [r4], {64}	; 0x40
    32dc:	ldrmi	r4, [r4], -fp, lsr #12
    32e0:	ldrmi	r4, [r9], sp, asr #12
    32e4:	ldmdavs	r0!, {r1, sp, lr, pc}
    32e8:	cmple	ip, r4, lsl #16
    32ec:	strtmi	r2, [r2], -r0, lsl #6
    32f0:			; <UNDEFINED> instruction: 0x46504619
    32f4:			; <UNDEFINED> instruction: 0xf7fd9500
    32f8:	stmdacs	r0, {r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    32fc:	blle	ffca7318 <__snprintf_chk@plt+0xffca602c>
    3300:	bmi	43eb68 <__snprintf_chk@plt+0x43d87c>
    3304:	andsle	r4, sl, sp, asr #12
    3308:	andcs	sl, r4, #6144	; 0x1800
    330c:	mrscs	r9, SP_irq
    3310:	strtmi	sl, [r0], -r5, lsl #22
    3314:			; <UNDEFINED> instruction: 0xf7fd9206
    3318:	stmdacs	r0, {r8, r9, sl, fp, sp, lr, pc}
    331c:	blls	17a048 <__snprintf_chk@plt+0x178d5c>
    3320:			; <UNDEFINED> instruction: 0xf43f2b00
    3324:	eorsvs	sl, r3, r6, lsl pc
    3328:	mrc	7, 0, lr, cr9, cr3, {0}
    332c:			; <UNDEFINED> instruction: 0x465b2a10
    3330:	bne	fe43eb98 <__snprintf_chk@plt+0xfe43d8ac>
    3334:	beq	fe43eba0 <__snprintf_chk@plt+0xfe43d8b4>
    3338:	svc	0x0096f7fd
    333c:	blmi	9fcfb4 <__snprintf_chk@plt+0x9fbcc8>
    3340:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    3344:			; <UNDEFINED> instruction: 0xf43f2b00
    3348:	stmdami	sp!, {r0, r1, r2, r4, r8, r9, sl, fp, sp, pc}
    334c:	mrc	6, 0, r4, cr9, cr11, {2}
    3350:	vmov	r2, s16
    3354:	ldrbtmi	r1, [r8], #-2704	; 0xfffff570
    3358:	svc	0x0086f7fd
    335c:	stcls	7, cr14, [r4, #-48]	; 0xffffffd0
    3360:	ldrbtcc	pc, [pc], #79	; 3368 <__snprintf_chk@plt+0x207c>	; <UNPREDICTABLE>
    3364:			; <UNDEFINED> instruction: 0xf04fe77d
    3368:			; <UNDEFINED> instruction: 0xe77a34ff
    336c:	ldrtmi	r4, [r0], -r5, lsr #18
    3370:			; <UNDEFINED> instruction: 0xf7fd4479
    3374:			; <UNDEFINED> instruction: 0xf7fdeeba
    3378:	stmdbmi	r3!, {r1, r2, r3, r4, r6, r9, sl, fp, sp, lr, pc}
    337c:			; <UNDEFINED> instruction: 0x46024479
    3380:			; <UNDEFINED> instruction: 0xf7fd4630
    3384:			; <UNDEFINED> instruction: 0xf7fdef54
    3388:	stmdbmi	r0!, {r5, r6, r7, r9, sl, fp, sp, lr, pc}
    338c:			; <UNDEFINED> instruction: 0x46024479
    3390:			; <UNDEFINED> instruction: 0xf7fd2001
    3394:			; <UNDEFINED> instruction: 0xf7fdef4c
    3398:			; <UNDEFINED> instruction: 0xf7fdee84
    339c:	ldmdbmi	ip, {r2, r3, r6, r9, sl, fp, sp, lr, pc}
    33a0:	bcc	43ec0c <__snprintf_chk@plt+0x43d920>
    33a4:	bcs	fe43ec0c <__snprintf_chk@plt+0xfe43d920>
    33a8:	andls	r4, r0, r9, ror r4
    33ac:			; <UNDEFINED> instruction: 0xf7fd2001
    33b0:	ldmdavs	r0!, {r1, r2, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    33b4:	mcr	7, 6, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    33b8:	ldrbtmi	r4, [r9], #-2326	; 0xfffff6ea
    33bc:	andcs	r4, r1, r2, lsl #12
    33c0:	svc	0x0034f7fd
    33c4:			; <UNDEFINED> instruction: 0x00012db6
    33c8:	andeq	r2, r1, r8, lsr #27
    33cc:	andeq	r0, r0, r4, lsr r1
    33d0:	andeq	r1, r0, r8, lsl #10
    33d4:	andeq	r2, r1, sl, lsr pc
    33d8:	andeq	r1, r0, r0, ror #5
    33dc:	andeq	r0, r0, r4, ror r1
    33e0:	andeq	r0, r0, r8, lsr r1
    33e4:	andeq	r0, r0, r8, asr r1
    33e8:	andeq	r0, r0, r8, lsr #2
    33ec:			; <UNDEFINED> instruction: 0x000001b0
    33f0:	muleq	r0, r6, r1
    33f4:	andeq	r1, r0, ip, lsr r3
    33f8:	ldrdeq	r2, [r1], -r8
    33fc:	andeq	r1, r0, r2, lsr r1
    3400:	muleq	r0, lr, r2
    3404:	andeq	r1, r0, ip, lsl #4
    3408:	strdeq	r1, [r0], -r0
    340c:	muleq	r0, r0, r2
    3410:	muleq	r0, ip, r1
    3414:	strdeq	r1, [r0], -lr
    3418:	push	{r1, r7, ip, sp, pc}
    341c:	strdlt	r4, [r9], r0	; <UNPREDICTABLE>
    3420:			; <UNDEFINED> instruction: 0xf8dfac30
    3424:	stm	r4, {r2, r3, r6, r8, ip, pc}
    3428:	ldrbtmi	r0, [r9], #12
    342c:			; <UNDEFINED> instruction: 0xf0424c51
    3430:	blmi	1443c3c <__snprintf_chk@plt+0x1442950>
    3434:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    3438:			; <UNDEFINED> instruction: 0x9327681b
    343c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3440:	eorsls	r2, r0, #67108864	; 0x4000000
    3444:	stmdacs	r0, {r0, r2, r8, r9, ip, pc}
    3448:	blge	137610 <__snprintf_chk@plt+0x136324>
    344c:			; <UNDEFINED> instruction: 0xf7fdaa30
    3450:	stmdacs	r0, {r1, r2, r3, r4, r8, r9, sl, fp, sp, lr, pc}
    3454:	stflsd	f5, [r4], {121}	; 0x79
    3458:			; <UNDEFINED> instruction: 0xf10db38c
    345c:	smladcs	r4, r4, r8, r0
    3460:	andne	lr, r2, #212, 18	; 0x350000
    3464:			; <UNDEFINED> instruction: 0xf7fd6860
    3468:	mcrrne	15, 1, lr, r3, cr8
    346c:	eorle	r4, r2, r5, lsl #12
    3470:	andcs	r4, r2, #70254592	; 0x4300000
    3474:	strls	r2, [r0, -r1, lsl #2]
    3478:	ldc	7, cr15, [lr, #1012]!	; 0x3f4
    347c:	subsle	r3, lr, r1
    3480:	andcs	r4, pc, #70254592	; 0x4300000
    3484:	strtmi	r2, [r8], -r1, lsl #2
    3488:			; <UNDEFINED> instruction: 0xf7fd9700
    348c:			; <UNDEFINED> instruction: 0x3001edb6
    3490:	stmdbvs	r1!, {r0, r2, r4, r6, ip, lr, pc}^
    3494:			; <UNDEFINED> instruction: 0xf7ff4628
    3498:	ldmib	r4, {r0, r4, r5, r7, sl, fp, ip, sp, lr, pc}^
    349c:	strtmi	r2, [r8], -r4, lsl #2
    34a0:	mrc	7, 4, APSR_nzcv, cr4, cr13, {7}
    34a4:			; <UNDEFINED> instruction: 0xf7fdb1f0
    34a8:	strmi	lr, [r6], -r6, lsl #29
    34ac:	ldmdavs	r5!, {r3, r5, r9, sl, lr}
    34b0:	svc	0x0010f7fd
    34b4:	stmibvs	r4!, {r0, r2, r4, r5, sp, lr}^
    34b8:	bicsle	r2, r1, r0, lsl #24
    34bc:			; <UNDEFINED> instruction: 0xf04f9c04
    34c0:			; <UNDEFINED> instruction: 0x462035ff
    34c4:	mrc	7, 6, APSR_nzcv, cr12, cr13, {7}
    34c8:	blmi	ad5d80 <__snprintf_chk@plt+0xad4a94>
    34cc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    34d0:	blls	9dd540 <__snprintf_chk@plt+0x9dc254>
    34d4:	teqle	r6, sl, asr r0
    34d8:	eorlt	r4, r9, r8, lsr #12
    34dc:	mvnsmi	lr, #12386304	; 0xbd0000
    34e0:	ldrbmi	fp, [r0, -r2]!
    34e4:			; <UNDEFINED> instruction: 0xf8594b26
    34e8:	stmdavs	r3!, {r0, r1, lr}
    34ec:	tstcs	r1, fp, lsr #18
    34f0:			; <UNDEFINED> instruction: 0xf7fd4628
    34f4:			; <UNDEFINED> instruction: 0x3001eeb4
    34f8:	blmi	8b75bc <__snprintf_chk@plt+0x8b62d0>
    34fc:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    3500:	orrlt	r6, fp, fp, lsl r8
    3504:	bge	1ad928 <__snprintf_chk@plt+0x1ac63c>
    3508:	orrcs	r4, r0, #40, 12	; 0x2800000
    350c:	movwls	r9, #24835	; 0x6103
    3510:	mrc	7, 5, APSR_nzcv, cr0, cr13, {7}
    3514:	andcc	r9, r1, r3, lsl #18
    3518:	stmdavs	r3!, {r2, r5, ip, lr, pc}
    351c:	ldmdami	sl, {r0, r1, r5, r6, r8, fp, ip, sp, pc}
    3520:	bls	194708 <__snprintf_chk@plt+0x19341c>
    3524:			; <UNDEFINED> instruction: 0xff1cf7fe
    3528:	strb	r9, [sl, r4, lsl #24]
    352c:	blcs	2a1f8 <__snprintf_chk@plt+0x28f0c>
    3530:	movwcs	sp, #8587	; 0x218b
    3534:			; <UNDEFINED> instruction: 0xe7889331
    3538:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    353c:	strdcs	lr, [r0, -r1]
    3540:			; <UNDEFINED> instruction: 0xf7fd2001
    3544:			; <UNDEFINED> instruction: 0xf7fdedd2
    3548:			; <UNDEFINED> instruction: 0xf7fdedac
    354c:	ldmdbmi	r0, {r2, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    3550:			; <UNDEFINED> instruction: 0x46024479
    3554:			; <UNDEFINED> instruction: 0xf7fd2001
    3558:	stmdbmi	lr, {r1, r3, r5, r6, r9, sl, fp, sp, lr, pc}
    355c:	ldrbtmi	r2, [r9], #-1
    3560:	stcl	7, cr15, [r2, #1012]	; 0x3f4
    3564:	andcs	r4, r1, ip, lsl #18
    3568:			; <UNDEFINED> instruction: 0xf7fd4479
    356c:	svclt	0x0000edbe
    3570:	andeq	r2, r1, sl, lsl sl
    3574:	andeq	r2, r1, r0, lsl sl
    3578:	andeq	r0, r0, r4, lsr r1
    357c:	andeq	r2, r1, r8, ror r9
    3580:	andeq	r0, r0, r8, lsr #2
    3584:	andeq	r0, r0, r4, ror r1
    3588:	andeq	r1, r0, r8, lsl r1
    358c:	strdeq	r1, [r0], -r6
    3590:	andeq	r1, r0, ip, lsl r0
    3594:	andeq	r1, r0, r6, ror #1
    3598:	andeq	r1, r0, r4, ror #1
    359c:	rsccs	r4, r8, #25600	; 0x6400
    35a0:	ldrdgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    35a4:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
    35a8:			; <UNDEFINED> instruction: 0xf103460e
    35ac:	blmi	5c3a04 <__snprintf_chk@plt+0x5c2718>
    35b0:	ldrbtmi	fp, [ip], #188	; 0xbc
    35b4:	strmi	sl, [r5], -r1, lsl #24
    35b8:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    35bc:	ldmdavs	fp, {r5, r9, sl, lr}
    35c0:			; <UNDEFINED> instruction: 0xf04f933b
    35c4:			; <UNDEFINED> instruction: 0xf7fd0300
    35c8:	stmdbls	r1, {r1, r6, r8, sl, fp, sp, lr, pc}
    35cc:	and	fp, fp, r9, lsl r9
    35d0:	svcne	0x0008f854
    35d4:	strtmi	fp, [r8], -r1, asr #2
    35d8:	ldcl	7, cr15, [ip], #1012	; 0x3f4
    35dc:	mvnsle	r2, r0, lsl #16
    35e0:	andcs	r6, r1, r3, ror #16
    35e4:	and	r6, r0, r3, lsr r0
    35e8:	bmi	254e10 <__snprintf_chk@plt+0x253b24>
    35ec:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    35f0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    35f4:	subsmi	r9, sl, fp, lsr fp
    35f8:	eorslt	sp, ip, r1, lsl #2
    35fc:			; <UNDEFINED> instruction: 0xf7fdbd70
    3600:	svclt	0x0000ed50
    3604:	andeq	r2, r1, r0, ror #20
    3608:	muleq	r1, r2, r8
    360c:	andeq	r0, r0, r4, lsr r1
    3610:	andeq	r2, r1, r6, asr r8
    3614:			; <UNDEFINED> instruction: 0x461cb530
    3618:	addlt	r4, r3, sl, lsl #26
    361c:	stmdblt	r3!, {r0, r2, r3, r4, r5, r6, sl, lr}
    3620:	pop	{r0, r1, ip, sp, pc}
    3624:			; <UNDEFINED> instruction: 0xf7fe4030
    3628:			; <UNDEFINED> instruction: 0x4603be9b
    362c:	bmi	1d564c <__snprintf_chk@plt+0x1d4360>
    3630:	stmdapl	r8!, {r0, r8, sp}
    3634:	strls	r4, [r0], #-1146	; 0xfffffb86
    3638:			; <UNDEFINED> instruction: 0xf7fd6800
    363c:	andlt	lr, r3, r6, ror #27
    3640:	svclt	0x0000bd30
    3644:	andeq	r2, r1, r8, lsr #16
    3648:	andeq	r0, r0, r0, ror #2
    364c:	andeq	r1, r0, r4, lsr #32
    3650:	blmi	cd5f20 <__snprintf_chk@plt+0xcd4c34>
    3654:	ldrblt	r4, [r0, #1146]!	; 0x47a
    3658:	ldmpl	r3, {r0, r1, r2, r3, r4, r7, ip, sp, pc}^
    365c:	cdpmi	2, 3, cr2, cr1, cr0, {0}
    3660:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    3664:			; <UNDEFINED> instruction: 0xf04f931d
    3668:	blmi	bc4270 <__snprintf_chk@plt+0xbc2f84>
    366c:	andcs	r4, r1, lr, ror r4
    3670:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    3674:	svclt	0x00144293
    3678:	strmi	r2, [r3], -r2, lsl #6
    367c:			; <UNDEFINED> instruction: 0xf7fd4319
    3680:	strmi	lr, [r4], -ip, lsl #28
    3684:	andsle	r3, pc, r1
    3688:	strtmi	sl, [r8], -r1, lsl #30
    368c:	ldc	7, cr15, [sl, #-1012]	; 0xfffffc0c
    3690:	tstcs	r0, lr, ror #4
    3694:			; <UNDEFINED> instruction: 0xf7fd4638
    3698:			; <UNDEFINED> instruction: 0xf10dedac
    369c:	rsbcs	r0, ip, #6
    36a0:	movwcs	r4, #5673	; 0x1629
    36a4:	andcc	pc, r4, sp, lsr #17
    36a8:	stcl	7, cr15, [r6, #-1012]!	; 0xfffffc0c
    36ac:	ldmdale	lr, {r0, r1, r3, r5, r6, fp, sp}
    36b0:	rsbcs	r4, lr, #59768832	; 0x3900000
    36b4:			; <UNDEFINED> instruction: 0xf7fd4620
    36b8:	mcrrne	13, 8, lr, r3, cr10
    36bc:	eorle	r4, r0, r7, lsl #12
    36c0:	ldmpl	r3!, {r1, r3, r4, r8, r9, fp, lr}^
    36c4:	ldmdblt	r3, {r0, r1, r3, r4, fp, sp, lr}^
    36c8:	blmi	555f34 <__snprintf_chk@plt+0x554c48>
    36cc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    36d0:	blls	75d740 <__snprintf_chk@plt+0x75c454>
    36d4:	tstle	lr, sl, asr r0
    36d8:	andslt	r4, pc, r0, lsr #12
    36dc:	ldmdami	r5, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    36e0:	strtmi	r2, [fp], -r0, lsl #4
    36e4:	ldrbtmi	r4, [r8], #-1553	; 0xfffff9ef
    36e8:			; <UNDEFINED> instruction: 0xff94f7ff
    36ec:	strtmi	lr, [r0], -ip, ror #15
    36f0:	ldrbtcc	pc, [pc], #79	; 36f8 <__snprintf_chk@plt+0x240c>	; <UNPREDICTABLE>
    36f4:	stcl	7, cr15, [lr, #1012]!	; 0x3f4
    36f8:	ldcl	7, cr15, [ip, #-1012]	; 0xfffffc0c
    36fc:	andvs	r2, r3, r4, lsr #6
    3700:			; <UNDEFINED> instruction: 0xf7fde7e2
    3704:			; <UNDEFINED> instruction: 0x4605ed58
    3708:	stmdavs	lr!, {r5, r9, sl, lr}
    370c:			; <UNDEFINED> instruction: 0xf7fd463c
    3710:	eorvs	lr, lr, r2, ror #27
    3714:			; <UNDEFINED> instruction: 0xf7fde7d8
    3718:	svclt	0x0000ecc4
    371c:	strdeq	r2, [r1], -r0
    3720:	andeq	r0, r0, r4, lsr r1
    3724:	ldrdeq	r2, [r1], -r8
    3728:	andeq	r0, r0, r8, lsr #2
    372c:	andeq	r0, r0, r4, ror r1
    3730:	andeq	r2, r1, r8, ror r7
    3734:	andeq	r0, r0, sl, asr #30
    3738:	blmi	d96014 <__snprintf_chk@plt+0xd94d28>
    373c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    3740:	ldmpl	r3, {r0, r1, r2, r3, r4, r7, ip, sp, pc}^
    3744:	ldcmi	6, cr4, [r4], #-20	; 0xffffffec
    3748:	tstls	sp, #1769472	; 0x1b0000
    374c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3750:	ldrbtmi	r4, [ip], #-2866	; 0xfffff4ce
    3754:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
    3758:	blmi	c70508 <__snprintf_chk@plt+0xc6f21c>
    375c:	tstcs	r0, pc, asr #8	; <UNPREDICTABLE>
    3760:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    3764:			; <UNDEFINED> instruction: 0xff74f7ff
    3768:	strmi	r1, [r4], -r1, asr #24
    376c:	mcrge	0, 0, sp, cr1, cr8, {0}
    3770:	tstcs	r0, lr, ror #4
    3774:			; <UNDEFINED> instruction: 0xf7fd4630
    3778:			; <UNDEFINED> instruction: 0xf10ded3c
    377c:	strtmi	r0, [r9], -r6
    3780:	movwcs	r2, #4716	; 0x126c
    3784:	andcc	pc, r4, sp, lsr #17
    3788:	ldcl	7, cr15, [r6], #1012	; 0x3f4
    378c:	stmdale	r0!, {r0, r1, r3, r5, r6, fp, sp}
    3790:	rsbcs	r4, lr, #51380224	; 0x3100000
    3794:			; <UNDEFINED> instruction: 0xf7fd4620
    3798:	mcrrne	13, 10, lr, r3, cr4
    379c:	eorle	r4, r7, r5, lsl #12
    37a0:	blmi	716028 <__snprintf_chk@plt+0x714d3c>
    37a4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    37a8:	blls	75d818 <__snprintf_chk@plt+0x75c52c>
    37ac:	qsuble	r4, sl, sp
    37b0:	andslt	r4, pc, r0, lsr #12
    37b4:	strdcs	fp, [r1, -r0]
    37b8:	vsubhn.i16	d20, q0, q4
    37bc:			; <UNDEFINED> instruction: 0xf7fd0108
    37c0:	mcrrne	13, 6, lr, r2, cr12
    37c4:	bicsle	r4, r2, r4, lsl #12
    37c8:	andcs	r4, r1, r7, lsl r9
    37cc:			; <UNDEFINED> instruction: 0xf7fd4479
    37d0:	strtmi	lr, [r0], -lr, lsr #26
    37d4:	ldrbtcc	pc, [pc], #79	; 37dc <__snprintf_chk@plt+0x24f0>	; <UNPREDICTABLE>
    37d8:	ldcl	7, cr15, [ip, #-1012]!	; 0xfffffc0c
    37dc:	stcl	7, cr15, [sl], #1012	; 0x3f4
    37e0:	strmi	r2, [r3], -r4, lsr #4
    37e4:	andsvs	r4, sl, r1, lsl r8
    37e8:			; <UNDEFINED> instruction: 0xf7fd4478
    37ec:			; <UNDEFINED> instruction: 0xe7d7ed3e
    37f0:	stcl	7, cr15, [r0], #1012	; 0x3f4
    37f4:	stmdami	lr, {r1, r2, r9, sl, lr}
    37f8:	ldrbtmi	r6, [r8], #-2103	; 0xfffff7c9
    37fc:	ldc	7, cr15, [r4, #-1012]!	; 0xfffffc0c
    3800:			; <UNDEFINED> instruction: 0xf7fd4620
    3804:	strtmi	lr, [ip], -r8, ror #26
    3808:			; <UNDEFINED> instruction: 0xe7c96037
    380c:	mcrr	7, 15, pc, r8, cr13	; <UNPREDICTABLE>
    3810:	andeq	r2, r1, r8, lsl #14
    3814:	andeq	r0, r0, r4, lsr r1
    3818:	strdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    381c:	andeq	r0, r0, r8, lsr #2
    3820:	andeq	r0, r0, ip, ror r1
    3824:	andeq	r2, r1, r0, lsr #13
    3828:	muleq	r0, r8, lr
    382c:	muleq	r0, r8, lr
    3830:	muleq	r0, lr, lr
    3834:	tstcs	r0, r0, ror r5
    3838:			; <UNDEFINED> instruction: 0xf7ff4606
    383c:	stcmi	15, cr15, [pc, #-36]	; 3820 <__snprintf_chk@plt+0x2534>
    3840:	cfstrdne	mvd4, [r1], {125}	; 0x7d
    3844:	andle	r4, r9, r4, lsl #12
    3848:			; <UNDEFINED> instruction: 0xf7fd2105
    384c:	mcrrne	13, 0, lr, r2, cr8
    3850:	andle	r4, lr, r3, lsl #12
    3854:	stmiapl	fp!, {r1, r3, r8, r9, fp, lr}^
    3858:	stmdblt	fp, {r0, r1, r3, r4, fp, sp, lr}
    385c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    3860:	andcs	r4, r0, #8, 16	; 0x80000
    3864:			; <UNDEFINED> instruction: 0x46114633
    3868:			; <UNDEFINED> instruction: 0xf7ff4478
    386c:			; <UNDEFINED> instruction: 0x4620fed3
    3870:			; <UNDEFINED> instruction: 0x4620bd70
    3874:			; <UNDEFINED> instruction: 0xf7fd461c
    3878:	strb	lr, [pc, lr, lsr #26]!
    387c:	andeq	r2, r1, r4, lsl #12
    3880:	andeq	r0, r0, r4, ror r1
    3884:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3888:	eorscs	fp, r2, #8, 10	; 0x2000000
    388c:	tstcs	r1, lr, lsl #22
    3890:	ldrbtmi	r4, [fp], #-3086	; 0xfffff3f2
    3894:	ldmdbpl	ip, {r1, r2, r3, fp, lr}
    3898:	stmdavs	r3!, {r3, r4, r5, r6, sl, lr}
    389c:	ldc	7, cr15, [r6], #-1012	; 0xfffffc0c
    38a0:	stmdavs	r3!, {r2, r3, fp, lr}
    38a4:	addvc	pc, pc, #1325400064	; 0x4f000000
    38a8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    38ac:	stc	7, cr15, [lr], #-1012	; 0xfffffc0c
    38b0:	stmdavs	r3!, {r0, r3, fp, lr}
    38b4:	subpl	pc, r6, #64, 4
    38b8:	tstcs	r1, r8, ror r4
    38bc:	stc	7, cr15, [r6], #-1012	; 0xfffffc0c
    38c0:			; <UNDEFINED> instruction: 0xf7fd2000
    38c4:	svclt	0x0000ec54
    38c8:			; <UNDEFINED> instruction: 0x000125b2
    38cc:	andeq	r0, r0, r0, ror #2
    38d0:	andeq	r0, r0, r4, lsl lr
    38d4:	andeq	r0, r0, r6, lsr lr
    38d8:	andeq	r0, r0, r8, asr #30
    38dc:			; <UNDEFINED> instruction: 0x4604b538
    38e0:			; <UNDEFINED> instruction: 0xf44f4b08
    38e4:	sfmmi	f7, 4, [r8, #-572]	; 0xfffffdc4
    38e8:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    38ec:	ldmdbpl	fp, {r0, r1, r2, fp, lr}^
    38f0:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    38f4:	stc	7, cr15, [sl], {253}	; 0xfd
    38f8:			; <UNDEFINED> instruction: 0xbd38b904
    38fc:			; <UNDEFINED> instruction: 0xf7fd2001
    3900:	svclt	0x0000ec36
    3904:	andeq	r2, r1, sl, asr r5
    3908:	andeq	r0, r0, r0, ror #2
    390c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3910:	ldrbmi	lr, [r0, sp, lsr #18]!
    3914:	cfmadda32mi	mvax4, mvax4, mvfx6, mvfx8
    3918:	stmdbmi	r6!, {r2, r7, ip, sp, pc}
    391c:	cfstrsmi	mvf4, [r6], #-504	; 0xfffffe08
    3920:	ldmdapl	r1!, {r1, r2, r5, r8, sl, fp, lr}^
    3924:	stmdavs	r9, {r2, r3, r4, r5, r6, sl, lr}
    3928:			; <UNDEFINED> instruction: 0xf04f9103
    392c:	strtmi	r0, [r1], -r0, lsl #2
    3930:	andhi	pc, r4, sp, asr #17
    3934:	adcmi	r5, r0, #100, 18	; 0x190000
    3938:	strcs	fp, [r1], #-3852	; 0xfffff0f4
    393c:			; <UNDEFINED> instruction: 0xf8ad2404
    3940:	cmplt	fp, #8
    3944:	beq	13fd80 <__snprintf_chk@plt+0x13ea94>
    3948:	ldrmi	r4, [r1], r7, lsl #12
    394c:	strcs	r4, [r0, #-1566]	; 0xfffff9e2
    3950:	bl	24a720 <__snprintf_chk@plt+0x249434>
    3954:	strbmi	r0, [r0], -r5, lsl #2
    3958:	mcrrne	7, 11, r4, r3, cr8
    395c:	andsle	r4, r4, r4, lsl #12
    3960:	strmi	fp, [r5], #-368	; 0xfffffe90
    3964:	ldmle	r3!, {r1, r2, r3, r5, r7, r9, lr}^
    3968:	blmi	4961c4 <__snprintf_chk@plt+0x494ed8>
    396c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3970:	blls	dd9e0 <__snprintf_chk@plt+0xdc6f4>
    3974:	tstle	r9, sl, asr r0
    3978:	andlt	r4, r4, r8, lsr #12
    397c:			; <UNDEFINED> instruction: 0x87f0e8bd
    3980:	ldc	7, cr15, [r8], {253}	; 0xfd
    3984:	andvs	r2, r3, r0, lsr #6
    3988:			; <UNDEFINED> instruction: 0xf7fde7ee
    398c:	stmdavs	r3, {r2, r4, sl, fp, sp, lr, pc}
    3990:	rscle	r2, r7, r4, lsl #22
    3994:	svclt	0x00182b69
    3998:	andle	r2, r1, fp, lsl #22
    399c:	strb	r2, [r3, r0, lsl #10]!
    39a0:	tstcs	r1, r2, lsr #12
    39a4:			; <UNDEFINED> instruction: 0xf7fd4650
    39a8:	ldrb	lr, [fp, r6, lsr #23]
    39ac:	bl	1e419a8 <__snprintf_chk@plt+0x1e406bc>
    39b0:	andeq	r2, r1, r8, lsr #10
    39b4:	andeq	r0, r0, r4, lsr r1
    39b8:	andeq	r2, r1, r0, lsr #10
    39bc:	andeq	r0, r0, r4, lsr #2
    39c0:	ldrdeq	r2, [r1], -r8
    39c4:	bmi	596620 <__snprintf_chk@plt+0x595334>
    39c8:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    39cc:			; <UNDEFINED> instruction: 0x460741f0
    39d0:	andhi	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    39d4:	strcs	r4, [r0], #-1549	; 0xfffff9f3
    39d8:	strcc	lr, [r1], #-3
    39dc:	svcvs	0x0080f5b4
    39e0:	stmdbne	lr!, {r0, r1, r2, r4, ip, lr, pc}
    39e4:	ldrtmi	r2, [r9], -r1, lsl #6
    39e8:	ldrtmi	r4, [r2], -r0, asr #12
    39ec:			; <UNDEFINED> instruction: 0xff90f7ff
    39f0:	tstle	r9, r1, lsl #16
    39f4:	blcs	35aea8 <__snprintf_chk@plt+0x359bbc>
    39f8:	blcs	2b7dc0 <__snprintf_chk@plt+0x2b6ad4>
    39fc:	movwcs	sp, #493	; 0x1ed
    3a00:	eorsvc	r4, r3, r0, lsr #12
    3a04:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3a08:	andcs	r4, r1, r6, lsl #18
    3a0c:			; <UNDEFINED> instruction: 0xf7fd4479
    3a10:	stmdbmi	r5, {r2, r3, r5, r6, r8, r9, fp, sp, lr, pc}
    3a14:	ldrbtmi	r2, [r9], #-1
    3a18:	stc	7, cr15, [r8], {253}	; 0xfd
    3a1c:	andeq	r2, r1, ip, ror r4
    3a20:	andeq	r0, r0, r4, lsr #2
    3a24:	ldrdeq	r1, [r0], -r0
    3a28:			; <UNDEFINED> instruction: 0x000016b2
    3a2c:	blcs	311f4 <__snprintf_chk@plt+0x2ff08>
    3a30:	ldrmi	fp, [r5], -sp, lsl #1
    3a34:	svclt	0x00184a2b
    3a38:	movwls	r2, #17154	; 0x4302
    3a3c:	blmi	a8ca44 <__snprintf_chk@plt+0xa8b758>
    3a40:			; <UNDEFINED> instruction: 0xf8dd447a
    3a44:	ldmpl	r3, {r3, r6, lr, pc}^
    3a48:	movwls	r6, #47131	; 0xb81b
    3a4c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3a50:	strmi	lr, [r6], #-2509	; 0xfffff633
    3a54:	strmi	lr, [r8], #-2509	; 0xfffff633
    3a58:			; <UNDEFINED> instruction: 0xf1bc940a
    3a5c:	andle	r0, fp, r0, lsl #30
    3a60:	bge	ee670 <__snprintf_chk@plt+0xed384>
    3a64:	strls	r2, [r3], #-1028	; 0xfffffbfc
    3a68:	strls	r2, [r5], #-1025	; 0xfffffbff
    3a6c:	stc	7, cr15, [lr], {253}	; 0xfd
    3a70:			; <UNDEFINED> instruction: 0xf04fb168
    3a74:	ldrsh	r3, [r6], -pc	; <UNPREDICTABLE>
    3a78:	bge	ee688 <__snprintf_chk@plt+0xed39c>
    3a7c:	strmi	r2, [r7], -r1, lsl #8
    3a80:			; <UNDEFINED> instruction: 0xf8cd460e
    3a84:	strls	ip, [r5], #-12
    3a88:	stc	7, cr15, [r0], {253}	; 0xfd
    3a8c:			; <UNDEFINED> instruction: 0x9c02b9e8
    3a90:	bcs	fe01df20 <__snprintf_chk@plt+0xfe01cc34>
    3a94:	stmdbvs	r1!, {r0, r4, fp, ip, lr, pc}^
    3a98:			; <UNDEFINED> instruction: 0xf7fd4628
    3a9c:			; <UNDEFINED> instruction: 0x4620ead8
    3aa0:	bl	ffbc1a9c <__snprintf_chk@plt+0xffbc07b0>
    3aa4:	bmi	44baac <__snprintf_chk@plt+0x44a7c0>
    3aa8:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
    3aac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3ab0:	subsmi	r9, sl, fp, lsl #22
    3ab4:	andlt	sp, sp, r3, lsl r1
    3ab8:			; <UNDEFINED> instruction: 0x4620bdf0
    3abc:	bl	ff841ab8 <__snprintf_chk@plt+0xff8407cc>
    3ac0:	andcs	r4, r1, fp, lsl #18
    3ac4:			; <UNDEFINED> instruction: 0xf7fd4479
    3ac8:			; <UNDEFINED> instruction: 0xf7fdebb2
    3acc:	stmdbmi	r9, {r2, r4, r5, r7, r9, fp, sp, lr, pc}
    3ad0:			; <UNDEFINED> instruction: 0x463a4633
    3ad4:	andls	r4, r0, r9, ror r4
    3ad8:			; <UNDEFINED> instruction: 0xf7fd4620
    3adc:			; <UNDEFINED> instruction: 0xf7fdeba8
    3ae0:	svclt	0x0000eae0
    3ae4:	andeq	r2, r1, r4, lsl #8
    3ae8:	andeq	r0, r0, r4, lsr r1
    3aec:	muleq	r1, sl, r3
    3af0:	andeq	r1, r0, r8, asr #12
    3af4:	andeq	r1, r0, r4, lsl r6
    3af8:	push	{r1, r7, ip, sp, pc}
    3afc:			; <UNDEFINED> instruction: 0x46074ff0
    3b00:	blhi	13efbc <__snprintf_chk@plt+0x13dcd0>
    3b04:	bne	43f330 <__snprintf_chk@plt+0x43e044>
    3b08:	stclne	6, cr15, [ip, #692]	; 0x2b4
    3b0c:	msrvs	CPSR_, sp, lsl #10
    3b10:	bmi	941e8c <__snprintf_chk@plt+0x940ba0>
    3b14:	andeq	lr, ip, r1, lsl #17
    3b18:			; <UNDEFINED> instruction: 0x264cf8df
    3b1c:			; <UNDEFINED> instruction: 0x364cf8df
    3b20:	bmi	43f348 <__snprintf_chk@plt+0x43e05c>
    3b24:			; <UNDEFINED> instruction: 0xf8dd447a
    3b28:	ldmpl	r3, {r3, r6, r9, fp, ip, sp, pc}^
    3b2c:	bcs	841ea8 <__snprintf_chk@plt+0x840bbc>
    3b30:			; <UNDEFINED> instruction: 0xf8cd681b
    3b34:			; <UNDEFINED> instruction: 0xf04f39c4
    3b38:			; <UNDEFINED> instruction: 0xf8df0300
    3b3c:	ldrbtmi	r3, [fp], #-1588	; 0xfffff9cc
    3b40:			; <UNDEFINED> instruction: 0xf8dd9309
    3b44:	andls	r3, r8, #76, 20	; 0x4c000
    3b48:	stccs	3, cr9, [r0], {7}
    3b4c:	msrhi	CPSR_fsxc, r0
    3b50:			; <UNDEFINED> instruction: 0xf8dfab11
    3b54:	strcs	r0, [r1], -r0, lsr #12
    3b58:	ldrmi	r9, [sl], -lr, lsl #6
    3b5c:	bne	43f3c8 <__snprintf_chk@plt+0x43e0dc>
    3b60:			; <UNDEFINED> instruction: 0x46334478
    3b64:			; <UNDEFINED> instruction: 0xf7ff9600
    3b68:	andcc	pc, r1, r1, ror #30
    3b6c:	adchi	pc, sp, #0
    3b70:			; <UNDEFINED> instruction: 0xf50d9b0e
    3b74:	andls	r6, ip, #805306370	; 0x30000002
    3b78:	eorcs	pc, r8, #13631488	; 0xd00000
    3b7c:			; <UNDEFINED> instruction: 0xf8df920b
    3b80:	ldmdahi	fp, {r3, r4, r5, r6, r7, r8, sl, sp}^
    3b84:	movwls	r4, #62586	; 0xf47a
    3b88:	bcs	fe43f3b0 <__snprintf_chk@plt+0xfe43e0c4>
    3b8c:	addslt	fp, fp, #372736	; 0x5b000
    3b90:	stcls	3, cr9, [ip, #-52]	; 0xffffffcc
    3b94:	stcgt	6, cr4, [pc, #-432]	; 39ec <__snprintf_chk@plt+0x2700>
    3b98:	ldm	r5, {r0, r1, r2, r3, sl, lr, pc}
    3b9c:	blls	2c3bb0 <__snprintf_chk@plt+0x2c28c4>
    3ba0:	stm	r4, {r2, r3, r8, r9, fp, lr, pc}
    3ba4:	cdp	0, 1, cr0, cr8, cr3, {0}
    3ba8:	stmdals	r8, {r4, r9, fp, ip}
    3bac:	blx	1a41bb0 <__snprintf_chk@plt+0x1a408c4>
    3bb0:	vmull.p8	<illegal reg q8.5>, d0, d5
    3bb4:			; <UNDEFINED> instruction: 0xf1bb8131
    3bb8:			; <UNDEFINED> instruction: 0xf0000f05
    3bbc:			; <UNDEFINED> instruction: 0xf1bb8130
    3bc0:			; <UNDEFINED> instruction: 0xf0000f04
    3bc4:			; <UNDEFINED> instruction: 0xf1bb816c
    3bc8:			; <UNDEFINED> instruction: 0xf0403fff
    3bcc:	mrc	2, 0, r8, cr8, cr5, {2}
    3bd0:			; <UNDEFINED> instruction: 0x46381a90
    3bd4:	b	5c1bd0 <__snprintf_chk@plt+0x5c08e4>
    3bd8:	ldrtmi	r4, [r8], -r4, lsl #12
    3bdc:	b	ff4c1bd8 <__snprintf_chk@plt+0xff4c08ec>
    3be0:			; <UNDEFINED> instruction: 0xf0404284
    3be4:	teqcs	sl, r4, asr #4
    3be8:			; <UNDEFINED> instruction: 0xf7fd4638
    3bec:	stmdacs	r0, {r1, r4, r6, r7, r9, fp, sp, lr, pc}
    3bf0:	sbcshi	pc, r3, r0
    3bf4:	strcs	pc, [r4, #2271]	; 0x8df
    3bf8:	stmdbls	sp, {r1, r3, r4, r5, r6, sl, lr}
    3bfc:			; <UNDEFINED> instruction: 0xf44fac71
    3c00:	andls	r6, r0, #128, 6
    3c04:	andcs	r4, r1, #32, 12	; 0x2000000
    3c08:	smlabtvc	r1, sp, r9, lr
    3c0c:			; <UNDEFINED> instruction: 0xf7fd4619
    3c10:			; <UNDEFINED> instruction: 0xf5b0eb6e
    3c14:			; <UNDEFINED> instruction: 0xf0806f80
    3c18:			; <UNDEFINED> instruction: 0x4620823c
    3c1c:	b	fecc1c18 <__snprintf_chk@plt+0xfecc092c>
    3c20:	ldrbgt	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    3c24:	strtmi	r4, [r9], -r2, lsr #12
    3c28:	strmi	r4, [r3], -r0, lsl #13
    3c2c:			; <UNDEFINED> instruction: 0xf8509809
    3c30:	ldrbmi	sl, [r0], -ip
    3c34:	mcr2	7, 3, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    3c38:			; <UNDEFINED> instruction: 0xf0404580
    3c3c:	cdpcs	2, 0, cr8, cr1, cr3, {1}
    3c40:	stmdbls	r8, {r4, r5, r6, ip, lr, pc}
    3c44:	stmibpl	r4, {r0, r2, r3, r9, ip, sp, lr, pc}^
    3c48:	ldrcs	pc, [r8, #-2271]!	; 0xfffff721
    3c4c:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    3c50:	stmiaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
    3c54:	tstls	r2, r8, asr #12
    3c58:	stmdbls	r7, {r1, r3, r4, r5, r6, sl, lr}
    3c5c:	andcs	r9, r1, #0, 4
    3c60:	ldrmi	r9, [r9], -r1, lsl #2
    3c64:	bl	10c1c60 <__snprintf_chk@plt+0x10c0974>
    3c68:	strbmi	r4, [r1], -r8, asr #12
    3c6c:	vst2.8	{d18-d21}, [pc], r2
    3c70:			; <UNDEFINED> instruction: 0xf7fd7280
    3c74:	stmdacs	r0, {r3, r4, r6, r9, fp, sp, lr, pc}
    3c78:	andshi	pc, r6, #0
    3c7c:	vst1.8	{d25-d26}, [pc], r7
    3c80:			; <UNDEFINED> instruction: 0xf8df6380
    3c84:	ldrmi	r0, [r9], -r4, lsl #10
    3c88:	andhi	pc, r8, sp, asr #17
    3c8c:	andls	r4, r1, #120, 8	; 0x78000000
    3c90:	andcs	r9, r1, #0
    3c94:			; <UNDEFINED> instruction: 0xf7fd4620
    3c98:			; <UNDEFINED> instruction: 0xf44feb2a
    3c9c:	ldrmi	r7, [r1], -r0, lsl #5
    3ca0:	strbmi	r4, [r0], -r3, lsl #12
    3ca4:			; <UNDEFINED> instruction: 0xf7fd930a
    3ca8:	blls	2be7e8 <__snprintf_chk@plt+0x2bd4fc>
    3cac:	svcvs	0x0080f5b3
    3cb0:	bicshi	pc, r8, r0, lsl #1
    3cb4:			; <UNDEFINED> instruction: 0xf7fd4620
    3cb8:	vst1.16	{d30-d31}, [pc :128], r6
    3cbc:	strbmi	r6, [sl], -r0, lsl #7
    3cc0:	strtmi	r4, [r0], -r1, lsl #12
    3cc4:	ldmib	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3cc8:			; <UNDEFINED> instruction: 0xf0003001
    3ccc:			; <UNDEFINED> instruction: 0xf8df81cb
    3cd0:	vst3.32	{d28-d30}, [pc :256], ip
    3cd4:	ldrmi	r6, [r9], -r0, lsl #7
    3cd8:	ldrbtmi	r2, [ip], #513	; 0x201
    3cdc:			; <UNDEFINED> instruction: 0xf8cd4620
    3ce0:			; <UNDEFINED> instruction: 0xf8cd9004
    3ce4:			; <UNDEFINED> instruction: 0xf7fdc000
    3ce8:			; <UNDEFINED> instruction: 0xf5b0eb02
    3cec:			; <UNDEFINED> instruction: 0xf2806f80
    3cf0:	strtmi	r8, [r0], -r7, ror #3
    3cf4:	b	11c1cf0 <__snprintf_chk@plt+0x11c0a04>
    3cf8:	strtmi	r4, [r9], -r2, lsr #12
    3cfc:	strmi	r4, [r3], -r1, lsl #13
    3d00:			; <UNDEFINED> instruction: 0xf7ff4650
    3d04:	strmi	pc, [r1, #3589]	; 0xe05
    3d08:	bicshi	pc, r3, r0, asr #32
    3d0c:	addvc	pc, r0, #1325400064	; 0x4f000000
    3d10:	ldrmi	r4, [r1], -r0, asr #12
    3d14:	b	fe5c1d10 <__snprintf_chk@plt+0xfe5c0a24>
    3d18:	addvs	pc, r0, #1325400064	; 0x4f000000
    3d1c:			; <UNDEFINED> instruction: 0x46204611
    3d20:	b	fe441d1c <__snprintf_chk@plt+0xfe440a30>
    3d24:	strbtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3d28:	movwcs	r4, #9808	; 0x2650
    3d2c:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
    3d30:	stc2l	7, cr15, [lr, #1020]!	; 0x3fc
    3d34:			; <UNDEFINED> instruction: 0xf0402802
    3d38:			; <UNDEFINED> instruction: 0x462181b1
    3d3c:			; <UNDEFINED> instruction: 0xf7ff4628
    3d40:	blls	20364c <__snprintf_chk@plt+0x202360>
    3d44:	eorsle	r2, pc, r0, lsl #22
    3d48:	strbne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3d4c:	strtmi	r2, [r0], -ip, lsl #4
    3d50:			; <UNDEFINED> instruction: 0xf7fd4479
    3d54:	teqlt	r8, r4	; <illegal shifter operand>
    3d58:	ldrtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3d5c:	strtmi	r2, [r0], -ip, lsl #4
    3d60:			; <UNDEFINED> instruction: 0xf7fd4479
    3d64:	bllt	1e3e81c <__snprintf_chk@plt+0x1e3d530>
    3d68:	andsle	r2, r2, r1, lsl #28
    3d6c:	andscs	r9, ip, #2304	; 0x900
    3d70:	strtcc	pc, [r8], #-2271	; 0xfffff721
    3d74:			; <UNDEFINED> instruction: 0xf8df2101
    3d78:	stmiapl	r3!, {r3, r5, sl}^
    3d7c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    3d80:	stmib	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3d84:			; <UNDEFINED> instruction: 0xf7fd4628
    3d88:	vmlacs.f32	s28, s9, s13
    3d8c:	strcc	sp, [r1], -r9
    3d90:			; <UNDEFINED> instruction: 0x4628e6ff
    3d94:	b	fe7c1d90 <__snprintf_chk@plt+0xfe7c0aa4>
    3d98:			; <UNDEFINED> instruction: 0xf8dfe7f9
    3d9c:	ldrbtmi	r2, [sl], #-1032	; 0xfffffbf8
    3da0:			; <UNDEFINED> instruction: 0xf8dfe72b
    3da4:	andcs	r1, r1, r4, lsl #8
    3da8:			; <UNDEFINED> instruction: 0xf7fd4479
    3dac:			; <UNDEFINED> instruction: 0xf1bbea40
    3db0:	strdle	r3, [r4], -pc	; <UNPREDICTABLE>
    3db4:	ldrbtmi	r4, [fp], #-3069	; 0xfffff403
    3db8:	bcc	43f5e0 <__snprintf_chk@plt+0x43e2f4>
    3dbc:	blmi	fff3d8e4 <__snprintf_chk@plt+0xfff3c5f8>
    3dc0:	mcr	4, 0, r4, cr8, cr11, {3}
    3dc4:			; <UNDEFINED> instruction: 0xe6c33a10
    3dc8:	andcs	r4, ip, #4096000	; 0x3e8000
    3dcc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3dd0:	b	1d41dcc <__snprintf_chk@plt+0x1d40ae0>
    3dd4:			; <UNDEFINED> instruction: 0xf0402800
    3dd8:			; <UNDEFINED> instruction: 0x2640809f
    3ddc:	cdpcc	0, 0, cr14, cr1, cr2, {0}
    3de0:	orrhi	pc, sp, r0
    3de4:	strtmi	r4, [r8], -r1, lsr #12
    3de8:	stc2l	7, cr15, [ip, #1020]!	; 0x3fc
    3dec:	blcs	21e80 <__snprintf_chk@plt+0x20b94>
    3df0:	bmi	ffc785cc <__snprintf_chk@plt+0xffc772e0>
    3df4:	ldrbtmi	r4, [sl], #-3037	; 0xfffff423
    3df8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3dfc:	stmibcc	r4, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3e00:			; <UNDEFINED> instruction: 0xf040405a
    3e04:			; <UNDEFINED> instruction: 0x4628817a
    3e08:	stclne	6, cr15, [ip, #52]	; 0x34
    3e0c:	blhi	13f108 <__snprintf_chk@plt+0x13de1c>
    3e10:	svcmi	0x00f0e8bd
    3e14:	ldrbmi	fp, [r0, -r2]!
    3e18:	ldrbcc	pc, [pc, #79]!	; 3e6f <__snprintf_chk@plt+0x2b83>	; <UNPREDICTABLE>
    3e1c:	movwcs	lr, #2025	; 0x7e9
    3e20:	bne	43f68c <__snprintf_chk@plt+0x43e3a0>
    3e24:	ldrtmi	r2, [r8], -r1, lsl #4
    3e28:	lfmge	f1, 3, [r1], #-0
    3e2c:			; <UNDEFINED> instruction: 0xf7ff9a0e
    3e30:	ldmibmi	r3, {r0, r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
    3e34:	stmdals	r9, {r0, ip, sp}
    3e38:	bls	3b3a48 <__snprintf_chk@plt+0x3b275c>
    3e3c:	andshi	r2, r3, r0, lsl #6
    3e40:	andne	pc, r5, #64, 4
    3e44:	eorhi	r2, r2, r0, lsl #6
    3e48:	strtmi	r7, [r2], -r3, lsr #1
    3e4c:	andhi	pc, r1, r0, asr r8	; <UNPREDICTABLE>
    3e50:	strtmi	r2, [r9], -r3, lsl #6
    3e54:			; <UNDEFINED> instruction: 0xf7ff4640
    3e58:	stmdacs	r3, {r0, r1, r3, r4, r6, r8, sl, fp, ip, sp, lr, pc}
    3e5c:	cmphi	r7, r0, asr #32	; <UNPREDICTABLE>
    3e60:	movwcs	r4, #10454	; 0x28d6
    3e64:	strtmi	r9, [r2], -r9, lsl #28
    3e68:	ldmdapl	r6!, {r0, r3, r5, r9, sl, lr}
    3e6c:			; <UNDEFINED> instruction: 0xf7ff4630
    3e70:	stmdacs	r2, {r0, r1, r2, r3, r6, r8, sl, fp, ip, sp, lr, pc}
    3e74:	teqhi	r5, r0, asr #32	; <UNPREDICTABLE>
    3e78:	blcs	fffe200c <__snprintf_chk@plt+0xfffe0d20>
    3e7c:	cmphi	sl, r0	; <UNPREDICTABLE>
    3e80:	ldmdahi	fp, {r1, r2, r3, r8, r9, fp, ip, pc}
    3e84:			; <UNDEFINED> instruction: 0xf0002b02
    3e88:	blcs	2a4138 <__snprintf_chk@plt+0x2a2e4c>
    3e8c:	addshi	pc, r5, r0
    3e90:	subsle	r2, r0, r0, lsl #22
    3e94:	andcs	r4, r1, sl, asr #19
    3e98:			; <UNDEFINED> instruction: 0xf7fd4479
    3e9c:			; <UNDEFINED> instruction: 0x9c0ee9c8
    3ea0:	cfmsub32	mvax0, mvfx2, mvfx9, mvfx0
    3ea4:			; <UNDEFINED> instruction: 0x46381a10
    3ea8:	strls	r2, [r0], -r1, lsl #6
    3eac:			; <UNDEFINED> instruction: 0xf7ff4622
    3eb0:	stmdahi	r1!, {r0, r2, r3, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}^
    3eb4:	ldclge	8, cr6, [r1], #-412	; 0xfffffe64
    3eb8:	vst2.32	{d20-d21}, [pc :256], r1
    3ebc:	strtmi	r7, [r2], -r2, lsl #7
    3ec0:	cdpls	2, 0, cr7, cr9, cr6, {1}
    3ec4:	movwcs	r8, #36899	; 0x9023
    3ec8:	strtmi	r8, [r9], -r1, rrx
    3ecc:	ldmdapl	r0!, {r0, r1, r2, r5, r6, sp, lr}
    3ed0:	ldc2	7, cr15, [lr, #-1020]	; 0xfffffc04
    3ed4:			; <UNDEFINED> instruction: 0xf0402809
    3ed8:	mcrls	1, 0, r8, cr9, cr7, {0}
    3edc:	ldmmi	r7!, {r3, r8, r9, sp}
    3ee0:	strtmi	r4, [r9], -r2, lsr #12
    3ee4:			; <UNDEFINED> instruction: 0xf7ff5830
    3ee8:	stmdacs	r8, {r0, r1, r4, r8, sl, fp, ip, sp, lr, pc}
    3eec:	tsthi	r3, r0, asr #32	; <UNPREDICTABLE>
    3ef0:	blcs	16a2084 <__snprintf_chk@plt+0x16a0d98>
    3ef4:	svcge	0x007df43f
    3ef8:			; <UNDEFINED> instruction: 0xf0002b5c
    3efc:	blcs	1764364 <__snprintf_chk@plt+0x1763078>
    3f00:	tsthi	r2, r0	; <UNPREDICTABLE>
    3f04:			; <UNDEFINED> instruction: 0xf0002b5b
    3f08:	bmi	feba4340 <__snprintf_chk@plt+0xfeba3054>
    3f0c:	stmibmi	lr!, {r1, r3, r4, r5, r6, sl, lr}
    3f10:	ldrbtmi	r2, [r9], #-1
    3f14:	stmib	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3f18:	andcs	r4, ip, #172, 18	; 0x2b0000
    3f1c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3f20:	stmib	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3f24:			; <UNDEFINED> instruction: 0xf43f2800
    3f28:	stmibmi	r9!, {r3, r4, r6, r8, r9, sl, fp, sp, pc}
    3f2c:	andcs	r4, r1, r2, lsr #12
    3f30:			; <UNDEFINED> instruction: 0xf7fd4479
    3f34:			; <UNDEFINED> instruction: 0x4638e97c
    3f38:	stmdb	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3f3c:			; <UNDEFINED> instruction: 0x468128ff
    3f40:	mrshi	pc, R10_fiq	; <UNPREDICTABLE>
    3f44:	bne	ff280780 <__snprintf_chk@plt+0xff27f494>
    3f48:	vmin.s8	d20, d0, d25
    3f4c:			; <UNDEFINED> instruction: 0x460233fb
    3f50:	strne	pc, [r5, -r0, asr #4]
    3f54:	vmov.i32	q10, #0	; 0x00000000
    3f58:	eorvs	r3, r7, r0, lsl #14
    3f5c:	andls	pc, r4, r4, lsl #17
    3f60:	stmia	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3f64:			; <UNDEFINED> instruction: 0xf1099b0f
    3f68:			; <UNDEFINED> instruction: 0xf82a0707
    3f6c:	strbmi	r3, [r0], -r9
    3f70:			; <UNDEFINED> instruction: 0x4622463b
    3f74:			; <UNDEFINED> instruction: 0xf7ff4629
    3f78:	addmi	pc, r7, #51968	; 0xcb00
    3f7c:	rschi	pc, r5, r0, asr #32
    3f80:	strtmi	r2, [r2], -r4, lsl #6
    3f84:	ldrtmi	r4, [r0], -r9, lsr #12
    3f88:	stc2l	7, cr15, [r2], {255}	; 0xff
    3f8c:			; <UNDEFINED> instruction: 0xf0402804
    3f90:	stmdavc	r3!, {r1, r2, r4, r6, r7, pc}^
    3f94:	stmiavc	r4!, {r0, r1, r3, r4, r5, r6, r8, r9, fp, ip, sp, pc}^
    3f98:	cmple	r2, r1, lsl #24
    3f9c:			; <UNDEFINED> instruction: 0x4630aa72
    3fa0:	strtmi	r2, [r9], -r6, lsl #6
    3fa4:	ldc2	7, cr15, [r4], #1020	; 0x3fc
    3fa8:			; <UNDEFINED> instruction: 0xf43f2806
    3fac:	stmibmi	r9, {r1, r5, r8, r9, sl, fp, sp, pc}
    3fb0:	strtmi	r4, [r0], -r2, lsl #12
    3fb4:			; <UNDEFINED> instruction: 0xf7fd4479
    3fb8:	blls	3be220 <__snprintf_chk@plt+0x3bcf34>
    3fbc:	cfstr64vc	mvdx15, [r4], #52	; 0x34
    3fc0:	strne	pc, [r5, -r0, asr #4]
    3fc4:	strmi	pc, [r0, -r0, asr #5]
    3fc8:	ldrcs	r6, [r6, -r7, lsr #32]
    3fcc:			; <UNDEFINED> instruction: 0xe002f8b3
    3fd0:	blgt	3eec24 <__snprintf_chk@plt+0x3ed938>
    3fd4:	andeq	lr, pc, ip, lsl #17
    3fd8:	ands	pc, r4, r4, lsr #17
    3fdc:	bls	3bdf00 <__snprintf_chk@plt+0x3bcc14>
    3fe0:	movwne	pc, #21056	; 0x5240	; <UNPREDICTABLE>
    3fe4:	vabdl.s8	q9, d0, d10
    3fe8:	eorvs	r1, r3, r0, lsl #6
    3fec:	ldmdahi	r2, {r0, r4, r6, fp, sp, lr}^
    3ff0:			; <UNDEFINED> instruction: 0x81226061
    3ff4:	blcc	7dee8 <__snprintf_chk@plt+0x7cbfc>
    3ff8:	vqdmulh.s<illegal width 8>	d2, d0, d7
    3ffc:	ldm	pc, {r1, r4, r5, r7, pc}^	; <UNPREDICTABLE>
    4000:	streq	pc, [fp], #-3
    4004:	ldrne	r1, [r7], #-2589	; 0xfffff5e3
    4008:	bmi	1cc7854 <__snprintf_chk@plt+0x1cc6568>
    400c:	ldmdbmi	r3!, {r1, r3, r4, r5, r6, sl, lr}^
    4010:	ldrbtmi	r2, [r9], #-1
    4014:	stmdb	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4018:	ldrbtmi	r4, [sl], #-2673	; 0xfffff58f
    401c:	bmi	1c7e000 <__snprintf_chk@plt+0x1c7cd14>
    4020:			; <UNDEFINED> instruction: 0xe7f4447a
    4024:	ldrbtmi	r4, [sl], #-2672	; 0xfffff590
    4028:	bmi	1c3dff4 <__snprintf_chk@plt+0x1c3cd08>
    402c:			; <UNDEFINED> instruction: 0xe7ee447a
    4030:	ldrbtmi	r4, [sl], #-2671	; 0xfffff591
    4034:	bmi	1bfdfe8 <__snprintf_chk@plt+0x1bfccfc>
    4038:			; <UNDEFINED> instruction: 0xe7e8447a
    403c:	ldrbtmi	r4, [sl], #-2670	; 0xfffff592
    4040:	stccs	7, cr14, [r4], {229}	; 0xe5
    4044:	bge	1cb856c <__snprintf_chk@plt+0x1cb7280>
    4048:	tstcs	r2, #48, 12	; 0x3000000
    404c:			; <UNDEFINED> instruction: 0xf7ff4629
    4050:	ldmdacs	r2, {r0, r1, r2, r3, r4, r6, sl, fp, ip, sp, lr, pc}
    4054:	mcrge	4, 6, pc, cr13, cr15, {1}	; <UNPREDICTABLE>
    4058:	strmi	r4, [r2], -r8, ror #18
    405c:	ldrbtmi	r2, [r9], #-1
    4060:	stmda	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4064:	andcs	r4, r1, r6, ror #18
    4068:			; <UNDEFINED> instruction: 0xf7fd4479
    406c:	stmdbmi	r5!, {r5, r6, r7, fp, sp, lr, pc}^
    4070:	ldrbtmi	r2, [r9], #-1
    4074:	ldm	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4078:	ldrbmi	r4, [sl], -r3, ror #18
    407c:	ldrbtmi	r2, [r9], #-1
    4080:	ldm	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4084:	strmi	r4, [r2], -r1, ror #18
    4088:	andcs	r4, r1, r3, asr #12
    408c:			; <UNDEFINED> instruction: 0xf7fd4479
    4090:	ldmdbmi	pc, {r2, r3, r5, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    4094:	ldrbtmi	r2, [r9], #-1
    4098:	stmia	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    409c:			; <UNDEFINED> instruction: 0x4602495d
    40a0:	ldrbtmi	r2, [r9], #-1
    40a4:	stmda	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    40a8:	andcs	r4, r1, fp, asr r9
    40ac:			; <UNDEFINED> instruction: 0xf7fd4479
    40b0:	ldmdbmi	sl, {r1, r2, r3, r4, r5, r7, fp, sp, lr, pc}^
    40b4:	strbmi	r4, [fp], -r2, lsl #12
    40b8:	ldrbtmi	r2, [r9], #-1
    40bc:	ldmda	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    40c0:	andcs	r4, r1, r7, asr r9
    40c4:			; <UNDEFINED> instruction: 0xf7fd4479
    40c8:	ldmdbmi	r6, {r1, r4, r5, r7, fp, sp, lr, pc}^
    40cc:	mrc	6, 0, r4, cr9, cr0, {1}
    40d0:	ldrbtmi	r2, [r9], #-2576	; 0xfffff5f0
    40d4:	stmia	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    40d8:	andcs	r4, r1, r3, asr r9
    40dc:			; <UNDEFINED> instruction: 0xf7fd4479
    40e0:	ldmdbmi	r2, {r1, r2, r5, r7, fp, sp, lr, pc}^
    40e4:	andcs	r4, r1, r2, lsl #12
    40e8:			; <UNDEFINED> instruction: 0xf7fc4479
    40ec:	ldmdbmi	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    40f0:	andcs	r4, r1, r2, lsl #12
    40f4:			; <UNDEFINED> instruction: 0xf7fc4479
    40f8:			; <UNDEFINED> instruction: 0xf7fceff8
    40fc:	stmdbmi	sp, {r1, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    4100:	ldrbtmi	r2, [r9], #-1
    4104:	ldm	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4108:	strmi	r4, [r2], -fp, asr #18
    410c:	andcs	r2, r1, r9, lsl #6
    4110:			; <UNDEFINED> instruction: 0xf7fc4479
    4114:	stmdbmi	r9, {r1, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    4118:	andcs	r4, r1, r2, lsl #12
    411c:			; <UNDEFINED> instruction: 0xf7fc4479
    4120:	bmi	12000b8 <__snprintf_chk@plt+0x11fedcc>
    4124:	uxtah	r4, r2, sl, ror #8
    4128:	ldrbtmi	r4, [sl], #-2630	; 0xfffff5ba
    412c:	bmi	11bdcf0 <__snprintf_chk@plt+0x11bca04>
    4130:	uxtab	r4, ip, sl, ror #8
    4134:	andcs	r4, r1, r5, asr #18
    4138:			; <UNDEFINED> instruction: 0xf7fd4479
    413c:	stmdbmi	r4, {r3, r4, r5, r6, fp, sp, lr, pc}^
    4140:	andcs	r4, r1, r2, lsl #12
    4144:			; <UNDEFINED> instruction: 0xf7fc4479
    4148:	stmdbmi	r2, {r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    414c:	ldrtmi	r4, [fp], -r2, lsl #12
    4150:	ldrbtmi	r2, [r9], #-1
    4154:	svc	0x00c8f7fc
    4158:	andcs	r4, r1, pc, lsr r9
    415c:			; <UNDEFINED> instruction: 0xf7fd4479
    4160:	bmi	fbe300 <__snprintf_chk@plt+0xfbd014>
    4164:			; <UNDEFINED> instruction: 0xe752447a
    4168:	andeq	r2, r1, r0, lsr #6
    416c:	andeq	r0, r0, r4, lsr r1
    4170:	andeq	r2, r1, r6, lsl #6
    4174:	andeq	r1, r0, ip, lsr r7
    4178:	ldrdeq	r1, [r0], -r8
    417c:	andeq	r1, r0, r0, lsl #17
    4180:	andeq	r0, r0, r0, lsl #3
    4184:	andeq	r1, r0, r4, lsl #17
    4188:	andeq	r1, r0, ip, lsl #17
    418c:	andeq	r1, r0, sl, ror #16
    4190:	andeq	r1, r0, r2, ror #14
    4194:	andeq	r1, r0, r4, lsr r8
    4198:	andeq	r1, r0, r4, lsr r8
    419c:	andeq	r0, r0, r0, ror #2
    41a0:	andeq	r1, r0, r8, lsr #16
    41a4:	strdeq	r1, [r0], -r6
    41a8:	andeq	r1, r0, r4, lsl r5
    41ac:	andeq	r1, r0, sl, lsl #7
    41b0:	andeq	r1, r0, r8, ror r3
    41b4:	strdeq	r1, [r0], -r6
    41b8:	andeq	r2, r1, lr, asr #32
    41bc:	andeq	r0, r0, r4, lsr #2
    41c0:	andeq	r1, r0, r0, asr #9
    41c4:	andeq	r1, r0, ip, lsr r2
    41c8:	andeq	r1, r0, r2, lsr #10
    41cc:			; <UNDEFINED> instruction: 0x000016b6
    41d0:			; <UNDEFINED> instruction: 0x000016b4
    41d4:	andeq	r1, r0, r4, lsl r4
    41d8:	andeq	r1, r0, r8, ror #3
    41dc:	andeq	r1, r0, lr, lsl #7
    41e0:	andeq	r1, r0, sl, asr r1
    41e4:	andeq	r1, r0, r8, lsr r1
    41e8:			; <UNDEFINED> instruction: 0x000011b6
    41ec:	andeq	r1, r0, r4, lsr #3
    41f0:	andeq	r1, r0, sl, lsl #3
    41f4:	andeq	r1, r0, r0, ror r1
    41f8:	andeq	r1, r0, r6, asr r1
    41fc:	andeq	r1, r0, lr, ror r3
    4200:			; <UNDEFINED> instruction: 0x000014b8
    4204:	strdeq	r1, [r0], -r2
    4208:	andeq	r1, r0, sl, ror r5
    420c:	andeq	r1, r0, r8, lsr r4
    4210:	andeq	r1, r0, sl, lsl r4
    4214:	andeq	r0, r0, r6, lsr r3
    4218:	andeq	r1, r0, ip, asr #8
    421c:	andeq	r1, r0, sl, lsl #8
    4220:	andeq	r1, r0, r0, lsr #9
    4224:	ldrdeq	r1, [r0], -r2
    4228:	andeq	r1, r0, r8, lsl r3
    422c:	andeq	r1, r0, r0, lsl r2
    4230:	andeq	r1, r0, ip, ror #3
    4234:	andeq	r1, r0, r2, lsl r5
    4238:	andeq	r1, r0, r4, ror #4
    423c:	andeq	r1, r0, r4, lsl #6
    4240:	andeq	r1, r0, ip, asr r1
    4244:	andeq	r1, r0, r2, lsr #2
    4248:	andeq	r1, r0, r8, ror #1
    424c:	ldrdeq	r1, [r0], -r4
    4250:	andeq	r1, r0, r8, asr #4
    4254:	andeq	r1, r0, r2, lsr #4
    4258:	ldrdeq	r1, [r0], -ip
    425c:	andeq	r0, r0, r4, ror #31
    4260:	mvnsmi	lr, #737280	; 0xb4000
    4264:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    4268:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    426c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    4270:	mcr	7, 5, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    4274:	blne	1d95470 <__snprintf_chk@plt+0x1d94184>
    4278:	strhle	r1, [sl], -r6
    427c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    4280:	svccc	0x0004f855
    4284:	strbmi	r3, [sl], -r1, lsl #8
    4288:	ldrtmi	r4, [r8], -r1, asr #12
    428c:	adcmi	r4, r6, #152, 14	; 0x2600000
    4290:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    4294:	svclt	0x000083f8
    4298:	andeq	r1, r1, r2, asr #21
    429c:			; <UNDEFINED> instruction: 0x00011ab8
    42a0:	svclt	0x00004770

Disassembly of section .fini:

000042a4 <.fini>:
    42a4:	push	{r3, lr}
    42a8:	pop	{r3, pc}
